axi, obi
2, 2
{"name_uniqueifier": "r_axi_r_obi_w_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( ${req_t}           ),\n        .read_rsp_t       ( ${rsp_t}           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .read_meta_req_i   ( ${read_meta_request} ),\n        .read_meta_valid_i ( ${read_meta_valid} ),\n        .read_meta_ready_o ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi", "obi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi", "obi"], "one_read_port": false, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_0 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_0 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_0 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_0 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_0 ),\n        .buffer_in_o       ( axi_buffer_in_0 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_1 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_1 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_1 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_1 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_1 ),\n        .buffer_in_o       ( axi_buffer_in_1 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n", "obi": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( obi_req_t           ),\n        .read_rsp_t       ( obi_rsp_t           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( obi_r_dp_ready ),\n        .r_dp_rsp_o        ( obi_r_dp_rsp ),\n        .r_dp_valid_o      ( obi_r_dp_valid ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_ready_i ),\n        .read_meta_req_i   ( ar_req_i.ar_req ),\n        .read_meta_valid_i ( (ar_req_i.src_protocol == idma_pkg::OBI) & ar_valid_i ),\n        .read_meta_ready_o ( obi_ar_ready ),\n        .read_req_o        ( obi_read_req_o ),\n        .read_rsp_i        ( obi_read_rsp_i ),\n        .r_chan_valid_o    ( obi_r_chan_valid ),\n        .r_chan_ready_o    ( obi_r_chan_ready ),\n        .buffer_in_o       ( obi_buffer_in ),\n        .buffer_in_valid_o ( obi_buffer_in_valid ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi, obi
2, 2
{"name_uniqueifier": "r_axi_r_obi_w_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( ${req_t}           ),\n        .read_rsp_t       ( ${rsp_t}           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .read_meta_req_i   ( ${read_meta_request} ),\n        .read_meta_valid_i ( ${read_meta_valid} ),\n        .read_meta_ready_o ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi", "obi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi", "obi"], "one_read_port": false, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_0 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_0 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_0 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_0 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_0 ),\n        .buffer_in_o       ( axi_buffer_in_0 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_1 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_1 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_1 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_1 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_1 ),\n        .buffer_in_o       ( axi_buffer_in_1 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n", "obi": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( obi_req_t           ),\n        .read_rsp_t       ( obi_rsp_t           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( obi_r_dp_ready ),\n        .r_dp_rsp_o        ( obi_r_dp_rsp ),\n        .r_dp_valid_o      ( obi_r_dp_valid ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_ready_i ),\n        .read_meta_req_i   ( ar_req_i.ar_req ),\n        .read_meta_valid_i ( (ar_req_i.src_protocol == idma_pkg::OBI) & ar_valid_i ),\n        .read_meta_ready_o ( obi_ar_ready ),\n        .read_req_o        ( obi_read_req_o ),\n        .read_rsp_i        ( obi_read_rsp_i ),\n        .r_chan_valid_o    ( obi_r_chan_valid ),\n        .r_chan_ready_o    ( obi_r_chan_ready ),\n        .buffer_in_o       ( obi_buffer_in ),\n        .buffer_in_valid_o ( obi_buffer_in_valid ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi, obi
2, 2
{"name_uniqueifier": "r_axi_r_obi_w_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( ${req_t}           ),\n        .read_rsp_t       ( ${rsp_t}           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .read_meta_req_i   ( ${read_meta_request} ),\n        .read_meta_valid_i ( ${read_meta_valid} ),\n        .read_meta_ready_o ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi", "obi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi", "obi"], "one_read_port": false, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_0 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_0 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_0 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_0 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_0 ),\n        .buffer_in_o       ( axi_buffer_in_0 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_1 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_1 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_1 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_1 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_1 ),\n        .buffer_in_o       ( axi_buffer_in_1 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n", "obi": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( obi_req_t           ),\n        .read_rsp_t       ( obi_rsp_t           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( obi_r_dp_ready ),\n        .r_dp_rsp_o        ( obi_r_dp_rsp ),\n        .r_dp_valid_o      ( obi_r_dp_valid ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_ready_i ),\n        .read_meta_req_i   ( ar_req_i.ar_req ),\n        .read_meta_valid_i ( (ar_req_i.src_protocol == idma_pkg::OBI) & ar_valid_i ),\n        .read_meta_ready_o ( obi_ar_ready ),\n        .read_req_o        ( obi_read_req_o ),\n        .read_rsp_i        ( obi_read_rsp_i ),\n        .r_chan_valid_o    ( obi_r_chan_valid ),\n        .r_chan_ready_o    ( obi_r_chan_ready ),\n        .buffer_in_o       ( obi_buffer_in ),\n        .buffer_in_valid_o ( obi_buffer_in_valid ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi, obi
2, 2
{"name_uniqueifier": "r_axi_r_obi_w_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( ${req_t}           ),\n        .read_rsp_t       ( ${rsp_t}           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .read_meta_req_i   ( ${read_meta_request} ),\n        .read_meta_valid_i ( ${read_meta_valid} ),\n        .read_meta_ready_o ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi", "obi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi", "obi"], "one_read_port": false, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_0 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_0 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_0 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_0 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_0 ),\n        .buffer_in_o       ( axi_buffer_in_0 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_1 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_1 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_1 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_1 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_1 ),\n        .buffer_in_o       ( axi_buffer_in_1 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n", "obi": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( obi_req_t           ),\n        .read_rsp_t       ( obi_rsp_t           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( obi_r_dp_ready ),\n        .r_dp_rsp_o        ( obi_r_dp_rsp ),\n        .r_dp_valid_o      ( obi_r_dp_valid ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_ready_i ),\n        .read_meta_req_i   ( ar_req_i.ar_req ),\n        .read_meta_valid_i ( (ar_req_i.src_protocol == idma_pkg::OBI) & ar_valid_i ),\n        .read_meta_ready_o ( obi_ar_ready ),\n        .read_req_o        ( obi_read_req_o ),\n        .read_rsp_i        ( obi_read_rsp_i ),\n        .r_chan_valid_o    ( obi_r_chan_valid ),\n        .r_chan_ready_o    ( obi_r_chan_ready ),\n        .buffer_in_o       ( obi_buffer_in ),\n        .buffer_in_valid_o ( obi_buffer_in_valid ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi, obi
2, 2
{"name_uniqueifier": "r_axi_r_obi_w_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( ${req_t}           ),\n        .read_rsp_t       ( ${rsp_t}           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .read_meta_req_i   ( ${read_meta_request} ),\n        .read_meta_valid_i ( ${read_meta_valid} ),\n        .read_meta_ready_o ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi", "obi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi", "obi"], "one_read_port": false, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_0 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_0 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_0 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_0 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_0 ),\n        .buffer_in_o       ( axi_buffer_in_0 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_1 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_1 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_1 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_1 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_1 ),\n        .buffer_in_o       ( axi_buffer_in_1 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n", "obi": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( obi_req_t           ),\n        .read_rsp_t       ( obi_rsp_t           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( obi_r_dp_ready ),\n        .r_dp_rsp_o        ( obi_r_dp_rsp ),\n        .r_dp_valid_o      ( obi_r_dp_valid ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_ready_i ),\n        .read_meta_req_i   ( ar_req_i.ar_req ),\n        .read_meta_valid_i ( (ar_req_i.src_protocol == idma_pkg::OBI) & ar_valid_i ),\n        .read_meta_ready_o ( obi_ar_ready ),\n        .read_req_o        ( obi_read_req_o ),\n        .read_rsp_i        ( obi_read_rsp_i ),\n        .r_chan_valid_o    ( obi_r_chan_valid ),\n        .r_chan_ready_o    ( obi_r_chan_ready ),\n        .buffer_in_o       ( obi_buffer_in ),\n        .buffer_in_valid_o ( obi_buffer_in_valid ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi, obi
2, 2
{"name_uniqueifier": "r_axi_r_obi_w_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( ${req_t}           ),\n        .read_rsp_t       ( ${rsp_t}           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .read_meta_req_i   ( ${read_meta_request} ),\n        .read_meta_valid_i ( ${read_meta_valid} ),\n        .read_meta_ready_o ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi", "obi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi", "obi"], "one_read_port": false, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_0 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_0 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_0 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_0 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_0 ),\n        .buffer_in_o       ( axi_buffer_in_0 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_1 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_1 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_1 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_1 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_1 ),\n        .buffer_in_o       ( axi_buffer_in_1 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n", "obi": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( obi_req_t           ),\n        .read_rsp_t       ( obi_rsp_t           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( obi_r_dp_ready ),\n        .r_dp_rsp_o        ( obi_r_dp_rsp ),\n        .r_dp_valid_o      ( obi_r_dp_valid ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_ready_i ),\n        .read_meta_req_i   ( ar_req_i.ar_req ),\n        .read_meta_valid_i ( (ar_req_i.src_protocol == idma_pkg::OBI) & ar_valid_i ),\n        .read_meta_ready_o ( obi_ar_ready ),\n        .read_req_o        ( obi_read_req_o ),\n        .read_rsp_i        ( obi_read_rsp_i ),\n        .r_chan_valid_o    ( obi_r_chan_valid ),\n        .r_chan_ready_o    ( obi_r_chan_ready ),\n        .buffer_in_o       ( obi_buffer_in ),\n        .buffer_in_valid_o ( obi_buffer_in_valid ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi, obi
2, 2
{"name_uniqueifier": "r_axi_r_obi_w_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( ${req_t}           ),\n        .read_rsp_t       ( ${rsp_t}           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .read_meta_req_i   ( ${read_meta_request} ),\n        .read_meta_valid_i ( ${read_meta_valid} ),\n        .read_meta_ready_o ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi", "obi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi", "obi"], "one_read_port": false, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_0 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_0 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_0 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_0 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_0 ),\n        .buffer_in_o       ( axi_buffer_in_0 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_1 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_1 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_1 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_1 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_1 ),\n        .buffer_in_o       ( axi_buffer_in_1 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n", "obi": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( obi_req_t           ),\n        .read_rsp_t       ( obi_rsp_t           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( obi_r_dp_ready ),\n        .r_dp_rsp_o        ( obi_r_dp_rsp ),\n        .r_dp_valid_o      ( obi_r_dp_valid ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_ready_i ),\n        .read_meta_req_i   ( ar_req_i.ar_req ),\n        .read_meta_valid_i ( (ar_req_i.src_protocol == idma_pkg::OBI) & ar_valid_i ),\n        .read_meta_ready_o ( obi_ar_ready ),\n        .read_req_o        ( obi_read_req_o ),\n        .read_rsp_i        ( obi_read_rsp_i ),\n        .r_chan_valid_o    ( obi_r_chan_valid ),\n        .r_chan_ready_o    ( obi_r_chan_ready ),\n        .buffer_in_o       ( obi_buffer_in ),\n        .buffer_in_valid_o ( obi_buffer_in_valid ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi, obi
2, 2
{"name_uniqueifier": "r_axi_r_obi_w_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( ${req_t}           ),\n        .read_rsp_t       ( ${rsp_t}           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .read_meta_req_i   ( ${read_meta_request} ),\n        .read_meta_valid_i ( ${read_meta_valid} ),\n        .read_meta_ready_o ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi", "obi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi", "obi"], "one_read_port": false, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_0 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_0 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_0 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_0 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_0 ),\n        .buffer_in_o       ( axi_buffer_in_0 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_1 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_1 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_1 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_1 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_1 ),\n        .buffer_in_o       ( axi_buffer_in_1 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n", "obi": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( obi_req_t           ),\n        .read_rsp_t       ( obi_rsp_t           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( obi_r_dp_ready ),\n        .r_dp_rsp_o        ( obi_r_dp_rsp ),\n        .r_dp_valid_o      ( obi_r_dp_valid ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_ready_i ),\n        .read_meta_req_i   ( ar_req_i.ar_req ),\n        .read_meta_valid_i ( (ar_req_i.src_protocol == idma_pkg::OBI) & ar_valid_i ),\n        .read_meta_ready_o ( obi_ar_ready ),\n        .read_req_o        ( obi_read_req_o ),\n        .read_rsp_i        ( obi_read_rsp_i ),\n        .r_chan_valid_o    ( obi_r_chan_valid ),\n        .r_chan_ready_o    ( obi_r_chan_ready ),\n        .buffer_in_o       ( obi_buffer_in ),\n        .buffer_in_valid_o ( obi_buffer_in_valid ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi, obi
2, 2
{"name_uniqueifier": "r_axi_r_obi_w_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( ${req_t}           ),\n        .read_rsp_t       ( ${rsp_t}           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .read_meta_req_i   ( ${read_meta_request} ),\n        .read_meta_valid_i ( ${read_meta_valid} ),\n        .read_meta_ready_o ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi", "obi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi", "obi"], "one_read_port": false, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_0 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_0 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_0 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_0 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_0 ),\n        .buffer_in_o       ( axi_buffer_in_0 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_1 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_1 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_1 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_1 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_1 ),\n        .buffer_in_o       ( axi_buffer_in_1 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n", "obi": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( obi_req_t           ),\n        .read_rsp_t       ( obi_rsp_t           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( obi_r_dp_ready ),\n        .r_dp_rsp_o        ( obi_r_dp_rsp ),\n        .r_dp_valid_o      ( obi_r_dp_valid ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_ready_i ),\n        .read_meta_req_i   ( ar_req_i.ar_req ),\n        .read_meta_valid_i ( (ar_req_i.src_protocol == idma_pkg::OBI) & ar_valid_i ),\n        .read_meta_ready_o ( obi_ar_ready ),\n        .read_req_o        ( obi_read_req_o ),\n        .read_rsp_i        ( obi_read_rsp_i ),\n        .r_chan_valid_o    ( obi_r_chan_valid ),\n        .r_chan_ready_o    ( obi_r_chan_ready ),\n        .buffer_in_o       ( obi_buffer_in ),\n        .buffer_in_valid_o ( obi_buffer_in_valid ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi, obi
2, 2
{"name_uniqueifier": "r_axi_r_obi_w_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( ${req_t}           ),\n        .read_rsp_t       ( ${rsp_t}           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .read_meta_req_i   ( ${read_meta_request} ),\n        .read_meta_valid_i ( ${read_meta_valid} ),\n        .read_meta_ready_o ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi", "obi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi", "obi"], "one_read_port": false, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_0 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_0 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_0 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_0 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_0 ),\n        .buffer_in_o       ( axi_buffer_in_0 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_1 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_1 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_1 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_1 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_1 ),\n        .buffer_in_o       ( axi_buffer_in_1 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n", "obi": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( obi_req_t           ),\n        .read_rsp_t       ( obi_rsp_t           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( obi_r_dp_ready ),\n        .r_dp_rsp_o        ( obi_r_dp_rsp ),\n        .r_dp_valid_o      ( obi_r_dp_valid ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_ready_i ),\n        .read_meta_req_i   ( ar_req_i.ar_req ),\n        .read_meta_valid_i ( (ar_req_i.src_protocol == idma_pkg::OBI) & ar_valid_i ),\n        .read_meta_ready_o ( obi_ar_ready ),\n        .read_req_o        ( obi_read_req_o ),\n        .read_rsp_i        ( obi_read_rsp_i ),\n        .r_chan_valid_o    ( obi_r_chan_valid ),\n        .r_chan_ready_o    ( obi_r_chan_ready ),\n        .buffer_in_o       ( obi_buffer_in ),\n        .buffer_in_valid_o ( obi_buffer_in_valid ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi, obi
2, 2
{"name_uniqueifier": "r_axi_r_obi_w_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( ${req_t}           ),\n        .read_rsp_t       ( ${rsp_t}           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .read_meta_req_i   ( ${read_meta_request} ),\n        .read_meta_valid_i ( ${read_meta_valid} ),\n        .read_meta_ready_o ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi", "obi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi", "obi"], "one_read_port": false, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_0 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_0 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_0 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_0 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_0 ),\n        .buffer_in_o       ( axi_buffer_in_0 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_1 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_1 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_1 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_1 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_1 ),\n        .buffer_in_o       ( axi_buffer_in_1 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n", "obi": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( obi_req_t           ),\n        .read_rsp_t       ( obi_rsp_t           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( obi_r_dp_ready ),\n        .r_dp_rsp_o        ( obi_r_dp_rsp ),\n        .r_dp_valid_o      ( obi_r_dp_valid ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_ready_i ),\n        .read_meta_req_i   ( ar_req_i.ar_req ),\n        .read_meta_valid_i ( (ar_req_i.src_protocol == idma_pkg::OBI) & ar_valid_i ),\n        .read_meta_ready_o ( obi_ar_ready ),\n        .read_req_o        ( obi_read_req_o ),\n        .read_rsp_i        ( obi_read_rsp_i ),\n        .r_chan_valid_o    ( obi_r_chan_valid ),\n        .r_chan_ready_o    ( obi_r_chan_ready ),\n        .buffer_in_o       ( obi_buffer_in ),\n        .buffer_in_valid_o ( obi_buffer_in_valid ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi, obi
2, 2
{"name_uniqueifier": "r_axi_r_obi_w_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( ${req_t}           ),\n        .read_rsp_t       ( ${rsp_t}           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .read_meta_req_i   ( ${read_meta_request} ),\n        .read_meta_valid_i ( ${read_meta_valid} ),\n        .read_meta_ready_o ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi", "obi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi", "obi"], "one_read_port": false, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_0 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_0 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_0 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_0 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_0 ),\n        .buffer_in_o       ( axi_buffer_in_0 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_1 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_1 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_1 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_1 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_1 ),\n        .buffer_in_o       ( axi_buffer_in_1 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n", "obi": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( obi_req_t           ),\n        .read_rsp_t       ( obi_rsp_t           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( obi_r_dp_ready ),\n        .r_dp_rsp_o        ( obi_r_dp_rsp ),\n        .r_dp_valid_o      ( obi_r_dp_valid ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_ready_i ),\n        .read_meta_req_i   ( ar_req_i.ar_req ),\n        .read_meta_valid_i ( (ar_req_i.src_protocol == idma_pkg::OBI) & ar_valid_i ),\n        .read_meta_ready_o ( obi_ar_ready ),\n        .read_req_o        ( obi_read_req_o ),\n        .read_rsp_i        ( obi_read_rsp_i ),\n        .r_chan_valid_o    ( obi_r_chan_valid ),\n        .r_chan_ready_o    ( obi_r_chan_ready ),\n        .buffer_in_o       ( obi_buffer_in ),\n        .buffer_in_valid_o ( obi_buffer_in_valid ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi, obi
2, 2
{"name_uniqueifier": "r_axi_r_obi_w_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( ${req_t}           ),\n        .read_rsp_t       ( ${rsp_t}           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .read_meta_req_i   ( ${read_meta_request} ),\n        .read_meta_valid_i ( ${read_meta_valid} ),\n        .read_meta_ready_o ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi", "obi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi", "obi"], "one_read_port": false, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_0 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_0 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_0 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_0 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_0 ),\n        .buffer_in_o       ( axi_buffer_in_0 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_1 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_1 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_1 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_1 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_1 ),\n        .buffer_in_o       ( axi_buffer_in_1 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n", "obi": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( obi_req_t           ),\n        .read_rsp_t       ( obi_rsp_t           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( obi_r_dp_ready ),\n        .r_dp_rsp_o        ( obi_r_dp_rsp ),\n        .r_dp_valid_o      ( obi_r_dp_valid ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_ready_i ),\n        .read_meta_req_i   ( ar_req_i.ar_req ),\n        .read_meta_valid_i ( (ar_req_i.src_protocol == idma_pkg::OBI) & ar_valid_i ),\n        .read_meta_ready_o ( obi_ar_ready ),\n        .read_req_o        ( obi_read_req_o ),\n        .read_rsp_i        ( obi_read_rsp_i ),\n        .r_chan_valid_o    ( obi_r_chan_valid ),\n        .r_chan_ready_o    ( obi_r_chan_ready ),\n        .buffer_in_o       ( obi_buffer_in ),\n        .buffer_in_valid_o ( obi_buffer_in_valid ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi, obi
2, 2
{"name_uniqueifier": "r_axi_r_obi_w_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( ${req_t}           ),\n        .read_rsp_t       ( ${rsp_t}           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .read_meta_req_i   ( ${read_meta_request} ),\n        .read_meta_valid_i ( ${read_meta_valid} ),\n        .read_meta_ready_o ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi", "obi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi", "obi"], "one_read_port": false, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_0 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_0 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_0 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_0 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_0 ),\n        .buffer_in_o       ( axi_buffer_in_0 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_1 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_1 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_1 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_1 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_1 ),\n        .buffer_in_o       ( axi_buffer_in_1 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n", "obi": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( obi_req_t           ),\n        .read_rsp_t       ( obi_rsp_t           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( obi_r_dp_ready ),\n        .r_dp_rsp_o        ( obi_r_dp_rsp ),\n        .r_dp_valid_o      ( obi_r_dp_valid ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_ready_i ),\n        .read_meta_req_i   ( ar_req_i.ar_req ),\n        .read_meta_valid_i ( (ar_req_i.src_protocol == idma_pkg::OBI) & ar_valid_i ),\n        .read_meta_ready_o ( obi_ar_ready ),\n        .read_req_o        ( obi_read_req_o ),\n        .read_rsp_i        ( obi_read_rsp_i ),\n        .r_chan_valid_o    ( obi_r_chan_valid ),\n        .r_chan_ready_o    ( obi_r_chan_ready ),\n        .buffer_in_o       ( obi_buffer_in ),\n        .buffer_in_valid_o ( obi_buffer_in_valid ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi, obi
2, 2
{"name_uniqueifier": "r_axi_r_obi_w_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( ${req_t}           ),\n        .read_rsp_t       ( ${rsp_t}           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .read_meta_req_i   ( ${read_meta_request} ),\n        .read_meta_valid_i ( ${read_meta_valid} ),\n        .read_meta_ready_o ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi", "obi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi", "obi"], "one_read_port": false, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_0 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_0 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_0 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_0 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_0 ),\n        .buffer_in_o       ( axi_buffer_in_0 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_1 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_1 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_1 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_1 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_1 ),\n        .buffer_in_o       ( axi_buffer_in_1 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n", "obi": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( obi_req_t           ),\n        .read_rsp_t       ( obi_rsp_t           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( obi_r_dp_ready ),\n        .r_dp_rsp_o        ( obi_r_dp_rsp ),\n        .r_dp_valid_o      ( obi_r_dp_valid ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_ready_i ),\n        .read_meta_req_i   ( ar_req_i.ar_req ),\n        .read_meta_valid_i ( (ar_req_i.src_protocol == idma_pkg::OBI) & ar_valid_i ),\n        .read_meta_ready_o ( obi_ar_ready ),\n        .read_req_o        ( obi_read_req_o ),\n        .read_rsp_i        ( obi_read_rsp_i ),\n        .r_chan_valid_o    ( obi_r_chan_valid ),\n        .r_chan_ready_o    ( obi_r_chan_ready ),\n        .buffer_in_o       ( obi_buffer_in ),\n        .buffer_in_valid_o ( obi_buffer_in_valid ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi, obi
2, 2
{"name_uniqueifier": "r_axi_r_obi_w_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( ${req_t}           ),\n        .read_rsp_t       ( ${rsp_t}           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .read_meta_req_i   ( ${read_meta_request} ),\n        .read_meta_valid_i ( ${read_meta_valid} ),\n        .read_meta_ready_o ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi", "obi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi", "obi"], "one_read_port": false, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_0 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_0 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_0 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_0 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_0 ),\n        .buffer_in_o       ( axi_buffer_in_0 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_1 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_1 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_1 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_1 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_1 ),\n        .buffer_in_o       ( axi_buffer_in_1 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n", "obi": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( obi_req_t           ),\n        .read_rsp_t       ( obi_rsp_t           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( obi_r_dp_ready ),\n        .r_dp_rsp_o        ( obi_r_dp_rsp ),\n        .r_dp_valid_o      ( obi_r_dp_valid ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_ready_i ),\n        .read_meta_req_i   ( ar_req_i.ar_req ),\n        .read_meta_valid_i ( (ar_req_i.src_protocol == idma_pkg::OBI) & ar_valid_i ),\n        .read_meta_ready_o ( obi_ar_ready ),\n        .read_req_o        ( obi_read_req_o ),\n        .read_rsp_i        ( obi_read_rsp_i ),\n        .r_chan_valid_o    ( obi_r_chan_valid ),\n        .r_chan_ready_o    ( obi_r_chan_ready ),\n        .buffer_in_o       ( obi_buffer_in ),\n        .buffer_in_valid_o ( obi_buffer_in_valid ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi, obi
2, 2
{"name_uniqueifier": "r_axi_r_obi_w_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( ${req_t}           ),\n        .read_rsp_t       ( ${rsp_t}           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .read_meta_req_i   ( ${read_meta_request} ),\n        .read_meta_valid_i ( ${read_meta_valid} ),\n        .read_meta_ready_o ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi", "obi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi", "obi"], "one_read_port": false, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_0 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_0 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_0 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_0 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_0 ),\n        .buffer_in_o       ( axi_buffer_in_0 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_1 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_1 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_1 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_1 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_1 ),\n        .buffer_in_o       ( axi_buffer_in_1 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n", "obi": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( obi_req_t           ),\n        .read_rsp_t       ( obi_rsp_t           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( obi_r_dp_ready ),\n        .r_dp_rsp_o        ( obi_r_dp_rsp ),\n        .r_dp_valid_o      ( obi_r_dp_valid ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_ready_i ),\n        .read_meta_req_i   ( ar_req_i.ar_req ),\n        .read_meta_valid_i ( (ar_req_i.src_protocol == idma_pkg::OBI) & ar_valid_i ),\n        .read_meta_ready_o ( obi_ar_ready ),\n        .read_req_o        ( obi_read_req_o ),\n        .read_rsp_i        ( obi_read_rsp_i ),\n        .r_chan_valid_o    ( obi_r_chan_valid ),\n        .r_chan_ready_o    ( obi_r_chan_ready ),\n        .buffer_in_o       ( obi_buffer_in ),\n        .buffer_in_valid_o ( obi_buffer_in_valid ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi, obi
2, 2
{"name_uniqueifier": "r_axi_r_obi_w_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( ${req_t}           ),\n        .read_rsp_t       ( ${rsp_t}           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .read_meta_req_i   ( ${read_meta_request} ),\n        .read_meta_valid_i ( ${read_meta_valid} ),\n        .read_meta_ready_o ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi", "obi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi", "obi"], "one_read_port": false, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_0 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_0 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_0 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_0 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_0 ),\n        .buffer_in_o       ( axi_buffer_in_0 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_1 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_1 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_1 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_1 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_1 ),\n        .buffer_in_o       ( axi_buffer_in_1 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n", "obi": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( obi_req_t           ),\n        .read_rsp_t       ( obi_rsp_t           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( obi_r_dp_ready ),\n        .r_dp_rsp_o        ( obi_r_dp_rsp ),\n        .r_dp_valid_o      ( obi_r_dp_valid ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_ready_i ),\n        .read_meta_req_i   ( ar_req_i.ar_req ),\n        .read_meta_valid_i ( (ar_req_i.src_protocol == idma_pkg::OBI) & ar_valid_i ),\n        .read_meta_ready_o ( obi_ar_ready ),\n        .read_req_o        ( obi_read_req_o ),\n        .read_rsp_i        ( obi_read_rsp_i ),\n        .r_chan_valid_o    ( obi_r_chan_valid ),\n        .r_chan_ready_o    ( obi_r_chan_ready ),\n        .buffer_in_o       ( obi_buffer_in ),\n        .buffer_in_valid_o ( obi_buffer_in_valid ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi, obi
2, 2
{"name_uniqueifier": "r_axi_r_obi_w_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( ${req_t}           ),\n        .read_rsp_t       ( ${rsp_t}           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .read_meta_req_i   ( ${read_meta_request} ),\n        .read_meta_valid_i ( ${read_meta_valid} ),\n        .read_meta_ready_o ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi", "obi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi", "obi"], "one_read_port": false, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_0 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_0 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_0 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_0 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_0 ),\n        .buffer_in_o       ( axi_buffer_in_0 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_1 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_1 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_1 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_1 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_1 ),\n        .buffer_in_o       ( axi_buffer_in_1 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n", "obi": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( obi_req_t           ),\n        .read_rsp_t       ( obi_rsp_t           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( obi_r_dp_ready ),\n        .r_dp_rsp_o        ( obi_r_dp_rsp ),\n        .r_dp_valid_o      ( obi_r_dp_valid ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_ready_i ),\n        .read_meta_req_i   ( ar_req_i.ar_req ),\n        .read_meta_valid_i ( (ar_req_i.src_protocol == idma_pkg::OBI) & ar_valid_i ),\n        .read_meta_ready_o ( obi_ar_ready ),\n        .read_req_o        ( obi_read_req_o ),\n        .read_rsp_i        ( obi_read_rsp_i ),\n        .r_chan_valid_o    ( obi_r_chan_valid ),\n        .r_chan_ready_o    ( obi_r_chan_ready ),\n        .buffer_in_o       ( obi_buffer_in ),\n        .buffer_in_valid_o ( obi_buffer_in_valid ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi, obi
2, 2
{"name_uniqueifier": "r_axi_r_obi_w_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( ${req_t}           ),\n        .read_rsp_t       ( ${rsp_t}           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .read_meta_req_i   ( ${read_meta_request} ),\n        .read_meta_valid_i ( ${read_meta_valid} ),\n        .read_meta_ready_o ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi", "obi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi", "obi"], "one_read_port": false, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_0 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_0 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_0 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_0 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_0 ),\n        .buffer_in_o       ( axi_buffer_in_0 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_1 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_1 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_1 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i ),\n        .r_chan_valid_o    ( axi_r_chan_valid_1 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_1 ),\n        .buffer_in_o       ( axi_buffer_in_1 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n", "obi": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( obi_req_t           ),\n        .read_rsp_t       ( obi_rsp_t           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( obi_r_dp_ready ),\n        .r_dp_rsp_o        ( obi_r_dp_rsp ),\n        .r_dp_valid_o      ( obi_r_dp_valid ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_ready_i ),\n        .read_meta_req_i   ( ar_req_i.ar_req ),\n        .read_meta_valid_i ( (ar_req_i.src_protocol == idma_pkg::OBI) & ar_valid_i ),\n        .read_meta_ready_o ( obi_ar_ready ),\n        .read_req_o        ( obi_read_req_o ),\n        .read_rsp_i        ( obi_read_rsp_i ),\n        .r_chan_valid_o    ( obi_r_chan_valid ),\n        .r_chan_ready_o    ( obi_r_chan_ready ),\n        .buffer_in_o       ( obi_buffer_in ),\n        .buffer_in_valid_o ( obi_buffer_in_valid ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response}_${port} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i_0 ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i_1 ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi, obi
2, 2
{"name_uniqueifier": "r_axi_r_obi_w_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response}_${port} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( ${req_t}           ),\n        .read_rsp_t       ( ${rsp_t}           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .read_meta_req_i   ( ${read_meta_request} ),\n        .read_meta_valid_i ( ${read_meta_valid} ),\n        .read_meta_ready_o ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi", "obi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi", "obi"], "one_read_port": false, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_0 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_0 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_0 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i_0 ),\n        .r_chan_valid_o    ( axi_r_chan_valid_0 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_0 ),\n        .buffer_in_o       ( axi_buffer_in_0 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_1 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_1 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_1 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i_1 ),\n        .r_chan_valid_o    ( axi_r_chan_valid_1 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_1 ),\n        .buffer_in_o       ( axi_buffer_in_1 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n", "obi": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( obi_req_t           ),\n        .read_rsp_t       ( obi_rsp_t           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( obi_r_dp_ready ),\n        .r_dp_rsp_o        ( obi_r_dp_rsp ),\n        .r_dp_valid_o      ( obi_r_dp_valid ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_ready_i ),\n        .read_meta_req_i   ( ar_req_i.ar_req ),\n        .read_meta_valid_i ( (ar_req_i.src_protocol == idma_pkg::OBI) & ar_valid_i ),\n        .read_meta_ready_o ( obi_ar_ready ),\n        .read_req_o        ( obi_read_req_o ),\n        .read_rsp_i        ( obi_read_rsp_i ),\n        .r_chan_valid_o    ( obi_r_chan_valid ),\n        .r_chan_ready_o    ( obi_r_chan_ready ),\n        .buffer_in_o       ( obi_buffer_in ),\n        .buffer_in_valid_o ( obi_buffer_in_valid ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response}_${port} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i_0 ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i_1 ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi, obi
2, 2
{"name_uniqueifier": "r_axi_r_obi_w_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response}_${port} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( ${req_t}           ),\n        .read_rsp_t       ( ${rsp_t}           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .read_meta_req_i   ( ${read_meta_request} ),\n        .read_meta_valid_i ( ${read_meta_valid} ),\n        .read_meta_ready_o ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi", "obi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi", "obi"], "one_read_port": false, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_0 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_0 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_0 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i_0 ),\n        .r_chan_valid_o    ( axi_r_chan_valid_0 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_0 ),\n        .buffer_in_o       ( axi_buffer_in_0 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_1 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_1 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_1 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i_1 ),\n        .r_chan_valid_o    ( axi_r_chan_valid_1 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_1 ),\n        .buffer_in_o       ( axi_buffer_in_1 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n", "obi": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( obi_req_t           ),\n        .read_rsp_t       ( obi_rsp_t           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( obi_r_dp_ready ),\n        .r_dp_rsp_o        ( obi_r_dp_rsp ),\n        .r_dp_valid_o      ( obi_r_dp_valid ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_ready_i ),\n        .read_meta_req_i   ( ar_req_i.ar_req ),\n        .read_meta_valid_i ( (ar_req_i.src_protocol == idma_pkg::OBI) & ar_valid_i ),\n        .read_meta_ready_o ( obi_ar_ready ),\n        .read_req_o        ( obi_read_req_o ),\n        .read_rsp_i        ( obi_read_rsp_i ),\n        .r_chan_valid_o    ( obi_r_chan_valid ),\n        .r_chan_ready_o    ( obi_r_chan_ready ),\n        .buffer_in_o       ( obi_buffer_in ),\n        .buffer_in_valid_o ( obi_buffer_in_valid ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi
2
{"name_uniqueifier": "rw_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response}_${port} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "idma_obi_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_obi_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi"], "one_read_port": true, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_0 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_0 ),\n        .r_dp_valid_o      ( r_dp_valid_o_0 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i_0 ),\n        .r_chan_valid_o    ( r_chan_valid_o_0 ),\n        .r_chan_ready_o    ( r_chan_ready_o_0 ),\n        .buffer_in_o       ( buffer_in_0 ),\n        .buffer_in_valid_o ( buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( r_dp_valid_i ),\n        .r_dp_ready_o      ( r_dp_ready_o_1 ),\n        .r_dp_rsp_o        ( r_dp_rsp_o_1 ),\n        .r_dp_valid_o      ( r_dp_valid_o_1 ),\n        .r_dp_ready_i      ( r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i ),\n        .ar_valid_i        ( ar_valid_i ),\n        .ar_ready_o        ( ar_ready_o_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i_1 ),\n        .r_chan_valid_o    ( r_chan_valid_o_1 ),\n        .r_chan_ready_o    ( r_chan_ready_o_1 ),\n        .buffer_in_o       ( buffer_in_1 ),\n        .buffer_in_valid_o ( buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}axi, obi
2, 2
{"name_uniqueifier": "r_axi_r_obi_w_axi", "database": {"axi": {"prefix": "axi", "protocol_enum": "AXI", "full_name": "AXI4+ATOP", "tb_define": "PROT_AXI4", "bursts": "split_at_page_boundary", "page_size": 4096, "max_beats_per_burst": 256, "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "localparam int unsigned axi_ar_chan_width = axi_pkg::ar_width(AddrWidth, AxiIdWidth, UserWidth);", "write_meta_channel_width": "localparam int unsigned axi_aw_chan_width = axi_pkg::aw_width(AddrWidth, AxiIdWidth, UserWidth);", "typedefs": "`AXI_TYPEDEF_AW_CHAN_T(axi_aw_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_W_CHAN_T(axi_w_chan_t, data_t, strb_t, user_t)\n`AXI_TYPEDEF_B_CHAN_T(axi_b_chan_t, id_t, user_t)\n\n`AXI_TYPEDEF_AR_CHAN_T(axi_ar_chan_t, addr_t, id_t, user_t)\n`AXI_TYPEDEF_R_CHAN_T(axi_r_chan_t, data_t, id_t, user_t)\n\n`AXI_TYPEDEF_REQ_T(axi_req_t, axi_aw_chan_t, axi_w_chan_t, axi_ar_chan_t)\n`AXI_TYPEDEF_RESP_T(axi_rsp_t, axi_b_chan_t, axi_r_chan_t)\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi.ar_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((r_num_bytes + r_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.src_axi_opt.burst,\n    lock: opt_tf_q.src_axi_opt.lock,\n    cache: opt_tf_q.src_axi_opt.cache,\n    prot: opt_tf_q.src_axi_opt.prot,\n    qos: opt_tf_q.src_axi_opt.qos,\n    region: opt_tf_q.src_axi_opt.region,\n    user: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi.aw_chan = '{\n    id: opt_tf_q.axi_id,\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    len: ((w_num_bytes + w_addr_offset - 'd1) >> OffsetWidth),\n    size: axi_pkg::size_t'(OffsetWidth),\n    burst: opt_tf_q.dst_axi_opt.burst,\n    lock: opt_tf_q.dst_axi_opt.lock,\n    cache: opt_tf_q.dst_axi_opt.cache,\n    prot: opt_tf_q.dst_axi_opt.prot,\n    qos: opt_tf_q.dst_axi_opt.qos,\n    region: opt_tf_q.dst_axi_opt.region,\n    user: '0,\n    atop: '0\n};\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: w_req_o.aw_req.axi.aw_chan.len,\n    is_single: w_req_o.aw_req.axi.aw_chan.len == '0\n};\n", "read_template": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "read_template_multiple_ports": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( ${req_t}           ),\n        .read_rsp_t ( ${rsp_t}           )\n    ) i_idma_axi_read_${port} (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o}_${port} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o}_${port} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o}_${port} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .ar_req_i          ( ${read_meta_request} ),\n        .ar_valid_i        ( ${read_meta_valid} ),\n        .ar_ready_o        ( ${read_meta_ready}_${port} ),\n        .read_req_o        ( ${read_request}_${port} ),\n        .read_rsp_i        ( ${read_response}_${port} ),\n        .r_chan_valid_o    ( ${r_chan_valid}_${port} ),\n        .r_chan_ready_o    ( ${r_chan_ready}_${port} ),\n        .buffer_in_o       ( ${buffer_in}_${port} ),\n        .buffer_in_valid_o ( ${buffer_in_valid}_${port} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( ${req_t} ),\n        .write_rsp_t     ( ${rsp_t} )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( ${w_dp_valid_i} ),\n        .w_dp_ready_o       ( ${w_dp_ready_o} ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n        .w_dp_valid_o       ( ${w_dp_valid_o} ),\n        .w_dp_ready_i       ( ${w_dp_ready_i} ),\n        .aw_req_i           ( ${write_meta_request} ),\n        .aw_valid_i         ( ${write_meta_valid} ),\n        .aw_ready_o         ( ${write_meta_ready} ),\n        .write_req_o        ( ${write_request} ),\n        .write_rsp_i        ( ${write_response} ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( ${buffer_out_ready} )\n    );", "synth_wrapper_ports_write": "output id_t                    axi_aw_id_o,\noutput addr_t                  axi_aw_addr_o,\noutput axi_pkg::len_t          axi_aw_len_o,\noutput axi_pkg::size_t         axi_aw_size_o,\noutput axi_pkg::burst_t        axi_aw_burst_o,\noutput logic                   axi_aw_lock_o,\noutput axi_pkg::cache_t        axi_aw_cache_o,\noutput axi_pkg::prot_t         axi_aw_prot_o,\noutput axi_pkg::qos_t          axi_aw_qos_o,\noutput axi_pkg::region_t       axi_aw_region_o,\noutput axi_pkg::atop_t         axi_aw_atop_o,\noutput user_t                  axi_aw_user_o,\noutput logic                   axi_aw_valid_o,\ninput  logic                   axi_aw_ready_i,\noutput data_t                  axi_w_data_o,\noutput strb_t                  axi_w_strb_o,\noutput logic                   axi_w_last_o,\noutput user_t                  axi_w_user_o,\noutput logic                   axi_w_valid_o,\ninput  logic                   axi_w_ready_i,\ninput  id_t                    axi_b_id_i,\ninput  axi_pkg::resp_t         axi_b_resp_i,\ninput  user_t                  axi_b_user_i,\ninput  logic                   axi_b_valid_i,\noutput logic                   axi_b_ready_o,\n", "synth_wrapper_ports_read": "output id_t                    axi_ar_id_o,\noutput addr_t                  axi_ar_addr_o,\noutput axi_pkg::len_t          axi_ar_len_o,\noutput axi_pkg::size_t         axi_ar_size_o,\noutput axi_pkg::burst_t        axi_ar_burst_o,\noutput logic                   axi_ar_lock_o,\noutput axi_pkg::cache_t        axi_ar_cache_o,\noutput axi_pkg::prot_t         axi_ar_prot_o,\noutput axi_pkg::qos_t          axi_ar_qos_o,\noutput axi_pkg::region_t       axi_ar_region_o,\noutput user_t                  axi_ar_user_o,\noutput logic                   axi_ar_valid_o,\ninput  logic                   axi_ar_ready_i,\ninput  id_t                    axi_r_id_i,\ninput  data_t                  axi_r_data_i,\ninput  axi_pkg::resp_t         axi_r_resp_i,\ninput  logic                   axi_r_last_i,\ninput  user_t                  axi_r_user_i,\ninput  logic                   axi_r_valid_i,\noutput logic                   axi_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_aw_id_o     = axi_write_req.aw.id;\nassign axi_aw_addr_o   = axi_write_req.aw.addr;\nassign axi_aw_len_o    = axi_write_req.aw.len;\nassign axi_aw_size_o   = axi_write_req.aw.size;\nassign axi_aw_burst_o  = axi_write_req.aw.burst;\nassign axi_aw_lock_o   = axi_write_req.aw.lock;\nassign axi_aw_cache_o  = axi_write_req.aw.cache;\nassign axi_aw_prot_o   = axi_write_req.aw.prot;\nassign axi_aw_qos_o    = axi_write_req.aw.qos;\nassign axi_aw_region_o = axi_write_req.aw.region;\nassign axi_aw_atop_o   = axi_write_req.aw.atop;\nassign axi_aw_user_o   = axi_write_req.aw.user;\nassign axi_aw_valid_o  = axi_write_req.aw_valid;\nassign axi_w_data_o    = axi_write_req.w.data;\nassign axi_w_strb_o    = axi_write_req.w.strb;\nassign axi_w_last_o    = axi_write_req.w.last;\nassign axi_w_user_o    = axi_write_req.w.user;\nassign axi_w_valid_o   = axi_write_req.w_valid;\nassign axi_b_ready_o   = axi_write_req.b_ready;\n\nassign axi_write_rsp.aw_ready = axi_aw_ready_i;\nassign axi_write_rsp.w_ready  = axi_w_ready_i;\nassign axi_write_rsp.b.id     = axi_b_id_i;\nassign axi_write_rsp.b.resp   = axi_b_resp_i;\nassign axi_write_rsp.b.user   = axi_b_user_i;\nassign axi_write_rsp.b_valid  = axi_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_ar_id_o     = axi_read_req.ar.id;\nassign axi_ar_addr_o   = axi_read_req.ar.addr;\nassign axi_ar_len_o    = axi_read_req.ar.len;\nassign axi_ar_size_o   = axi_read_req.ar.size;\nassign axi_ar_burst_o  = axi_read_req.ar.burst;\nassign axi_ar_lock_o   = axi_read_req.ar.lock;\nassign axi_ar_cache_o  = axi_read_req.ar.cache;\nassign axi_ar_prot_o   = axi_read_req.ar.prot;\nassign axi_ar_qos_o    = axi_read_req.ar.qos;\nassign axi_ar_region_o = axi_read_req.ar.region;\nassign axi_ar_user_o   = axi_read_req.ar.user;\nassign axi_ar_valid_o  = axi_read_req.ar_valid;\nassign axi_r_ready_o   = axi_read_req.r_ready;\n\nassign axi_read_rsp.ar_ready = axi_ar_ready_i;\nassign axi_read_rsp.r.id     = axi_r_id_i;\nassign axi_read_rsp.r.data   = axi_r_data_i;\nassign axi_read_rsp.r.resp   = axi_r_resp_i;\nassign axi_read_rsp.r.last   = axi_r_last_i;\nassign axi_read_rsp.r.user   = axi_r_user_i;\nassign axi_read_rsp.r_valid  = axi_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_read_rsp_i.r_valid", "ready": "axi_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_write_req_o.w_valid", "ready": "axi_write_rsp_i.w_ready", "strobe": "axi_write_req_o.w.strb"}}}}, "axil": {"prefix": "axil", "protocol_enum": "AXI_LITE", "full_name": "AXI-Lite", "tb_define": "PROT_AXI4_LITE", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "ar_chan", "write_meta_channel": "aw_chan", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "read_meta_channel_width": "\"localparam int unsigned axi_lite_ar_chan_width = $bits(axi_lite_ar_chan_t);\"\n", "write_meta_channel_width": "\"localparam int unsigned axi_lite_aw_chan_width = $bits(axi_lite_aw_chan_t);\"\n", "typedefs": "`AXI_LITE_TYPEDEF_AW_CHAN_T(axi_lite_aw_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_W_CHAN_T(axi_lite_w_chan_t, data_t, strb_t)\n`AXI_LITE_TYPEDEF_B_CHAN_T(axi_lite_b_chan_t)\n\n`AXI_LITE_TYPEDEF_AR_CHAN_T(axi_lite_ar_chan_t, addr_t)\n`AXI_LITE_TYPEDEF_R_CHAN_T(axi_lite_r_chan_t, data_t)\n\n`AXI_LITE_TYPEDEF_REQ_T(axi_lite_req_t, axi_lite_aw_chan_t, axi_lite_w_chan_t, axi_lite_ar_chan_t)\n`AXI_LITE_TYPEDEF_RESP_T(axi_lite_rsp_t, axi_lite_b_chan_t, axi_lite_r_chan_t)\n", "bridge_template": "axi_lite_to_axi #(\n    .AxiDataWidth ( DataWidth      ),\n    .req_lite_t   ( axi_lite_req_t ),\n    .resp_lite_t  ( axi_lite_rsp_t ),\n    .axi_req_t    ( axi_req_t      ),\n    .axi_resp_t   ( axi_rsp_t      )\n) i_axil_to_axi_${port} (\n    .slv_req_lite_i  ( axi_lite_${port}_req ),\n    .slv_resp_lite_o ( axi_lite_${port}_rsp ),\n    .slv_aw_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .slv_ar_cache_i  ( axi_pkg::CACHE_MODIFIABLE ),\n    .mst_req_o       ( axi_lite_axi_${port}_req ),\n    .mst_resp_i      ( axi_lite_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.axi_lite.ar_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.src_axi_opt.prot\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axi_lite.aw_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    prot: opt_tf_q.dst_axi_opt.prot\n};\n", "read_template": "idma_axil_read #(\n    .StrbWidth  ( StrbWidth           ),\n    .byte_t     ( byte_t              ),\n    .strb_t     ( strb_t              ),\n    .r_dp_req_t ( r_dp_req_t          ),\n    .r_dp_rsp_t ( r_dp_rsp_t          ),\n    .ar_chan_t  ( read_meta_channel_t ),\n    .read_req_t ( ${req_t}      ),\n    .read_rsp_t ( ${rsp_t}      )\n) i_idma_axil_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o}       ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .ar_req_i          ( ${read_meta_request} ),\n    .ar_valid_i        ( ${read_meta_valid} ),\n    .ar_ready_o        ( ${read_meta_ready}   ),\n    .read_req_o        ( ${read_request}     ),\n    .read_rsp_i        ( ${read_response}     ),\n    .r_chan_valid_o    ( ${r_chan_valid}     ),\n    .r_chan_ready_o    ( ${r_chan_ready}     ),\n    .buffer_in_o       ( ${buffer_in}         ),\n    .buffer_in_valid_o ( ${buffer_in_valid}   ),\n    .buffer_in_ready_i ( buffer_in_ready      )\n);\n", "write_template": "idma_axil_write #(\n    .StrbWidth       ( StrbWidth            ),\n    .MaskInvalidData ( MaskInvalidData      ),\n    .byte_t          ( byte_t               ),\n    .data_t          ( data_t               ),\n    .strb_t          ( strb_t               ),\n    .w_dp_req_t      ( w_dp_req_t           ),\n    .w_dp_rsp_t      ( w_dp_rsp_t           ),\n    .aw_chan_t       ( write_meta_channel_t ),\n    .write_req_t     ( ${req_t}       ),\n    .write_rsp_t     ( ${rsp_t}       )\n) i_idma_axil_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output addr_t                  axi_lite_aw_addr_o,\noutput axi_pkg::prot_t         axi_lite_aw_prot_o,\noutput logic                   axi_lite_aw_valid_o,\ninput  logic                   axi_lite_aw_ready_i,\noutput data_t                  axi_lite_w_data_o,\noutput strb_t                  axi_lite_w_strb_o,\noutput logic                   axi_lite_w_valid_o,\ninput  logic                   axi_lite_w_ready_i,\n\ninput  axi_pkg::resp_t         axi_lite_b_resp_i,\ninput  logic                   axi_lite_b_valid_i,\noutput logic                   axi_lite_b_ready_o,\n", "synth_wrapper_ports_read": "output addr_t                  axi_lite_ar_addr_o,\noutput axi_pkg::prot_t         axi_lite_ar_prot_o,\noutput logic                   axi_lite_ar_valid_o,\ninput  logic                   axi_lite_ar_ready_i,\n\ninput  data_t                  axi_lite_r_data_i,\ninput  axi_pkg::resp_t         axi_lite_r_resp_i,\ninput  logic                   axi_lite_r_valid_i,\noutput logic                   axi_lite_r_ready_o,\n", "synth_wrapper_assign_write": "assign axi_lite_aw_addr_o   = axi_lite_write_req.aw.addr;\nassign axi_lite_aw_prot_o   = axi_lite_write_req.aw.prot;\nassign axi_lite_aw_valid_o  = axi_lite_write_req.aw_valid;\nassign axi_lite_w_data_o    = axi_lite_write_req.w.data;\nassign axi_lite_w_strb_o    = axi_lite_write_req.w.strb;\nassign axi_lite_w_valid_o   = axi_lite_write_req.w_valid;\nassign axi_lite_b_ready_o   = axi_lite_write_req.b_ready;\n\nassign axi_lite_write_rsp.aw_ready = axi_lite_aw_ready_i;\nassign axi_lite_write_rsp.w_ready  = axi_lite_w_ready_i;\nassign axi_lite_write_rsp.b.resp   = axi_lite_b_resp_i;\nassign axi_lite_write_rsp.b_valid  = axi_lite_b_valid_i;\n", "synth_wrapper_assign_read": "assign axi_lite_ar_addr_o   = axi_lite_read_req.ar.addr;\nassign axi_lite_ar_prot_o   = axi_lite_read_req.ar.prot;\nassign axi_lite_ar_valid_o  = axi_lite_read_req.ar_valid;\nassign axi_lite_r_ready_o   = axi_lite_read_req.r_ready;\n\nassign axi_lite_read_rsp.ar_ready  = axi_lite_ar_ready_i;\nassign axi_lite_read_rsp.r.data    = axi_lite_r_data_i;\nassign axi_lite_read_rsp.r.resp    = axi_lite_r_resp_i;\nassign axi_lite_read_rsp.r_valid   = axi_lite_r_valid_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axi_lite_read_rsp_i.r_valid", "ready": "axi_lite_read_req_o.r_ready"}}, "write": {"req": {"valid": "axi_lite_write_req_o.w_valid", "ready": "axi_lite_write_rsp_i.w_ready", "strobe": "axi_lite_write_req_o.w.strb"}}}}, "axis": {"prefix": "axis", "protocol_enum": "AXI_STREAM", "full_name": "AXI Stream", "tb_define": "PROT_AXI4_STREAM", "bursts": "not_supported", "legalizer_force_decouple": "false", "write_meta_channel": "t_chan", "read_meta_channel": "t_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "true", "meta_channel_width": "localparam int unsigned axis_t_chan_width = $bits(axis_t_chan_t);", "typedefs": "`AXI_STREAM_TYPEDEF_S_CHAN_T(axis_t_chan_t, data_t, strb_t, strb_t, id_t, id_t, user_t)\n\n`AXI_STREAM_TYPEDEF_REQ_T(axis_req_t, axis_t_chan_t)\n`AXI_STREAM_TYPEDEF_RSP_T(axis_rsp_t)\n", "read_bridge_template": "// AXI Stream to OBI Read Bridge\nobi_req_t axis_obi_read_req;\nobi_rsp_t axis_obi_read_rsp;\n\nassign axis_obi_read_req.a.we    = 1'b0;\nassign axis_obi_read_req.a.wdata = '0;\nassign axis_obi_read_req.a.be    = '1;\n\nassign axis_obi_read_req.rready  = axis_read_rsp.tready;\nassign axis_read_req.tvalid      = axis_obi_read_rsp.rvalid;\nalways_comb begin\n    axis_read_req.t      = '0;\n    axis_read_req.t.data = axis_obi_read_rsp.r.rdata;\nend\n\nint unsigned launched_axis_jobs;\n\ninitial begin\n    launched_axis_jobs = 0;\n    forever begin\n        @(posedge clk);\n        if(req_valid && req_ready && (idma_req.opt.src_protocol == idma_pkg::AXI_STREAM))\n            launched_axis_jobs++;\n    end\nend\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.src_protocol inside {\\\n% for index, protocol in enumerate(used_read_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_read_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.src_protocol = idma_pkg::${database[used_read_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.src_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n    // Handle reads\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.src_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_read_req.req   = 1'b0;\n        axis_obi_read_req.a.aid = current_job.id;\n\n        // Wait for launch of job \n        wait(launched_axis_jobs > 0);\n        launched_axis_jobs--;\n        while(address < (current_job.src_addr + current_job.length)) begin\n            axis_obi_read_req.a.addr = address;\n            axis_obi_read_req.req  = 1'b1;\n            @(posedge clk);\n            if(axis_obi_read_rsp.gnt && axis_obi_read_req.req) begin\n                address += StrbWidth;\n            end\n        end\n        axis_obi_read_req.req  = 1'b0;\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_read (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_read_req ),\n    .obi_rsp_o ( axis_obi_read_rsp ),\n    .axi_req_o ( axis_axi_read_req ),\n    .axi_rsp_i ( axis_axi_read_rsp )\n);\n", "write_bridge_template": "// AXI Stream to OBI Write Bridge\nobi_req_t axis_obi_write_req;\nobi_rsp_t axis_obi_write_rsp;\n\nassign axis_obi_write_req.req     = axis_write_req.tvalid;\nassign axis_obi_write_req.a.we    = 1'b1;\nassign axis_obi_write_req.a.wdata = axis_write_req.t.data;\nassign axis_obi_write_req.a.be    = axis_write_req.t.keep;\nassign axis_obi_write_req.a.aid   = axis_write_req.t.id;\nassign axis_obi_write_req.rready  = 1'b1;\n\nassign axis_write_rsp.tready = axis_obi_write_rsp.gnt;\n\ninitial begin\n    string job_file;\n    tb_dma_job_t jobs [$];\n    tb_dma_job_t axis_jobs [$];\n    tb_dma_job_t current_job;\n    addr_t address;\n    bit next_job;\n\n    // Read Job File\n    void'($value$plusargs(\"job_file=%s\", job_file));\n    read_jobs(job_file, jobs);\n\n    // Filter out AXI Stream Jobs\n    while(jobs.size() > 0) begin\n        current_job = jobs.pop_front();\n\n        if (!(current_job.dst_protocol inside {\\\n% for index, protocol in enumerate(used_write_protocols):\nidma_pkg::${database[protocol]['protocol_enum']}\\\n    % if index != len(used_write_protocols)-1:\n,\\\n    % endif\n% endfor\n})) begin\n            current_job.dst_protocol = idma_pkg::${database[used_write_protocols[-1]]['protocol_enum']};\n        end\n        \n        if(current_job.dst_protocol == idma_pkg::AXI_STREAM) \n            axis_jobs.push_back(current_job);\n    end\n\n\n    // Handle writes\n    while(axis_jobs.size() > 0) begin\n        current_job = axis_jobs.pop_front();\n        address = { current_job.dst_addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} };\n        axis_obi_write_req.a.addr = address;\n\n        // Wait for first write\n        wait(axis_write_req.tvalid);\n        next_job = 1'b0;\n        while(!next_job) begin\n            @(posedge clk);\n            if(axis_write_req.tvalid && axis_write_rsp.tready) begin\n                next_job = axis_write_req.t.last;\n\n                // Increment address\n                address += StrbWidth;\n                axis_obi_write_req.a.addr = address;\n            end\n        end\n    end\nend\n\n// OBI to AXI Bridge\nidma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_axis_obi2axi_bridge_write (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( axis_obi_write_req ),\n    .obi_rsp_o ( axis_obi_write_rsp ),\n    .axi_req_o ( axis_axi_write_req ),\n    .axi_rsp_i ( axis_axi_write_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req = '0;\n", "legalizer_write_meta_channel": "w_req_o.aw_req.axis.t_chan = '{\n    data: '0,\n    strb: '1,\n    keep: '0,\n    last: w_tf_q.length == w_num_bytes,\n    id: opt_tf_q.axi_id,\n    dest: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.dest)-1:0],\n    user: w_tf_q.base_addr[$bits(w_req_o.aw_req.axis.t_chan.user)-1+:$bits(w_req_o.aw_req.axis.t_chan.dest)]\n};\n", "read_template": "idma_axis_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t} ),\n    .read_rsp_t       ( ${rsp_t} )\n) i_idma_axis_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_req_valid_i  ( ${r_dp_valid_i} ),\n    .r_dp_req_ready_o  ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_rsp_valid_o  ( ${r_dp_valid_o} ),\n    .r_dp_rsp_ready_i  ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_i        ( ${read_request} ),\n    .read_rsp_o        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_axis_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t} ),\n    .write_rsp_t          ( ${rsp_t} )\n) i_idma_axis_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_req_valid_i   ( ${w_dp_valid_i} ),\n    .w_dp_req_ready_o   ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_rsp_valid_o   ( ${w_dp_valid_o} ),\n    .w_dp_rsp_ready_i   ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "input  data_t                  axis_read_data_i,\ninput  strb_t                  axis_read_strb_i,\ninput  strb_t                  axis_read_keep_i,\ninput  logic                   axis_read_last_i,\ninput  id_t                    axis_read_id_i,\ninput  id_t                    axis_read_dest_i,\ninput  user_t                  axis_read_user_i,\ninput  logic                   axis_read_tvalid_i,\n\noutput logic                   axis_read_tready_o,\n", "synth_wrapper_ports_write": "output data_t                  axis_write_data_o,\noutput strb_t                  axis_write_strb_o,\noutput strb_t                  axis_write_keep_o,\noutput logic                   axis_write_last_o,\noutput id_t                    axis_write_id_o,\noutput id_t                    axis_write_dest_o,\noutput user_t                  axis_write_user_o,\noutput logic                   axis_write_tvalid_o,\n\ninput  logic                   axis_write_tready_i,\n", "synth_wrapper_assign_read": "assign axis_read_req.t.data = axis_read_data_i;\nassign axis_read_req.t.strb = axis_read_strb_i;\nassign axis_read_req.t.keep = axis_read_keep_i;\nassign axis_read_req.t.last = axis_read_last_i;\nassign axis_read_req.t.id   = axis_read_id_i;\nassign axis_read_req.t.dest = axis_read_dest_i;\nassign axis_read_req.t.user = axis_read_user_i;\nassign axis_read_req.tvalid = axis_read_tvalid_i;\n\nassign axis_read_tready_o = axis_read_rsp.tready;\n", "synth_wrapper_assign_write": "assign axis_write_data_o   = axis_write_req.t.data;\nassign axis_write_strb_o   = axis_write_req.t.strb;\nassign axis_write_keep_o   = axis_write_req.t.keep;\nassign axis_write_last_o   = axis_write_req.t.last;\nassign axis_write_id_o     = axis_write_req.t.id;\nassign axis_write_dest_o   = axis_write_req.t.dest;\nassign axis_write_user_o   = axis_write_req.t.user;\nassign axis_write_tvalid_o = axis_write_req.tvalid;\n\nassign axis_write_rsp.tready = axis_write_tready_i;\n", "trace_signals": {"read": {"rsp": {"valid": "axis_read_req_i.tvalid", "ready": "axis_read_rsp_o.tready", "strobe": "axis_read_req_i.t.strb"}}, "write": {"req": {"valid": "axis_write_req_o.tvalid", "ready": "axis_write_rsp_i.tready", "strobe": "axis_write_req_o.t.strb"}}}}, "init": {"prefix": "init", "protocol_enum": "INIT", "full_name": "Memory Init", "tb_define": "PROT_INIT", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "req_chan", "write_meta_channel": "req_chan", "meta_channel_width": "localparam int unsigned init_req_chan_width = $bits(init_req_chan_t);", "combined_aw_and_w": "false", "read_slave": "false", "passive_req": "false", "typedefs": "/// init read request\ntypedef struct packed {\n    logic [AddrWidth-1:0]  cfg;\n    logic [DataWidth-1:0]  term;\n    logic [StrbWidth-1:0]  strb;\n    logic [AxiIdWidth-1:0] id;\n} init_req_chan_t;\n\ntypedef struct packed {\n    init_req_chan_t req_chan;\n    logic           req_valid;\n    logic           rsp_ready;\n} init_req_t;\n\ntypedef struct packed {\n    logic [DataWidth-1:0] init;\n} init_rsp_chan_t;\n\ntypedef struct packed {\n    init_rsp_chan_t rsp_chan;\n    logic           rsp_valid;\n    logic           req_ready;\n} init_rsp_t;\n", "read_bridge_template": "spill_register #(\n    .T      ( logic ),\n    .Bypass ( 1'b0  )\n) i_init_read_bridge (\n    .clk_i   ( clk                     ),\n    .rst_ni  ( rst_n                   ), \n    .valid_i ( init_read_req.req_valid ),\n    .ready_o ( init_read_rsp.req_ready ),\n    .data_i  ( 1'b0                    ),\n    .valid_o ( init_read_rsp.rsp_valid ),\n    .ready_i ( init_read_req.rsp_ready ),\n    .data_o  ( /* NOT CONNECTED */     )\n);\n\nassign init_read_rsp.rsp_chan.init = {StrbWidth{8'h42}};\nassign init_axi_read_req = '0;\n", "write_bridge_template": "assign init_write_rsp.rsp_valid = 1'b1;\nassign init_write_rsp.req_ready = 1'b1;\nassign init_axi_write_req = '0;\n", "legalizer_read_meta_channel": "r_req_o.ar_req.init.req_chan = '{\n    cfg:  r_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.init.req_chan = '{\n    cfg:  w_tf_q.base_addr,\n    term: '0,\n    strb: '0,\n    id:   opt_tf_d.axi_id\n};\n", "read_template": "idma_init_read #(\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_init_read (\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_init_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_init_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_read": "output logic                   init_read_req_valid_o,\noutput addr_t                  init_read_req_config_o,\ninput  logic                   init_read_req_ready_i,\n\ninput  logic                   init_read_rsp_valid_i,\ninput  data_t                  init_read_rsp_init_i,\noutput logic                   init_read_rsp_ready_o,\n", "synth_wrapper_ports_write": "output logic                   init_write_req_valid_o,\noutput addr_t                  init_write_req_cfg_o,\noutput data_t                  init_write_req_term_o,\noutput strb_t                  init_write_req_strb_o,\noutput id_t                    init_write_req_id_o,\ninput  logic                   init_write_req_ready_i,\n\ninput  logic                   init_write_rsp_valid_i,\noutput logic                   init_write_rsp_ready_o,\n", "synth_wrapper_assign_read": "assign init_read_req_valid_o   = init_read_req.req_valid;\nassign init_read_req_config_o  = init_read_req.req_chan.cfg;\nassign init_read_rsp.req_ready = init_read_req_ready_i;\n\nassign init_read_rsp.rsp_valid     = init_read_rsp_valid_i;\nassign init_read_rsp.rsp_chan.init = init_read_rsp_init_i;\nassign init_read_rsp_ready_o       = init_read_req.rsp_ready;\n", "synth_wrapper_assign_write": "assign init_write_req_valid_o   = init_write_req.req_valid;\nassign init_write_req_cfg_o     = init_write_req.req_chan.cfg;\nassign init_write_req_term_o    = init_write_req.req_chan.term;\nassign init_write_req_strb_o    = init_write_req.req_chan.strb;\nassign init_write_req_id_o      = init_write_req.req_chan.id;\nassign init_write_rsp.req_ready = init_write_req_ready_i;\n\nassign init_write_rsp.rsp_valid           = init_write_rsp_valid_i;\nassign init_write_rsp_ready_o             = init_write_req.rsp_ready;\n", "trace_signals": {"read": {"req": {"valid": "init_read_req_o.req_valid", "config": "init_read_req_o.req_chan.cfg", "ready": "init_read_rsp_i.req_ready"}, "rsp": {"valid": "init_read_rsp_i.rsp_valid", "ready": "init_read_req_o.rsp_ready"}}, "write": {"req": {"valid": "init_write_req_o.req_valid", "config": "init_write_req_o.req_chan.cfg", "data": "init_write_req_o.req_chan.term", "ready": "init_write_rsp_i.req_ready"}, "rsp": {"valid": "init_write_rsp_i.rsp_valid", "ready": "init_write_req_o.rsp_ready"}}}}, "obi": {"prefix": "obi", "protocol_enum": "OBI", "full_name": "OBI", "tb_define": "PROT_OBI", "bursts": "not_supported", "legalizer_force_decouple": "false", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "meta_channel_width": "localparam int unsigned obi_a_chan_width = $bits(obi_a_chan_t);", "typedefs": "`OBI_TYPEDEF_MINIMAL_A_OPTIONAL(a_optional_t)\n`OBI_TYPEDEF_MINIMAL_R_OPTIONAL(r_optional_t)\n\n`OBI_TYPEDEF_TYPE_A_CHAN_T(obi_a_chan_t, addr_t, data_t, strb_t, id_t, a_optional_t)\n`OBI_TYPEDEF_TYPE_R_CHAN_T(obi_r_chan_t, data_t, id_t, r_optional_t)\n\n`OBI_TYPEDEF_REQ_T(obi_req_t, obi_a_chan_t)\n`OBI_TYPEDEF_RSP_T(obi_rsp_t, obi_r_chan_t)\n", "bridge_template": "idma_obi2axi_bridge #(\n    .DataWidth ( DataWidth    ),\n    .AddrWidth ( AddrWidth    ),\n    .UserWidth ( UserWidth    ),\n    .IdWidth   ( AxiIdWidth   ),\n    .obi_req_t ( obi_req_t    ),\n    .obi_rsp_t ( obi_rsp_t    ),\n    .axi_req_t ( axi_req_t    ),\n    .axi_rsp_t ( axi_rsp_t    )\n) i_obi2axi_bridge_${port} (\n    .clk_i     ( clk ),\n    .rst_ni    ( rst_n ),\n    .obi_req_i ( obi_${port}_req ),\n    .obi_rsp_o ( obi_${port}_rsp ),\n    .axi_req_o ( obi_axi_${port}_req ),\n    .axi_rsp_i ( obi_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.obi.a_chan = '{\n    addr: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '1,\n    we: 1'b0,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "legalizer_write_meta_channel": "w_req_o.aw_req.obi.a_chan = '{\n    addr: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    be: '0,\n    we: 1,\n    wdata: '0,\n    aid: opt_tf_q.axi_id,\n    a_optional: '0\n};\n", "read_template": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( ${req_t}           ),\n        .read_rsp_t       ( ${rsp_t}           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( ${r_dp_valid_i} ),\n        .r_dp_ready_o      ( ${r_dp_ready_o} ),\n        .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n        .r_dp_valid_o      ( ${r_dp_valid_o} ),\n        .r_dp_ready_i      ( ${r_dp_ready_i} ),\n        .read_meta_req_i   ( ${read_meta_request} ),\n        .read_meta_valid_i ( ${read_meta_valid} ),\n        .read_meta_ready_o ( ${read_meta_ready} ),\n        .read_req_o        ( ${read_request} ),\n        .read_rsp_i        ( ${read_response} ),\n        .r_chan_valid_o    ( ${r_chan_valid} ),\n        .r_chan_ready_o    ( ${r_chan_ready} ),\n        .buffer_in_o       ( ${buffer_in} ),\n        .buffer_in_valid_o ( ${buffer_in_valid} ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );", "write_template": "idma_obi_write #(\n    .StrbWidth            ( StrbWidth            ),\n    .MaskInvalidData      ( MaskInvalidData      ),\n    .byte_t               ( byte_t               ),\n    .data_t               ( data_t               ),\n    .strb_t               ( strb_t               ),\n    .w_dp_req_t           ( w_dp_req_t           ),\n    .w_dp_rsp_t           ( w_dp_rsp_t           ),\n    .write_meta_channel_t ( write_meta_channel_t ),\n    .write_req_t          ( ${req_t}            ),\n    .write_rsp_t          ( ${rsp_t}            )\n) i_idma_obi_write (\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .aw_req_i           ( ${write_meta_request} ),\n    .aw_valid_i         ( ${write_meta_valid} ),\n    .aw_ready_o         ( ${write_meta_ready}  ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   obi_write_req_a_req_o,\noutput addr_t                  obi_write_req_a_addr_o,\noutput logic                   obi_write_req_a_we_o,\noutput strb_t                  obi_write_req_a_be_o,\noutput data_t                  obi_write_req_a_wdata_o,\noutput id_t                    obi_write_req_a_aid_o,\noutput logic                   obi_write_req_r_ready_o,\n\ninput logic                    obi_write_rsp_a_gnt_i,\ninput logic                    obi_write_rsp_r_valid_i,\ninput data_t                   obi_write_rsp_r_rdata_i,\n", "synth_wrapper_ports_read": "output logic                   obi_read_req_a_req_o,\noutput addr_t                  obi_read_req_a_addr_o,\noutput logic                   obi_read_req_a_we_o,\noutput strb_t                  obi_read_req_a_be_o,\noutput data_t                  obi_read_req_a_wdata_o,\noutput logic                   obi_read_req_r_ready_o,\n\ninput logic                    obi_read_rsp_a_gnt_i,\ninput logic                    obi_read_rsp_r_valid_i,\ninput data_t                   obi_read_rsp_r_rdata_i,\ninput id_t                     obi_read_rsp_r_rid_i,\ninput logic                    obi_read_rsp_r_err_i,\n", "synth_wrapper_assign_write": "assign obi_write_req_a_req_o   = obi_write_req.req;\nassign obi_write_req_a_addr_o  = obi_write_req.a.addr;\nassign obi_write_req_a_we_o    = obi_write_req.a.we;\nassign obi_write_req_a_be_o    = obi_write_req.a.be;\nassign obi_write_req_a_wdata_o = obi_write_req.a.wdata;\nassign obi_write_req_a_aid_o   = obi_write_req.a.aid;\nassign obi_write_req_r_ready_o = obi_write_req.rready;\n\nassign obi_write_rsp.gnt     = obi_write_rsp_a_gnt_i;\nassign obi_write_rsp.rvalid  = obi_write_rsp_r_valid_i;\nassign obi_write_rsp.r.rdata = obi_write_rsp_r_rdata_i;\n", "synth_wrapper_assign_read": "assign obi_read_req_a_req_o   = obi_read_req.req;\nassign obi_read_req_a_addr_o  = obi_read_req.a.addr;\nassign obi_read_req_a_we_o    = obi_read_req.a.we;\nassign obi_read_req_a_be_o    = obi_read_req.a.be;\nassign obi_read_req_a_wdata_o = obi_read_req.a.wdata;\nassign obi_read_req_r_ready_o = obi_read_req.rready;\n\nassign obi_read_rsp.gnt     = obi_read_rsp_a_gnt_i;\nassign obi_read_rsp.rvalid  = obi_read_rsp_r_valid_i;\nassign obi_read_rsp.r.rdata = obi_read_rsp_r_rdata_i;\nassign obi_read_rsp.r.rid   = obi_read_rsp_r_rid_i;\nassign obi_read_rsp.r.err   = obi_read_rsp_r_err_i;\n", "trace_signals": {"read": {"rsp": {"valid": "obi_read_req_o.req", "ready": "obi_read_rsp_i.gnt", "write_en": "obi_read_req_o.a.we"}}, "write": {"req": {"valid": "obi_write_req_o.req", "ready": "obi_write_rsp_i.gnt", "strobe": "obi_write_req_o.a.be", "write_en": "obi_write_req_o.a.we"}}}}, "tilelink": {"prefix": "tilelink", "protocol_enum": "TILELINK", "full_name": "TileLink-UH", "tb_define": "PROT_TILELINK", "bursts": "only_pow2", "page_size": 2048, "tltoaxi4_compatibility_mode": "true", "legalizer_force_decouple": "true", "read_meta_channel": "a_chan", "write_meta_channel": "a_chan", "meta_channel_width": "localparam int unsigned tilelink_a_chan_width = $bits(tilelink_a_chan_t);", "combined_aw_and_w": "true", "read_slave": "false", "passive_req": "false", "typedefs": "`TILELINK_TYPEDEF_A_CHAN_T(tilelink_a_chan_t, addr_t, data_t, strb_t, logic[3:0], logic[4:0])\n`TILELINK_TYPEDEF_D_CHAN_T(tilelink_d_chan_t, data_t, logic[3:0], logic[4:0], logic)\n\n`TILELINK_TYPEDEF_REQ_T(tilelink_req_t, tilelink_a_chan_t)\n`TILELINK_TYPEDEF_RSP_T(tilelink_rsp_t, tilelink_d_chan_t)\n", "bridge_template": "idma_tilelink2axi_bridge #(\n    .DataWidth      ( DataWidth      ),\n    .AddrWidth      ( AddrWidth      ),\n    .IdWidth        ( AxiIdWidth     ),\n    .tilelink_req_t ( tilelink_req_t ),\n    .tilelink_rsp_t ( tilelink_rsp_t ),\n    .axi_req_t      ( axi_req_t      ),\n    .axi_rsp_t      ( axi_rsp_t      )\n) i_tilelink_to_axi_${port} (\n    .clk_i          ( clk                      ),\n    .rst_ni         ( rst_n                    ),\n    .tilelink_req_i ( tilelink_${port}_req     ),\n    .tilelink_rsp_o ( tilelink_${port}_rsp     ),\n    .axi_req_o      ( tilelink_axi_${port}_req ),\n    .axi_rsp_i      ( tilelink_axi_${port}_rsp )\n);\n", "legalizer_read_meta_channel": "r_req_o.ar_req.tilelink.a_chan = '{\n    opcode: 3'd4,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { r_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '1,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i <= PageAddrWidth; i++) begin\n    if ((1 << i) == r_num_bytes) begin\n        r_req_o.ar_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_meta_channel": "w_req_o.aw_req.tilelink.a_chan = '{\n    opcode: 3'd1,\n    param: 3'd0,\n    size: '0,\n    source: opt_tf_q.axi_id,\n    address: { w_tf_q.addr[AddrWidth-1:OffsetWidth], {{OffsetWidth}{1'b0}} },\n    mask: '0,\n    data: '0,\n    corrupt: 1'b0\n};\n\nfor (int i = 0; i < PageAddrWidth; i++) begin\n    if ((1 << i) == w_num_bytes) begin\n        w_req_o.aw_req.tilelink.a_chan.size = i;\n    end\nend\n", "legalizer_write_data_path": "w_req_o.w_dp_req = '{\n    dst_protocol: opt_tf_q.dst_protocol,\n    offset: w_addr_offset,\n    tailer: OffsetWidth'(w_num_bytes + w_addr_offset),\n    shift: opt_tf_q.write_shift,\n    num_beats: 'd0,\n    is_single: w_num_bytes <= StrbWidth\n};\n", "read_template": "idma_tilelink_read #(\n    .BurstLength      ( ${database['tilelink']['page_size']} ),\n    .StrbWidth        ( StrbWidth           ),\n    .byte_t           ( byte_t              ),\n    .strb_t           ( strb_t              ),\n    .r_dp_req_t       ( r_dp_req_t          ),\n    .r_dp_rsp_t       ( r_dp_rsp_t          ),\n    .read_meta_chan_t ( read_meta_channel_t ),\n    .read_req_t       ( ${req_t}           ),\n    .read_rsp_t       ( ${rsp_t}           )\n) i_idma_tilelink_read (\n    .clk_i             ( clk_i ),\n    .rst_ni            ( rst_ni ),\n    .r_dp_req_i        ( r_dp_req_i ),\n    .r_dp_valid_i      ( ${r_dp_valid_i} ),\n    .r_dp_ready_o      ( ${r_dp_ready_o} ),\n    .r_dp_rsp_o        ( ${r_dp_rsp_o} ),\n    .r_dp_valid_o      ( ${r_dp_valid_o} ),\n    .r_dp_ready_i      ( ${r_dp_ready_i} ),\n    .read_meta_req_i   ( ${read_meta_request} ),\n    .read_meta_valid_i ( ${read_meta_valid} ),\n    .read_meta_ready_o ( ${read_meta_ready} ),\n    .read_req_o        ( ${read_request} ),\n    .read_rsp_i        ( ${read_response} ),\n    .r_chan_valid_o    ( ${r_chan_valid} ),\n    .r_chan_ready_o    ( ${r_chan_ready} ),\n    .buffer_in_o       ( ${buffer_in} ),\n    .buffer_in_valid_o ( ${buffer_in_valid} ),\n    .buffer_in_ready_i ( buffer_in_ready )\n);\n", "write_template": "idma_tilelink_write #(\n    .BurstLength       ( \\\n% if database['tilelink']['tltoaxi4_compatibility_mode'] == 'true':\n 32 * StrbWidth ),\n% else:\n ${database['tilelink']['page_size']} ),\n% endif\n    .StrbWidth         ( StrbWidth            ),\n    .MaskInvalidData   ( MaskInvalidData      ),\n    .byte_t            ( byte_t               ),\n    .data_t            ( data_t               ),\n    .strb_t            ( strb_t               ),\n    .w_dp_req_t        ( w_dp_req_t           ),\n    .w_dp_rsp_t        ( w_dp_rsp_t           ),\n    .write_meta_chan_t ( write_meta_channel_t ),\n    .write_req_t       ( ${req_t}       ),\n    .write_rsp_t       ( ${rsp_t}       )\n) i_idma_tilelink_write (\n    .clk_i              ( clk_i ),\n    .rst_ni             ( rst_ni ),\n    .w_dp_req_i         ( w_dp_req_i ),\n    .w_dp_valid_i       ( ${w_dp_valid_i} ),\n    .w_dp_ready_o       ( ${w_dp_ready_o} ),\n    .dp_poison_i        ( dp_poison_i ),\n    .w_dp_rsp_o         ( ${w_dp_rsp_o} ),\n    .w_dp_valid_o       ( ${w_dp_valid_o} ),\n    .w_dp_ready_i       ( ${w_dp_ready_i} ),\n    .write_meta_req_i   ( ${write_meta_request} ),\n    .write_meta_valid_i ( ${write_meta_valid} ),\n    .write_meta_ready_o ( ${write_meta_ready} ),\n    .write_req_o        ( ${write_request} ),\n    .write_rsp_i        ( ${write_response} ),\n    .buffer_out_i       ( buffer_out_shifted ),\n    .buffer_out_valid_i ( buffer_out_valid_shifted ),\n    .buffer_out_ready_o ( ${buffer_out_ready} )\n);\n", "synth_wrapper_ports_write": "output logic                   tilelink_write_req_a_valid_o,\noutput logic [2:0]             tilelink_write_req_a_opcode_o,\noutput logic [2:0]             tilelink_write_req_a_param_o,\noutput logic [3:0]             tilelink_write_req_a_size_o,\noutput logic [4:0]             tilelink_write_req_a_source_o,\noutput addr_t                  tilelink_write_req_a_address_o,\noutput strb_t                  tilelink_write_req_a_mask_o,\noutput data_t                  tilelink_write_req_a_data_o,\noutput logic                   tilelink_write_req_a_corrupt_o,\noutput logic                   tilelink_write_req_d_ready_o,\n\ninput logic                    tilelink_write_rsp_a_ready_i,\ninput logic                    tilelink_write_rsp_d_valid_i,\ninput logic [2:0]              tilelink_write_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_write_rsp_d_param_i,\ninput logic [3:0]              tilelink_write_rsp_d_size_i,\ninput logic [4:0]              tilelink_write_rsp_d_source_i,\ninput logic                    tilelink_write_rsp_d_sink_i,\ninput logic                    tilelink_write_rsp_d_denied_i,\ninput data_t                   tilelink_write_rsp_d_data_i, \ninput logic                    tilelink_write_rsp_d_corrupt_i,\n", "synth_wrapper_ports_read": "output logic                   tilelink_read_req_a_valid_o,\noutput logic [2:0]             tilelink_read_req_a_opcode_o,\noutput logic [2:0]             tilelink_read_req_a_param_o,\noutput logic [3:0]             tilelink_read_req_a_size_o,\noutput logic [4:0]             tilelink_read_req_a_source_o,\noutput addr_t                  tilelink_read_req_a_address_o,\noutput strb_t                  tilelink_read_req_a_mask_o,\noutput data_t                  tilelink_read_req_a_data_o,\noutput logic                   tilelink_read_req_a_corrupt_o,\noutput logic                   tilelink_read_req_d_ready_o,\n\ninput logic                    tilelink_read_rsp_a_ready_i,\ninput logic                    tilelink_read_rsp_d_valid_i,\ninput logic [2:0]              tilelink_read_rsp_d_opcode_i, \ninput logic [1:0]              tilelink_read_rsp_d_param_i,\ninput logic [3:0]              tilelink_read_rsp_d_size_i,\ninput logic [4:0]              tilelink_read_rsp_d_source_i,\ninput logic                    tilelink_read_rsp_d_sink_i,\ninput logic                    tilelink_read_rsp_d_denied_i,\ninput data_t                   tilelink_read_rsp_d_data_i, \ninput logic                    tilelink_read_rsp_d_corrupt_i,\n", "synth_wrapper_assign_write": "assign tilelink_write_req_a_valid_o   = tilelink_write_req.a_valid;\nassign tilelink_write_req_a_opcode_o  = tilelink_write_req.a.opcode;\nassign tilelink_write_req_a_param_o   = tilelink_write_req.a.param;\nassign tilelink_write_req_a_size_o    = tilelink_write_req.a.size;\nassign tilelink_write_req_a_source_o  = tilelink_write_req.a.source;\nassign tilelink_write_req_a_address_o = tilelink_write_req.a.address;\nassign tilelink_write_req_a_mask_o    = tilelink_write_req.a.mask;\nassign tilelink_write_req_a_data_o    = tilelink_write_req.a.data;\nassign tilelink_write_req_a_corrupt_o = tilelink_write_req.a.corrupt;\nassign tilelink_write_req_d_ready_o   = tilelink_write_req.d_ready;\n\nassign tilelink_write_rsp.a_ready   = tilelink_write_rsp_a_ready_i;\nassign tilelink_write_rsp.d_valid   = tilelink_write_rsp_d_valid_i;\nassign tilelink_write_rsp.d.opcode  = tilelink_write_rsp_d_opcode_i;\nassign tilelink_write_rsp.d.param   = tilelink_write_rsp_d_param_i;\nassign tilelink_write_rsp.d.size    = tilelink_write_rsp_d_size_i;\nassign tilelink_write_rsp.d.source  = tilelink_write_rsp_d_source_i;\nassign tilelink_write_rsp.d.sink    = tilelink_write_rsp_d_sink_i;\nassign tilelink_write_rsp.d.denied  = tilelink_write_rsp_d_denied_i;\nassign tilelink_write_rsp.d.data    = tilelink_write_rsp_d_data_i;\nassign tilelink_write_rsp.d.corrupt = tilelink_write_rsp_d_corrupt_i;\n", "synth_wrapper_assign_read": "assign tilelink_read_req_a_valid_o   = tilelink_read_req.a_valid;\nassign tilelink_read_req_a_opcode_o  = tilelink_read_req.a.opcode;\nassign tilelink_read_req_a_param_o   = tilelink_read_req.a.param;\nassign tilelink_read_req_a_size_o    = tilelink_read_req.a.size;\nassign tilelink_read_req_a_source_o  = tilelink_read_req.a.source;\nassign tilelink_read_req_a_address_o = tilelink_read_req.a.address;\nassign tilelink_read_req_a_mask_o    = tilelink_read_req.a.mask;\nassign tilelink_read_req_a_data_o    = tilelink_read_req.a.data;\nassign tilelink_read_req_a_corrupt_o = tilelink_read_req.a.corrupt;\nassign tilelink_read_req_d_ready_o   = tilelink_read_req.d_ready;\n\nassign tilelink_read_rsp.a_ready   = tilelink_read_rsp_a_ready_i;\nassign tilelink_read_rsp.d_valid   = tilelink_read_rsp_d_valid_i;\nassign tilelink_read_rsp.d.opcode  = tilelink_read_rsp_d_opcode_i;\nassign tilelink_read_rsp.d.param   = tilelink_read_rsp_d_param_i;\nassign tilelink_read_rsp.d.size    = tilelink_read_rsp_d_size_i;\nassign tilelink_read_rsp.d.source  = tilelink_read_rsp_d_source_i;\nassign tilelink_read_rsp.d.sink    = tilelink_read_rsp_d_sink_i;\nassign tilelink_read_rsp.d.denied  = tilelink_read_rsp_d_denied_i;\nassign tilelink_read_rsp.d.data    = tilelink_read_rsp_d_data_i;\nassign tilelink_read_rsp.d.corrupt = tilelink_read_rsp_d_corrupt_i;\n", "trace_signals": {"read": {"rsp": {"valid": "tilelink_read_rsp_i.d_valid", "ready": "tilelink_read_req_o.d_ready"}}, "write": {"req": {"valid": "tilelink_write_req_o.a_valid", "ready": "tilelink_write_rsp_i.a_ready", "strobe": "tilelink_write_req_o.a.mask"}}}}}, "used_read_protocols": ["axi", "obi"], "used_read_protocols_count": [2, 1], "used_write_protocols": ["axi"], "used_protocols": ["axi", "obi"], "one_read_port": false, "one_write_port": true, "rendered_read_ports": {"axi": "    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_0 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_0 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_0 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_0 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_0 ),\n        .read_req_o        ( axi_read_req_o_0 ),\n        .read_rsp_i        ( axi_read_rsp_i_0 ),\n        .r_chan_valid_o    ( axi_r_chan_valid_0 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_0 ),\n        .buffer_in_o       ( axi_buffer_in_0 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_0 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n    idma_axi_read #(\n        .StrbWidth  ( StrbWidth           ),\n        .byte_t     ( byte_t              ),\n        .strb_t     ( strb_t              ),\n        .r_dp_req_t ( r_dp_req_t          ),\n        .r_dp_rsp_t ( r_dp_rsp_t          ),\n        .ar_chan_t  ( read_meta_channel_t ),\n        .read_req_t ( axi_req_t           ),\n        .read_rsp_t ( axi_rsp_t           )\n    ) i_idma_axi_read_1 (\n        .clk_i             ( clk_i      ),\n        .rst_ni            ( rst_ni     ),\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( axi_r_dp_ready_1 ),\n        .r_dp_rsp_o        ( axi_r_dp_rsp_1 ),\n        .r_dp_valid_o      ( axi_r_dp_valid_1 ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::AXI) & r_dp_ready_i ),\n        .ar_req_i          ( ar_req_i.ar_req ),\n        .ar_valid_i        ( (ar_req_i.src_protocol == idma_pkg::AXI) & ar_valid_i ),\n        .ar_ready_o        ( axi_ar_ready_1 ),\n        .read_req_o        ( axi_read_req_o_1 ),\n        .read_rsp_i        ( axi_read_rsp_i_1 ),\n        .r_chan_valid_o    ( axi_r_chan_valid_1 ),\n        .r_chan_ready_o    ( axi_r_chan_ready_1 ),\n        .buffer_in_o       ( axi_buffer_in_1 ),\n        .buffer_in_valid_o ( axi_buffer_in_valid_1 ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );\n\n", "obi": "    idma_obi_read #(\n        .StrbWidth        ( StrbWidth           ),\n        .byte_t           ( byte_t              ),\n        .strb_t           ( strb_t              ),\n        .r_dp_req_t       ( r_dp_req_t          ),\n        .r_dp_rsp_t       ( r_dp_rsp_t          ),\n        .read_meta_chan_t ( read_meta_channel_t ),\n        .read_req_t       ( obi_req_t           ),\n        .read_rsp_t       ( obi_rsp_t           )\n    ) i_idma_obi_read (\n        .r_dp_req_i        ( r_dp_req_i ),\n        .r_dp_valid_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_valid_i ),\n        .r_dp_ready_o      ( obi_r_dp_ready ),\n        .r_dp_rsp_o        ( obi_r_dp_rsp ),\n        .r_dp_valid_o      ( obi_r_dp_valid ),\n        .r_dp_ready_i      ( (r_dp_req_i.src_protocol == idma_pkg::OBI) & r_dp_ready_i ),\n        .read_meta_req_i   ( ar_req_i.ar_req ),\n        .read_meta_valid_i ( (ar_req_i.src_protocol == idma_pkg::OBI) & ar_valid_i ),\n        .read_meta_ready_o ( obi_ar_ready ),\n        .read_req_o        ( obi_read_req_o ),\n        .read_rsp_i        ( obi_read_rsp_i ),\n        .r_chan_valid_o    ( obi_r_chan_valid ),\n        .r_chan_ready_o    ( obi_r_chan_ready ),\n        .buffer_in_o       ( obi_buffer_in ),\n        .buffer_in_valid_o ( obi_buffer_in_valid ),\n        .buffer_in_ready_i ( buffer_in_ready )\n    );"}, "rendered_write_ports": {"axi": "    idma_axi_write #(\n        .StrbWidth       ( StrbWidth            ),\n        .MaskInvalidData ( MaskInvalidData      ),\n        .byte_t          ( byte_t               ),\n        .data_t          ( data_t               ),\n        .strb_t          ( strb_t               ),\n        .w_dp_req_t      ( w_dp_req_t           ),\n        .w_dp_rsp_t      ( w_dp_rsp_t           ),\n        .aw_chan_t       ( write_meta_channel_t ),\n        .write_req_t     ( axi_req_t ),\n        .write_rsp_t     ( axi_rsp_t )\n    ) i_idma_axi_write (\n        .clk_i              ( clk_i      ),\n        .rst_ni             ( rst_ni     ),\n        .w_dp_req_i         ( w_dp_req_i ),\n        .w_dp_valid_i       ( w_dp_valid_i ),\n        .w_dp_ready_o       ( w_dp_ready_o ),\n        .dp_poison_i        ( dp_poison_i ),\n        .w_dp_rsp_o         ( w_dp_rsp_o ),\n        .w_dp_valid_o       ( w_dp_valid_o ),\n        .w_dp_ready_i       ( w_dp_ready_i ),\n        .aw_req_i           ( aw_req_i ),\n        .aw_valid_i         ( aw_valid_i ),\n        .aw_ready_o         ( aw_ready_o ),\n        .write_req_o        ( axi_write_req_o ),\n        .write_rsp_i        ( axi_write_rsp_i ),\n        .buffer_out_i       ( buffer_out_shifted ),\n        .buffer_out_valid_i ( buffer_out_valid_shifted ),\n        .buffer_out_ready_o ( buffer_out_ready )\n    );"}}