/*
 * include/asm/bf533_dma.h
 *
 * This file contains the major Data structures and constants
 * used for DMA Implementation in BF533
 *   			 	
 * Copyright (C) 2004 LG Soft India.
 *
*/

#ifndef _BLACKFIN_DMA_H_
#define _BLACKFIN_DMA_H_

#include <asm/io.h>
#include <linux/slab.h>
#include <asm/irq.h>
#include <asm/board/bf533_irq.h>
#include <asm/signal.h>
#include <asm/semaphore.h>

#include <linux/kernel.h>

#undef BFIN_DMA_DEBUG
#undef BFIN_DMA_NDEBUG

#ifdef BFIN_DMA_DEBUG
#define DMA_DBG(fmt, args...) 					\
do { printk("Blackfin DMA driver: "fmt, ##args);} while (0)
#else
#define DMA_DBG(fmt, args...)
#endif

#ifdef BFIN_DMA_NDEBUG
#define assert(expr) do {} while(0)
#else
#define assert(expr) 						\
	if (!(expr)) {						\
	printk("Assertion failed! %s, %s, %s, line=%d \n",	\
	#expr, __FILE__,__FUNCTION__,__LINE__); 		\
	}
#endif

#define SSYNC() asm("ssync;")

/*****************************************************************************
*        Generic DMA  Declarations
*
****************************************************************************/
typedef enum _DMA_CHANNEL_STATUS{
	DMA_CHANNEL_FREE,
	DMA_CHANNEL_REQUESTED,
	DMA_CHANNEL_ENABLED,
} DMA_CHANNEL_STATUS;


/*****************************************************************************
*        BF-533 Specific Declarations
*
****************************************************************************/

#define MAX_BLACKFIN_DMA_CHANNEL 12

#define CH_PPI 			0
#define CH_SPORT0_RX 		1
#define CH_SPORT0_TX 		2
#define CH_SPORT1_RX 		3
#define CH_SPORT1_TX 		4
#define CH_SPI 			5
#define CH_UART_RX 		6
#define CH_UART_TX 		7
#define CH_MEM_STREAM0_DEST	8	// TX
#define CH_MEM_STREAM0_SRC  	9     	// RX
#define CH_MEM_STREAM1_DEST	10	// TX
#define CH_MEM_STREAM1_SRC 	11 	// RX


/*-------------------------
 * config reg bits value 
 *-------------------------*/
#define DATA_SIZE_8 		0
#define DATA_SIZE_16 		1
#define DATA_SIZE_32 		2

#define FLOW_STOP 		0
#define FLOW_AUTO 		1
#define FLOW_ARRAY 		4
#define FLOW_SMALL 		6
#define FLOW_LARGE 		7


#define DIMENSION_LINEAR    0
#define DIMENSION_2D           1

#define DIR_READ     0
#define DIR_WRITE    1

#define INTR_DISABLE   0   //00b
#define INTR_ON_BUF    2   //10b
#define INTR_ON_ROW   3   //11b


#pragma pack(2)
typedef struct _dmasglarge_t{
	unsigned long next_desc_addr;
	unsigned long start_addr;
	unsigned short cfg;
	unsigned short x_count;
	unsigned short x_modify;
	unsigned short y_count;
	unsigned short y_modify;
} dmasg_t;
#pragma pack()

typedef struct {
	unsigned long  next_desc_ptr; /* DMA Next Descriptor Pointer register */
	unsigned long  start_addr;	/* DMA Start address  register */

	unsigned short cfg;		/* DMA Configuration register */
	unsigned short dummy1;		/* DMA Configuration register */

	unsigned long reserved;

	unsigned short x_count;		/* DMA x_count register */
	unsigned short dummy2;

	unsigned short x_modify;	/* DMA x_modify register */
	unsigned short dummy3;

	unsigned short y_count;		/* DMA y_count register */
	unsigned short dummy4;

	unsigned short  y_modify;	/* DMA y_modify register */
	unsigned short dummy5;

	unsigned long  curr_desc_ptr;	/* DMA Current Descriptor Pointer
					   register */
	unsigned short curr_addr_ptr_lo;/* DMA Current Address Pointer
					   register*/
	unsigned short curr_addr_ptr_hi;/* DMA Current Address Pointer
					   register */
	unsigned short irq_status;	/* DMA irq status register */
	unsigned short dummy6;

	unsigned short peripheral_map;	/* DMA peripheral map register */
	unsigned short dummy7;

	unsigned short curr_x_count;	/* DMA Current x-count register */
	unsigned short dummy8;

	unsigned long reserved2;

	unsigned short curr_y_count;	/* DMA Current y-count register */
	unsigned short dummy9;

	unsigned long reserved3;

}DMA_register;

typedef irqreturn_t (*dma_interrupt_t)(int irq, void *dev_id, struct pt_regs *pt_regs);


typedef struct {
	struct semaphore 	dmalock;
	char                   *device_id;
	int 				dma_channel_status;
	DMA_register 		*regs;
	dmasg_t                 *sg;     /* large mode descriptor */
	unsigned int		ControllerNumber;/* controller number */
	dma_interrupt_t		irq_callback;
	void 			*data;
	unsigned int		DmaEnableFlag;
	unsigned int		LoopbackFlag;
}DMA_CHANNEL;

/*******************************************************************************
*	DMA API's 
*******************************************************************************/
//functions to set register mode
void set_dma_start_addr (unsigned int channel, unsigned long addr);
void set_dma_x_count	(unsigned int channel, unsigned short x_count);
void set_dma_x_modify	(unsigned int channel, unsigned short x_modify);
void set_dma_y_count	(unsigned int channel, unsigned short y_count);
void set_dma_y_modify	(unsigned int channel, unsigned short y_modify);
void set_dma_config(unsigned int channel,  unsigned short config);
unsigned short set_bfin_dma_config(char direction, char flow_mode,
                    char intr_mode, char dma_mode, char width);


// get curr status for polling
unsigned short get_dma_curr_irqstat(unsigned int channel);
unsigned short get_dma_curr_xcount(unsigned int channel);
unsigned short get_dma_curr_ycount(unsigned int channel);

//set large DMA mode descriptor
void set_dma_sg(unsigned int channel, dmasg_t * sg, int nr_sg);

//check if current channel is in use
int dma_channel_active(unsigned int channel);  

//common functions must be called in any mode
void free_dma (unsigned int channel);    //free resources
int dma_channel_active(unsigned int channel);  //check if a channel is in use
void disable_dma (unsigned int channel); //disable
void enable_dma(unsigned int channel);   //enable
int  request_dma(unsigned int channel, char *device_id);
int  set_dma_callback(unsigned int channel, dma_interrupt_t callback, void *data);
void  clear_dma_irqstat(unsigned int channel);

#endif
