#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Jan 29 00:48:34 2018
# Process ID: 21558
# Current directory: /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1
# Command line: vivado -log Pico_Toplevel.vds -mode batch -messageDb vivado.pb -notrace -source Pico_Toplevel.tcl
# Log file: /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/Pico_Toplevel.vds
# Journal file: /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Pico_Toplevel.tcl -notrace
Command: synth_design -top Pico_Toplevel -part xcku060-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku060'
INFO: [Common 17-1223] The version limit for your license is '2016.02' and will expire in -700 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 1040.246 ; gain = 196.105 ; free physical = 27767 ; free virtual = 37811
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Pico_Toplevel' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/Pico_Toplevel.v:12]
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter LED_NUM bound to: 1 - type: integer 
	Parameter STRB_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE3' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14316]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE3' (1#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14316]
INFO: [Synth 8-638] synthesizing module 'PicoFrameworkM510_KU060' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:41]
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter STRB_WIDTH bound to: 16 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14583]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (2#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14583]
INFO: [Synth 8-638] synthesizing module 'xilinx_pcie_3_0_7vx' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/xilinx_pcie_3_0_7vx.v:4]
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter STRB_WIDTH bound to: 16 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 2 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter USER_CLK2_FREQ bound to: 4 - type: integer 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_MC_RX_STRADDLE bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b101111111111111111 
	Parameter USER_CLK_FREQ bound to: 4 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (3#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE3__parameterized0' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14316]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE3__parameterized0' (3#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14316]
INFO: [Synth 8-638] synthesizing module 'pcie3_ultrascale_0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/realtime/pcie3_ultrascale_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'pcie3_ultrascale_0' (4#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/realtime/pcie3_ultrascale_0_stub.v:7]
WARNING: [Synth 8-689] width (22) of port connection 'm_axis_rc_tready' does not match port width (1) of module 'pcie3_ultrascale_0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/xilinx_pcie_3_0_7vx.v:296]
WARNING: [Synth 8-689] width (22) of port connection 'm_axis_cq_tready' does not match port width (1) of module 'pcie3_ultrascale_0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/xilinx_pcie_3_0_7vx.v:303]
WARNING: [Synth 8-689] width (8) of port connection 'cfg_function_status' does not match port width (16) of module 'pcie3_ultrascale_0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/xilinx_pcie_3_0_7vx.v:329]
WARNING: [Synth 8-689] width (6) of port connection 'cfg_function_power_state' does not match port width (12) of module 'pcie3_ultrascale_0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/xilinx_pcie_3_0_7vx.v:330]
WARNING: [Synth 8-689] width (12) of port connection 'cfg_vf_status' does not match port width (16) of module 'pcie3_ultrascale_0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/xilinx_pcie_3_0_7vx.v:331]
WARNING: [Synth 8-689] width (18) of port connection 'cfg_vf_power_state' does not match port width (24) of module 'pcie3_ultrascale_0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/xilinx_pcie_3_0_7vx.v:332]
WARNING: [Synth 8-689] width (2) of port connection 'cfg_rcb_status' does not match port width (4) of module 'pcie3_ultrascale_0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/xilinx_pcie_3_0_7vx.v:343]
WARNING: [Synth 8-689] width (2) of port connection 'cfg_dpa_substate_change' does not match port width (4) of module 'pcie3_ultrascale_0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/xilinx_pcie_3_0_7vx.v:344]
WARNING: [Synth 8-689] width (2) of port connection 'cfg_tph_requester_enable' does not match port width (4) of module 'pcie3_ultrascale_0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/xilinx_pcie_3_0_7vx.v:348]
WARNING: [Synth 8-689] width (6) of port connection 'cfg_tph_st_mode' does not match port width (12) of module 'pcie3_ultrascale_0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/xilinx_pcie_3_0_7vx.v:349]
WARNING: [Synth 8-689] width (6) of port connection 'cfg_vf_tph_requester_enable' does not match port width (8) of module 'pcie3_ultrascale_0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/xilinx_pcie_3_0_7vx.v:350]
WARNING: [Synth 8-689] width (18) of port connection 'cfg_vf_tph_st_mode' does not match port width (24) of module 'pcie3_ultrascale_0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/xilinx_pcie_3_0_7vx.v:351]
WARNING: [Synth 8-689] width (3) of port connection 'cfg_per_function_number' does not match port width (4) of module 'pcie3_ultrascale_0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/xilinx_pcie_3_0_7vx.v:391]
WARNING: [Synth 8-689] width (2) of port connection 'cfg_flr_in_process' does not match port width (4) of module 'pcie3_ultrascale_0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/xilinx_pcie_3_0_7vx.v:401]
WARNING: [Synth 8-689] width (6) of port connection 'cfg_vf_flr_in_process' does not match port width (8) of module 'pcie3_ultrascale_0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/xilinx_pcie_3_0_7vx.v:403]
WARNING: [Synth 8-689] width (2) of port connection 'cfg_interrupt_msi_enable' does not match port width (4) of module 'pcie3_ultrascale_0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/xilinx_pcie_3_0_7vx.v:436]
WARNING: [Synth 8-689] width (6) of port connection 'cfg_interrupt_msi_vf_enable' does not match port width (8) of module 'pcie3_ultrascale_0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/xilinx_pcie_3_0_7vx.v:437]
WARNING: [Synth 8-689] width (6) of port connection 'cfg_interrupt_msi_mmenable' does not match port width (12) of module 'pcie3_ultrascale_0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/xilinx_pcie_3_0_7vx.v:438]
WARNING: [Synth 8-350] instance 'pcie3_ultrascale_0_i' of module 'pcie3_ultrascale_0' requires 148 connections, but only 143 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/xilinx_pcie_3_0_7vx.v:262]
INFO: [Synth 8-638] synthesizing module 'pcie3_7x_to_v1_6' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/pcie3_7x_to_v1_6.v:7]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter STRB_WIDTH bound to: 16 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter MEM_RD32_FMT_TYPE bound to: 7'b0000000 
	Parameter MEM_RD64_FMT_TYPE bound to: 7'b0100000 
	Parameter MEM_WR32_FMT_TYPE bound to: 7'b1000000 
	Parameter MEM_WR64_FMT_TYPE bound to: 7'b1100000 
	Parameter CPLD_FMT_TYPE bound to: 7'b1001010 
	Parameter CPL_FMT_TYPE bound to: 7'b0001010 
INFO: [Synth 8-638] synthesizing module 'FIFO' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:6]
	Parameter SYNC bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 142 - type: integer 
	Parameter ALMOST_FULL bound to: 256 - type: integer 
	Parameter ALMOST_EMPTY bound to: 13'b0000000010000 
	Parameter ACTUAL_WIDTH bound to: 144 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO36E2' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2' (5#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (6#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:6]
WARNING: [Synth 8-350] instance 'tx_fifo' of module 'FIFO' requires 14 connections, but only 8 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/pcie3_7x_to_v1_6.v:414]
WARNING: [Synth 8-3848] Net cfg_msg_transmit in module/entity pcie3_7x_to_v1_6 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/pcie3_7x_to_v1_6.v:116]
WARNING: [Synth 8-3848] Net cfg_msg_transmit_type in module/entity pcie3_7x_to_v1_6 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/pcie3_7x_to_v1_6.v:117]
WARNING: [Synth 8-3848] Net cfg_msg_transmit_data in module/entity pcie3_7x_to_v1_6 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/pcie3_7x_to_v1_6.v:118]
WARNING: [Synth 8-3848] Net cfg_fc_sel in module/entity pcie3_7x_to_v1_6 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/pcie3_7x_to_v1_6.v:126]
WARNING: [Synth 8-3848] Net cfg_hot_reset_in in module/entity pcie3_7x_to_v1_6 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/pcie3_7x_to_v1_6.v:138]
WARNING: [Synth 8-3848] Net cfg_power_state_change_ack in module/entity pcie3_7x_to_v1_6 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/pcie3_7x_to_v1_6.v:144]
WARNING: [Synth 8-3848] Net cfg_interrupt_int in module/entity pcie3_7x_to_v1_6 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/pcie3_7x_to_v1_6.v:163]
INFO: [Synth 8-256] done synthesizing module 'pcie3_7x_to_v1_6' (7#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/pcie3_7x_to_v1_6.v:7]
WARNING: [Synth 8-3848] Net cfg_completer_id in module/entity xilinx_pcie_3_0_7vx does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/xilinx_pcie_3_0_7vx.v:55]
WARNING: [Synth 8-3848] Net cfg_dcommand in module/entity xilinx_pcie_3_0_7vx does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/xilinx_pcie_3_0_7vx.v:59]
INFO: [Synth 8-256] done synthesizing module 'xilinx_pcie_3_0_7vx' (8#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/xilinx_pcie_3_0_7vx.v:4]
WARNING: [Synth 8-350] instance 'core' of module 'xilinx_pcie_3_0_7vx' requires 30 connections, but only 29 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:854]
INFO: [Synth 8-638] synthesizing module 'pcie_app_v6' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/pcie_app_v6.v:65]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter STRB_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Stream2PicoBus' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/Stream2PicoBus.v:17]
	Parameter STREAM_ID bound to: 126 - type: integer 
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PicoStreamOut' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:7]
	Parameter ID bound to: 126 - type: integer 
	Parameter DESC_FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'coregen_fifo_32x128' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/realtime/coregen_fifo_32x128_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'coregen_fifo_32x128' (9#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/realtime/coregen_fifo_32x128_stub.v:7]
WARNING: [Synth 8-350] instance 's0_desc_fifo' of module 'coregen_fifo_32x128' requires 8 connections, but only 7 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:123]
INFO: [Synth 8-638] synthesizing module 'fifo_512x128' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/fifo_512x128.v:12]
	Parameter ALMOST_FULL_OFFSET bound to: 13'b0000000010000 
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized0' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 496 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized0' (9#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance 'fifo1' of module 'FIFO36E2' requires 39 connections, but only 14 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/fifo_512x128.v:50]
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized1' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 496 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized1' (9#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance 'fifo2' of module 'FIFO36E2' requires 39 connections, but only 12 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/fifo_512x128.v:93]
INFO: [Synth 8-256] done synthesizing module 'fifo_512x128' (10#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/fifo_512x128.v:12]
WARNING: [Synth 8-350] instance 's0_fifo' of module 'fifo_512x128' requires 13 connections, but only 8 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:133]
INFO: [Synth 8-256] done synthesizing module 'PicoStreamOut' (11#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:7]
INFO: [Synth 8-638] synthesizing module 'PicoStreamIn' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:7]
	Parameter ID bound to: 126 - type: integer 
	Parameter DESC_FIFO_DEPTH bound to: 32 - type: integer 
WARNING: [Synth 8-350] instance 's0_desc_fifo' of module 'coregen_fifo_32x128' requires 8 connections, but only 7 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:95]
WARNING: [Synth 8-350] instance 's0_fifo' of module 'fifo_512x128' requires 13 connections, but only 8 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:104]
INFO: [Synth 8-256] done synthesizing module 'PicoStreamIn' (12#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:7]
INFO: [Synth 8-638] synthesizing module 'StreamToPicoBus' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/StreamToPicoBus.v:19]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CounterClkGen' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/CounterClkGen.v:15]
	Parameter REF_CLK_FREQ bound to: 250 - type: integer 
	Parameter OUT_CLK_FREQ bound to: 4 - type: integer 
	Parameter C0 bound to: 30 - type: integer 
	Parameter W bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (13#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'CounterClkGen' (14#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/CounterClkGen.v:15]
INFO: [Synth 8-638] synthesizing module 'FIFO__parameterized0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:6]
	Parameter SYNC bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ALMOST_FULL bound to: 13'b0000100000000 
	Parameter ALMOST_EMPTY bound to: 13'b0000000010000 
	Parameter ACTUAL_WIDTH bound to: 144 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized2' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized2' (14#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized3' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized3' (14#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-256] done synthesizing module 'FIFO__parameterized0' (14#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:6]
WARNING: [Synth 8-350] instance 'so_fifo' of module 'FIFO' requires 14 connections, but only 10 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/StreamToPicoBus.v:65]
INFO: [Synth 8-638] synthesizing module 'FIFO__parameterized1' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:6]
	Parameter SYNC bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ALMOST_FULL bound to: 13'b0000100000000 
	Parameter ALMOST_EMPTY bound to: 13'b0000000010000 
	Parameter ACTUAL_WIDTH bound to: 144 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized4' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized4' (14#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized5' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized5' (14#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-256] done synthesizing module 'FIFO__parameterized1' (14#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:6]
WARNING: [Synth 8-350] instance 'si_fifo' of module 'FIFO' requires 14 connections, but only 10 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/StreamToPicoBus.v:85]
INFO: [Synth 8-256] done synthesizing module 'StreamToPicoBus' (15#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/StreamToPicoBus.v:19]
INFO: [Synth 8-256] done synthesizing module 'Stream2PicoBus' (16#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/Stream2PicoBus.v:17]
INFO: [Synth 8-638] synthesizing module 'CardInfo32' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/CardInfo32.v:8]
INFO: [Synth 8-256] done synthesizing module 'CardInfo32' (17#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/CardInfo32.v:8]
INFO: [Synth 8-638] synthesizing module 'SystemMonitor32' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/SystemMonitor32.v:13]
INFO: [Synth 8-638] synthesizing module 'SYSMON' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43657]
	Parameter INIT_40 bound to: 16'b0011000000000000 
	Parameter INIT_41 bound to: 16'b0010000011111110 
	Parameter INIT_42 bound to: 16'b0000001000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000111100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b0000000000000000 
	Parameter INIT_51 bound to: 16'b0000000000000000 
	Parameter INIT_52 bound to: 16'b0000000000000000 
	Parameter INIT_53 bound to: 16'b1011100010000011 
	Parameter INIT_54 bound to: 16'b0000000000000000 
	Parameter INIT_55 bound to: 16'b0000000000000000 
	Parameter INIT_56 bound to: 16'b0000000000000000 
	Parameter INIT_57 bound to: 16'b0000000000000000 
	Parameter SIM_DEVICE bound to: VIRTEX5 - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'SYSMON' (18#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43657]
WARNING: [Synth 8-350] instance 'my_sysmon' of module 'SYSMON' requires 23 connections, but only 10 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/SystemMonitor32.v:83]
INFO: [Synth 8-256] done synthesizing module 'SystemMonitor32' (19#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/SystemMonitor32.v:13]
INFO: [Synth 8-638] synthesizing module 'TestCounter32' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/TestCounter32.v:7]
INFO: [Synth 8-256] done synthesizing module 'TestCounter32' (20#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/TestCounter32.v:7]
INFO: [Synth 8-638] synthesizing module 'PIO_EP' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:11]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter STRB_WIDTH bound to: 16 - type: integer 
	Parameter verbose bound to: 0 - type: integer 
	Parameter STREAM_READER_RST bound to: 2'b01 
	Parameter STREAM_READER_READ bound to: 2'b10 
	Parameter ISTREAM_STATE_CLEAR bound to: 2'b01 
	Parameter ISTREAM_STATE_RUN bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'TagFIFO' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/TagFIFO.v:19]
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter verbose bound to: 0 - type: integer 
	Parameter TAG_INIT_ST bound to: 1 - type: integer 
	Parameter TAG_DONE_ST bound to: 2 - type: integer 
	Parameter TAG_IDLE_ST bound to: 4 - type: integer 
	Parameter MAX_TAG bound to: 8'b00111111 
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/TagFIFO.v:115]
INFO: [Synth 8-638] synthesizing module 'FIFO18E2' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4311]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 384 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 36 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO18E2' (21#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4311]
WARNING: [Synth 8-350] instance 'rd_tag_fifo' of module 'FIFO18E2' requires 34 connections, but only 12 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/TagFIFO.v:161]
INFO: [Synth 8-256] done synthesizing module 'TagFIFO' (22#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/TagFIFO.v:19]
WARNING: [Synth 8-689] width (41) of port connection 'din' does not match port width (128) of module 'coregen_fifo_32x128' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:272]
WARNING: [Synth 8-689] width (72) of port connection 'dout' does not match port width (128) of module 'coregen_fifo_32x128' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:275]
WARNING: [Synth 8-350] instance 'rem_seq_fifo' of module 'coregen_fifo_32x128' requires 8 connections, but only 7 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:269]
WARNING: [Synth 8-350] instance 'iwr_q_fifo' of module 'fifo_512x128' requires 13 connections, but only 8 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:350]
WARNING: [Synth 8-350] instance 'iwr_wr_q_fifo' of module 'fifo_512x128' requires 13 connections, but only 8 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:365]
WARNING: [Synth 8-350] instance 'iwr_wr_postdata_q_fifo' of module 'fifo_512x128' requires 13 connections, but only 8 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:380]
INFO: [Synth 8-638] synthesizing module 'fifo_512x128__parameterized0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/fifo_512x128.v:12]
	Parameter ALMOST_FULL_OFFSET bound to: 13'b0000100000000 
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized6' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized6' (22#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance 'fifo1' of module 'FIFO36E2' requires 39 connections, but only 14 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/fifo_512x128.v:50]
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized7' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized7' (22#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance 'fifo2' of module 'FIFO36E2' requires 39 connections, but only 12 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/fifo_512x128.v:93]
INFO: [Synth 8-256] done synthesizing module 'fifo_512x128__parameterized0' (22#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/fifo_512x128.v:12]
WARNING: [Synth 8-350] instance 'wr_data_q_fifo' of module 'fifo_512x128' requires 13 connections, but only 8 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:397]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:434]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:778]
INFO: [Synth 8-638] synthesizing module 'AXIBuffer' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/AXIBuffer.v:10]
WARNING: [Synth 8-350] instance 'fifo' of module 'fifo_512x128' requires 13 connections, but only 9 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/AXIBuffer.v:72]
INFO: [Synth 8-256] done synthesizing module 'AXIBuffer' (23#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/AXIBuffer.v:10]
INFO: [Synth 8-638] synthesizing module 'PCIeHdrAlignSplit' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PCIeHdrAlignSplit.v:16]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter ALIGN_3 bound to: 2'b00 
	Parameter ALIGN_4 bound to: 2'b01 
	Parameter ALIGN_5 bound to: 2'b10 
	Parameter ALIGN_6 bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'PCIeHdrAlignSplit' (24#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PCIeHdrAlignSplit.v:16]
WARNING: [Synth 8-350] instance 'HdrAligner' of module 'PCIeHdrAlignSplit' requires 12 connections, but only 11 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:1083]
INFO: [Synth 8-638] synthesizing module 'PIO_128_RX_ENGINE' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_128_RX_ENGINE.v:62]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter STRB_WIDTH bound to: 16 - type: integer 
	Parameter PIO_128_RX_MEM_RD32_FMT_TYPE bound to: 7'b0000000 
	Parameter PIO_128_RX_MEM_WR32_FMT_TYPE bound to: 7'b1000000 
	Parameter PIO_128_RX_MEM_RD64_FMT_TYPE bound to: 7'b0100000 
	Parameter PIO_128_RX_MEM_WR64_FMT_TYPE bound to: 7'b1100000 
	Parameter PIO_128_RX_IO_RD32_FMT_TYPE bound to: 7'b0000010 
	Parameter PIO_128_RX_IO_WR32_FMT_TYPE bound to: 7'b1000010 
	Parameter PIO_128_RX_CPLD_FMT_TYPE bound to: 7'b1001010 
	Parameter PIO_128_RX_RST_STATE bound to: 7'b0000000 
	Parameter PIO_128_RX_CPLD_STATE bound to: 7'b0000010 
	Parameter PIO_128_RX_MEM_WR64_DW5 bound to: 7'b0100000 
INFO: [Synth 8-638] synthesizing module 'Reorder' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/Reorder.v:7]
	Parameter BUF_SIZE bound to: 512 - type: integer 
	Parameter LOG_BUF_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/Reorder.v:35]
INFO: [Synth 8-256] done synthesizing module 'Reorder' (25#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/Reorder.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_128_RX_ENGINE.v:371]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_128_RX_ENGINE.v:359]
INFO: [Synth 8-256] done synthesizing module 'PIO_128_RX_ENGINE' (26#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_128_RX_ENGINE.v:62]
INFO: [Synth 8-638] synthesizing module 'PIO_128_TX_ENGINE' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_128_TX_ENGINE.v:80]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter STRB_WIDTH bound to: 16 - type: integer 
	Parameter TX_CMD_WR_SEQ bound to: 2'b00 
	Parameter TX_CMD_WR bound to: 2'b01 
	Parameter TX_CMD_RD bound to: 2'b10 
	Parameter TX_CMD_USER_WR bound to: 2'b11 
	Parameter verbose bound to: 0 - type: integer 
	Parameter MEM_RD32_FMT_TYPE bound to: 7'b0000000 
	Parameter MEM_RD64_FMT_TYPE bound to: 7'b0100000 
	Parameter MEM_WR32_FMT_TYPE bound to: 7'b1000000 
	Parameter MEM_WR64_FMT_TYPE bound to: 7'b1100000 
	Parameter CPLD_FMT_TYPE bound to: 7'b1001010 
	Parameter CPL_FMT_TYPE bound to: 7'b0001010 
	Parameter STATE_RST bound to: 8'b00000001 
	Parameter STATE_BS bound to: 8'b00000010 
	Parameter STATE_CMD bound to: 8'b00000100 
	Parameter STATE_MEM_WR64 bound to: 8'b00001000 
	Parameter STATE_MEM_W_DATA bound to: 8'b00010000 
	Parameter STATE_MEM_W_USER_DATA bound to: 8'b00100000 
WARNING: [Synth 8-152] case item 5'bx0000 overlaps with previous case item(s) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_128_TX_ENGINE.v:271]
WARNING: [Synth 8-152] case item 5'bxxxx1 overlaps with previous case item(s) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_128_TX_ENGINE.v:271]
WARNING: [Synth 8-152] case item 5'bxxx10 overlaps with previous case item(s) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_128_TX_ENGINE.v:271]
WARNING: [Synth 8-152] case item 5'bxx100 overlaps with previous case item(s) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_128_TX_ENGINE.v:271]
WARNING: [Synth 8-152] case item 5'bx1000 overlaps with previous case item(s) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_128_TX_ENGINE.v:271]
WARNING: [Synth 8-567] referenced signal 'req_compl_wd_q3' should be on the sensitivity list [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_128_TX_ENGINE.v:269]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_128_TX_ENGINE.v:352]
INFO: [Synth 8-256] done synthesizing module 'PIO_128_TX_ENGINE' (27#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_128_TX_ENGINE.v:80]
INFO: [Synth 8-4471] merging register 'max_rd_req_p_reg[12:0]' into 'max_wr_p_reg[12:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:904]
INFO: [Synth 8-4471] merging register 'max_wr_reg[12:0]' into 'max_rd_req_reg[12:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:908]
INFO: [Synth 8-4471] merging register 'max_wr_mask_reg[11:0]' into 'max_rd_req_mask_reg[11:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:909]
INFO: [Synth 8-256] done synthesizing module 'PIO_EP' (28#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:11]
WARNING: [Synth 8-350] instance 'PIO_EP' of module 'PIO_EP' requires 42 connections, but only 40 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/pcie_app_v6.v:360]
INFO: [Synth 8-256] done synthesizing module 'pcie_app_v6' (29#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/pcie_app_v6.v:65]
WARNING: [Synth 8-3848] Net flash_byte in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:59]
WARNING: [Synth 8-3848] Net flash_ce in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:60]
WARNING: [Synth 8-3848] Net flash_oe in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:61]
WARNING: [Synth 8-3848] Net flash_reset in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:62]
WARNING: [Synth 8-3848] Net flash_we in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:63]
WARNING: [Synth 8-3848] Net flash_a in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:65]
WARNING: [Synth 8-3848] Net tx_buf_av in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:166]
WARNING: [Synth 8-3848] Net tx_cfg_req in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:167]
WARNING: [Synth 8-3848] Net tx_err_drop in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:168]
WARNING: [Synth 8-3848] Net fc_cpld in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:188]
WARNING: [Synth 8-3848] Net fc_cplh in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:189]
WARNING: [Synth 8-3848] Net fc_npd in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:190]
WARNING: [Synth 8-3848] Net fc_nph in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:191]
WARNING: [Synth 8-3848] Net fc_pd in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:192]
WARNING: [Synth 8-3848] Net fc_ph in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:193]
WARNING: [Synth 8-3848] Net cfg_do in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:220]
WARNING: [Synth 8-3848] Net cfg_rd_wr_done in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:221]
WARNING: [Synth 8-3848] Net cfg_err_cpl_rdy in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:237]
WARNING: [Synth 8-3848] Net cfg_interrupt_do in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:242]
WARNING: [Synth 8-3848] Net cfg_interrupt_mmenable in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:243]
WARNING: [Synth 8-3848] Net cfg_interrupt_msienable in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:244]
WARNING: [Synth 8-3848] Net cfg_interrupt_msixenable in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:245]
WARNING: [Synth 8-3848] Net cfg_interrupt_msixfm in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:246]
WARNING: [Synth 8-3848] Net cfg_to_turnoff in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:248]
WARNING: [Synth 8-3848] Net cfg_status in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:254]
WARNING: [Synth 8-3848] Net cfg_command in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:255]
WARNING: [Synth 8-3848] Net cfg_dstatus in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:256]
WARNING: [Synth 8-3848] Net cfg_lstatus in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:258]
WARNING: [Synth 8-3848] Net cfg_lcommand in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:259]
WARNING: [Synth 8-3848] Net cfg_dcommand2 in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:260]
WARNING: [Synth 8-3848] Net cfg_pcie_link_state in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:261]
WARNING: [Synth 8-3848] Net pl_ltssm_state in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:273]
WARNING: [Synth 8-3848] Net pl_sel_link_width in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:276]
WARNING: [Synth 8-3848] Net pl_sel_link_rate in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:275]
WARNING: [Synth 8-3848] Net pl_link_gen2_capable in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:270]
WARNING: [Synth 8-3848] Net pl_link_partner_gen2_supported in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:271]
WARNING: [Synth 8-3848] Net pl_initial_link_width in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:268]
WARNING: [Synth 8-3848] Net pl_link_upcfg_capable in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:272]
WARNING: [Synth 8-3848] Net pl_lane_reversal_mode in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:269]
WARNING: [Synth 8-3848] Net pl_received_hot_rst in module/entity PicoFrameworkM510_KU060 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:274]
INFO: [Synth 8-256] done synthesizing module 'PicoFrameworkM510_KU060' (30#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoFramework.v:41]
WARNING: [Synth 8-350] instance 'PicoFramework' of module 'PicoFrameworkM510_KU060' requires 41 connections, but only 33 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/Pico_Toplevel.v:1246]
INFO: [Synth 8-638] synthesizing module 'UserWrapper' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/UserWrapper.v:8]
	Parameter INSTREAM bound to: 80'b00000000000000000000000000000000000000000000000000000000000000001000000001110100 
	Parameter OUTSTREAM bound to: 80'b00000000000000000000000000000000000000000000000000000000000000001000000001110100 
INFO: [Synth 8-638] synthesizing module 'PicoStreamIn__parameterized0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:7]
	Parameter ID bound to: 8'b01110100 
	Parameter DESC_FIFO_DEPTH bound to: 32 - type: integer 
WARNING: [Synth 8-350] instance 's0_desc_fifo' of module 'coregen_fifo_32x128' requires 8 connections, but only 7 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:95]
WARNING: [Synth 8-350] instance 's0_fifo' of module 'fifo_512x128' requires 13 connections, but only 8 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:104]
INFO: [Synth 8-256] done synthesizing module 'PicoStreamIn__parameterized0' (30#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:7]
INFO: [Synth 8-638] synthesizing module 'PicoStreamOut__parameterized0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:7]
	Parameter ID bound to: 8'b01110100 
	Parameter DESC_FIFO_DEPTH bound to: 32 - type: integer 
WARNING: [Synth 8-350] instance 's0_desc_fifo' of module 'coregen_fifo_32x128' requires 8 connections, but only 7 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:123]
WARNING: [Synth 8-350] instance 's0_fifo' of module 'fifo_512x128' requires 13 connections, but only 8 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:133]
INFO: [Synth 8-256] done synthesizing module 'PicoStreamOut__parameterized0' (30#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:7]
INFO: [Synth 8-638] synthesizing module 'PicoStreamToHMC' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamToHMC.v:40]
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PicoStreamToAXI' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamToAXI.v:46]
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter STREAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter UPSIZE_RATIO bound to: 1 - type: integer 
	Parameter LOG_UPSIZE_RATIO bound to: 0 - type: integer 
	Parameter MAX_LEN bound to: 8 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'StreamAXICtrl' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/StreamAXICtrl.v:35]
	Parameter MAX_LEN bound to: 8 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter READ_COMMAND bound to: 0 - type: integer 
	Parameter WAIT bound to: 1 - type: integer 
	Parameter WRITE_DDR3_RESET bound to: 2 - type: integer 
	Parameter READ_DDR3_RESET bound to: 3 - type: integer 
	Parameter WRITE_COMMAND bound to: 4 - type: integer 
	Parameter WRITE bound to: 5 - type: integer 
	Parameter LOAD bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamAXICtrl' (31#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/StreamAXICtrl.v:35]
INFO: [Synth 8-638] synthesizing module 'PicoAXIUpsizer' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoAXIUpsizer.v:26]
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_SLAVE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter UPSIZE_RATIO bound to: 1 - type: integer 
	Parameter LOG_UPSIZE_RATIO bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PicoAXIUpsizer' (32#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoAXIUpsizer.v:26]
INFO: [Synth 8-638] synthesizing module 'PicoAXIDownsizer' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoAXIDownsizer.v:16]
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_SLAVE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter UPSIZE_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PicoAXIDownsizer' (33#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoAXIDownsizer.v:16]
INFO: [Synth 8-256] done synthesizing module 'PicoStreamToAXI' (34#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamToAXI.v:46]
INFO: [Synth 8-638] synthesizing module 'AXIToHMC' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/AXIToHMC.v:30]
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter STREAM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter UPSIZE_RATIO bound to: 1 - type: integer 
	Parameter LOG_UPSIZE_RATIO bound to: 0 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXIToHMC' (35#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/AXIToHMC.v:30]
INFO: [Synth 8-256] done synthesizing module 'PicoStreamToHMC' (36#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamToHMC.v:40]
INFO: [Synth 8-638] synthesizing module 'Stream2PicoBus__parameterized0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/Stream2PicoBus.v:17]
	Parameter STREAM_ID bound to: 125 - type: integer 
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PicoStreamOut__parameterized1' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:7]
	Parameter ID bound to: 125 - type: integer 
	Parameter DESC_FIFO_DEPTH bound to: 32 - type: integer 
WARNING: [Synth 8-350] instance 's0_desc_fifo' of module 'coregen_fifo_32x128' requires 8 connections, but only 7 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:123]
WARNING: [Synth 8-350] instance 's0_fifo' of module 'fifo_512x128' requires 13 connections, but only 8 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:133]
INFO: [Synth 8-256] done synthesizing module 'PicoStreamOut__parameterized1' (36#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:7]
INFO: [Synth 8-638] synthesizing module 'PicoStreamIn__parameterized1' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:7]
	Parameter ID bound to: 125 - type: integer 
	Parameter DESC_FIFO_DEPTH bound to: 32 - type: integer 
WARNING: [Synth 8-350] instance 's0_desc_fifo' of module 'coregen_fifo_32x128' requires 8 connections, but only 7 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:95]
WARNING: [Synth 8-350] instance 's0_fifo' of module 'fifo_512x128' requires 13 connections, but only 8 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:104]
INFO: [Synth 8-256] done synthesizing module 'PicoStreamIn__parameterized1' (36#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:7]
INFO: [Synth 8-256] done synthesizing module 'Stream2PicoBus__parameterized0' (36#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/Stream2PicoBus.v:17]
INFO: [Synth 8-638] synthesizing module 'newGupsWrapper' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/newGupsWrapper.v:25]
	Parameter SIZE_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 34 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'user_wrapper' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:31]
	Parameter SIZE_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 34 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter N_PORTS bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:332]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:333]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:334]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:335]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:336]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:337]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:338]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:339]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:341]
INFO: [Synth 8-638] synthesizing module 'gups_top' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/gups_top.sv:13]
	Parameter TAG_WIDTH bound to: 6 - type: integer 
	Parameter SIZE_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 34 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter INSTANCE_NUM bound to: 1 - type: integer 
	Parameter NAME bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'invertImage' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:25]
WARNING: [Synth 8-567] referenced signal 'values' should be on the sensitivity list [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:39]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:39]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:39]
INFO: [Synth 8-256] done synthesizing module 'invertImage' (37#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:25]
INFO: [Synth 8-638] synthesizing module 'cmd_data_interface' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/cmd_data_interface.v:8]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/realtime/fifo_generator_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (38#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/realtime/fifo_generator_0_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_1' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/realtime/fifo_generator_1_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_1' (39#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/realtime/fifo_generator_1_stub.v:7]
WARNING: [Synth 8-689] width (48) of port connection 'din' does not match port width (128) of module 'fifo_generator_1' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/cmd_data_interface.v:71]
WARNING: [Synth 8-689] width (48) of port connection 'dout' does not match port width (128) of module 'fifo_generator_1' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/cmd_data_interface.v:74]
INFO: [Synth 8-256] done synthesizing module 'cmd_data_interface' (40#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/cmd_data_interface.v:8]
WARNING: [Synth 8-3848] Net errstat_count in module/entity gups_top does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/gups_top.sv:43]
WARNING: [Synth 8-3848] Net dinv_count in module/entity gups_top does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/gups_top.sv:44]
WARNING: [Synth 8-3848] Net errstat_out in module/entity gups_top does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/gups_top.sv:45]
WARNING: [Synth 8-3848] Net PicoDataOut in module/entity gups_top does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/gups_top.sv:56]
INFO: [Synth 8-256] done synthesizing module 'gups_top' (41#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/gups_top.sv:13]
WARNING: [Synth 8-350] instance 'UserModule_0' of module 'gups_top' requires 33 connections, but only 32 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:364]
WARNING: [Synth 8-350] instance 'UserModule_1' of module 'gups_top' requires 33 connections, but only 32 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:406]
WARNING: [Synth 8-350] instance 'UserModule_3' of module 'gups_top' requires 33 connections, but only 32 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:448]
WARNING: [Synth 8-350] instance 'UserModule_2' of module 'gups_top' requires 33 connections, but only 32 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:489]
WARNING: [Synth 8-350] instance 'UserModule_4' of module 'gups_top' requires 33 connections, but only 32 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:530]
WARNING: [Synth 8-350] instance 'UserModule_5' of module 'gups_top' requires 33 connections, but only 32 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:571]
WARNING: [Synth 8-350] instance 'UserModule_6' of module 'gups_top' requires 33 connections, but only 32 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:612]
WARNING: [Synth 8-350] instance 'UserModule_7' of module 'gups_top' requires 33 connections, but only 32 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:653]
WARNING: [Synth 8-3848] Net cmd_valid_p8 in module/entity user_wrapper does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:162]
WARNING: [Synth 8-3848] Net cmd_p8 in module/entity user_wrapper does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:164]
WARNING: [Synth 8-3848] Net addr_p8 in module/entity user_wrapper does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:165]
WARNING: [Synth 8-3848] Net size_p8 in module/entity user_wrapper does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:166]
WARNING: [Synth 8-3848] Net tag_p8 in module/entity user_wrapper does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:167]
WARNING: [Synth 8-3848] Net wr_data_p8 in module/entity user_wrapper does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:168]
WARNING: [Synth 8-3848] Net wr_data_valid_p8 in module/entity user_wrapper does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:169]
WARNING: [Synth 8-3848] Net cmd_valid_p9 in module/entity user_wrapper does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:177]
WARNING: [Synth 8-3848] Net cmd_p9 in module/entity user_wrapper does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:179]
WARNING: [Synth 8-3848] Net addr_p9 in module/entity user_wrapper does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:180]
WARNING: [Synth 8-3848] Net size_p9 in module/entity user_wrapper does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:181]
WARNING: [Synth 8-3848] Net tag_p9 in module/entity user_wrapper does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:182]
WARNING: [Synth 8-3848] Net wr_data_p9 in module/entity user_wrapper does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:183]
WARNING: [Synth 8-3848] Net wr_data_valid_p9 in module/entity user_wrapper does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:184]
INFO: [Synth 8-256] done synthesizing module 'user_wrapper' (42#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/user_wrapper.v:31]
WARNING: [Synth 8-350] instance 'user_wrapper' of module 'user_wrapper' requires 151 connections, but only 131 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/newGupsWrapper.v:238]
INFO: [Synth 8-256] done synthesizing module 'newGupsWrapper' (43#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/newGupsWrapper.v:25]
WARNING: [Synth 8-350] instance 'UserModule' of module 'newGupsWrapper' requires 161 connections, but only 146 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/UserWrapper.v:1723]
WARNING: [Synth 8-3848] Net user_pci_wr_q_data in module/entity UserWrapper does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/UserWrapper.v:624]
WARNING: [Synth 8-3848] Net user_pci_wr_q_valid in module/entity UserWrapper does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/UserWrapper.v:625]
WARNING: [Synth 8-3848] Net user_pci_wr_data_q_data in module/entity UserWrapper does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/UserWrapper.v:628]
WARNING: [Synth 8-3848] Net user_pci_wr_data_q_valid in module/entity UserWrapper does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/UserWrapper.v:629]
INFO: [Synth 8-256] done synthesizing module 'UserWrapper' (44#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/UserWrapper.v:8]
WARNING: [Synth 8-689] width (128) of port connection 'PicoDataIn' does not match port width (32) of module 'UserWrapper' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/Pico_Toplevel.v:1536]
WARNING: [Synth 8-689] width (128) of port connection 'PicoDataOut' does not match port width (32) of module 'UserWrapper' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/Pico_Toplevel.v:1539]
INFO: [Synth 8-638] synthesizing module 'hmc_top' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_top.v:22]
	Parameter N_PORTS bound to: 10 - type: integer 
	Parameter HMC_LINK_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debug_pll' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/debug_pll.v:11]
INFO: [Synth 8-638] synthesizing module 'MMCME3_ADV' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20587]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 3.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 12.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 125 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME3_ADV' (45#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:20587]
WARNING: [Synth 8-350] instance 'mmcme3_adv_inst' of module 'MMCME3_ADV' requires 35 connections, but only 21 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/debug_pll.v:54]
INFO: [Synth 8-256] done synthesizing module 'debug_pll' (46#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/debug_pll.v:11]
WARNING: [Synth 8-350] instance 'debug_pll' of module 'debug_pll' requires 6 connections, but only 4 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_top.v:203]
INFO: [Synth 8-638] synthesizing module 'picobus_to_i2c' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/picobus_to_i2c.v:1]
INFO: [Synth 8-638] synthesizing module 'I2CSlave' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_i2c.v:18]
	Parameter I2C_ADR bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter I2C_BITS bound to: 8 - type: integer 
	Parameter DATA_WIDTH_BYTES bound to: 4 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter START_EXIT bound to: 2 - type: integer 
	Parameter DEVICE bound to: 4 - type: integer 
	Parameter DEVICE_ACK bound to: 8 - type: integer 
	Parameter ADDRESS bound to: 16 - type: integer 
	Parameter ADDRESS_ACK bound to: 32 - type: integer 
	Parameter RX_WRITE_DATA bound to: 64 - type: integer 
	Parameter WRITE_ACK bound to: 128 - type: integer 
	Parameter WRITE bound to: 256 - type: integer 
	Parameter INCR_ADDRESS bound to: 512 - type: integer 
	Parameter READ bound to: 1024 - type: integer 
	Parameter TX_READ_DATA bound to: 2048 - type: integer 
	Parameter READ_ACK bound to: 4096 - type: integer 
	Parameter STOP bound to: 8192 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_i2c.v:194]
INFO: [Synth 8-256] done synthesizing module 'I2CSlave' (47#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_i2c.v:18]
INFO: [Synth 8-638] synthesizing module 'PicoBusToI2C' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoBusToI2C.v:35]
	Parameter PICOBUS_ADDR bound to: -2147483648 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PicoBusToI2C' (48#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoBusToI2C.v:35]
INFO: [Synth 8-638] synthesizing module 'PicoBusToI2C__parameterized0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoBusToI2C.v:35]
	Parameter PICOBUS_ADDR bound to: -2147483392 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PicoBusToI2C__parameterized0' (48#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoBusToI2C.v:35]
INFO: [Synth 8-638] synthesizing module 'PicoBusToI2C__parameterized1' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoBusToI2C.v:35]
	Parameter PICOBUS_ADDR bound to: -2147483136 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PicoBusToI2C__parameterized1' (48#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoBusToI2C.v:35]
INFO: [Synth 8-638] synthesizing module 'PicoBusToI2C__parameterized2' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoBusToI2C.v:35]
	Parameter PICOBUS_ADDR bound to: -2147482880 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PicoBusToI2C__parameterized2' (48#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoBusToI2C.v:35]
INFO: [Synth 8-638] synthesizing module 'PicoBusToI2C__parameterized3' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoBusToI2C.v:35]
	Parameter PICOBUS_ADDR bound to: -2147482624 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PicoBusToI2C__parameterized3' (48#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoBusToI2C.v:35]
INFO: [Synth 8-256] done synthesizing module 'picobus_to_i2c' (49#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/picobus_to_i2c.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'PicoDataIn' does not match port width (128) of module 'picobus_to_i2c' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_top.v:221]
WARNING: [Synth 8-689] width (32) of port connection 'PicoDataOut' does not match port width (128) of module 'picobus_to_i2c' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_top.v:224]
WARNING: [Synth 8-350] instance 'picobus_to_i2c' of module 'picobus_to_i2c' requires 24 connections, but only 17 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_top.v:217]
INFO: [Synth 8-638] synthesizing module 'hmc_init' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1245]
INFO: [Synth 8-638] synthesizing module 'hmc_init_state' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:893]
INFO: [Synth 8-256] done synthesizing module 'hmc_init_state' (50#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:893]
INFO: [Synth 8-256] done synthesizing module 'hmc_init' (51#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1245]
WARNING: [Synth 8-350] instance 'hmc_init' of module 'hmc_init' requires 12 connections, but only 11 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_top.v:238]
INFO: [Synth 8-638] synthesizing module 'hmc_phy' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:2324]
	Parameter LANES_REVERSED bound to: 0 - type: integer 
	Parameter HMC_LINK_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hmc_pmd' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1354]
	Parameter LANES_REVERSED bound to: 0 - type: integer 
	Parameter HMC_LINK_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/realtime/gtwizard_ultrascale_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_0' (52#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/realtime/gtwizard_ultrascale_0_stub.v:7]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1571]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_0_example_reset_synchronizer' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/gtwizard_ultrascale_v1_5_reset_synchronizer.v:61]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/gtwizard_ultrascale_v1_5_reset_synchronizer.v:78]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/gtwizard_ultrascale_v1_5_reset_synchronizer.v:79]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/gtwizard_ultrascale_v1_5_reset_synchronizer.v:80]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/gtwizard_ultrascale_v1_5_reset_synchronizer.v:81]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_0_example_reset_synchronizer' (53#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/gtwizard_ultrascale_v1_5_reset_synchronizer.v:61]
WARNING: [Synth 8-3848] Net dut_debug in module/entity hmc_pmd does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1435]
INFO: [Synth 8-256] done synthesizing module 'hmc_pmd' (54#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1354]
INFO: [Synth 8-638] synthesizing module 'hmc_pma' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:2139]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:2177]
INFO: [Synth 8-638] synthesizing module 'hmc_descrambler' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1774]
INFO: [Synth 8-638] synthesizing module 'resetctl' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:7]
INFO: [Synth 8-256] done synthesizing module 'resetctl' (55#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:7]
INFO: [Synth 8-638] synthesizing module 'scr_x15_parallel' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1166]
	Parameter BITS bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'scr_x15_serial' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1151]
INFO: [Synth 8-256] done synthesizing module 'scr_x15_serial' (56#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1151]
INFO: [Synth 8-256] done synthesizing module 'scr_x15_parallel' (57#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1166]
WARNING: [Synth 8-350] instance 'scr_x15_parallel' of module 'scr_x15_parallel' requires 6 connections, but only 5 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1858]
INFO: [Synth 8-638] synthesizing module 'scr_x15' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1210]
INFO: [Synth 8-638] synthesizing module 'scr_x15_parallel__parameterized0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1166]
	Parameter BITS bound to: 80 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'scr_x15_parallel__parameterized0' (57#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1166]
INFO: [Synth 8-256] done synthesizing module 'scr_x15' (58#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1210]
WARNING: [Synth 8-350] instance 'scr_x15_parallel' of module 'scr_x15_parallel' requires 6 connections, but only 5 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1858]
WARNING: [Synth 8-350] instance 'scr_x15_parallel' of module 'scr_x15_parallel' requires 6 connections, but only 5 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1858]
WARNING: [Synth 8-350] instance 'scr_x15_parallel' of module 'scr_x15_parallel' requires 6 connections, but only 5 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1858]
WARNING: [Synth 8-350] instance 'scr_x15_parallel' of module 'scr_x15_parallel' requires 6 connections, but only 5 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1858]
WARNING: [Synth 8-350] instance 'scr_x15_parallel' of module 'scr_x15_parallel' requires 6 connections, but only 5 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1858]
WARNING: [Synth 8-350] instance 'scr_x15_parallel' of module 'scr_x15_parallel' requires 6 connections, but only 5 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1858]
WARNING: [Synth 8-350] instance 'scr_x15_parallel' of module 'scr_x15_parallel' requires 6 connections, but only 5 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1858]
INFO: [Synth 8-638] synthesizing module 'link_unpack' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1009]
INFO: [Synth 8-256] done synthesizing module 'link_unpack' (59#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1009]
INFO: [Synth 8-638] synthesizing module 'link_pack' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:993]
INFO: [Synth 8-256] done synthesizing module 'link_pack' (60#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:993]
INFO: [Synth 8-256] done synthesizing module 'hmc_descrambler' (61#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1774]
INFO: [Synth 8-638] synthesizing module 'hmc_scrambler' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1928]
WARNING: [Synth 8-350] instance 'scr_x15' of module 'scr_x15' requires 6 connections, but only 4 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1981]
WARNING: [Synth 8-350] instance 'scr_x15' of module 'scr_x15' requires 6 connections, but only 4 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1981]
WARNING: [Synth 8-350] instance 'scr_x15' of module 'scr_x15' requires 6 connections, but only 4 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1981]
WARNING: [Synth 8-350] instance 'scr_x15' of module 'scr_x15' requires 6 connections, but only 4 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1981]
WARNING: [Synth 8-350] instance 'scr_x15' of module 'scr_x15' requires 6 connections, but only 4 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1981]
WARNING: [Synth 8-350] instance 'scr_x15' of module 'scr_x15' requires 6 connections, but only 4 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1981]
WARNING: [Synth 8-350] instance 'scr_x15' of module 'scr_x15' requires 6 connections, but only 4 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1981]
WARNING: [Synth 8-350] instance 'scr_x15' of module 'scr_x15' requires 6 connections, but only 4 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1981]
INFO: [Synth 8-256] done synthesizing module 'hmc_scrambler' (62#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1928]
INFO: [Synth 8-638] synthesizing module 'hmc_sync_bonder' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:405]
INFO: [Synth 8-638] synthesizing module 'sync_shift' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:352]
INFO: [Synth 8-256] done synthesizing module 'sync_shift' (63#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:352]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:496]
INFO: [Synth 8-638] synthesizing module 'link_interleave_pack' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:925]
INFO: [Synth 8-256] done synthesizing module 'link_interleave_pack' (64#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:925]
INFO: [Synth 8-256] done synthesizing module 'hmc_sync_bonder' (65#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:405]
INFO: [Synth 8-638] synthesizing module 'hmc_soft_trainer' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_soft_trainer.v:13]
INFO: [Synth 8-638] synthesizing module 'flit_bram' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/flit_bram.v:9]
	Parameter BASE_ADDR bound to: 24'b000000000000000010000110 
	Parameter NAME bound to: (null) - type: string 
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/flit_bram.v:45]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/realtime/blk_mem_gen_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (66#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/realtime/blk_mem_gen_0_stub.v:7]
WARNING: [Synth 8-689] width (10) of port connection 'addra' does not match port width (9) of module 'blk_mem_gen_0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/flit_bram.v:162]
INFO: [Synth 8-256] done synthesizing module 'flit_bram' (67#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/flit_bram.v:9]
INFO: [Synth 8-638] synthesizing module 'old_flit_logger' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/old_flit_logger.v:11]
	Parameter BASE_ADDR bound to: 24'b000000000000000010001110 
	Parameter NAME bound to: RX - type: string 
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/old_flit_logger.v:65]
INFO: [Synth 8-638] synthesizing module 'FIFO__parameterized2' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:6]
	Parameter SYNC bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 768 - type: integer 
	Parameter ALMOST_FULL bound to: 13'b0000100000000 
	Parameter ALMOST_EMPTY bound to: 13'b0000000010000 
	Parameter ACTUAL_WIDTH bound to: 792 - type: integer 
	Parameter N bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized8' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized8' (67#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized9' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized9' (67#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized10' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized10' (67#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized11' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized11' (67#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized12' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized12' (67#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized13' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized13' (67#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized14' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized14' (67#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized15' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized15' (67#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized16' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized16' (67#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized17' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized17' (67#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized18' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 16 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized18' (67#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-256] done synthesizing module 'FIFO__parameterized2' (67#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:6]
WARNING: [Synth 8-350] instance 'fifo' of module 'FIFO' requires 14 connections, but only 8 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/old_flit_logger.v:128]
INFO: [Synth 8-256] done synthesizing module 'old_flit_logger' (68#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/old_flit_logger.v:11]
INFO: [Synth 8-256] done synthesizing module 'hmc_soft_trainer' (69#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_soft_trainer.v:13]
INFO: [Synth 8-638] synthesizing module 'hmc_tx_link_trainer' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:2009]
INFO: [Synth 8-638] synthesizing module 'tx_train_x40' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1078]
	Parameter LANE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tx_train_x40' (70#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1078]
INFO: [Synth 8-638] synthesizing module 'tx_train_x40__parameterized0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1078]
	Parameter LANE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tx_train_x40__parameterized0' (70#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1078]
INFO: [Synth 8-638] synthesizing module 'tx_train_x40__parameterized1' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1078]
	Parameter LANE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tx_train_x40__parameterized1' (70#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1078]
INFO: [Synth 8-638] synthesizing module 'tx_train_x40__parameterized2' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1078]
	Parameter LANE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tx_train_x40__parameterized2' (70#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1078]
INFO: [Synth 8-638] synthesizing module 'tx_train_x40__parameterized3' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1078]
	Parameter LANE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tx_train_x40__parameterized3' (70#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1078]
INFO: [Synth 8-638] synthesizing module 'tx_train_x40__parameterized4' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1078]
	Parameter LANE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tx_train_x40__parameterized4' (70#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1078]
INFO: [Synth 8-638] synthesizing module 'tx_train_x40__parameterized5' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1078]
	Parameter LANE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tx_train_x40__parameterized5' (70#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1078]
INFO: [Synth 8-638] synthesizing module 'tx_train_x40__parameterized6' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1078]
	Parameter LANE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tx_train_x40__parameterized6' (70#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1078]
INFO: [Synth 8-638] synthesizing module 'link_interleave_unpack' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:957]
INFO: [Synth 8-256] done synthesizing module 'link_interleave_unpack' (71#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:957]
INFO: [Synth 8-256] done synthesizing module 'hmc_tx_link_trainer' (72#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:2009]
INFO: [Synth 8-256] done synthesizing module 'hmc_pma' (73#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:2139]
INFO: [Synth 8-256] done synthesizing module 'hmc_phy' (74#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:2324]
WARNING: [Synth 8-350] instance 'hmc_phy' of module 'hmc_phy' requires 19 connections, but only 17 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_top.v:254]
INFO: [Synth 8-638] synthesizing module 'hmc_node' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_node.v:7]
	Parameter name bound to: B - type: string 
	Parameter BASE_ADDR bound to: 49152 - type: integer 
	Parameter N_PORTS bound to: 10 - type: integer 
	Parameter FLITS bound to: 5 - type: integer 
	Parameter FLIT_W bound to: 128 - type: integer 
	Parameter FRP_W bound to: 11 - type: integer 
	Parameter TX_STAGES bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_node.v:247]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_node.v:256]
INFO: [Synth 8-638] synthesizing module 'grand_central_tx' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/grand_central_tx.v:5]
	Parameter name bound to: B - type: string 
	Parameter verbose bound to: 0 - type: integer 
	Parameter N_PORTS bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tx_port' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/tx_port.v:14]
	Parameter name bound to: 1110339632 - type: integer 
	Parameter verbose bound to: 1 - type: integer 
	Parameter N_FLITS bound to: 5 - type: integer 
	Parameter BUF_SIZE bound to: 10 - type: integer 
	Parameter PORT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'usr2flit' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/usr2flit.v:6]
	Parameter name bound to: (null) - type: string 
	Parameter verbose bound to: 1 - type: integer 
	Parameter PORT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rw_channel_w_crc' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel_w_crc.v:27]
	Parameter PORT bound to: 1 - type: integer 
	Parameter NAME bound to: rw_channel_w_crc - type: string 
	Parameter VERBOSE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rw_channel' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel.v:17]
	Parameter PORT bound to: 1 - type: integer 
	Parameter NAME bound to: rw_channel - type: string 
	Parameter VERBOSE bound to: 1 - type: integer 
	Parameter STATE_IDLE bound to: 1 - type: integer 
	Parameter STATE_WR bound to: 2 - type: integer 
	Parameter STATE_TAIL bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hmc_request_header' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_request_header.v:2]
	Parameter WR bound to: 3'b001 
	Parameter P_WR bound to: 3'b011 
	Parameter RD bound to: 3'b110 
	Parameter MD_WR bound to: 6'b010000 
	Parameter BWR bound to: 6'b010001 
	Parameter ADD8 bound to: 6'b010010 
	Parameter ADD16 bound to: 6'b010011 
	Parameter P_BWR bound to: 6'b100001 
	Parameter P_ADD8 bound to: 6'b100010 
	Parameter P_ADD16 bound to: 6'b100011 
	Parameter MD_RD bound to: 6'b101000 
INFO: [Synth 8-256] done synthesizing module 'hmc_request_header' (75#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_request_header.v:2]
INFO: [Synth 8-638] synthesizing module 'dual_buf' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/dual_buf.v:6]
	Parameter WIDTH bound to: 69 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_buf' (76#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/dual_buf.v:6]
INFO: [Synth 8-638] synthesizing module 'dual_buf__parameterized0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/dual_buf.v:6]
	Parameter WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_buf__parameterized0' (76#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/dual_buf.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel.v:186]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel.v:286]
INFO: [Synth 8-256] done synthesizing module 'rw_channel' (77#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel.v:17]
INFO: [Synth 8-638] synthesizing module 'hmc_crc' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:216]
INFO: [Synth 8-638] synthesizing module 'hmc_crc_0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:44]
INFO: [Synth 8-256] done synthesizing module 'hmc_crc_0' (78#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:44]
INFO: [Synth 8-638] synthesizing module 'hmc_crc_1' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:3]
INFO: [Synth 8-256] done synthesizing module 'hmc_crc_1' (79#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:3]
INFO: [Synth 8-256] done synthesizing module 'hmc_crc' (80#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:216]
INFO: [Synth 8-638] synthesizing module 'FIFO__parameterized3' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:6]
	Parameter SYNC bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 134 - type: integer 
	Parameter ALMOST_FULL bound to: 20 - type: integer 
	Parameter ALMOST_EMPTY bound to: 4 - type: integer 
	Parameter ACTUAL_WIDTH bound to: 144 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized19' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 20 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized19' (80#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized20' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 20 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized20' (80#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-256] done synthesizing module 'FIFO__parameterized3' (80#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:6]
INFO: [Synth 8-256] done synthesizing module 'rw_channel_w_crc' (81#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel_w_crc.v:27]
INFO: [Synth 8-638] synthesizing module 'dual_buf__parameterized1' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/dual_buf.v:6]
	Parameter WIDTH bound to: 134 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_buf__parameterized1' (81#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/dual_buf.v:6]
INFO: [Synth 8-256] done synthesizing module 'usr2flit' (82#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/usr2flit.v:6]
INFO: [Synth 8-638] synthesizing module 'FlitsToParallel' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FlitsToParallel.v:84]
	Parameter N_FLITS bound to: 5 - type: integer 
	Parameter BUF_SIZE bound to: 10 - type: integer 
	Parameter LOAD_LAT bound to: 2 - type: integer 
	Parameter NAME bound to: 176'b01000010001011100111000000110000001011100110011001101100011010010111010001110011010111110111010001101111010111110111000001100001011100100110000101101100011011000110010101101100 
	Parameter VERBOSE bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'load_q_reg' and it is trimmed from '3' to '2' bits. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FlitsToParallel.v:444]
INFO: [Synth 8-256] done synthesizing module 'FlitsToParallel' (83#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FlitsToParallel.v:84]
INFO: [Synth 8-256] done synthesizing module 'tx_port' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/tx_port.v:14]
INFO: [Synth 8-638] synthesizing module 'tx_port__parameterized0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/tx_port.v:14]
	Parameter name bound to: 1110339633 - type: integer 
	Parameter verbose bound to: 1 - type: integer 
	Parameter N_FLITS bound to: 5 - type: integer 
	Parameter BUF_SIZE bound to: 10 - type: integer 
	Parameter PORT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'usr2flit__parameterized0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/usr2flit.v:6]
	Parameter name bound to: (null) - type: string 
	Parameter verbose bound to: 1 - type: integer 
	Parameter PORT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rw_channel_w_crc__parameterized0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel_w_crc.v:27]
	Parameter PORT bound to: 2 - type: integer 
	Parameter NAME bound to: rw_channel_w_crc - type: string 
	Parameter VERBOSE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rw_channel__parameterized0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel.v:17]
	Parameter PORT bound to: 2 - type: integer 
	Parameter NAME bound to: rw_channel - type: string 
	Parameter VERBOSE bound to: 1 - type: integer 
	Parameter STATE_IDLE bound to: 1 - type: integer 
	Parameter STATE_WR bound to: 2 - type: integer 
	Parameter STATE_TAIL bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dual_buf__parameterized2' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/dual_buf.v:6]
	Parameter WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_buf__parameterized2' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/dual_buf.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel.v:186]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel.v:286]
INFO: [Synth 8-256] done synthesizing module 'rw_channel__parameterized0' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel.v:17]
INFO: [Synth 8-638] synthesizing module 'FIFO__parameterized4' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:6]
	Parameter SYNC bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 134 - type: integer 
	Parameter ALMOST_FULL bound to: 20 - type: integer 
	Parameter ALMOST_EMPTY bound to: 4 - type: integer 
	Parameter ACTUAL_WIDTH bound to: 144 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized21' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 20 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized21' (84#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized22' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 20 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized22' (84#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-256] done synthesizing module 'FIFO__parameterized4' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:6]
INFO: [Synth 8-256] done synthesizing module 'rw_channel_w_crc__parameterized0' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel_w_crc.v:27]
INFO: [Synth 8-638] synthesizing module 'dual_buf__parameterized3' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/dual_buf.v:6]
	Parameter WIDTH bound to: 134 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_buf__parameterized3' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/dual_buf.v:6]
INFO: [Synth 8-256] done synthesizing module 'usr2flit__parameterized0' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/usr2flit.v:6]
INFO: [Synth 8-638] synthesizing module 'FlitsToParallel__parameterized0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FlitsToParallel.v:84]
	Parameter N_FLITS bound to: 5 - type: integer 
	Parameter BUF_SIZE bound to: 10 - type: integer 
	Parameter LOAD_LAT bound to: 2 - type: integer 
	Parameter NAME bound to: 176'b01000010001011100111000000110001001011100110011001101100011010010111010001110011010111110111010001101111010111110111000001100001011100100110000101101100011011000110010101101100 
	Parameter VERBOSE bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'load_q_reg' and it is trimmed from '3' to '2' bits. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FlitsToParallel.v:444]
INFO: [Synth 8-256] done synthesizing module 'FlitsToParallel__parameterized0' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FlitsToParallel.v:84]
INFO: [Synth 8-256] done synthesizing module 'tx_port__parameterized0' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/tx_port.v:14]
INFO: [Synth 8-638] synthesizing module 'tx_port__parameterized1' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/tx_port.v:14]
	Parameter name bound to: 1110339634 - type: integer 
	Parameter verbose bound to: 1 - type: integer 
	Parameter N_FLITS bound to: 5 - type: integer 
	Parameter BUF_SIZE bound to: 10 - type: integer 
	Parameter PORT bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'usr2flit__parameterized1' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/usr2flit.v:6]
	Parameter name bound to: (null) - type: string 
	Parameter verbose bound to: 1 - type: integer 
	Parameter PORT bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rw_channel_w_crc__parameterized1' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel_w_crc.v:27]
	Parameter PORT bound to: 3 - type: integer 
	Parameter NAME bound to: rw_channel_w_crc - type: string 
	Parameter VERBOSE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rw_channel__parameterized1' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel.v:17]
	Parameter PORT bound to: 3 - type: integer 
	Parameter NAME bound to: rw_channel - type: string 
	Parameter VERBOSE bound to: 1 - type: integer 
	Parameter STATE_IDLE bound to: 1 - type: integer 
	Parameter STATE_WR bound to: 2 - type: integer 
	Parameter STATE_TAIL bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dual_buf__parameterized4' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/dual_buf.v:6]
	Parameter WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_buf__parameterized4' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/dual_buf.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel.v:186]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel.v:286]
INFO: [Synth 8-256] done synthesizing module 'rw_channel__parameterized1' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel.v:17]
INFO: [Synth 8-638] synthesizing module 'FIFO__parameterized5' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:6]
	Parameter SYNC bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 134 - type: integer 
	Parameter ALMOST_FULL bound to: 20 - type: integer 
	Parameter ALMOST_EMPTY bound to: 4 - type: integer 
	Parameter ACTUAL_WIDTH bound to: 144 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized23' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 20 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized23' (84#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized24' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 20 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized24' (84#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-256] done synthesizing module 'FIFO__parameterized5' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:6]
INFO: [Synth 8-256] done synthesizing module 'rw_channel_w_crc__parameterized1' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel_w_crc.v:27]
INFO: [Synth 8-638] synthesizing module 'dual_buf__parameterized5' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/dual_buf.v:6]
	Parameter WIDTH bound to: 134 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_buf__parameterized5' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/dual_buf.v:6]
INFO: [Synth 8-256] done synthesizing module 'usr2flit__parameterized1' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/usr2flit.v:6]
INFO: [Synth 8-638] synthesizing module 'FlitsToParallel__parameterized1' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FlitsToParallel.v:84]
	Parameter N_FLITS bound to: 5 - type: integer 
	Parameter BUF_SIZE bound to: 10 - type: integer 
	Parameter LOAD_LAT bound to: 2 - type: integer 
	Parameter NAME bound to: 176'b01000010001011100111000000110010001011100110011001101100011010010111010001110011010111110111010001101111010111110111000001100001011100100110000101101100011011000110010101101100 
	Parameter VERBOSE bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'load_q_reg' and it is trimmed from '3' to '2' bits. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FlitsToParallel.v:444]
INFO: [Synth 8-256] done synthesizing module 'FlitsToParallel__parameterized1' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FlitsToParallel.v:84]
INFO: [Synth 8-256] done synthesizing module 'tx_port__parameterized1' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/tx_port.v:14]
INFO: [Synth 8-638] synthesizing module 'tx_port__parameterized2' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/tx_port.v:14]
	Parameter name bound to: 1110339635 - type: integer 
	Parameter verbose bound to: 1 - type: integer 
	Parameter N_FLITS bound to: 5 - type: integer 
	Parameter BUF_SIZE bound to: 10 - type: integer 
	Parameter PORT bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'usr2flit__parameterized2' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/usr2flit.v:6]
	Parameter name bound to: (null) - type: string 
	Parameter verbose bound to: 1 - type: integer 
	Parameter PORT bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rw_channel_w_crc__parameterized2' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel_w_crc.v:27]
	Parameter PORT bound to: 4 - type: integer 
	Parameter NAME bound to: rw_channel_w_crc - type: string 
	Parameter VERBOSE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rw_channel__parameterized2' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel.v:17]
	Parameter PORT bound to: 4 - type: integer 
	Parameter NAME bound to: rw_channel - type: string 
	Parameter VERBOSE bound to: 1 - type: integer 
	Parameter STATE_IDLE bound to: 1 - type: integer 
	Parameter STATE_WR bound to: 2 - type: integer 
	Parameter STATE_TAIL bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dual_buf__parameterized6' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/dual_buf.v:6]
	Parameter WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_buf__parameterized6' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/dual_buf.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel.v:186]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel.v:286]
INFO: [Synth 8-256] done synthesizing module 'rw_channel__parameterized2' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel.v:17]
INFO: [Synth 8-638] synthesizing module 'FIFO__parameterized6' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:6]
	Parameter SYNC bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 134 - type: integer 
	Parameter ALMOST_FULL bound to: 20 - type: integer 
	Parameter ALMOST_EMPTY bound to: 4 - type: integer 
	Parameter ACTUAL_WIDTH bound to: 144 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized25' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 20 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized25' (84#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized26' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 20 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized26' (84#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-256] done synthesizing module 'FIFO__parameterized6' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:6]
INFO: [Synth 8-256] done synthesizing module 'rw_channel_w_crc__parameterized2' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel_w_crc.v:27]
INFO: [Synth 8-638] synthesizing module 'dual_buf__parameterized7' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/dual_buf.v:6]
	Parameter WIDTH bound to: 134 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_buf__parameterized7' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/dual_buf.v:6]
INFO: [Synth 8-256] done synthesizing module 'usr2flit__parameterized2' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/usr2flit.v:6]
INFO: [Synth 8-638] synthesizing module 'FlitsToParallel__parameterized2' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FlitsToParallel.v:84]
	Parameter N_FLITS bound to: 5 - type: integer 
	Parameter BUF_SIZE bound to: 10 - type: integer 
	Parameter LOAD_LAT bound to: 2 - type: integer 
	Parameter NAME bound to: 176'b01000010001011100111000000110011001011100110011001101100011010010111010001110011010111110111010001101111010111110111000001100001011100100110000101101100011011000110010101101100 
	Parameter VERBOSE bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'load_q_reg' and it is trimmed from '3' to '2' bits. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FlitsToParallel.v:444]
INFO: [Synth 8-256] done synthesizing module 'FlitsToParallel__parameterized2' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FlitsToParallel.v:84]
INFO: [Synth 8-256] done synthesizing module 'tx_port__parameterized2' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/tx_port.v:14]
INFO: [Synth 8-638] synthesizing module 'tx_port__parameterized3' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/tx_port.v:14]
	Parameter name bound to: 1110339636 - type: integer 
	Parameter verbose bound to: 1 - type: integer 
	Parameter N_FLITS bound to: 5 - type: integer 
	Parameter BUF_SIZE bound to: 10 - type: integer 
	Parameter PORT bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'usr2flit__parameterized3' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/usr2flit.v:6]
	Parameter name bound to: (null) - type: string 
	Parameter verbose bound to: 1 - type: integer 
	Parameter PORT bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rw_channel_w_crc__parameterized3' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel_w_crc.v:27]
	Parameter PORT bound to: 5 - type: integer 
	Parameter NAME bound to: rw_channel_w_crc - type: string 
	Parameter VERBOSE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rw_channel__parameterized3' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel.v:17]
	Parameter PORT bound to: 5 - type: integer 
	Parameter NAME bound to: rw_channel - type: string 
	Parameter VERBOSE bound to: 1 - type: integer 
	Parameter STATE_IDLE bound to: 1 - type: integer 
	Parameter STATE_WR bound to: 2 - type: integer 
	Parameter STATE_TAIL bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dual_buf__parameterized8' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/dual_buf.v:6]
	Parameter WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_buf__parameterized8' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/dual_buf.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel.v:186]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel.v:286]
INFO: [Synth 8-256] done synthesizing module 'rw_channel__parameterized3' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel.v:17]
INFO: [Synth 8-638] synthesizing module 'FIFO__parameterized7' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:6]
	Parameter SYNC bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 134 - type: integer 
	Parameter ALMOST_FULL bound to: 20 - type: integer 
	Parameter ALMOST_EMPTY bound to: 4 - type: integer 
	Parameter ACTUAL_WIDTH bound to: 144 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized27' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 20 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized27' (84#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-638] synthesizing module 'FIFO36E2__parameterized28' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 20 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: REGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E2__parameterized28' (84#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:4570]
WARNING: [Synth 8-350] instance '__fifo__' of module 'FIFO36E2' requires 39 connections, but only 22 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:106]
INFO: [Synth 8-256] done synthesizing module 'FIFO__parameterized7' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FIFO.v:6]
INFO: [Synth 8-256] done synthesizing module 'rw_channel_w_crc__parameterized3' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel_w_crc.v:27]
INFO: [Synth 8-638] synthesizing module 'dual_buf__parameterized9' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/dual_buf.v:6]
	Parameter WIDTH bound to: 134 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_buf__parameterized9' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/dual_buf.v:6]
INFO: [Synth 8-256] done synthesizing module 'usr2flit__parameterized3' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/usr2flit.v:6]
INFO: [Synth 8-638] synthesizing module 'FlitsToParallel__parameterized3' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FlitsToParallel.v:84]
	Parameter N_FLITS bound to: 5 - type: integer 
	Parameter BUF_SIZE bound to: 10 - type: integer 
	Parameter LOAD_LAT bound to: 2 - type: integer 
	Parameter NAME bound to: 176'b01000010001011100111000000110100001011100110011001101100011010010111010001110011010111110111010001101111010111110111000001100001011100100110000101101100011011000110010101101100 
	Parameter VERBOSE bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'load_q_reg' and it is trimmed from '3' to '2' bits. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FlitsToParallel.v:444]
INFO: [Synth 8-256] done synthesizing module 'FlitsToParallel__parameterized3' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/FlitsToParallel.v:84]
INFO: [Synth 8-256] done synthesizing module 'tx_port__parameterized3' (84#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/tx_port.v:14]
INFO: [Synth 8-638] synthesizing module 'arbiter' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/arbiter.v:5]
	Parameter name bound to: 72'b010000100010111001100001011100100110001001101001011101000110010101110010 
	Parameter verbose bound to: 1 - type: integer 
	Parameter PORT_0 bound to: 5'b00001 
	Parameter PORT_1 bound to: 5'b00010 
	Parameter PORT_2 bound to: 5'b00100 
	Parameter PORT_3 bound to: 5'b01000 
	Parameter PORT_4 bound to: 5'b10000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/arbiter.v:129]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/arbiter.v:129]
INFO: [Synth 8-256] done synthesizing module 'arbiter' (85#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/arbiter.v:5]
INFO: [Synth 8-256] done synthesizing module 'grand_central_tx' (86#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/grand_central_tx.v:5]
INFO: [Synth 8-638] synthesizing module 'add_seq' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/add_seq.v:20]
	Parameter verbose bound to: 1 - type: integer 
	Parameter name bound to: 72'b010000100010111001100001011001000110010001011111011100110110010101110001 
	Parameter FRP_W bound to: 11 - type: integer 
	Parameter FLIT_W bound to: 128 - type: integer 
	Parameter FLITS bound to: 5 - type: integer 
	Parameter W bound to: 640 - type: integer 
	Parameter LATENCY bound to: 2 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'assigned_frp_reg[0]' and it is trimmed from '11' to '8' bits. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/add_seq.v:162]
WARNING: [Synth 8-3936] Found unconnected internal register 'assigned_frp_reg[1]' and it is trimmed from '11' to '8' bits. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/add_seq.v:162]
WARNING: [Synth 8-3936] Found unconnected internal register 'assigned_frp_reg[2]' and it is trimmed from '11' to '8' bits. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/add_seq.v:162]
WARNING: [Synth 8-3936] Found unconnected internal register 'assigned_frp_reg[3]' and it is trimmed from '11' to '8' bits. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/add_seq.v:162]
WARNING: [Synth 8-3936] Found unconnected internal register 'assigned_frp_reg[4]' and it is trimmed from '11' to '8' bits. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/add_seq.v:162]
INFO: [Synth 8-256] done synthesizing module 'add_seq' (87#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/add_seq.v:20]
INFO: [Synth 8-638] synthesizing module 'hmc_flow_control' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_flow_control.v:130]
	Parameter name bound to: 112'b0100001000101110011001100110110001101111011101110101111101100011011011110110111001110100011100100110111101101100 
	Parameter verbose bound to: 1 - type: integer 
	Parameter FRP_W bound to: 11 - type: integer 
	Parameter MAX_PKT_LEN bound to: 9 - type: integer 
	Parameter FLIT_W bound to: 128 - type: integer 
	Parameter FLITS bound to: 5 - type: integer 
	Parameter W bound to: 640 - type: integer 
	Parameter LOG_SUM_W bound to: 6 - type: integer 
	Parameter PRECOMPUTE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rp_to_index_wrapper' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rp_to_index_wrapper.v:16]
	Parameter name bound to: 272'b01000010001011100110011001101100011011110111011101011111011000110110111101101110011101000111001001101111011011000010111001110010011100000101111101110100011011110101111101101001011011100110010001100101011110000101111101110111011100100110000101110000011100000110010101110010 
	Parameter verbose bound to: 1 - type: integer 
	Parameter FLITS bound to: 5 - type: integer 
	Parameter INX_W bound to: 10 - type: integer 
	Parameter FRP_W bound to: 11 - type: integer 
	Parameter RRP_W bound to: 8 - type: integer 
	Parameter BASE_ADDR bound to: 16384 - type: integer 
	Parameter TOT_FRP_W bound to: 55 - type: integer 
	Parameter PREFIX_W bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rp_to_index' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rp_to_index.v:89]
	Parameter name bound to: 368'b01000010001011100110011001101100011011110111011101011111011000110110111101101110011101000111001001101111011011000010111001110010011100000101111101110100011011110101111101101001011011100110010001100101011110000101111101110111011100100110000101110000011100000110010101110010001011100111001001110000010111110111010001101111010111110110100101101110011001000110010101111000 
	Parameter verbose bound to: 1 - type: integer 
	Parameter FLITS bound to: 5 - type: integer 
	Parameter INX_W bound to: 10 - type: integer 
	Parameter FRP_W bound to: 11 - type: integer 
	Parameter RRP_W bound to: 11 - type: integer 
	Parameter TOT_FRP_W bound to: 55 - type: integer 
	Parameter F_W bound to: 3 - type: integer 
	Parameter NUM_MEM bound to: 8 - type: integer 
	Parameter MEM_ADDR_W bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rp_to_index.v:194]
INFO: [Synth 8-638] synthesizing module 'BRAM' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:5]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter DATA_DEPTH bound to: 256 - type: integer 
	Parameter LOG_DATA_DEPTH bound to: 8 - type: integer 
	Parameter LATCH_INPUT bound to: YES - type: string 
INFO: [Synth 8-256] done synthesizing module 'BRAM' (88#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:5]
INFO: [Synth 8-638] synthesizing module 'BRAM__parameterized0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:5]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DATA_DEPTH bound to: 256 - type: integer 
	Parameter LOG_DATA_DEPTH bound to: 8 - type: integer 
	Parameter LATCH_INPUT bound to: YES - type: string 
INFO: [Synth 8-256] done synthesizing module 'BRAM__parameterized0' (88#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:5]
INFO: [Synth 8-638] synthesizing module 'BRAM__parameterized1' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:5]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DATA_DEPTH bound to: 256 - type: integer 
	Parameter LOG_DATA_DEPTH bound to: 8 - type: integer 
	Parameter LATCH_INPUT bound to: YES - type: string 
INFO: [Synth 8-256] done synthesizing module 'BRAM__parameterized1' (88#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:5]
INFO: [Synth 8-638] synthesizing module 'BRAM__parameterized2' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:5]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DATA_DEPTH bound to: 256 - type: integer 
	Parameter LOG_DATA_DEPTH bound to: 8 - type: integer 
	Parameter LATCH_INPUT bound to: YES - type: string 
INFO: [Synth 8-256] done synthesizing module 'BRAM__parameterized2' (88#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:5]
INFO: [Synth 8-638] synthesizing module 'BRAM__parameterized3' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:5]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DATA_DEPTH bound to: 256 - type: integer 
	Parameter LOG_DATA_DEPTH bound to: 8 - type: integer 
	Parameter LATCH_INPUT bound to: YES - type: string 
INFO: [Synth 8-256] done synthesizing module 'BRAM__parameterized3' (88#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:5]
INFO: [Synth 8-638] synthesizing module 'BRAM__parameterized4' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:5]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DATA_DEPTH bound to: 256 - type: integer 
	Parameter LOG_DATA_DEPTH bound to: 8 - type: integer 
	Parameter LATCH_INPUT bound to: YES - type: string 
INFO: [Synth 8-256] done synthesizing module 'BRAM__parameterized4' (88#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:5]
INFO: [Synth 8-638] synthesizing module 'BRAM__parameterized5' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:5]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DATA_DEPTH bound to: 256 - type: integer 
	Parameter LOG_DATA_DEPTH bound to: 8 - type: integer 
	Parameter LATCH_INPUT bound to: YES - type: string 
INFO: [Synth 8-256] done synthesizing module 'BRAM__parameterized5' (88#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:5]
INFO: [Synth 8-638] synthesizing module 'BRAM__parameterized6' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:5]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DATA_DEPTH bound to: 256 - type: integer 
	Parameter LOG_DATA_DEPTH bound to: 8 - type: integer 
	Parameter LATCH_INPUT bound to: YES - type: string 
INFO: [Synth 8-256] done synthesizing module 'BRAM__parameterized6' (88#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:5]
INFO: [Synth 8-638] synthesizing module 'BRAM__parameterized7' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:5]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DATA_DEPTH bound to: 256 - type: integer 
	Parameter LOG_DATA_DEPTH bound to: 8 - type: integer 
	Parameter LATCH_INPUT bound to: YES - type: string 
INFO: [Synth 8-256] done synthesizing module 'BRAM__parameterized7' (88#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:5]
INFO: [Synth 8-256] done synthesizing module 'rp_to_index' (89#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rp_to_index.v:89]
WARNING: [Synth 8-689] width (8) of port connection 'rrp_out' does not match port width (11) of module 'rp_to_index' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rp_to_index_wrapper.v:206]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rp_to_index_wrapper.v:314]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rp_to_index_wrapper.v:321]
INFO: [Synth 8-256] done synthesizing module 'rp_to_index_wrapper' (90#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rp_to_index_wrapper.v:16]
WARNING: [Synth 8-689] width (32) of port connection 'rrp_in' does not match port width (8) of module 'rp_to_index_wrapper' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_flow_control.v:374]
INFO: [Synth 8-638] synthesizing module 'hmc_sum_len' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_sum_len.v:15]
	Parameter name bound to: 176'b01000010001011100110011001101100011011110111011101011111011000110110111101101110011101000111001001101111011011000010111001110011011101010110110101011111011011000110010101101110 
	Parameter verbose bound to: 0 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
	Parameter MAX_PKT_LEN bound to: 9 - type: integer 
	Parameter FLIT_W bound to: 128 - type: integer 
	Parameter FLITS bound to: 5 - type: integer 
	Parameter W bound to: 640 - type: integer 
	Parameter LOG_SUM_W bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hmc_sum_len' (91#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_sum_len.v:15]
INFO: [Synth 8-638] synthesizing module 'hmc_mask_flits' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_mask_flits.v:16]
	Parameter name bound to: 200'b01000010001011100110011001101100011011110111011101011111011000110110111101101110011101000111001001101111011011000010111001101101011000010111001101101011010111110110011001101100011010010111010001110011 
	Parameter verbose bound to: 1 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
	Parameter MAX_PKT_LEN bound to: 9 - type: integer 
	Parameter FLIT_W bound to: 128 - type: integer 
	Parameter FLITS bound to: 5 - type: integer 
	Parameter W bound to: 640 - type: integer 
	Parameter LOG_SUM_W bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hmc_mask_flits' (92#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_mask_flits.v:16]
WARNING: [Synth 8-350] instance 'flow_control_mask_flits' of module 'hmc_mask_flits' requires 22 connections, but only 12 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_flow_control.v:447]
INFO: [Synth 8-638] synthesizing module 'hmc_tx_buffer' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_tx_buffer.v:23]
	Parameter name bound to: 176'b01000010001011100110011001101100011011110111011101011111011000110110111101101110011101000111001001101111011011000010111001110100011110000101111101100110011010010110011001101111 
	Parameter verbose bound to: 1 - type: integer 
	Parameter W bound to: 712 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hmc_tx_buffer' (93#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_tx_buffer.v:23]
INFO: [Synth 8-638] synthesizing module 'hmc_packet_issue' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_packet_issue.v:29]
	Parameter name bound to: 216'b010000100010111001100110011011000110111101110111010111110110001101101111011011100111010001110010011011110110110000101110011100000110000101100011011010110110010101110100010111110110100101110011011100110111010101100101 
	Parameter verbose bound to: 1 - type: integer 
	Parameter MAX_PKT_LEN bound to: 9 - type: integer 
	Parameter FLIT_W bound to: 128 - type: integer 
	Parameter FLITS bound to: 5 - type: integer 
	Parameter W bound to: 640 - type: integer 
	Parameter LOG_SUM_W bound to: 6 - type: integer 
	Parameter cfg_retry_pkt_count bound to: 25 - type: integer 
	Parameter cfg_rx_retry_pkt_count bound to: 25 - type: integer 
	Parameter STATE_TX bound to: 8'b00000001 
	Parameter STATE_LINK_RETRY_INIT bound to: 8'b00000010 
	Parameter STATE_LINK_RETRY_RESEND bound to: 8'b00000100 
	Parameter STATE_RX_IRTRY bound to: 8'b00001000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_packet_issue.v:336]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_packet_issue.v:627]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_packet_issue.v:646]
INFO: [Synth 8-4471] merging register 'inc_rx_retry_reg' into 'rx_err_abort_rdy_reg' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_packet_issue.v:309]
INFO: [Synth 8-256] done synthesizing module 'hmc_packet_issue' (94#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_packet_issue.v:29]
WARNING: [Synth 8-350] instance 'flow_control_packet_issue' of module 'hmc_packet_issue' requires 43 connections, but only 41 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_flow_control.v:582]
INFO: [Synth 8-638] synthesizing module 'hmc_apply_flit_mask' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_apply_flit_mask.v:6]
	Parameter name bound to: (null) - type: string 
	Parameter verbose bound to: 1 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
	Parameter MAX_PKT_LEN bound to: 9 - type: integer 
	Parameter FLIT_W bound to: 128 - type: integer 
	Parameter FLITS bound to: 5 - type: integer 
	Parameter W bound to: 640 - type: integer 
	Parameter LOG_SUM_W bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hmc_apply_flit_mask' (95#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_apply_flit_mask.v:6]
INFO: [Synth 8-638] synthesizing module 'hmc_inject_pret' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_inject_pret.v:16]
	Parameter verbose bound to: 1 - type: integer 
	Parameter MAX_PKT_LEN bound to: 9 - type: integer 
	Parameter FLIT_W bound to: 128 - type: integer 
	Parameter FLITS bound to: 5 - type: integer 
	Parameter W bound to: 640 - type: integer 
	Parameter LOG_SUM_W bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hmc_inject_pret' (96#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_inject_pret.v:16]
INFO: [Synth 8-638] synthesizing module 'hmc_add_rrp' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_add_rrp.v:11]
	Parameter name bound to: (null) - type: string 
	Parameter verbose bound to: 0 - type: integer 
	Parameter LATENCY bound to: 0 - type: integer 
	Parameter MAX_PKT_LEN bound to: 9 - type: integer 
	Parameter FLIT_W bound to: 128 - type: integer 
	Parameter FLITS bound to: 5 - type: integer 
	Parameter W bound to: 640 - type: integer 
	Parameter LOG_SUM_W bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hmc_add_rrp' (97#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_add_rrp.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_flow_control.v:799]
INFO: [Synth 8-256] done synthesizing module 'hmc_flow_control' (98#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_flow_control.v:130]
INFO: [Synth 8-638] synthesizing module 'hmc_crc_seq_add' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:800]
INFO: [Synth 8-256] done synthesizing module 'hmc_crc_seq_add' (99#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:800]
INFO: [Synth 8-638] synthesizing module 'hmc_find_pkts' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:323]
	Parameter PIPE_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hmc_find_pkts_pipe' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:239]
INFO: [Synth 8-256] done synthesizing module 'hmc_find_pkts_pipe' (100#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:239]
INFO: [Synth 8-256] done synthesizing module 'hmc_find_pkts' (101#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:323]
INFO: [Synth 8-638] synthesizing module 'hmc_crc_seq_chk' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:640]
	Parameter PIPE_DEPTH bound to: 18 - type: integer 
	Parameter PIPE_MOD bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hmc_crc_pipe' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
	Parameter CARRY bound to: 1'b1 
	Parameter PIPE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'hmc_crc_pipe' (102#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
WARNING: [Synth 8-350] instance 'hmc_crc_pipe' of module 'hmc_crc_pipe' requires 15 connections, but only 13 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:743]
INFO: [Synth 8-638] synthesizing module 'hmc_err_carry' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:630]
INFO: [Synth 8-256] done synthesizing module 'hmc_err_carry' (103#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:630]
INFO: [Synth 8-638] synthesizing module 'hmc_crc_pipe__parameterized0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
	Parameter CARRY bound to: 1'b0 
	Parameter PIPE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'hmc_crc_pipe__parameterized0' (103#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
WARNING: [Synth 8-350] instance 'hmc_crc_pipe' of module 'hmc_crc_pipe' requires 15 connections, but only 13 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:743]
INFO: [Synth 8-638] synthesizing module 'hmc_crc_check' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:591]
	Parameter PIPE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'hmc_crc_check' (104#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:591]
INFO: [Synth 8-638] synthesizing module 'hmc_crc_pipe__parameterized1' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
	Parameter CARRY bound to: 1'b0 
	Parameter PIPE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'hmc_crc_pipe__parameterized1' (104#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
WARNING: [Synth 8-350] instance 'hmc_crc_pipe' of module 'hmc_crc_pipe' requires 15 connections, but only 13 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:743]
INFO: [Synth 8-638] synthesizing module 'hmc_crc_pipe__parameterized2' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
	Parameter CARRY bound to: 1'b0 
	Parameter PIPE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'hmc_crc_pipe__parameterized2' (104#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
WARNING: [Synth 8-350] instance 'hmc_crc_pipe' of module 'hmc_crc_pipe' requires 15 connections, but only 13 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:743]
INFO: [Synth 8-638] synthesizing module 'hmc_crc_pipe__parameterized3' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
	Parameter CARRY bound to: 1'b0 
	Parameter PIPE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'hmc_crc_pipe__parameterized3' (104#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
WARNING: [Synth 8-350] instance 'hmc_crc_pipe' of module 'hmc_crc_pipe' requires 15 connections, but only 13 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:743]
INFO: [Synth 8-638] synthesizing module 'hmc_crc_carry' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:551]
INFO: [Synth 8-256] done synthesizing module 'hmc_crc_carry' (105#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:551]
WARNING: [Synth 8-350] instance 'hmc_crc_carry' of module 'hmc_crc_carry' requires 15 connections, but only 13 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:725]
WARNING: [Synth 8-350] instance 'hmc_crc_pipe' of module 'hmc_crc_pipe' requires 15 connections, but only 13 given [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:743]
INFO: [Common 17-14] Message 'Synth 8-350' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'hmc_crc_pipe__parameterized4' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
	Parameter CARRY bound to: 1'b0 
	Parameter PIPE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'hmc_crc_pipe__parameterized4' (105#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
INFO: [Synth 8-638] synthesizing module 'hmc_crc_pipe__parameterized5' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
	Parameter CARRY bound to: 1'b0 
	Parameter PIPE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'hmc_crc_pipe__parameterized5' (105#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
INFO: [Synth 8-638] synthesizing module 'hmc_crc_pipe__parameterized6' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
	Parameter CARRY bound to: 1'b0 
	Parameter PIPE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'hmc_crc_pipe__parameterized6' (105#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
INFO: [Synth 8-638] synthesizing module 'hmc_crc_pipe__parameterized7' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
	Parameter CARRY bound to: 1'b0 
	Parameter PIPE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'hmc_crc_pipe__parameterized7' (105#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
INFO: [Synth 8-638] synthesizing module 'hmc_crc_pipe__parameterized8' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
	Parameter CARRY bound to: 1'b0 
	Parameter PIPE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'hmc_crc_pipe__parameterized8' (105#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
INFO: [Synth 8-638] synthesizing module 'hmc_crc_pipe__parameterized9' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
	Parameter CARRY bound to: 1'b0 
	Parameter PIPE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'hmc_crc_pipe__parameterized9' (105#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
INFO: [Synth 8-638] synthesizing module 'hmc_crc_pipe__parameterized10' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
	Parameter CARRY bound to: 1'b0 
	Parameter PIPE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'hmc_crc_pipe__parameterized10' (105#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
INFO: [Synth 8-638] synthesizing module 'hmc_crc_pipe__parameterized11' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
	Parameter CARRY bound to: 1'b0 
	Parameter PIPE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'hmc_crc_pipe__parameterized11' (105#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
INFO: [Synth 8-638] synthesizing module 'hmc_crc_pipe__parameterized12' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
	Parameter CARRY bound to: 1'b0 
	Parameter PIPE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'hmc_crc_pipe__parameterized12' (105#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:480]
INFO: [Synth 8-256] done synthesizing module 'hmc_crc_seq_chk' (106#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/crc32k.v:640]
INFO: [Synth 8-638] synthesizing module 'hmc_rx_retry' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_rx_retry.v:11]
	Parameter name bound to: 104'b01000010001011100110001101100001011101000110001101101000010111110111001001100101011101000111001001111001 
	Parameter verbose bound to: 1 - type: integer 
	Parameter FLITS bound to: 5 - type: integer 
	Parameter W bound to: 640 - type: integer 
	Parameter MIN_CLEAR_ERROR_ABORT_COUNT bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hmc_rx_retry' (107#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_rx_retry.v:11]
INFO: [Synth 8-638] synthesizing module 'async_fifo_wrapper' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/async_fifo_wrapper.v:15]
	Parameter verbose bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter FWFT bound to: 1 - type: integer 
	Parameter PACKET_MODE bound to: 0 - type: integer 
	Parameter BLOCK_SIZE bound to: 144 - type: integer 
	Parameter PKT_SIZE_W bound to: 4 - type: integer 
	Parameter N_BLOCKS bound to: 1 - type: integer 
	Parameter W_PADDED bound to: 144 - type: integer 
INFO: [Synth 8-638] synthesizing module 'async_fifo144' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/async_fifo144.v:10]
INFO: [Synth 8-638] synthesizing module 'async_fifo144_prim' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/realtime/async_fifo144_prim_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'async_fifo144_prim' (108#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/realtime/async_fifo144_prim_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'async_fifo144' (109#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/async_fifo144.v:10]
WARNING: [Synth 8-3848] Net rdlast in module/entity async_fifo_wrapper does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/async_fifo_wrapper.v:34]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_wrapper' (110#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/async_fifo_wrapper.v:15]
INFO: [Synth 8-638] synthesizing module 'async_fifo_wrapper__parameterized0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/async_fifo_wrapper.v:15]
	Parameter verbose bound to: 0 - type: integer 
	Parameter W bound to: 8 - type: integer 
	Parameter FWFT bound to: 1 - type: integer 
	Parameter PACKET_MODE bound to: 0 - type: integer 
	Parameter BLOCK_SIZE bound to: 144 - type: integer 
	Parameter PKT_SIZE_W bound to: 4 - type: integer 
	Parameter N_BLOCKS bound to: 1 - type: integer 
	Parameter W_PADDED bound to: 144 - type: integer 
WARNING: [Synth 8-3848] Net rdlast in module/entity async_fifo_wrapper__parameterized0 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/async_fifo_wrapper.v:34]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_wrapper__parameterized0' (110#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/async_fifo_wrapper.v:15]
INFO: [Synth 8-638] synthesizing module 'rrp_extractor' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rrp_extractor.v:9]
	Parameter name bound to: 64'b0100001000101110011100100111100001011111011100100111001001110000 
	Parameter verbose bound to: 1 - type: integer 
	Parameter FLITS bound to: 5 - type: integer 
	Parameter W bound to: 640 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rrp_extractor' (111#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rrp_extractor.v:9]
WARNING: [Synth 8-689] width (8) of port connection 'rrp' does not match port width (40) of module 'rrp_extractor' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_node.v:1093]
WARNING: [Synth 8-689] width (8) of port connection 'frp' does not match port width (40) of module 'rrp_extractor' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_node.v:1096]
INFO: [Synth 8-638] synthesizing module 'async_fifo_wrapper__parameterized1' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/async_fifo_wrapper.v:15]
	Parameter verbose bound to: 0 - type: integer 
	Parameter W bound to: 8 - type: integer 
	Parameter FWFT bound to: 1 - type: integer 
	Parameter PACKET_MODE bound to: 0 - type: integer 
	Parameter BLOCK_SIZE bound to: 144 - type: integer 
	Parameter PKT_SIZE_W bound to: 4 - type: integer 
	Parameter N_BLOCKS bound to: 1 - type: integer 
	Parameter W_PADDED bound to: 144 - type: integer 
WARNING: [Synth 8-3848] Net rdlast in module/entity async_fifo_wrapper__parameterized1 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/async_fifo_wrapper.v:34]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_wrapper__parameterized1' (111#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/async_fifo_wrapper.v:15]
INFO: [Synth 8-638] synthesizing module 'async_fifo_wrapper__parameterized2' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/async_fifo_wrapper.v:15]
	Parameter verbose bound to: 0 - type: integer 
	Parameter W bound to: 8 - type: integer 
	Parameter FWFT bound to: 1 - type: integer 
	Parameter PACKET_MODE bound to: 0 - type: integer 
	Parameter BLOCK_SIZE bound to: 144 - type: integer 
	Parameter PKT_SIZE_W bound to: 4 - type: integer 
	Parameter N_BLOCKS bound to: 1 - type: integer 
	Parameter W_PADDED bound to: 144 - type: integer 
WARNING: [Synth 8-3848] Net rdlast in module/entity async_fifo_wrapper__parameterized2 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/async_fifo_wrapper.v:34]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_wrapper__parameterized2' (111#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/async_fifo_wrapper.v:15]
INFO: [Synth 8-638] synthesizing module 'rtc' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rtc.v:11]
	Parameter name bound to: 40'b0100001000101110011100100111010001100011 
	Parameter verbose bound to: 1 - type: integer 
	Parameter FLITS bound to: 5 - type: integer 
	Parameter W bound to: 640 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rtc' (112#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rtc.v:11]
INFO: [Synth 8-638] synthesizing module 'async_fifo_wrapper__parameterized3' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/async_fifo_wrapper.v:15]
	Parameter verbose bound to: 0 - type: integer 
	Parameter W bound to: 144 - type: integer 
	Parameter FWFT bound to: 1 - type: integer 
	Parameter PACKET_MODE bound to: 0 - type: integer 
	Parameter BLOCK_SIZE bound to: 144 - type: integer 
	Parameter PKT_SIZE_W bound to: 4 - type: integer 
	Parameter N_BLOCKS bound to: 1 - type: integer 
	Parameter W_PADDED bound to: 144 - type: integer 
WARNING: [Synth 8-3848] Net rdlast in module/entity async_fifo_wrapper__parameterized3 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/async_fifo_wrapper.v:34]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_wrapper__parameterized3' (112#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/async_fifo_wrapper.v:15]
INFO: [Synth 8-638] synthesizing module 'tag_flits' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/tag_flits.v:4]
	Parameter N_FLITS bound to: 5 - type: integer 
	Parameter L bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tag_flits' (113#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/tag_flits.v:4]
INFO: [Synth 8-638] synthesizing module 'errstat' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/errstat.v:14]
	Parameter name bound to: (null) - type: string 
	Parameter verbose bound to: 1 - type: integer 
	Parameter N_FLITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'errstat' (114#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/errstat.v:14]
INFO: [Synth 8-638] synthesizing module 'grand_central_rx' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/grand_central_rx.v:5]
	Parameter name bound to: 56'b01000010001011100110011101100011010111110111001001111000 
	Parameter verbose bound to: 1 - type: integer 
	Parameter N_PORTS bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rx_port' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:66]
	Parameter name bound to: 120'b010000100010111001100111011000110101111101110010011110000010111001110010011110000101111101110000011011110111001001110100 
	Parameter verbose bound to: 1 - type: integer 
	Parameter TAG_W bound to: 9 - type: integer 
	Parameter ERR_W bound to: 8 - type: integer 
	Parameter PORT bound to: 1 - type: integer 
	Parameter FLIT_W bound to: 128 - type: integer 
	Parameter N_FLITS bound to: 5 - type: integer 
	Parameter PORT_TAG_W bound to: 3 - type: integer 
	Parameter USER_TAG_W bound to: 6 - type: integer 
	Parameter HEADER_W bound to: 64 - type: integer 
	Parameter MAX_RESP_PKT_CYCLES bound to: 3 - type: integer 
	Parameter MAX_NUM_DATA_BEATS bound to: 192 - type: integer 
	Parameter LOG_DEPTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter WIDTH bound to: 730 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rx_port' (115#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:66]
INFO: [Synth 8-638] synthesizing module 'rx_port__parameterized0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:66]
	Parameter name bound to: 120'b010000100010111001100111011000110101111101110010011110000010111001110010011110000101111101110000011011110111001001110100 
	Parameter verbose bound to: 1 - type: integer 
	Parameter TAG_W bound to: 9 - type: integer 
	Parameter ERR_W bound to: 8 - type: integer 
	Parameter PORT bound to: 2 - type: integer 
	Parameter FLIT_W bound to: 128 - type: integer 
	Parameter N_FLITS bound to: 5 - type: integer 
	Parameter PORT_TAG_W bound to: 3 - type: integer 
	Parameter USER_TAG_W bound to: 6 - type: integer 
	Parameter HEADER_W bound to: 64 - type: integer 
	Parameter MAX_RESP_PKT_CYCLES bound to: 3 - type: integer 
	Parameter MAX_NUM_DATA_BEATS bound to: 192 - type: integer 
	Parameter LOG_DEPTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter WIDTH bound to: 730 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rx_port__parameterized0' (115#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:66]
INFO: [Synth 8-638] synthesizing module 'rx_port__parameterized1' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:66]
	Parameter name bound to: 120'b010000100010111001100111011000110101111101110010011110000010111001110010011110000101111101110000011011110111001001110100 
	Parameter verbose bound to: 1 - type: integer 
	Parameter TAG_W bound to: 9 - type: integer 
	Parameter ERR_W bound to: 8 - type: integer 
	Parameter PORT bound to: 3 - type: integer 
	Parameter FLIT_W bound to: 128 - type: integer 
	Parameter N_FLITS bound to: 5 - type: integer 
	Parameter PORT_TAG_W bound to: 3 - type: integer 
	Parameter USER_TAG_W bound to: 6 - type: integer 
	Parameter HEADER_W bound to: 64 - type: integer 
	Parameter MAX_RESP_PKT_CYCLES bound to: 3 - type: integer 
	Parameter MAX_NUM_DATA_BEATS bound to: 192 - type: integer 
	Parameter LOG_DEPTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter WIDTH bound to: 730 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rx_port__parameterized1' (115#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:66]
INFO: [Synth 8-638] synthesizing module 'rx_port__parameterized2' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:66]
	Parameter name bound to: 120'b010000100010111001100111011000110101111101110010011110000010111001110010011110000101111101110000011011110111001001110100 
	Parameter verbose bound to: 1 - type: integer 
	Parameter TAG_W bound to: 9 - type: integer 
	Parameter ERR_W bound to: 8 - type: integer 
	Parameter PORT bound to: 4 - type: integer 
	Parameter FLIT_W bound to: 128 - type: integer 
	Parameter N_FLITS bound to: 5 - type: integer 
	Parameter PORT_TAG_W bound to: 3 - type: integer 
	Parameter USER_TAG_W bound to: 6 - type: integer 
	Parameter HEADER_W bound to: 64 - type: integer 
	Parameter MAX_RESP_PKT_CYCLES bound to: 3 - type: integer 
	Parameter MAX_NUM_DATA_BEATS bound to: 192 - type: integer 
	Parameter LOG_DEPTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter WIDTH bound to: 730 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rx_port__parameterized2' (115#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:66]
INFO: [Synth 8-638] synthesizing module 'rx_port__parameterized3' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:66]
	Parameter name bound to: 120'b010000100010111001100111011000110101111101110010011110000010111001110010011110000101111101110000011011110111001001110100 
	Parameter verbose bound to: 1 - type: integer 
	Parameter TAG_W bound to: 9 - type: integer 
	Parameter ERR_W bound to: 8 - type: integer 
	Parameter PORT bound to: 5 - type: integer 
	Parameter FLIT_W bound to: 128 - type: integer 
	Parameter N_FLITS bound to: 5 - type: integer 
	Parameter PORT_TAG_W bound to: 3 - type: integer 
	Parameter USER_TAG_W bound to: 6 - type: integer 
	Parameter HEADER_W bound to: 64 - type: integer 
	Parameter MAX_RESP_PKT_CYCLES bound to: 3 - type: integer 
	Parameter MAX_NUM_DATA_BEATS bound to: 192 - type: integer 
	Parameter LOG_DEPTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter WIDTH bound to: 730 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rx_port__parameterized3' (115#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:66]
INFO: [Synth 8-256] done synthesizing module 'grand_central_rx' (116#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/grand_central_rx.v:5]
WARNING: [Synth 8-689] width (6) of port connection 'tag_p0' does not match port width (9) of module 'grand_central_rx' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_node.v:1281]
WARNING: [Synth 8-689] width (6) of port connection 'tag_p1' does not match port width (9) of module 'grand_central_rx' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_node.v:1286]
WARNING: [Synth 8-689] width (6) of port connection 'tag_p2' does not match port width (9) of module 'grand_central_rx' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_node.v:1291]
WARNING: [Synth 8-689] width (6) of port connection 'tag_p3' does not match port width (9) of module 'grand_central_rx' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_node.v:1296]
WARNING: [Synth 8-689] width (6) of port connection 'tag_p4' does not match port width (9) of module 'grand_central_rx' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_node.v:1301]
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_err_abort_q_reg' and it is trimmed from '4' to '3' bits. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_node.v:1006]
WARNING: [Synth 8-3848] Net flit_logger_stop in module/entity hmc_node does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_node.v:28]
WARNING: [Synth 8-3848] Net rx_err_abort_rdy in module/entity hmc_node does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_node.v:219]
INFO: [Synth 8-256] done synthesizing module 'hmc_node' (117#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_node.v:7]
INFO: [Synth 8-256] done synthesizing module 'hmc_top' (118#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_top.v:22]
WARNING: [Synth 8-689] width (1) of port connection 'fpga_id' does not match port width (2) of module 'hmc_top' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/Pico_Toplevel.v:2565]
WARNING: [Synth 8-689] width (128) of port connection 'PicoDataIn' does not match port width (32) of module 'hmc_top' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/Pico_Toplevel.v:2657]
WARNING: [Synth 8-689] width (128) of port connection 'PicoDataOut' does not match port width (32) of module 'hmc_top' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/Pico_Toplevel.v:2660]
INFO: [Synth 8-638] synthesizing module 'hmc_top__parameterized0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_top.v:22]
	Parameter N_PORTS bound to: 10 - type: integer 
	Parameter HMC_LINK_NUMBER bound to: 1 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'PicoDataIn' does not match port width (128) of module 'picobus_to_i2c' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_top.v:221]
WARNING: [Synth 8-689] width (32) of port connection 'PicoDataOut' does not match port width (128) of module 'picobus_to_i2c' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_top.v:224]
INFO: [Synth 8-638] synthesizing module 'hmc_phy__parameterized0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:2324]
	Parameter LANES_REVERSED bound to: 0 - type: integer 
	Parameter HMC_LINK_NUMBER bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hmc_pmd__parameterized0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1354]
	Parameter LANES_REVERSED bound to: 0 - type: integer 
	Parameter HMC_LINK_NUMBER bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_l3_0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/realtime/gtwizard_ultrascale_l3_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_l3_0' (119#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/realtime/gtwizard_ultrascale_l3_0_stub.v:7]
WARNING: [Synth 8-3848] Net dut_debug in module/entity hmc_pmd__parameterized0 does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1435]
INFO: [Synth 8-256] done synthesizing module 'hmc_pmd__parameterized0' (119#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:1354]
INFO: [Synth 8-256] done synthesizing module 'hmc_phy__parameterized0' (119#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_phy_15g.v:2324]
INFO: [Synth 8-256] done synthesizing module 'hmc_top__parameterized0' (119#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_top.v:22]
WARNING: [Synth 8-689] width (128) of port connection 'PicoDataIn' does not match port width (32) of module 'hmc_top__parameterized0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/Pico_Toplevel.v:2770]
WARNING: [Synth 8-689] width (128) of port connection 'PicoDataOut' does not match port width (32) of module 'hmc_top__parameterized0' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/Pico_Toplevel.v:2773]
INFO: [Synth 8-638] synthesizing module 'RGBBlink' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/RGBBlink.v:15]
	Parameter LED_NUM bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RGBBlink' (120#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/RGBBlink.v:15]
WARNING: [Synth 8-3848] Net fpga_id in module/entity Pico_Toplevel does not have driver. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/Pico_Toplevel.v:2565]
INFO: [Synth 8-256] done synthesizing module 'Pico_Toplevel' (121#1) [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/Pico_Toplevel.v:12]
WARNING: [Synth 8-3917] design Pico_Toplevel has port cub[2] driven by constant 0
WARNING: [Synth 8-3917] design Pico_Toplevel has port cub[1] driven by constant 0
WARNING: [Synth 8-3917] design Pico_Toplevel has port cub[0] driven by constant 0
WARNING: [Synth 8-3917] design Pico_Toplevel has port trst_n driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:01:03 . Memory (MB): peak = 1287.738 ; gain = 443.598 ; free physical = 27512 ; free virtual = 37564
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin tx_fifo:rd_clk to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/pcie3_7x_to_v1_6.v:414]
WARNING: [Synth 8-3295] tying undriven pin tx_fifo:rd_rst to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/pcie3_7x_to_v1_6.v:414]
WARNING: [Synth 8-3295] tying undriven pin tx_fifo:wr_clk to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/pcie3_7x_to_v1_6.v:414]
WARNING: [Synth 8-3295] tying undriven pin tx_fifo:wr_rst to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/pcie3_7x_to_v1_6.v:414]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[15] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[14] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[13] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[12] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[11] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[10] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[9] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[8] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[7] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[6] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[5] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[4] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[3] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[2] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[1] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[0] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:133]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[15] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[14] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[13] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[12] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[11] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[10] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[9] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[8] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[7] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[6] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[5] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[4] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[3] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[2] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[1] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin s0_fifo:dinp[0] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:104]
WARNING: [Synth 8-3295] tying undriven pin so_fifo:clk to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/StreamToPicoBus.v:65]
WARNING: [Synth 8-3295] tying undriven pin so_fifo:rst to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/StreamToPicoBus.v:65]
WARNING: [Synth 8-3295] tying undriven pin si_fifo:clk to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/StreamToPicoBus.v:85]
WARNING: [Synth 8-3295] tying undriven pin si_fifo:rst to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/StreamToPicoBus.v:85]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[15] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[14] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[13] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[12] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[11] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[10] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[9] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[8] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[7] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[6] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[5] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[4] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[3] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[2] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[1] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_q_fifo:dinp[0] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:350]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[15] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[14] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[13] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[12] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[11] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[10] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[9] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[8] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[7] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[6] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[5] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[4] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[3] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[2] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[1] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_q_fifo:dinp[0] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:365]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[15] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[14] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[13] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[12] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[11] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[10] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[9] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[8] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[7] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[6] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[5] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[4] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[3] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[2] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[1] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin iwr_wr_postdata_q_fifo:dinp[0] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:380]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[15] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[14] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[13] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[12] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[11] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[10] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[9] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[8] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[7] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[6] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[5] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:397]
WARNING: [Synth 8-3295] tying undriven pin wr_data_q_fifo:dinp[4] to constant 0 [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:397]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:01:05 . Memory (MB): peak = 1287.738 ; gain = 443.598 ; free physical = 27512 ; free virtual = 37564
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku060-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc] for cell 'PicoFramework/core/pcie3_ultrascale_0_i'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc] for cell 'PicoFramework/core/pcie3_ultrascale_0_i'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_2/coregen_fifo_32x128_in_context.xdc] for cell 'PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_2/coregen_fifo_32x128_in_context.xdc] for cell 'PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_2/coregen_fifo_32x128_in_context.xdc] for cell 'PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_2/coregen_fifo_32x128_in_context.xdc] for cell 'PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_2/coregen_fifo_32x128_in_context.xdc] for cell 'PicoFramework/app/PIO_EP/rem_seq_fifo'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_2/coregen_fifo_32x128_in_context.xdc] for cell 'PicoFramework/app/PIO_EP/rem_seq_fifo'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_2/coregen_fifo_32x128_in_context.xdc] for cell 'UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_2/coregen_fifo_32x128_in_context.xdc] for cell 'UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_2/coregen_fifo_32x128_in_context.xdc] for cell 'UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_2/coregen_fifo_32x128_in_context.xdc] for cell 'UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_2/coregen_fifo_32x128_in_context.xdc] for cell 'UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_2/coregen_fifo_32x128_in_context.xdc] for cell 'UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_2/coregen_fifo_32x128_in_context.xdc] for cell 'UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_2/coregen_fifo_32x128_in_context.xdc] for cell 'UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_3/fifo_generator_0_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_data'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_3/fifo_generator_0_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_data'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_3/fifo_generator_0_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_data'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_3/fifo_generator_0_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_data'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_3/fifo_generator_0_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_data'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_3/fifo_generator_0_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_data'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_3/fifo_generator_0_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_data'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_3/fifo_generator_0_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_data'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_3/fifo_generator_0_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_data'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_3/fifo_generator_0_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_data'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_3/fifo_generator_0_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_data'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_3/fifo_generator_0_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_data'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_3/fifo_generator_0_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_data'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_3/fifo_generator_0_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_data'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_3/fifo_generator_0_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_data'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_3/fifo_generator_0_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_data'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_4/fifo_generator_1_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_cmd'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_4/fifo_generator_1_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_cmd'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_4/fifo_generator_1_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_cmd'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_4/fifo_generator_1_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_cmd'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_4/fifo_generator_1_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_cmd'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_4/fifo_generator_1_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_cmd'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_4/fifo_generator_1_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_cmd'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_4/fifo_generator_1_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_cmd'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_4/fifo_generator_1_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_4/fifo_generator_1_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_4/fifo_generator_1_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_cmd'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_4/fifo_generator_1_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_cmd'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_4/fifo_generator_1_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_cmd'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_4/fifo_generator_1_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_cmd'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_4/fifo_generator_1_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_cmd'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_4/fifo_generator_1_in_context.xdc] for cell 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_cmd'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc] for cell 'hmc_top/hmc_phy/hmc_pmd/DUT'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc] for cell 'hmc_top/hmc_phy/hmc_pmd/DUT'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc] for cell 'hmc_top_1/hmc_phy/hmc_pmd/DUT'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc] for cell 'hmc_top_1/hmc_phy/hmc_pmd/DUT'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_7/blk_mem_gen_0_in_context.xdc] for cell 'hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_7/blk_mem_gen_0_in_context.xdc] for cell 'hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_7/blk_mem_gen_0_in_context.xdc] for cell 'hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_7/blk_mem_gen_0_in_context.xdc] for cell 'hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_8/async_fifo144_prim_in_context.xdc] for cell 'hmc_top/hmc_node/rx_retry_fifo/genloop[0].f/f'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_8/async_fifo144_prim_in_context.xdc] for cell 'hmc_top/hmc_node/rx_retry_fifo/genloop[0].f/f'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_8/async_fifo144_prim_in_context.xdc] for cell 'hmc_top/hmc_node/rx_abort_fifo/genloop[0].f/f'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_8/async_fifo144_prim_in_context.xdc] for cell 'hmc_top/hmc_node/rx_abort_fifo/genloop[0].f/f'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_8/async_fifo144_prim_in_context.xdc] for cell 'hmc_top/hmc_node/rx_rrp_fifo/genloop[0].f/f'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_8/async_fifo144_prim_in_context.xdc] for cell 'hmc_top/hmc_node/rx_rrp_fifo/genloop[0].f/f'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_8/async_fifo144_prim_in_context.xdc] for cell 'hmc_top/hmc_node/rx_frp_fifo/genloop[0].f/f'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_8/async_fifo144_prim_in_context.xdc] for cell 'hmc_top/hmc_node/rx_frp_fifo/genloop[0].f/f'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_8/async_fifo144_prim_in_context.xdc] for cell 'hmc_top/hmc_node/rtc_fifo/genloop[0].f/f'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_8/async_fifo144_prim_in_context.xdc] for cell 'hmc_top/hmc_node/rtc_fifo/genloop[0].f/f'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_8/async_fifo144_prim_in_context.xdc] for cell 'hmc_top_1/hmc_node/rx_retry_fifo/genloop[0].f/f'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_8/async_fifo144_prim_in_context.xdc] for cell 'hmc_top_1/hmc_node/rx_retry_fifo/genloop[0].f/f'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_8/async_fifo144_prim_in_context.xdc] for cell 'hmc_top_1/hmc_node/rx_abort_fifo/genloop[0].f/f'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_8/async_fifo144_prim_in_context.xdc] for cell 'hmc_top_1/hmc_node/rx_abort_fifo/genloop[0].f/f'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_8/async_fifo144_prim_in_context.xdc] for cell 'hmc_top_1/hmc_node/rx_rrp_fifo/genloop[0].f/f'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_8/async_fifo144_prim_in_context.xdc] for cell 'hmc_top_1/hmc_node/rx_rrp_fifo/genloop[0].f/f'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_8/async_fifo144_prim_in_context.xdc] for cell 'hmc_top_1/hmc_node/rx_frp_fifo/genloop[0].f/f'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_8/async_fifo144_prim_in_context.xdc] for cell 'hmc_top_1/hmc_node/rx_frp_fifo/genloop[0].f/f'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_8/async_fifo144_prim_in_context.xdc] for cell 'hmc_top_1/hmc_node/rtc_fifo/genloop[0].f/f'
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_8/async_fifo144_prim_in_context.xdc] for cell 'hmc_top_1/hmc_node/rtc_fifo/genloop[0].f/f'
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/M510_KU060_FFVA1156_E.xdc]
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/M510_KU060_FFVA1156_E.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/M510_KU060_FFVA1156_E.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Pico_Toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Pico_Toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:4]
WARNING: [Vivado 12-627] No clocks matched 'hmc_tx_clk'. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:11]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:11]
WARNING: [Vivado 12-627] No clocks matched 'hmc_rx_clk'. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:11]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *bit_synchronizer*inst/i_in_meta_reg}'. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gtwiz_userclk_tx_inst/*gtwiz_userclk_tx_active_out_reg}'. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:32]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gtwiz_userclk_rx_inst/*gtwiz_userclk_rx_active_out_reg}'. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc:33]
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510_hmc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Pico_Toplevel_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/hmc_l3.xdc]
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/hmc_l3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/hmc_l3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Pico_Toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Pico_Toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510ku060_hmc.xdc]
Finished Parsing XDC File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510ku060_hmc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/constrs_1/new/m510ku060_hmc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Pico_Toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Pico_Toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/imports/new/clocks.xdc]
Finished Sourcing Tcl File [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/imports/new/clocks.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  BUFG => BUFGCE: 10 instances
  IBUF => IBUF (INBUF, IBUFCTRL): 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  SYSMON => SYSMONE1: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2688.824 ; gain = 0.000 ; free physical = 26195 ; free virtual = 36246
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo' at clock pin 'clk' is different from the actual clock period '4.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo' at clock pin 'clk' is different from the actual clock period '4.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'PicoFramework/app/PIO_EP/rem_seq_fifo' at clock pin 'clk' is different from the actual clock period '4.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_cmd' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'UserWrapper/UserModule/user_wrapper/UserModule_0/hmc_interface/fifo_data' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_cmd' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'UserWrapper/UserModule/user_wrapper/UserModule_1/hmc_interface/fifo_data' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_cmd' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'UserWrapper/UserModule/user_wrapper/UserModule_2/hmc_interface/fifo_data' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_cmd' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'UserWrapper/UserModule/user_wrapper/UserModule_3/hmc_interface/fifo_data' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_cmd' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'UserWrapper/UserModule/user_wrapper/UserModule_4/hmc_interface/fifo_data' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_cmd' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'UserWrapper/UserModule/user_wrapper/UserModule_5/hmc_interface/fifo_data' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_cmd' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'UserWrapper/UserModule/user_wrapper/UserModule_6/hmc_interface/fifo_data' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_cmd' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'UserWrapper/UserModule/user_wrapper/UserModule_7/hmc_interface/fifo_data' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo' at clock pin 'clk' is different from the actual clock period '4.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo' at clock pin 'clk' is different from the actual clock period '4.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo' at clock pin 'clk' is different from the actual clock period '4.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context implementation of instance 'UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo' at clock pin 'clk' is different from the actual clock period '4.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context implementation of instance 'hmc_top/hmc_node/rtc_fifo/genloop[0].f/f' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context implementation of instance 'hmc_top/hmc_node/rx_abort_fifo/genloop[0].f/f' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context implementation of instance 'hmc_top/hmc_node/rx_frp_fifo/genloop[0].f/f' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context implementation of instance 'hmc_top/hmc_node/rx_retry_fifo/genloop[0].f/f' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context implementation of instance 'hmc_top/hmc_node/rx_rrp_fifo/genloop[0].f/f' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context implementation of instance 'hmc_top/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0' at clock pin 'clkb' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context implementation of instance 'hmc_top_1/hmc_node/rtc_fifo/genloop[0].f/f' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context implementation of instance 'hmc_top_1/hmc_node/rx_abort_fifo/genloop[0].f/f' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context implementation of instance 'hmc_top_1/hmc_node/rx_frp_fifo/genloop[0].f/f' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context implementation of instance 'hmc_top_1/hmc_node/rx_retry_fifo/genloop[0].f/f' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context implementation of instance 'hmc_top_1/hmc_node/rx_rrp_fifo/genloop[0].f/f' at clock pin 'rd_clk' is different from the actual clock period '5.333', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context implementation of instance 'hmc_top_1/hmc_phy/hmc_pma/trainer/flit_bram/blk_mem_gen_0' at clock pin 'clkb' is different from the actual clock period '5.333', this can result in different implementation results.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21609 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:08 ; elapsed = 00:01:54 . Memory (MB): peak = 2688.824 ; gain = 1844.684 ; free physical = 26189 ; free virtual = 36241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku060-ffva1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:08 ; elapsed = 00:01:54 . Memory (MB): peak = 2688.824 ; gain = 1844.684 ; free physical = 26189 ; free virtual = 36241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[0]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[1]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[2]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[3]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[4]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[5]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[6]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[7]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[0]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[1]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[2]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[3]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[4]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[5]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[6]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[7]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[0]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[1]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[2]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[3]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[4]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[5]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[6]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[7]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[0]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[1]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[2]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[3]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[4]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[5]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[6]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[7]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp/pcie3_ultrascale_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for lxrxn[0]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for lxrxn[1]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for lxrxn[2]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for lxrxn[3]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for lxrxn[4]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for lxrxn[5]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for lxrxn[6]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for lxrxn[7]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for lxrxp[0]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for lxrxp[1]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for lxrxp[2]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for lxrxp[3]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for lxrxp[4]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for lxrxp[5]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for lxrxp[6]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for lxrxp[7]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for lxtxn[0]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for lxtxn[1]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for lxtxn[2]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for lxtxn[3]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for lxtxn[4]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for lxtxn[5]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for lxtxn[6]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for lxtxn[7]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for lxtxp[0]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for lxtxp[1]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for lxtxp[2]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for lxtxp[3]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for lxtxp[4]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for lxtxp[5]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for lxtxp[6]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for lxtxp[7]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_5/gtwizard_ultrascale_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxrxn[0]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxrxn[1]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxrxn[2]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxrxn[3]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxrxn[4]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxrxn[5]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxrxn[6]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxrxn[7]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxrxp[0]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxrxp[1]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxrxp[2]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxrxp[3]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxrxp[4]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxrxp[5]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxrxp[6]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxrxp[7]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxtxn[0]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxtxn[1]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxtxn[2]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxtxn[3]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxtxn[4]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxtxn[5]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxtxn[6]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxtxn[7]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxtxp[0]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxtxp[1]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxtxp[2]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxtxp[3]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxtxp[4]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxtxp[5]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxtxp[6]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for hmc1_lxtxp[7]. (constraint file  /home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.runs/synth_1/.Xil/Vivado-21558-micron-ubuntu/dcp_6/gtwizard_ultrascale_l3_0_in_context.xdc, line 42).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:55 . Memory (MB): peak = 2688.824 ; gain = 1844.684 ; free physical = 26189 ; free virtual = 36241
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'tx_tkeep_q3_reg[3:0]' into 'rx_tkeep_q3_reg[3:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/pcie3_7x_to_v1_6.v:400]
INFO: [Synth 8-5546] ROM "s_poll_seq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_poll_next_desc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_poll_seq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_poll_next_desc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'cmd_reg' and it is trimmed from '128' to '65' bits. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/StreamToPicoBus.v:140]
INFO: [Synth 8-5545] ROM "rd_active" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "wr_active" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "o_data_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Vccint" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Vccaux" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Vp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/TestCounter32.v:30]
INFO: [Synth 8-5544] ROM "istream_table_inx" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "istream_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/AXIBuffer.v:62]
INFO: [Synth 8-5546] ROM "hdr0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'id_arr_shadow_reg[511:0]' into 'id_arr_reg[511:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/Reorder.v:88]
INFO: [Synth 8-5546] ROM "cur_id" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpld_reorder_len_rem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reorder_din_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "req_compl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "req_compl_wd_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_true_cpld" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'sent_tag_en_reg' into 'read_log_en_reg' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_128_TX_ENGINE.v:345]
INFO: [Synth 8-4471] merging register 'sent_tag_reg[7:0]' into 'read_log_inx_reg[7:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_128_TX_ENGINE.v:456]
WARNING: [Synth 8-3936] Found unconnected internal register 'cmd_reg' and it is trimmed from '128' to '32' bits. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_128_TX_ENGINE.v:405]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'PIO_128_TX_ENGINE'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_tx_tdata0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_tx_tdata0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_tx_tdata0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_tx_tstrb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'iwr_wr_postdata_q_q_reg' into 'iwr_wr_q_deq_reg' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:384]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_addr_reg' and it is trimmed from '64' to '32' bits. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:936]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_q_reg' and it is trimmed from '64' to '12' bits. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PIO_EP.v:944]
INFO: [Synth 8-5546] ROM "s_out_en_pre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stream_reader_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "host_sd_table_wr_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "isd_addr_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_out_en_pre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stream_reader_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "host_sd_table_wr_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "isd_addr_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "burst_size" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "istream_table_inx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "irem_seq_table_wr_inx_p" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "decTotalLength" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nextState" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nextState" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/AXIToHMC.v:134]
INFO: [Synth 8-5546] ROM "s_poll_seq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_poll_next_desc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_poll_seq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_poll_next_desc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/cmd_data_interface.v:107]
INFO: [Synth 8-5546] ROM "fifo_data_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "startFunction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "values_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "startFunction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cmd_this" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_this" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_this" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_this" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_addr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_poll_seq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_poll_next_desc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_poll_seq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_poll_next_desc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "clear_scl_edge_cnt" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "system_reset_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inv" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inv" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inv" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inv" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inv" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inv" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inv" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inv" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel.v:225]
INFO: [Synth 8-5544] ROM "load_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel.v:225]
INFO: [Synth 8-5544] ROM "load_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel.v:225]
INFO: [Synth 8-5544] ROM "load_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel.v:225]
INFO: [Synth 8-5544] ROM "load_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rw_channel.v:225]
INFO: [Synth 8-5544] ROM "load_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flit_mem_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'prev_count_sof_reg[0][1][2:0]' into 'prev_count_reg[0][1][2:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/add_seq.v:126]
INFO: [Synth 8-5544] ROM "fm_src_2_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fm_src_2_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fm_src_2_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fm_src_2_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fm_src_2_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fm_src_2_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "rrp_soft" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rrp_soft_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "soft_override" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'hmc_packet_issue'
INFO: [Synth 8-5545] ROM "retry_arm_cnt_rst_val" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cfg0_dbg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_err_abort_q_reg' and it is trimmed from '3' to '2' bits. [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/hmc_node.v:1006]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[31]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[30]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[29]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[28]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[27]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[26]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[25]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[24]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[23]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[22]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[21]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[20]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[19]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[18]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[17]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[16]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[15]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[14]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[13]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[12]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[11]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[10]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[9]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[8]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[7]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[6]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[5]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[4]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[3]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[2]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[1]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'invertedValues_reg[0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[31]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[31]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[30]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[30]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[29]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[29]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[28]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[28]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[27]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[27]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[26]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[26]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[25]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[25]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[24]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[24]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[23]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[23]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[22]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[22]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[21]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[21]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[20]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[20]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[19]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[19]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[18]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[18]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[17]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[17]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[16]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[16]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[15]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[15]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[14]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[14]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[13]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[13]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[12]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[12]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[11]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[11]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[10]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[10]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[9]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[9]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[8]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[8]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[7]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[7]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[6]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[6]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[5]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[5]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[4]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[4]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[3]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[3]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[2]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[2]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[1]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[1]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg[0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg[0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/invertImage.sv:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:20 ; elapsed = 00:02:06 . Memory (MB): peak = 2688.824 ; gain = 1844.684 ; free physical = 26190 ; free virtual = 36242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |xilinx_pcie_3_0_7vx__GC0     |           1|      2467|
|2     |PicoFrameworkM510_KU060__GC0 |           1|     29491|
|3     |invertImage__GB0             |           1|     18183|
|4     |invertImage__GB1             |           1|      6329|
|5     |gups_top__GCM0               |           1|     10885|
|6     |user_wrapper__GC0            |           1|      7016|
|7     |UserWrapper__GC0             |           1|     13479|
|8     |hmc_sync_bonder              |           1|     27421|
|9     |hmc_pma__GBM1                |           1|     28480|
|10    |hmc_pma__GBM2                |           1|        81|
|11    |hmc_pma__GBM3                |           1|     23336|
|12    |hmc_phy__GC0                 |           1|      1952|
|13    |hmc_node__GBM0               |           1|     32250|
|14    |hmc_node__GBM1               |           1|      9916|
|15    |hmc_node__GBM2               |           1|     50783|
|16    |grand_central_tx             |           1|     43128|
|17    |hmc_node__GBM4               |           1|     38988|
|18    |hmc_top__GC0                 |           1|      1639|
|19    |hmc_phy__parameterized0__GC0 |           1|      1952|
|20    |hmc_top__parameterized0__GC0 |           1|      1639|
|21    |Pico_Toplevel__GC0           |           1|       168|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 512   
	   2 Input     48 Bit       Adders := 3     
	   3 Input     34 Bit       Adders := 8     
	   2 Input     34 Bit       Adders := 16    
	   4 Input     34 Bit       Adders := 8     
	   2 Input     32 Bit       Adders := 31    
	   3 Input     32 Bit       Adders := 3     
	   3 Input     20 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 8     
	   2 Input     11 Bit       Adders := 22    
	   2 Input     10 Bit       Adders := 6     
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 10    
	   2 Input      8 Bit       Adders := 82    
	   6 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 22    
	   5 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 12    
	   2 Input      4 Bit       Adders := 149   
	   5 Input      3 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 38    
	   4 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     80 Bit         XORs := 48    
	   2 Input     32 Bit         XORs := 50    
	   2 Input      8 Bit         XORs := 10    
	   2 Input      1 Bit         XORs := 6868  
	  59 Input      1 Bit         XORs := 50    
	   4 Input      1 Bit         XORs := 350   
	   9 Input      1 Bit         XORs := 150   
	  58 Input      1 Bit         XORs := 100   
	  53 Input      1 Bit         XORs := 100   
	  52 Input      1 Bit         XORs := 100   
	  54 Input      1 Bit         XORs := 150   
	  56 Input      1 Bit         XORs := 100   
	  62 Input      1 Bit         XORs := 50    
	  26 Input      1 Bit         XORs := 50    
	  36 Input      1 Bit         XORs := 50    
	  51 Input      1 Bit         XORs := 100   
	  55 Input      1 Bit         XORs := 150   
	   3 Input      1 Bit         XORs := 600   
	  44 Input      1 Bit         XORs := 100   
	  57 Input      1 Bit         XORs := 100   
	  60 Input      1 Bit         XORs := 100   
	  10 Input      1 Bit         XORs := 300   
	  48 Input      1 Bit         XORs := 50    
	  61 Input      1 Bit         XORs := 100   
	  65 Input      1 Bit         XORs := 50    
	  12 Input      1 Bit         XORs := 150   
	  16 Input      1 Bit         XORs := 50    
	  41 Input      1 Bit         XORs := 50    
	  40 Input      1 Bit         XORs := 50    
	  35 Input      1 Bit         XORs := 50    
	  13 Input      1 Bit         XORs := 250   
	  14 Input      1 Bit         XORs := 100   
	  11 Input      1 Bit         XORs := 500   
	   8 Input      1 Bit         XORs := 100   
	   5 Input      1 Bit         XORs := 50    
	   7 Input      1 Bit         XORs := 50    
	   6 Input      1 Bit         XORs := 50    
	  15 Input      1 Bit         XORs := 100   
+---Registers : 
	              730 Bit    Registers := 20    
	              712 Bit    Registers := 4     
	              640 Bit    Registers := 130   
	              512 Bit    Registers := 1     
	              160 Bit    Registers := 16    
	              128 Bit    Registers := 567   
	               80 Bit    Registers := 208   
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 23    
	               55 Bit    Registers := 2     
	               48 Bit    Registers := 3     
	               45 Bit    Registers := 40    
	               41 Bit    Registers := 1     
	               40 Bit    Registers := 42    
	               34 Bit    Registers := 19    
	               32 Bit    Registers := 207   
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 6     
	               25 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 34    
	               18 Bit    Registers := 10    
	               16 Bit    Registers := 25    
	               15 Bit    Registers := 32    
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 44    
	               10 Bit    Registers := 151   
	                9 Bit    Registers := 59    
	                8 Bit    Registers := 276   
	                7 Bit    Registers := 11    
	                6 Bit    Registers := 81    
	                5 Bit    Registers := 526   
	                4 Bit    Registers := 211   
	                3 Bit    Registers := 124   
	                2 Bit    Registers := 59    
	                1 Bit    Registers := 1157  
+---Multipliers : 
	                 3x32  Multipliers := 1     
+---RAMs : 
	             182K Bit         RAMs := 10    
	             178K Bit         RAMs := 2     
	              64K Bit         RAMs := 2     
	              16K Bit         RAMs := 8     
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 2     
	               3K Bit         RAMs := 1     
	               2K Bit         RAMs := 16    
	              768 Bit         RAMs := 16    
	              268 Bit         RAMs := 10    
	              256 Bit         RAMs := 10    
	              138 Bit         RAMs := 10    
+---Muxes : 
	  28 Input    640 Bit        Muxes := 2     
	   2 Input    640 Bit        Muxes := 30    
	   5 Input    640 Bit        Muxes := 2     
	   2 Input    512 Bit        Muxes := 6     
	   2 Input    384 Bit        Muxes := 4     
	   2 Input    128 Bit        Muxes := 84    
	   4 Input    128 Bit        Muxes := 14    
	   3 Input    128 Bit        Muxes := 2     
	   5 Input    128 Bit        Muxes := 2     
	   7 Input    128 Bit        Muxes := 1     
	   8 Input    128 Bit        Muxes := 1     
	   7 Input    108 Bit        Muxes := 1     
	   3 Input     80 Bit        Muxes := 16    
	   2 Input     80 Bit        Muxes := 80    
	   2 Input     72 Bit        Muxes := 10    
	   2 Input     55 Bit        Muxes := 4     
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     44 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 20    
	   4 Input     34 Bit        Muxes := 8     
	   2 Input     34 Bit        Muxes := 18    
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 100   
	   4 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 9     
	   6 Input     32 Bit        Muxes := 2     
	  12 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 20    
	   3 Input     20 Bit        Muxes := 1     
	   5 Input     20 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 176   
	   3 Input     14 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	  15 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 12    
	   3 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 101   
	   2 Input      9 Bit        Muxes := 88    
	   3 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 176   
	   4 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 61    
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 84    
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 10    
	   5 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 272   
	   7 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 134   
	   5 Input      4 Bit        Muxes := 8     
	   8 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 10    
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 84    
	  11 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 8     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 10    
	   8 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 92    
	   7 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	  15 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1537  
	   4 Input      1 Bit        Muxes := 110   
	   3 Input      1 Bit        Muxes := 52    
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 24    
	   8 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 12    
	  27 Input      1 Bit        Muxes := 12    
	  15 Input      1 Bit        Muxes := 14    
	  16 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FIFO 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module pcie3_7x_to_v1_6 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 6     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_512x128__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module PicoStreamOut 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_512x128__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module PicoStreamIn 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module CounterClkGen__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FIFO__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
Module FIFO__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
Module StreamToPicoBus__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CardInfo32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
Module SystemMonitor32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module TestCounter32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TagFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_512x128__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module fifo_512x128__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module fifo_512x128__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module fifo_512x128__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module fifo_512x128__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module AXIBuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PCIeHdrAlignSplit 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Reorder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---RAMs : 
	              64K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PIO_128_RX_ENGINE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 11    
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 3     
Module PIO_128_TX_ENGINE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 2     
	   3 Input     20 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 32    
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module PIO_EP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 14    
	               48 Bit    Registers := 2     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 34    
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	                9 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 39    
+---RAMs : 
	              64K Bit         RAMs := 1     
	              16K Bit         RAMs := 8     
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   3 Input    128 Bit        Muxes := 2     
	   5 Input    128 Bit        Muxes := 2     
	   7 Input    128 Bit        Muxes := 1     
	   7 Input    108 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 4     
	   3 Input     20 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module pcie_app_v6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PicoFrameworkM510_KU060 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module invertImage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 64    
Module cmd_data_interface 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module gups_top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     34 Bit       Adders := 1     
	   2 Input     34 Bit       Adders := 2     
	   4 Input     34 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 33    
	               34 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 7     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   8 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 77    
	   4 Input      1 Bit        Muxes := 1     
Module user_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 7     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 3x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module StreamAXICtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input    128 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 6     
Module AXIToHMC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module fifo_512x128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module PicoStreamOut__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_512x128__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module PicoStreamIn__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module CounterClkGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FIFO__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
Module FIFO__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
Module StreamToPicoBus 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module fifo_512x128__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module PicoStreamIn__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_512x128__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module PicoStreamOut__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sync_shift__2 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
	               80 Bit    Registers := 2     
Module sync_shift__3 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
	               80 Bit    Registers := 2     
Module sync_shift__4 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
	               80 Bit    Registers := 2     
Module sync_shift__5 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
	               80 Bit    Registers := 2     
Module sync_shift__6 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
	               80 Bit    Registers := 2     
Module sync_shift__7 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
	               80 Bit    Registers := 2     
Module sync_shift__8 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
	               80 Bit    Registers := 2     
Module sync_shift 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
	               80 Bit    Registers := 2     
Module hmc_sync_bonder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	              640 Bit    Registers := 2     
	              128 Bit    Registers := 5     
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 16    
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 5     
Module flit_bram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 1     
+---Registers : 
	              640 Bit    Registers := 3     
	               32 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	  28 Input    640 Bit        Muxes := 1     
	   2 Input    640 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  27 Input      1 Bit        Muxes := 6     
Module FIFO__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module old_flit_logger 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 27    
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module hmc_soft_trainer 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    640 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module resetctl__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module resetctl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module tx_train_x40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     80 Bit        Muxes := 1     
Module tx_train_x40__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     80 Bit        Muxes := 1     
Module tx_train_x40__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     80 Bit        Muxes := 1     
Module tx_train_x40__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     80 Bit        Muxes := 1     
Module tx_train_x40__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     80 Bit        Muxes := 1     
Module tx_train_x40__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     80 Bit        Muxes := 1     
Module tx_train_x40__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     80 Bit        Muxes := 1     
Module tx_train_x40__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     80 Bit        Muxes := 1     
Module hmc_tx_link_trainer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 5     
	               80 Bit    Registers := 8     
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module resetctl__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module scr_x15_serial__826 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__825 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__824 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__823 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__822 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__821 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__820 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__819 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__818 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__817 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__816 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__815 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__814 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__813 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__812 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__811 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__810 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__809 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__808 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__807 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__806 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__805 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__804 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__803 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__802 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__801 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__800 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__799 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__798 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__797 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__796 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__795 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__794 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__793 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__792 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__791 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__790 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__789 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__788 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__787 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__786 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__785 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__784 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__783 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__782 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__781 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__780 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__779 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__778 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__777 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__776 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__775 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__774 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__773 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__772 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__771 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__770 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__769 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__768 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__767 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__766 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__765 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__764 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__763 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__762 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__761 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__760 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__759 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__758 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__757 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__756 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__755 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__754 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__753 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__752 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__751 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__750 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__749 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__748 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__747 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__746 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_parallel__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module scr_x15__10 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module scr_x15_serial__907 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__906 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__905 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__904 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__903 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__902 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__901 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__900 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__899 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__898 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__897 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__896 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__895 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__894 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__893 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__892 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__891 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__890 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__889 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__888 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__887 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__886 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__885 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__884 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__883 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__882 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__881 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__880 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__879 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__878 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__877 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__876 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__875 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__874 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__873 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__872 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__871 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__870 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__869 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__868 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__867 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__866 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__865 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__864 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__863 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__862 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__861 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__860 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__859 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__858 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__857 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__856 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__855 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__854 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__853 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__852 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__851 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__850 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__849 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__848 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__847 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__846 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__845 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__844 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__843 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__842 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__841 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__840 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__839 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__838 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__837 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__836 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__835 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__834 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__833 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__832 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__831 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__830 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__829 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__828 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__827 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_parallel__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module scr_x15__11 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module scr_x15_serial__988 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__987 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__986 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__985 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__984 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__983 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__982 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__981 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__980 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__979 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__978 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__977 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__976 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__975 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__974 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__973 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__972 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__971 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__970 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__969 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__968 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__967 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__966 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__965 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__964 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__963 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__962 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__961 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__960 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__959 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__958 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__957 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__956 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__955 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__954 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__953 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__952 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__951 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__950 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__949 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__948 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__947 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__946 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__945 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__944 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__943 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__942 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__941 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__940 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__939 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__938 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__937 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__936 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__935 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__934 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__933 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__932 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__931 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__930 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__929 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__928 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__927 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__926 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__925 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__924 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__923 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__922 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__921 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__920 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__919 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__918 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__917 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__916 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__915 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__914 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__913 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__912 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__911 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__910 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__909 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__908 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_parallel__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module scr_x15__12 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module scr_x15_serial__1069 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1068 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1067 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1066 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1065 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1064 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1063 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1062 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1061 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1060 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1059 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1058 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1057 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1056 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1055 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1054 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1053 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1052 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1051 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1050 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1049 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1048 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1047 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1046 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1045 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1044 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1043 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1042 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1041 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1040 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1039 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1038 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1037 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1036 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1035 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1034 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1033 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1032 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1031 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1030 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1029 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1028 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1027 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1026 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1025 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1024 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1023 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1022 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1021 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1020 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1019 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1018 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1017 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1016 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1015 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1014 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1013 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1012 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1011 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1010 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1009 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1008 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1007 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1006 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1005 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1004 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1003 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1002 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1001 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1000 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__999 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__998 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__997 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__996 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__995 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__994 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__993 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__992 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__991 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__990 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__989 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_parallel__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module scr_x15__13 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module scr_x15_serial__1150 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1149 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1148 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1147 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1146 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1145 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1144 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1143 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1142 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1141 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1140 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1139 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1138 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1137 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1136 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1135 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1134 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1133 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1132 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1131 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1130 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1129 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1128 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1127 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1126 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1125 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1124 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1123 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1122 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1121 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1120 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1119 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1118 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1117 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1116 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1115 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1114 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1113 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1112 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1111 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1110 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1109 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1108 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1107 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1106 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1105 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1104 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1103 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1102 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1101 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1100 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1099 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1098 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1097 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1096 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1095 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1094 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1093 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1092 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1091 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1090 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1089 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1088 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1087 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1086 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1085 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1084 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1083 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1082 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1081 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1080 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1079 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1078 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1077 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1076 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1075 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1074 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1073 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1072 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1071 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1070 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_parallel__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module scr_x15__14 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module scr_x15_serial__1231 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1230 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1229 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1228 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1227 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1226 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1225 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1224 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1223 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1222 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1221 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1220 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1219 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1218 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1217 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1216 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1215 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1214 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1213 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1212 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1211 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1210 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1209 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1208 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1207 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1206 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1205 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1204 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1203 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1202 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1201 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1200 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1199 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1198 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1197 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1196 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1195 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1194 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1193 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1192 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1191 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1190 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1189 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1188 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1187 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1186 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1185 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1184 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1183 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1182 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1181 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1180 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1179 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1178 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1177 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1176 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1175 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1174 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1173 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1172 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1171 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1170 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1169 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1168 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1167 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1166 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1165 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1164 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1163 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1162 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1161 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1160 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1159 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1158 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1157 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1156 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1155 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1154 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1153 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1152 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1151 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_parallel__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module scr_x15__15 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module scr_x15_serial__1312 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1311 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1310 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1309 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1308 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1307 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1306 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1305 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1304 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1303 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1302 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1301 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1300 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1299 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1298 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1297 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1296 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1295 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1294 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1293 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1292 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1291 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1290 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1289 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1288 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1287 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1286 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1285 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1284 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1283 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1282 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1281 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1280 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1279 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1278 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1277 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1276 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1275 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1274 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1273 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1272 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1271 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1270 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1269 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1268 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1267 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1266 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1265 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1264 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1263 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1262 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1261 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1260 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1259 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1258 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1257 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1256 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1255 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1254 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1253 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1252 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1251 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1250 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1249 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1248 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1247 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1246 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1245 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1244 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1243 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1242 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1241 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1240 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1239 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1238 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1237 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1236 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1235 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1234 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1233 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1232 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_parallel__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module scr_x15__16 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module scr_x15_serial__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__64 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__65 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__66 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__67 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__68 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__69 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__70 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__71 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__72 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__73 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__74 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__75 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__76 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__77 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__78 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__79 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__80 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__81 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__82 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_parallel__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module scr_x15 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module hmc_scrambler 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     80 Bit         XORs := 8     
+---Registers : 
	               80 Bit    Registers := 16    
Module resetctl__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module scr_x15_serial__1328 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1327 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1326 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1325 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1324 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1323 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1322 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1321 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1320 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1319 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1318 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1317 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1316 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1315 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1314 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1313 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_parallel__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module scr_x15_serial__178 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__177 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__176 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__175 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__174 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__173 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__172 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__171 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__170 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__169 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__168 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__167 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__166 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__165 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__164 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__163 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__162 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__161 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__160 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__159 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__158 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__157 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__156 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__155 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__154 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__153 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__152 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__151 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__150 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__149 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__148 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__147 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__146 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__145 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__144 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__143 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__142 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__141 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__140 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__139 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__138 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__137 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__136 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__135 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__134 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__133 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__132 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__131 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__130 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__129 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__128 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__127 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__126 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__125 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__124 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__123 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__122 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__121 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__120 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__119 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__118 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__117 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__116 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__115 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__114 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__113 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__112 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__111 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__110 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__109 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__108 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__107 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__106 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__105 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__104 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__103 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__102 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__101 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__100 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__99 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__98 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_parallel__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module scr_x15__2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module resetctl__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module scr_x15_serial__1344 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1343 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1342 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1341 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1340 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1339 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1338 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1337 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1336 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1335 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1334 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1333 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1332 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1331 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1330 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1329 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_parallel__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module scr_x15_serial__259 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__258 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__257 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__256 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__255 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__254 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__253 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__252 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__251 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__250 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__249 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__248 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__247 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__246 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__245 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__244 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__243 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__242 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__241 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__240 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__239 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__238 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__237 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__236 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__235 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__234 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__233 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__232 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__231 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__230 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__229 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__228 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__227 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__226 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__225 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__224 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__223 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__222 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__221 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__220 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__219 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__218 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__217 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__216 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__215 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__214 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__213 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__212 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__211 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__210 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__209 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__208 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__207 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__206 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__205 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__204 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__203 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__202 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__201 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__200 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__199 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__198 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__197 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__196 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__195 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__194 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__193 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__192 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__191 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__190 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__189 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__188 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__187 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__186 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__185 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__184 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__183 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__182 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__181 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__180 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__179 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_parallel__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module scr_x15__3 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module resetctl__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module scr_x15_serial__1360 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1359 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1358 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1357 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1356 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1355 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1354 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1353 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1352 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1351 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1350 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1349 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1348 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1347 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1346 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1345 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_parallel__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module scr_x15_serial__340 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__339 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__338 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__337 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__336 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__335 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__334 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__333 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__332 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__331 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__330 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__329 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__328 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__327 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__326 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__325 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__324 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__323 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__322 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__321 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__320 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__319 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__318 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__317 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__316 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__315 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__314 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__313 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__312 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__311 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__310 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__309 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__308 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__307 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__306 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__305 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__304 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__303 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__302 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__301 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__300 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__299 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__298 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__297 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__296 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__295 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__294 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__293 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__292 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__291 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__290 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__289 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__288 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__287 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__286 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__285 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__284 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__283 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__282 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__281 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__280 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__279 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__278 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__277 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__276 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__275 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__274 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__273 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__272 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__271 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__270 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__269 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__268 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__267 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__266 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__265 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__264 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__263 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__262 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__261 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__260 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_parallel__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module scr_x15__4 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module resetctl__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module scr_x15_serial__1376 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1375 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1374 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1373 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1372 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1371 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1370 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1369 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1368 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1367 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1366 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1365 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1364 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1363 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1362 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1361 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_parallel__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module scr_x15_serial__421 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__420 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__419 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__418 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__417 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__416 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__415 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__414 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__413 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__412 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__411 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__410 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__409 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__408 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__407 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__406 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__405 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__404 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__403 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__402 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__401 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__400 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__399 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__398 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__397 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__396 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__395 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__394 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__393 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__392 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__391 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__390 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__389 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__388 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__387 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__386 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__385 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__384 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__383 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__382 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__381 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__380 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__379 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__378 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__377 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__376 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__375 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__374 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__373 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__372 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__371 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__370 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__369 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__368 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__367 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__366 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__365 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__364 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__363 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__362 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__361 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__360 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__359 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__358 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__357 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__356 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__355 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__354 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__353 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__352 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__351 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__350 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__349 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__348 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__347 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__346 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__345 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__344 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__343 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__342 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__341 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_parallel__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module scr_x15__5 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module resetctl__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module scr_x15_serial__1392 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1391 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1390 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1389 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1388 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1387 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1386 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1385 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1384 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1383 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1382 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1381 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1380 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1379 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1378 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1377 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_parallel__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module scr_x15_serial__502 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__501 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__500 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__499 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__498 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__497 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__496 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__495 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__494 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__493 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__492 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__491 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__490 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__489 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__488 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__487 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__486 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__485 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__484 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__483 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__482 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__481 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__480 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__479 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__478 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__477 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__476 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__475 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__474 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__473 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__472 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__471 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__470 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__469 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__468 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__467 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__466 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__465 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__464 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__463 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__462 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__461 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__460 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__459 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__458 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__457 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__456 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__455 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__454 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__453 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__452 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__451 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__450 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__449 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__448 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__447 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__446 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__445 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__444 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__443 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__442 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__441 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__440 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__439 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__438 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__437 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__436 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__435 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__434 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__433 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__432 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__431 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__430 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__429 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__428 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__427 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__426 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__425 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__424 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__423 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__422 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_parallel__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module scr_x15__6 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module resetctl__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module scr_x15_serial__1408 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1407 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1406 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1405 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1404 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1403 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1402 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1401 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1400 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1399 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1398 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1397 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1396 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1395 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1394 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1393 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_parallel__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module scr_x15_serial__583 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__582 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__581 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__580 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__579 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__578 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__577 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__576 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__575 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__574 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__573 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__572 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__571 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__570 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__569 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__568 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__567 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__566 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__565 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__564 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__563 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__562 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__561 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__560 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__559 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__558 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__557 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__556 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__555 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__554 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__553 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__552 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__551 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__550 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__549 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__548 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__547 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__546 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__545 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__544 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__543 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__542 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__541 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__540 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__539 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__538 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__537 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__536 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__535 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__534 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__533 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__532 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__531 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__530 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__529 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__528 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__527 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__526 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__525 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__524 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__523 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__522 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__521 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__520 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__519 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__518 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__517 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__516 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__515 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__514 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__513 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__512 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__511 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__510 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__509 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__508 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__507 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__506 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__505 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__504 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__503 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_parallel__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module scr_x15__7 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module resetctl__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module scr_x15_serial__1424 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1423 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1422 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1421 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1420 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1419 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1418 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1417 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1416 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1415 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1414 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1413 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1412 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1411 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1410 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__1409 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_parallel__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module scr_x15_serial__664 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__663 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__662 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__661 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__660 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__659 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__658 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__657 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__656 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__655 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__654 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__653 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__652 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__651 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__650 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__649 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__648 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__647 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__646 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__645 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__644 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__643 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__642 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__641 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__640 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__639 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__638 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__637 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__636 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__635 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__634 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__633 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__632 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__631 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__630 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__629 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__628 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__627 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__626 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__625 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__624 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__623 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__622 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__621 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__620 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__619 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__618 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__617 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__616 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__615 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__614 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__613 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__612 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__611 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__610 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__609 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__608 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__607 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__606 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__605 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__604 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__603 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__602 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__601 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__600 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__599 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__598 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__597 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__596 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__595 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__594 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__593 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__592 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__591 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__590 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__589 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__588 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__587 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__586 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__585 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__584 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_parallel__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module scr_x15__8 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module resetctl__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module scr_x15_serial__83 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__84 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__85 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__86 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__87 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__88 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__89 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__90 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__91 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__92 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__93 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__94 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__95 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__96 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__97 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_parallel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module scr_x15_serial__745 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__744 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__743 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__742 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__741 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__740 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__739 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__738 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__737 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__736 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__735 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__734 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__733 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__732 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__731 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__730 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__729 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__728 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__727 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__726 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__725 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__724 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__723 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__722 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__721 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__720 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__719 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__718 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__717 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__716 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__715 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__714 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__713 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__712 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__711 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__710 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__709 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__708 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__707 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__706 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__705 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__704 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__703 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__702 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__701 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__700 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__699 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__698 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__697 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__696 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__695 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__694 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__693 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__692 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__691 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__690 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__689 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__688 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__687 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__686 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__685 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__684 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__683 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__682 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__681 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__680 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__679 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__678 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__677 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__676 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__675 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__674 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__673 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__672 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__671 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__670 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__669 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__668 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__667 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__666 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_serial__665 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module scr_x15_parallel__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module scr_x15__9 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module hmc_descrambler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   2 Input     80 Bit         XORs := 16    
+---Registers : 
	               80 Bit    Registers := 40    
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input     80 Bit        Muxes := 8     
	   2 Input     15 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 16    
Module hmc_init_state__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module hmc_pma 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
Module hmc_init_state__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module gtwizard_ultrascale_0_example_reset_synchronizer__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_reset_synchronizer__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module hmc_pmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module hmc_request_header 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 7     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module dual_buf 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	              138 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module dual_buf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module rw_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module hmc_crc_0__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	  59 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	  48 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
Module hmc_crc_1__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
Module hmc_crc__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module FIFO__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
Module rw_channel_w_crc 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module dual_buf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	              268 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module usr2flit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module FlitsToParallel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              640 Bit    Registers := 1     
	              128 Bit    Registers := 11    
	               40 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    640 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 17    
Module hmc_request_header__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 7     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module dual_buf__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	              138 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module dual_buf__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module rw_channel__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module hmc_crc_0__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	  59 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	  48 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
Module hmc_crc_1__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
Module hmc_crc__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module FIFO__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
Module rw_channel_w_crc__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module dual_buf__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	              268 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module usr2flit__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module FlitsToParallel__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              640 Bit    Registers := 1     
	              128 Bit    Registers := 11    
	               40 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    640 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 17    
Module hmc_request_header__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 7     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module dual_buf__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	              138 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module dual_buf__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module rw_channel__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module hmc_crc_0__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	  59 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	  48 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
Module hmc_crc_1__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
Module hmc_crc__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module FIFO__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
Module rw_channel_w_crc__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module dual_buf__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	              268 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module usr2flit__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module FlitsToParallel__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              640 Bit    Registers := 1     
	              128 Bit    Registers := 11    
	               40 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    640 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 17    
Module hmc_request_header__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 7     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module dual_buf__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	              138 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module dual_buf__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module rw_channel__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module hmc_crc_0__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	  59 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	  48 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
Module hmc_crc_1__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
Module hmc_crc__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module FIFO__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
Module rw_channel_w_crc__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module dual_buf__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	              268 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module usr2flit__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module FlitsToParallel__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              640 Bit    Registers := 1     
	              128 Bit    Registers := 11    
	               40 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    640 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 17    
Module hmc_request_header__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 7     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module dual_buf__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	              138 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module dual_buf__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module rw_channel__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module hmc_crc_0__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	  59 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	  48 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
Module hmc_crc_1__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
Module hmc_crc__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module FIFO__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
Module rw_channel_w_crc__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module dual_buf__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	              268 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module usr2flit__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module FlitsToParallel__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              640 Bit    Registers := 1     
	              128 Bit    Registers := 11    
	               40 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    640 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 17    
Module arbiter 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
Module rx_port 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	              730 Bit    Registers := 2     
	              640 Bit    Registers := 2     
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               45 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---RAMs : 
	             182K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module rx_port__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	              730 Bit    Registers := 2     
	              640 Bit    Registers := 2     
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               45 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---RAMs : 
	             182K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module rx_port__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	              730 Bit    Registers := 2     
	              640 Bit    Registers := 2     
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               45 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---RAMs : 
	             182K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module rx_port__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	              730 Bit    Registers := 2     
	              640 Bit    Registers := 2     
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               45 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---RAMs : 
	             182K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module rx_port__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	              730 Bit    Registers := 2     
	              640 Bit    Registers := 2     
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               45 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---RAMs : 
	             182K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module errstat 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 1     
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module hmc_rx_retry 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   5 Input      3 Bit       Adders := 2     
+---Registers : 
	              640 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module async_fifo144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module async_fifo144__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rrp_extractor 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 12    
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
Module async_fifo144__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module async_fifo144__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rtc 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
Module async_fifo144__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module tag_flits 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 9     
	               45 Bit    Registers := 9     
	                5 Bit    Registers := 35    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 40    
Module hmc_crc_0__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	  59 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	  48 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
Module hmc_crc_1__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
Module hmc_crc__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module hmc_crc_pipe__2 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module hmc_err_carry__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module hmc_crc_0__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	  59 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	  48 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
Module hmc_crc_1__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
Module hmc_crc__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module hmc_crc_pipe__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module hmc_crc_check__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module hmc_crc_0__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	  59 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	  48 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
Module hmc_crc_1__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
Module hmc_crc__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module hmc_crc_pipe__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module hmc_crc_check__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module hmc_crc_0__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	  59 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	  48 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
Module hmc_crc_1__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
Module hmc_crc__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module hmc_crc_pipe__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module hmc_crc_check__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module hmc_crc_0__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	  59 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	  48 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
Module hmc_crc_1__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
Module hmc_crc__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module hmc_crc_pipe__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module hmc_crc_check__5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module hmc_crc_carry__2 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module hmc_crc_check__6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module hmc_crc_0__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	  59 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	  48 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
Module hmc_crc_1__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
Module hmc_crc__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module hmc_crc_pipe 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module hmc_err_carry__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module hmc_crc_0__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	  59 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	  48 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
Module hmc_crc_1__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
Module hmc_crc__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module hmc_crc_pipe__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module hmc_crc_check__7 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module hmc_crc_0__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	  59 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	  48 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
Module hmc_crc_1__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
Module hmc_crc__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module hmc_crc_pipe__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module hmc_crc_check__8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module hmc_crc_0__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	  59 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	  48 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
Module hmc_crc_1__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
Module hmc_crc__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module hmc_crc_pipe__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module hmc_crc_check__9 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module hmc_crc_0__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	  59 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	  48 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
Module hmc_crc_1__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
Module hmc_crc__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module hmc_crc_pipe__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module hmc_crc_check__10 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module hmc_crc_carry 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module hmc_crc_check__11 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module hmc_crc_0__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	  59 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	  48 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
Module hmc_crc_1__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
Module hmc_crc__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module hmc_crc_pipe__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module hmc_err_carry 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module hmc_crc_0__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	  59 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	  48 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
Module hmc_crc_1__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
Module hmc_crc__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module hmc_crc_pipe__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module hmc_crc_check__12 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module hmc_crc_0__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	  59 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	  48 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
Module hmc_crc_1__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
Module hmc_crc__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module hmc_crc_pipe__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module hmc_crc_check__13 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module hmc_crc_0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	  59 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	  48 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
Module hmc_crc_1__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
Module hmc_crc__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module hmc_crc_pipe__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module hmc_crc_check__14 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module hmc_crc_0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	  59 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	  48 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
Module hmc_crc_1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
Module hmc_crc__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module hmc_crc_pipe__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module hmc_crc_check__15 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module hmc_crc_check 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module hmc_crc_seq_chk 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 1     
	                5 Bit    Registers := 3     
Module hmc_find_pkts_pipe__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 4     
Module hmc_find_pkts_pipe__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 4     
Module hmc_find_pkts_pipe__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 4     
Module hmc_find_pkts_pipe__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 4     
Module hmc_find_pkts_pipe 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 4     
Module hmc_find_pkts 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
Module hmc_crc_0__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	  59 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	  48 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
Module hmc_crc_1__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
Module hmc_crc__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module hmc_crc_0__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	  59 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	  48 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
Module hmc_crc_1__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
Module hmc_crc__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module hmc_crc_0__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	  59 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	  48 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
Module hmc_crc_1__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
Module hmc_crc__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module hmc_crc_0__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	  59 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	  48 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
Module hmc_crc_1__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
Module hmc_crc__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module hmc_crc_0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	  59 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	  48 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
Module hmc_crc_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
	  13 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
Module hmc_crc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module hmc_crc_seq_add 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 1     
	                5 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
Module BRAM__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module BRAM__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module BRAM__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module BRAM__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module BRAM__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module BRAM__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module BRAM__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module BRAM 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module BRAM__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module BRAM__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module BRAM__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module BRAM__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module BRAM__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module BRAM__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module BRAM__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module BRAM__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module rp_to_index 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 11    
	               10 Bit    Registers := 11    
	                8 Bit    Registers := 10    
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 13    
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 64    
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 34    
	   2 Input      1 Bit        Muxes := 71    
Module rp_to_index_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	               26 Bit    Registers := 3     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module hmc_sum_len 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      6 Bit       Adders := 1     
+---Registers : 
	              640 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module hmc_mask_flits 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input    640 Bit        Muxes := 4     
	   2 Input    512 Bit        Muxes := 2     
	   2 Input    384 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module hmc_tx_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	              712 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---RAMs : 
	             178K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module hmc_packet_issue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              640 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 14    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input    640 Bit        Muxes := 1     
	   5 Input    640 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   5 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 9     
Module hmc_apply_flit_mask 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
Module hmc_inject_pret 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    640 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 6     
Module hmc_add_rrp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     72 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 5     
Module hmc_flow_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                8 Bit    Registers := 4     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
Module add_seq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   4 Input      3 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 8     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              640 Bit    Registers := 2     
	               55 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     55 Bit        Muxes := 2     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 5     
Module hmc_node 
Detailed RTL Component Info : 
+---Registers : 
	              640 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module I2CSlave__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	  15 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module PicoBusToI2C__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module PicoBusToI2C__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module PicoBusToI2C__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module PicoBusToI2C__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module PicoBusToI2C__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module picobus_to_i2c__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module hmc_init_state__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module hmc_init__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module hmc_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
Module hmc_init_state__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module gtwizard_ultrascale_0_example_reset_synchronizer__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_0_example_reset_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module hmc_pmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module I2CSlave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	  15 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module PicoBusToI2C 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module PicoBusToI2C__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module PicoBusToI2C__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module PicoBusToI2C__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module PicoBusToI2C__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module picobus_to_i2c 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module hmc_init_state 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module hmc_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module hmc_top__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2760 (col length:120)
BRAMs: 2160 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:22 ; elapsed = 00:02:09 . Memory (MB): peak = 2688.824 ; gain = 1844.684 ; free physical = 26189 ; free virtual = 36243
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rx_abort_fifo/genloop[0].f/wr_rst_pre1_reg' into 'rx_retry_fifo/genloop[0].f/wr_rst_pre1_reg' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/async_fifo144.v:26]
INFO: [Synth 8-4471] merging register 'rx_abort_fifo/genloop[0].f/wr_rst_reg' into 'rx_retry_fifo/genloop[0].f/wr_rst_reg' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/async_fifo144.v:27]
INFO: [Synth 8-4471] merging register 'rx_rrp_fifo/genloop[0].f/wr_rst_pre1_reg' into 'rx_retry_fifo/genloop[0].f/wr_rst_pre1_reg' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/async_fifo144.v:26]
INFO: [Synth 8-4471] merging register 'rx_rrp_fifo/genloop[0].f/wr_rst_reg' into 'rx_retry_fifo/genloop[0].f/wr_rst_reg' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/async_fifo144.v:27]
INFO: [Synth 8-4471] merging register 'rx_frp_fifo/genloop[0].f/wr_rst_pre1_reg' into 'rx_retry_fifo/genloop[0].f/wr_rst_pre1_reg' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/async_fifo144.v:26]
INFO: [Synth 8-4471] merging register 'rx_frp_fifo/genloop[0].f/wr_rst_reg' into 'rx_retry_fifo/genloop[0].f/wr_rst_reg' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/async_fifo144.v:27]
INFO: [Synth 8-4471] merging register 'rtc_fifo/genloop[0].f/wr_rst_pre1_reg' into 'rx_retry_fifo/genloop[0].f/wr_rst_pre1_reg' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/async_fifo144.v:26]
INFO: [Synth 8-4471] merging register 'rtc_fifo/genloop[0].f/wr_rst_reg' into 'rx_retry_fifo/genloop[0].f/wr_rst_reg' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/async_fifo144.v:27]
INFO: [Synth 8-5587] ROM size for "picobus_to_i2c/I2CSlave/clear_scl_edge_cnt" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "picobus_to_i2c/I2CSlave/clear_scl_edge_cnt" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3917] design Pico_Toplevel has port cub[2] driven by constant 0
WARNING: [Synth 8-3917] design Pico_Toplevel has port cub[1] driven by constant 0
WARNING: [Synth 8-3917] design Pico_Toplevel has port cub[0] driven by constant 0
WARNING: [Synth 8-3917] design Pico_Toplevel has port trst_n driven by constant 1
WARNING: [Synth 8-3331] design Pico_Toplevel has unconnected port ferr_n
INFO: [Synth 8-4471] merging register 's126o_stream/rst_q_reg' into 's126i_stream/rst_q_reg' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:64]
INFO: [Synth 8-4471] merging register 's126i_stream/s0_fifo_din_reg[127:0]' into 's126o_stream/s0_desc_fifo_din_reg[127:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:55]
INFO: [Synth 8-5545] ROM "s2pb/rd_active" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s2pb/wr_active" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'stream_to_mem_0/stream_control/address_reg[33:0]' into 'stream_to_mem_0/stream_control/address_reg[33:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/StreamAXICtrl.v:243]
INFO: [Synth 8-5545] ROM "stream_to_mem_0/stream_control/decTotalLength" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stream_to_mem_0/stream_control/nextState" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 's126o_stream/rst_q_reg' into 's126i_stream/rst_q_reg' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamOut.v:64]
INFO: [Synth 8-4471] merging register 's126i_stream/s0_fifo_din_reg[127:0]' into 's126o_stream/s0_desc_fifo_din_reg[127:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/PicoStreamIn.v:55]
INFO: [Synth 8-5545] ROM "s2pb/rd_active" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s2pb/wr_active" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design hmc_sync_bonder has port training_error[7] driven by constant 0
WARNING: [Synth 8-3917] design hmc_sync_bonder has port training_error[6] driven by constant 0
WARNING: [Synth 8-3917] design hmc_sync_bonder has port training_error[5] driven by constant 0
WARNING: [Synth 8-3917] design hmc_sync_bonder has port training_error[4] driven by constant 0
WARNING: [Synth 8-3917] design hmc_sync_bonder has port training_error[3] driven by constant 0
WARNING: [Synth 8-3917] design hmc_sync_bonder has port training_error[2] driven by constant 0
WARNING: [Synth 8-3917] design hmc_sync_bonder has port training_error[1] driven by constant 0
WARNING: [Synth 8-3917] design hmc_sync_bonder has port training_error[0] driven by constant 0
WARNING: [Synth 8-3917] design hmc_sync_bonder has port timeout driven by constant 0
WARNING: [Synth 8-3331] design hmc_sync_bonder has unconnected port rx_clk_s[7]
WARNING: [Synth 8-3331] design hmc_sync_bonder has unconnected port rx_clk_s[6]
WARNING: [Synth 8-3331] design hmc_sync_bonder has unconnected port rx_clk_s[5]
WARNING: [Synth 8-3331] design hmc_sync_bonder has unconnected port rx_clk_s[4]
WARNING: [Synth 8-3331] design hmc_sync_bonder has unconnected port rx_clk_s[3]
WARNING: [Synth 8-3331] design hmc_sync_bonder has unconnected port rx_clk_s[2]
WARNING: [Synth 8-3331] design hmc_sync_bonder has unconnected port rx_clk_s[1]
WARNING: [Synth 8-3331] design hmc_sync_bonder has unconnected port debug_addr[1]
WARNING: [Synth 8-3331] design hmc_sync_bonder has unconnected port debug_addr[0]
WARNING: [Synth 8-3331] design hmc_sync_bonder has unconnected port debug_din[31]
WARNING: [Synth 8-3331] design hmc_sync_bonder has unconnected port debug_din[30]
WARNING: [Synth 8-3331] design hmc_sync_bonder has unconnected port debug_din[29]
WARNING: [Synth 8-3331] design hmc_sync_bonder has unconnected port debug_din[23]
WARNING: [Synth 8-3331] design hmc_sync_bonder has unconnected port debug_din[22]
WARNING: [Synth 8-3331] design hmc_sync_bonder has unconnected port debug_din[21]
WARNING: [Synth 8-3331] design hmc_sync_bonder has unconnected port debug_din[15]
WARNING: [Synth 8-3331] design hmc_sync_bonder has unconnected port debug_din[14]
WARNING: [Synth 8-3331] design hmc_sync_bonder has unconnected port debug_din[13]
WARNING: [Synth 8-3331] design hmc_sync_bonder has unconnected port debug_din[7]
WARNING: [Synth 8-3331] design hmc_sync_bonder has unconnected port debug_din[6]
WARNING: [Synth 8-3331] design hmc_sync_bonder has unconnected port debug_din[5]
INFO: [Synth 8-4471] merging register 'rx_port1/data_save_reg[63:0]' into 'rx_port0/data_save_reg[63:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:242]
INFO: [Synth 8-4471] merging register 'rx_port1/err_map_1_reg[39:0]' into 'rx_port0/err_map_1_reg[39:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:247]
INFO: [Synth 8-4471] merging register 'rx_port1/tag_map_1_reg[44:0]' into 'rx_port0/tag_map_1_reg[44:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:246]
INFO: [Synth 8-4471] merging register 'rx_port2/data_save_reg[63:0]' into 'rx_port0/data_save_reg[63:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:242]
INFO: [Synth 8-4471] merging register 'rx_port2/err_map_1_reg[39:0]' into 'rx_port0/err_map_1_reg[39:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:247]
INFO: [Synth 8-4471] merging register 'rx_port2/tag_map_1_reg[44:0]' into 'rx_port0/tag_map_1_reg[44:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:246]
INFO: [Synth 8-4471] merging register 'rx_port3/data_save_reg[63:0]' into 'rx_port0/data_save_reg[63:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:242]
INFO: [Synth 8-4471] merging register 'rx_port3/err_map_1_reg[39:0]' into 'rx_port0/err_map_1_reg[39:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:247]
INFO: [Synth 8-4471] merging register 'rx_port3/tag_map_1_reg[44:0]' into 'rx_port0/tag_map_1_reg[44:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:246]
INFO: [Synth 8-4471] merging register 'rx_port4/data_save_reg[63:0]' into 'rx_port0/data_save_reg[63:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:242]
INFO: [Synth 8-4471] merging register 'rx_port4/err_map_1_reg[39:0]' into 'rx_port0/err_map_1_reg[39:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:247]
INFO: [Synth 8-4471] merging register 'rx_port4/tag_map_1_reg[44:0]' into 'rx_port0/tag_map_1_reg[44:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:246]
INFO: [Synth 8-4471] merging register 'rx_port0/rx_cnt_reg[2:0]' into 'rx_port0/rx_cnt_reg[2:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:397]
INFO: [Synth 8-4471] merging register 'rx_port0/rx_cnt_reg[2:0]' into 'rx_port0/rx_cnt_reg[2:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:397]
INFO: [Synth 8-4471] merging register 'rx_port0/rx_cnt_reg[2:0]' into 'rx_port0/rx_cnt_reg[2:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:397]
INFO: [Synth 8-4471] merging register 'rx_port1/rx_cnt_reg[2:0]' into 'rx_port1/rx_cnt_reg[2:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:397]
INFO: [Synth 8-4471] merging register 'rx_port1/rx_cnt_reg[2:0]' into 'rx_port1/rx_cnt_reg[2:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:397]
INFO: [Synth 8-4471] merging register 'rx_port1/rx_cnt_reg[2:0]' into 'rx_port1/rx_cnt_reg[2:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:397]
INFO: [Synth 8-4471] merging register 'rx_port2/rx_cnt_reg[2:0]' into 'rx_port2/rx_cnt_reg[2:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:397]
INFO: [Synth 8-4471] merging register 'rx_port2/rx_cnt_reg[2:0]' into 'rx_port2/rx_cnt_reg[2:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:397]
INFO: [Synth 8-4471] merging register 'rx_port2/rx_cnt_reg[2:0]' into 'rx_port2/rx_cnt_reg[2:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:397]
INFO: [Synth 8-4471] merging register 'rx_port3/rx_cnt_reg[2:0]' into 'rx_port3/rx_cnt_reg[2:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:397]
INFO: [Synth 8-4471] merging register 'rx_port3/rx_cnt_reg[2:0]' into 'rx_port3/rx_cnt_reg[2:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:397]
INFO: [Synth 8-4471] merging register 'rx_port3/rx_cnt_reg[2:0]' into 'rx_port3/rx_cnt_reg[2:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:397]
INFO: [Synth 8-4471] merging register 'rx_port4/rx_cnt_reg[2:0]' into 'rx_port4/rx_cnt_reg[2:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:397]
INFO: [Synth 8-4471] merging register 'rx_port4/rx_cnt_reg[2:0]' into 'rx_port4/rx_cnt_reg[2:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:397]
INFO: [Synth 8-4471] merging register 'rx_port4/rx_cnt_reg[2:0]' into 'rx_port4/rx_cnt_reg[2:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:397]
INFO: [Synth 8-4471] merging register 'rx_port1/din_1_reg[639:0]' into 'rx_port0/din_1_reg[639:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:242]
INFO: [Synth 8-4471] merging register 'rx_port2/din_1_reg[639:0]' into 'rx_port0/din_1_reg[639:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:242]
INFO: [Synth 8-4471] merging register 'rx_port3/din_1_reg[639:0]' into 'rx_port0/din_1_reg[639:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:242]
INFO: [Synth 8-4471] merging register 'rx_port4/din_1_reg[639:0]' into 'rx_port0/din_1_reg[639:0]' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/rx_port.v:242]
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[31] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[30] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[29] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[28] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[27] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[26] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[25] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[24] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[23] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[22] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[21] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[20] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[19] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[18] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[17] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[16] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[15] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[14] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[13] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[12] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[11] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[10] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[9] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[8] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[7] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[6] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[5] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[4] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[3] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[2] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[1] driven by constant 0
WARNING: [Synth 8-3917] design grand_central_tx has port PicoDataOut[0] driven by constant 0
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoClk
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoRst
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[31]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[30]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[29]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[28]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[27]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[26]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[25]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[24]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[23]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[22]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[21]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[20]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[19]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[18]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[17]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[16]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[15]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[14]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[13]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[12]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[11]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[10]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[9]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[8]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[7]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[6]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[5]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[4]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[3]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[2]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[1]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoAddr[0]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoRd
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoWr
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[31]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[30]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[29]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[28]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[27]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[26]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[25]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[24]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[23]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[22]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[21]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[20]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[19]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[18]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[17]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[16]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[15]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[14]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[13]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[12]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[11]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[10]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[9]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[8]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[7]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[6]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[5]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[4]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[3]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[2]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[1]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port PicoDataIn[0]
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port logger_rst
WARNING: [Synth 8-3331] design grand_central_tx has unconnected port flit_logger_stop
INFO: [Synth 8-4471] merging register 'create_inx_mem[0].inx_mem/LATCH.wr_en_q_reg' into 'create_flit_mem[0].flit_mem/LATCH.wr_en_q_reg' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:31]
INFO: [Synth 8-4471] merging register 'create_inx_mem[1].inx_mem/LATCH.wr_en_q_reg' into 'create_flit_mem[1].flit_mem/LATCH.wr_en_q_reg' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:31]
INFO: [Synth 8-4471] merging register 'create_inx_mem[2].inx_mem/LATCH.wr_en_q_reg' into 'create_flit_mem[2].flit_mem/LATCH.wr_en_q_reg' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:31]
INFO: [Synth 8-4471] merging register 'create_inx_mem[3].inx_mem/LATCH.wr_en_q_reg' into 'create_flit_mem[3].flit_mem/LATCH.wr_en_q_reg' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:31]
INFO: [Synth 8-4471] merging register 'create_inx_mem[4].inx_mem/LATCH.wr_en_q_reg' into 'create_flit_mem[4].flit_mem/LATCH.wr_en_q_reg' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:31]
INFO: [Synth 8-4471] merging register 'create_inx_mem[5].inx_mem/LATCH.wr_en_q_reg' into 'create_flit_mem[5].flit_mem/LATCH.wr_en_q_reg' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:31]
INFO: [Synth 8-4471] merging register 'create_inx_mem[6].inx_mem/LATCH.wr_en_q_reg' into 'create_flit_mem[6].flit_mem/LATCH.wr_en_q_reg' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:31]
INFO: [Synth 8-4471] merging register 'create_inx_mem[7].inx_mem/LATCH.wr_en_q_reg' into 'create_flit_mem[7].flit_mem/LATCH.wr_en_q_reg' [/home/hmc/Desktop/pantho/HMC-Fresh-Copy/HMC-Fresh-Copy.srcs/sources_1/new/BRAM.v:31]
WARNING: [Synth 8-3331] design hmc_node__GBM4 has unconnected port len_eof_i[19]
WARNING: [Synth 8-3331] design hmc_node__GBM4 has unconnected port len_eof_i[18]
WARNING: [Synth 8-3331] design hmc_node__GBM4 has unconnected port len_eof_i[17]
WARNING: [Synth 8-3331] design hmc_node__GBM4 has unconnected port len_eof_i[16]
WARNING: [Synth 8-3331] design hmc_node__GBM4 has unconnected port len_eof_i[15]
WARNING: [Synth 8-3331] design hmc_node__GBM4 has unconnected port len_eof_i[14]
WARNING: [Synth 8-3331] design hmc_node__GBM4 has unconnected port len_eof_i[13]
WARNING: [Synth 8-3331] design hmc_node__GBM4 has unconnected port len_eof_i[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:02:26 . Memory (MB): peak = 2688.824 ; gain = 1844.684 ; free physical = 23505 ; free virtual = 33558
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:28 ; elapsed = 00:02:26 . Memory (MB): peak = 2688.824 ; gain = 1844.684 ; free physical = 23505 ; free virtual = 33558

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |xilinx_pcie_3_0_7vx__GC0     |           1|      3121|
|2     |PicoFrameworkM510_KU060__GC0 |           1|     30807|
|3     |invertImage__GB0             |           1|     18183|
|4     |invertImage__GB1             |           1|      6329|
|5     |gups_top__GCM0               |           1|     11066|
|6     |user_wrapper__GC0            |           1|      7008|
|7     |UserWrapper__GC0             |           1|     13358|
|8     |hmc_sync_bonder              |           2|     27476|
|9     |hmc_pma__GBM1                |           2|     31012|
|10    |hmc_pma__GBM2                |           2|        90|
|11    |hmc_pma__GBM3                |           2|     28318|
|12    |hmc_phy__GC0                 |           1|      1917|
|13    |hmc_node__GBM0               |           2|     23972|
|14    |hmc_node__GBM1               |           2|     10561|
|15    |hmc_node__GBM2               |           2|     50738|
|16    |grand_central_tx             |           2|     51143|
|17    |hmc_node__GBM4               |           2|     40036|
|18    |hmc_top__GC0                 |           1|      1480|
|19    |hmc_phy__parameterized0__GC0 |           1|      1917|
|20    |hmc_top__parameterized0__GC0 |           1|      1480|
|21    |Pico_Toplevel__GC0           |           1|       168|
+------+-----------------------------+------------+----------+
Optimized 3 bits of RAM "read_log_reg" due to constant propagation. Old ram width 12 bits, new ram width 9 bits
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+-----------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+--------------------------------------------------+
|Module Name                  | RTL Object                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name                                | 
+-----------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+--------------------------------------------------+
|PicoFrameworkM510_KU060__GC0 | Reorderer/data_arr_reg                                   | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B | 0      | 2      | PIO_EP/PIO_128_RX_ENGINE/extram__53              | 
|PicoFrameworkM510_KU060__GC0 | Reorderer/tag_arr_reg                                    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | PIO_EP/PIO_128_RX_ENGINE/extram__55              | 
|PicoFrameworkM510_KU060__GC0 | host_sd_table_a_reg                                      | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | PIO_EP/extram__57                                | 
|PicoFrameworkM510_KU060__GC0 | host_sd_table_b_reg                                      | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | PIO_EP/extram__59                                | 
|PicoFrameworkM510_KU060__GC0 | host_sd_table_c_reg                                      | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | PIO_EP/extram__61                                | 
|PicoFrameworkM510_KU060__GC0 | host_sd_table_d_reg                                      | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | PIO_EP/extram__63                                | 
|PicoFrameworkM510_KU060__GC0 | itx_seq_table_reg                                        | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | PIO_EP/extram__65                                | 
|PicoFrameworkM510_KU060__GC0 | istream_inx_map_table_reg                                | 512 x 9(READ_FIRST)    | W |   | 512 x 9(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | PIO_EP/extram__67                                | 
|PicoFrameworkM510_KU060__GC0 | irem_seq_table_reg                                       | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | PIO_EP/extram__69                                | 
|PicoFrameworkM510_KU060__GC0 | istream_desc_table_reg                                   | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B | 0      | 2      | PIO_EP/extram__71                                | 
|PicoFrameworkM510_KU060__GC0 | iseq_cache_table_reg                                     | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | PIO_EP/extram__73                                | 
|PicoFrameworkM510_KU060__GC0 | read_log_reg                                             | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | PIO_EP/extram__75                                | 
|PicoFrameworkM510_KU060__GC0 | last_rpt_seq_peer_table_reg                              | 512 x 18(READ_FIRST)   | W |   | 512 x 18(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | PIO_EP/extram__77                                | 
|PicoFrameworkM510_KU060__GC0 | seq_push_addr_table_lo_reg                               | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | PIO_EP/extram__79                                | 
|PicoFrameworkM510_KU060__GC0 | seq_push_addr_table_hi_reg                               | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | PIO_EP/extram__81                                | 
|hmc_node__GBM0               | rx_port0/rx_buffer_reg                                   | 256 x 730(READ_FIRST)  | W |   | 256 x 730(WRITE_FIRST) |   | R | Port A and B | 1      | 10     | grand_central_rx/extram__98                      | 
|hmc_node__GBM0               | rx_port1/rx_buffer_reg                                   | 256 x 730(READ_FIRST)  | W |   | 256 x 730(WRITE_FIRST) |   | R | Port A and B | 1      | 10     | grand_central_rx/extram__100                     | 
|hmc_node__GBM0               | rx_port2/rx_buffer_reg                                   | 256 x 730(READ_FIRST)  | W |   | 256 x 730(WRITE_FIRST) |   | R | Port A and B | 1      | 10     | grand_central_rx/extram__102                     | 
|hmc_node__GBM0               | rx_port3/rx_buffer_reg                                   | 256 x 730(READ_FIRST)  | W |   | 256 x 730(WRITE_FIRST) |   | R | Port A and B | 1      | 10     | grand_central_rx/extram__104                     | 
|hmc_node__GBM0               | rx_port4/rx_buffer_reg                                   | 256 x 730(READ_FIRST)  | W |   | 256 x 730(WRITE_FIRST) |   | R | Port A and B | 1      | 10     | grand_central_rx/extram__106                     | 
|hmc_node__GBM4               | rp_to_index_inst/create_inx_mem[0].inx_mem/LATCH.mem_reg | 256 x 10(READ_FIRST)   | W |   | 256 x 10(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | hmc_flow_control/rp_to_index_wrapper/extram__124 | 
|hmc_node__GBM4               | rp_to_index_inst/create_inx_mem[1].inx_mem/LATCH.mem_reg | 256 x 10(READ_FIRST)   | W |   | 256 x 10(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | hmc_flow_control/rp_to_index_wrapper/extram__126 | 
|hmc_node__GBM4               | rp_to_index_inst/create_inx_mem[2].inx_mem/LATCH.mem_reg | 256 x 10(READ_FIRST)   | W |   | 256 x 10(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | hmc_flow_control/rp_to_index_wrapper/extram__128 | 
|hmc_node__GBM4               | rp_to_index_inst/create_inx_mem[3].inx_mem/LATCH.mem_reg | 256 x 10(READ_FIRST)   | W |   | 256 x 10(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | hmc_flow_control/rp_to_index_wrapper/extram__130 | 
|hmc_node__GBM4               | rp_to_index_inst/create_inx_mem[4].inx_mem/LATCH.mem_reg | 256 x 10(READ_FIRST)   | W |   | 256 x 10(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | hmc_flow_control/rp_to_index_wrapper/extram__132 | 
|hmc_node__GBM4               | rp_to_index_inst/create_inx_mem[5].inx_mem/LATCH.mem_reg | 256 x 10(READ_FIRST)   | W |   | 256 x 10(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | hmc_flow_control/rp_to_index_wrapper/extram__134 | 
|hmc_node__GBM4               | rp_to_index_inst/create_inx_mem[6].inx_mem/LATCH.mem_reg | 256 x 10(READ_FIRST)   | W |   | 256 x 10(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | hmc_flow_control/rp_to_index_wrapper/extram__136 | 
|hmc_node__GBM4               | rp_to_index_inst/create_inx_mem[7].inx_mem/LATCH.mem_reg | 256 x 10(READ_FIRST)   | W |   | 256 x 10(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | hmc_flow_control/rp_to_index_wrapper/extram__138 | 
|hmc_node__GBM4               | bram_reg                                                 | 256 x 712(READ_FIRST)  | W |   | 256 x 712(WRITE_FIRST) |   | R | Port A and B | 0      | 10     | hmc_flow_control/hmc_tx_buffer/extram__140       | 
+-----------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+--------------------------------------------------+

Note: The table above shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
Distributed RAM: 
+-----------------------------+------------------------------------------------------------+----------------+----------------------+----------------+----------------------------------------------+
|Module Name                  | RTL Object                                                 | Inference      | Size (Depth x Width) | Primitives     | Hierarchical Name                            | 
+-----------------------------+------------------------------------------------------------+----------------+----------------------+----------------+----------------------------------------------+
|PicoFrameworkM510_KU060__GC0 | Reorderer/tag_seq_end_reg                                  | User Attribute | 256 x 9              | RAM64X1D x 8   | PIO_EP/PIO_128_RX_ENGINE/ram__25             | 
|grand_central_tx             | flitter/rwc/rw_channel/header_buf/dbuf_reg                 | Implied        | 2 x 69               |                | grand_central_tx/tx_port/ram__26             | 
|grand_central_tx             | flitter/rwc/rw_channel/wdata_buf/dbuf_reg                  | Implied        | 2 x 128              |                | grand_central_tx/tx_port/ram__27             | 
|grand_central_tx             | flitter/flit_buf/dbuf_reg                                  | Implied        | 2 x 134              |                | grand_central_tx/tx_port/ram__28             | 
|grand_central_tx             | flitter/rwc/rw_channel/header_buf/dbuf_reg                 | Implied        | 2 x 69               |                | grand_central_tx/tx_port/ram__29             | 
|grand_central_tx             | flitter/rwc/rw_channel/wdata_buf/dbuf_reg                  | Implied        | 2 x 128              |                | grand_central_tx/tx_port/ram__30             | 
|grand_central_tx             | flitter/flit_buf/dbuf_reg                                  | Implied        | 2 x 134              |                | grand_central_tx/tx_port/ram__31             | 
|grand_central_tx             | flitter/rwc/rw_channel/header_buf/dbuf_reg                 | Implied        | 2 x 69               |                | grand_central_tx/tx_port/ram__32             | 
|grand_central_tx             | flitter/rwc/rw_channel/wdata_buf/dbuf_reg                  | Implied        | 2 x 128              |                | grand_central_tx/tx_port/ram__33             | 
|grand_central_tx             | flitter/flit_buf/dbuf_reg                                  | Implied        | 2 x 134              |                | grand_central_tx/tx_port/ram__34             | 
|grand_central_tx             | flitter/rwc/rw_channel/header_buf/dbuf_reg                 | Implied        | 2 x 69               |                | grand_central_tx/tx_port/ram__35             | 
|grand_central_tx             | flitter/rwc/rw_channel/wdata_buf/dbuf_reg                  | Implied        | 2 x 128              |                | grand_central_tx/tx_port/ram__36             | 
|grand_central_tx             | flitter/flit_buf/dbuf_reg                                  | Implied        | 2 x 134              |                | grand_central_tx/tx_port/ram__37             | 
|grand_central_tx             | flitter/rwc/rw_channel/header_buf/dbuf_reg                 | Implied        | 2 x 69               |                | grand_central_tx/tx_port/ram__38             | 
|grand_central_tx             | flitter/rwc/rw_channel/wdata_buf/dbuf_reg                  | Implied        | 2 x 128              |                | grand_central_tx/tx_port/ram__39             | 
|grand_central_tx             | flitter/flit_buf/dbuf_reg                                  | Implied        | 2 x 134              |                | grand_central_tx/tx_port/ram__40             | 
|hmc_node__GBM4               | rp_to_index_inst/create_flit_mem[0].flit_mem/LATCH.mem_reg | Implied        | 256 x 3              |                | hmc_flow_control/rp_to_index_wrapper/ram__41 | 
|hmc_node__GBM4               | rp_to_index_inst/create_flit_mem[1].flit_mem/LATCH.mem_reg | Implied        | 256 x 3              |                | hmc_flow_control/rp_to_index_wrapper/ram__42 | 
|hmc_node__GBM4               | rp_to_index_inst/create_flit_mem[2].flit_mem/LATCH.mem_reg | Implied        | 256 x 3              |                | hmc_flow_control/rp_to_index_wrapper/ram__43 | 
|hmc_node__GBM4               | rp_to_index_inst/create_flit_mem[3].flit_mem/LATCH.mem_reg | Implied        | 256 x 3              |                | hmc_flow_control/rp_to_index_wrapper/ram__44 | 
|hmc_node__GBM4               | rp_to_index_inst/create_flit_mem[4].flit_mem/LATCH.mem_reg | Implied        | 256 x 3              |                | hmc_flow_control/rp_to_index_wrapper/ram__45 | 
|hmc_node__GBM4               | rp_to_index_inst/create_flit_mem[5].flit_mem/LATCH.mem_reg | Implied        | 256 x 3              |                | hmc_flow_control/rp_to_index_wrapper/ram__46 | 
|hmc_node__GBM4               | rp_to_index_inst/create_flit_mem[6].flit_mem/LATCH.mem_reg | Implied        | 256 x 3              |                | hmc_flow_control/rp_to_index_wrapper/ram__47 | 
|hmc_node__GBM4               | rp_to_index_inst/create_flit_mem[7].flit_mem/LATCH.mem_reg | Implied        | 256 x 3              |                | hmc_flow_control/rp_to_index_wrapper/ram__48 | 
+-----------------------------+------------------------------------------------------------+----------------+----------------------+----------------+----------------------------------------------+

Note: The table above shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'corei_0/\pcie3_7x_to_v1_6/tx_tdata_q_reg[30] ' (FDE) to 'corei_0/\pcie3_7x_to_v1_6/tx_is_wr_reg '
INFO: [Synth 8-3886] merging instance 'corei_0/\pcie3_7x_to_v1_6/rx_tuser_q3_reg[0] ' (FDC) to 'corei_0/\pcie3_7x_to_v1_6/rx_tuser_q3_reg[21] '
INFO: [Synth 8-3886] merging instance 'corei_0/\pcie3_7x_to_v1_6/rx_tuser_q3_reg[1] ' (FDC) to 'corei_0/\pcie3_7x_to_v1_6/rx_tuser_q3_reg[21] '
INFO: [Synth 8-3886] merging instance 'corei_0/\pcie3_7x_to_v1_6/rx_tuser_q3_reg[10] ' (FDC) to 'corei_0/\pcie3_7x_to_v1_6/rx_tuser_q3_reg[21] '
INFO: [Synth 8-3886] merging instance 'corei_0/\pcie3_7x_to_v1_6/rx_tuser_q3_reg[11] ' (FDC) to 'corei_0/\pcie3_7x_to_v1_6/rx_tuser_q3_reg[21] '
INFO: [Synth 8-3886] merging instance 'corei_0/\pcie3_7x_to_v1_6/rx_tuser_q3_reg[12] ' (FDC) to 'corei_0/\pcie3_7x_to_v1_6/rx_tuser_q3_reg[21] '
INFO: [Synth 8-3886] merging instance 'corei_0/\pcie3_7x_to_v1_6/rx_tuser_q3_reg[13] ' (FDC) to 'corei_0/\pcie3_7x_to_v1_6/rx_tuser_q3_reg[21] '
INFO: [Synth 8-3886] merging instance 'corei_0/\pcie3_7x_to_v1_6/rx_tuser_q3_reg[15] ' (FDC) to 'corei_0/\pcie3_7x_to_v1_6/rx_tuser_q3_reg[21] '
INFO: [Synth 8-3886] merging instance 'corei_0/\pcie3_7x_to_v1_6/rx_tuser_q3_reg[16] ' (FDC) to 'corei_0/\pcie3_7x_to_v1_6/rx_tuser_q3_reg[21] '
INFO: [Synth 8-3886] merging instance 'corei_0/\pcie3_7x_to_v1_6/rx_tuser_q3_reg[17] ' (FDC) to 'corei_0/\pcie3_7x_to_v1_6/rx_tuser_q3_reg[21] '
INFO: [Synth 8-3886] merging instance 'corei_0/\pcie3_7x_to_v1_6/rx_tuser_q3_reg[18] ' (FDC) to 'corei_0/\pcie3_7x_to_v1_6/rx_tuser_q3_reg[21] '
INFO: [Synth 8-3886] merging instance 'corei_0/\pcie3_7x_to_v1_6/rx_tuser_q3_reg[19] ' (FDC) to 'corei_0/\pcie3_7x_to_v1_6/rx_tuser_q3_reg[21] '
INFO: [Synth 8-3886] merging instance 'corei_0/\pcie3_7x_to_v1_6/rx_tuser_q3_reg[20] ' (FDC) to 'corei_0/\pcie3_7x_to_v1_6/rx_tuser_q3_reg[21] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_0/\pcie3_7x_to_v1_6/rx_tuser_q3_reg[21] )
INFO: [Synth 8-3886] merging instance 'hmc_pma__GBM2:/\pma_debug_dout_reg[24] ' (FDR) to 'hmc_pma__GBM2:/\pma_debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_pma__GBM2:/\pma_debug_dout_reg[25] ' (FDR) to 'hmc_pma__GBM2:/\pma_debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_pma__GBM2:/\pma_debug_dout_reg[26] ' (FDR) to 'hmc_pma__GBM2:/\pma_debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_pma__GBM2:/\pma_debug_dout_reg[27] ' (FDR) to 'hmc_pma__GBM2:/\pma_debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_pma__GBM2:/\pma_debug_dout_reg[28] ' (FDR) to 'hmc_pma__GBM2:/\pma_debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_pma__GBM2:/\pma_debug_dout_reg[29] ' (FDR) to 'hmc_pma__GBM2:/\pma_debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_pma__GBM2:/\pma_debug_dout_reg[30] ' (FDR) to 'hmc_pma__GBM2:/\pma_debug_dout_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hmc_pma__GBM2:/\pma_debug_dout_reg[31] )
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[4] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[5] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[6] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[7] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/id_debug_dout_reg[7] ' (FD) to 'hmc_topi_11/\hmc_init/id_debug_dout_reg[8] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[8] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/id_debug_dout_reg[8] ' (FD) to 'hmc_topi_11/\hmc_init/id_debug_dout_reg[9] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[9] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/id_debug_dout_reg[9] ' (FD) to 'hmc_topi_11/\hmc_init/id_debug_dout_reg[10] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[10] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/id_debug_dout_reg[10] ' (FD) to 'hmc_topi_11/\hmc_init/id_debug_dout_reg[11] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[11] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/id_debug_dout_reg[11] ' (FD) to 'hmc_topi_11/\hmc_init/id_debug_dout_reg[13] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[12] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/id_debug_dout_reg[12] ' (FD) to 'hmc_topi_11/\hmc_init/id_debug_dout_reg[24] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[13] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/id_debug_dout_reg[13] ' (FD) to 'hmc_topi_11/\hmc_init/id_debug_dout_reg[15] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[14] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/id_debug_dout_reg[14] ' (FD) to 'hmc_topi_11/\hmc_init/id_debug_dout_reg[24] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[15] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/id_debug_dout_reg[15] ' (FD) to 'hmc_topi_11/\hmc_init/id_debug_dout_reg[16] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[16] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/id_debug_dout_reg[16] ' (FD) to 'hmc_topi_11/\hmc_init/id_debug_dout_reg[17] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[17] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/id_debug_dout_reg[17] ' (FD) to 'hmc_topi_11/\hmc_init/id_debug_dout_reg[18] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[18] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/id_debug_dout_reg[18] ' (FD) to 'hmc_topi_11/\hmc_init/id_debug_dout_reg[20] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[19] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/id_debug_dout_reg[19] ' (FD) to 'hmc_topi_11/\hmc_init/id_debug_dout_reg[24] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[20] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/id_debug_dout_reg[20] ' (FD) to 'hmc_topi_11/\hmc_init/id_debug_dout_reg[21] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[21] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/id_debug_dout_reg[21] ' (FD) to 'hmc_topi_11/\hmc_init/id_debug_dout_reg[22] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[22] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/id_debug_dout_reg[22] ' (FD) to 'hmc_topi_11/\hmc_init/id_debug_dout_reg[23] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[23] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hmc_topi_11/\hmc_init/id_debug_dout_reg[23] )
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[24] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[25] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[26] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[27] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[28] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[29] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[30] ' (FDR) to 'hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hmc_topi_11/\hmc_init/hmc_init_state/debug_dout_reg[31] )
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\ctl_debug_dout_reg_reg[16] ' (FD) to 'hmc_topi_11/\ctl_debug_dout_reg_reg[24] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\ctl_debug_dout_reg_reg[17] ' (FD) to 'hmc_topi_11/\ctl_debug_dout_reg_reg[19] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\ctl_debug_dout_reg_reg[18] ' (FD) to 'hmc_topi_11/\ctl_debug_dout_reg_reg[20] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\ctl_debug_dout_reg_reg[19] ' (FD) to 'hmc_topi_11/\ctl_debug_dout_reg_reg[23] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\ctl_debug_dout_reg_reg[20] ' (FD) to 'hmc_topi_11/\ctl_debug_dout_reg_reg[21] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\ctl_debug_dout_reg_reg[22] ' (FD) to 'hmc_topi_11/\ctl_debug_dout_reg_reg[30] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\ctl_debug_dout_reg_reg[23] ' (FD) to 'hmc_topi_11/\ctl_debug_dout_reg_reg[25] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hmc_topi_11/\ctl_debug_dout_reg_reg[24] )
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\ctl_debug_dout_reg_reg[25] ' (FD) to 'hmc_topi_11/\ctl_debug_dout_reg_reg[27] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\ctl_debug_dout_reg_reg[26] ' (FD) to 'hmc_topi_11/\ctl_debug_dout_reg_reg[28] '
INFO: [Synth 8-3886] merging instance 'hmc_topi_11/\ctl_debug_dout_reg_reg[27] ' (FD) to 'hmc_topi_11/\ctl_debug_dout_reg_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[4] ' (FDR) to 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[5] ' (FDR) to 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[6] ' (FDR) to 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[7] ' (FDR) to 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/id_debug_dout_reg[7] ' (FD) to 'hmc_top_1i_20/\hmc_init/id_debug_dout_reg[8] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[8] ' (FDR) to 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/id_debug_dout_reg[8] ' (FD) to 'hmc_top_1i_20/\hmc_init/id_debug_dout_reg[9] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[9] ' (FDR) to 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/id_debug_dout_reg[9] ' (FD) to 'hmc_top_1i_20/\hmc_init/id_debug_dout_reg[10] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[10] ' (FDR) to 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/id_debug_dout_reg[10] ' (FD) to 'hmc_top_1i_20/\hmc_init/id_debug_dout_reg[11] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[11] ' (FDR) to 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/id_debug_dout_reg[11] ' (FD) to 'hmc_top_1i_20/\hmc_init/id_debug_dout_reg[13] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[12] ' (FDR) to 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/id_debug_dout_reg[12] ' (FD) to 'hmc_top_1i_20/\hmc_init/id_debug_dout_reg[24] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[13] ' (FDR) to 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/id_debug_dout_reg[13] ' (FD) to 'hmc_top_1i_20/\hmc_init/id_debug_dout_reg[15] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[14] ' (FDR) to 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/id_debug_dout_reg[14] ' (FD) to 'hmc_top_1i_20/\hmc_init/id_debug_dout_reg[24] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[15] ' (FDR) to 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/id_debug_dout_reg[15] ' (FD) to 'hmc_top_1i_20/\hmc_init/id_debug_dout_reg[16] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[16] ' (FDR) to 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/id_debug_dout_reg[16] ' (FD) to 'hmc_top_1i_20/\hmc_init/id_debug_dout_reg[17] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[17] ' (FDR) to 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/id_debug_dout_reg[17] ' (FD) to 'hmc_top_1i_20/\hmc_init/id_debug_dout_reg[18] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[18] ' (FDR) to 'hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[31] '
INFO: [Synth 8-3886] merging instance 'hmc_top_1i_20/\hmc_init/id_debug_dout_reg[18] ' (FD) to 'hmc_top_1i_20/\hmc_init/id_debug_dout_reg[20] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hmc_top_1i_20/\hmc_init/id_debug_dout_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hmc_top_1i_20/\hmc_init/hmc_init_state/debug_dout_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hmc_top_1i_20/\ctl_debug_dout_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hmc_top_1i_20/\hmc_init/id_debug_dout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hmc_topi_11/\hmc_init/id_debug_dout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/CardInfo/PicoDataOut_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/SystemMonitor/PicoDataOut_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\app/FrameworkPicoBus/s126i_stream/s0_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_16/\app/FrameworkPicoBus/s126i_stream/s0_desc_fifo_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\app/FrameworkPicoBus/s126o_stream/s0_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\app/FrameworkPicoBus/s126o_stream/s0_desc_fifo_seq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /EP_RX/\wr_addr_p_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\app/FrameworkPicoBus/s126i_stream/s0_seq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_16/\app/FrameworkPicoBus/s126i_stream/s0_desc_fifo_seq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\app/FrameworkPicoBus/s126o_stream/s0_seq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\app/FrameworkPicoBus/s126o_stream/s0_desc_fifo_seq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\app/FrameworkPicoBus/s126i_stream/s0_seq_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_16/\app/FrameworkPicoBus/s126i_stream/s0_desc_fifo_seq_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\app/FrameworkPicoBus/s126o_stream/s0_seq_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\app/FrameworkPicoBus/s126o_stream/s0_desc_fifo_seq_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\app/FrameworkPicoBus/s126i_stream/s0_seq_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_16/\app/FrameworkPicoBus/s126i_stream/s0_desc_fifo_seq_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\app/FrameworkPicoBus/s126o_stream/s0_seq_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\app/FrameworkPicoBus/s126o_stream/s0_desc_fifo_seq_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\app/PIO_EP /EP_RX/\peer_stream_id_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /EP_RX/\peer_stream_id_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\app/PIO_EP /iseq_cache_table_wr_en_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\app/PIO_EP /EP_RX/req_compl_wd_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /EP_RX/\req_addr_o_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_wr_p_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /EP_RX/\cpld_dw_len_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\app/PIO_EP /HdrAligner/m_axis_rx_tready_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /EP_RX/\state_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /EP_RX/\state_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /EP_RX/\state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /EP_RX/\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /EP_RX/\state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /EP_RX/\state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /EP_RX/\state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\readback_q3_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\iwr_q_in_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_wr_p_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_wr_p_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_wr_p_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_wr_p_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_wr_p_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_wr_p_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_wr_p_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_wr_p_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_wr_p_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_wr_p_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_wr_p_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\app/PIO_EP /\max_wr_p_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /EP_TX/\state_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\app/PIO_EP /EP_RX/\peer_stream_id_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\rd_misc_reg_q_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /EP_RX/\peer_stream_id_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_rd_req_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_rd_req_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_rd_req_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_rd_req_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_rd_req_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_rd_req_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_rd_req_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\app/PIO_EP /\max_rd_req_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_rd_req_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_rd_req_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_rd_req_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_rd_req_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\app/PIO_EP /\max_rd_req_mask_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\app/PIO_EP /\max_rd_req_mask_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\app/PIO_EP /\max_rd_req_mask_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\app/PIO_EP /\max_rd_req_mask_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\app/PIO_EP /\max_rd_req_mask_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_rd_req_mask_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_rd_req_mask_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_rd_req_mask_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_rd_req_mask_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\app/PIO_EP /\max_rd_req_mask_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\max_rd_req_mask_reg[7] )
WARNING: [Synth 8-3332] Sequential element (m_axis_rx_tready_reg) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[127] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[126] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[125] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[124] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[123] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[122] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[121] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[120] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[119] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[118] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[117] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[116] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[115] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[114] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[113] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[112] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[111] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[110] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[109] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[108] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[107] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[106] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[105] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[104] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[103] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[102] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[101] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[100] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[99] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[98] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[97] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[96] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[95] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[94] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[93] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[92] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[91] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[90] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[89] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[88] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[87] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[86] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[85] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[84] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[83] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[65] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[64] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[31] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[23] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[19] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[18] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[17] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[16] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[11] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\hdr_reg[10] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[95] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[94] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[93] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[92] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[91] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[90] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[89] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[88] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[87] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[86] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[85] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[84] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[83] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[82] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[81] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[80] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[79] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[78] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[77] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[76] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[75] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[74] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[73] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[72] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[71] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[70] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[69] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[68] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[67] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[66] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[65] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[64] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[63] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[62] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[61] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[60] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[59] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[58] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[57] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[56] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[55] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[54] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[53] ) is unused and will be removed from module PCIeHdrAlignSplit.
WARNING: [Synth 8-3332] Sequential element (\tdata_qq_reg[52] ) is unused and will be removed from module PCIeHdrAlignSplit.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\app/PIO_EP /\max_rd_req_mask_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\iwr_wr_q_in_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\iwr_wr_q_in_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\iwr_wr_q_in_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\iwr_wr_q_in_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\iwr_wr_q_in_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\iwr_wr_q_in_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\iwr_wr_q_in_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\iwr_wr_q_in_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\iwr_wr_q_in_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\iwr_wr_q_in_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\iwr_wr_q_in_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\iwr_wr_q_in_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\iwr_wr_q_in_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\app/PIO_EP /\iwr_wr_q_in_reg[81] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:02:51 . Memory (MB): peak = 2688.824 ; gain = 1844.684 ; free physical = 23021 ; free virtual = 33076
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:53 ; elapsed = 00:02:51 . Memory (MB): peak = 2688.824 ; gain = 1844.684 ; free physical = 23021 ; free virtual = 33076

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |xilinx_pcie_3_0_7vx__GC0     |           1|      3002|
|2     |PicoFrameworkM510_KU060__GC0 |           1|     17277|
|3     |invertImage__GB0             |           8|      7752|
|4     |invertImage__GB1             |           8|      5048|
|5     |gups_top__GCM0               |           8|      9738|
|6     |user_wrapper__GC0            |           1|      2060|
|7     |UserWrapper__GC0             |           1|      5525|
|8     |hmc_sync_bonder              |           2|     11830|
|9     |hmc_pma__GBM1                |           2|     14237|
|10    |hmc_pma__GBM2                |           2|        82|
|11    |hmc_pma__GBM3                |           2|     18142|
|12    |hmc_phy__GC0                 |           1|      1082|
|13    |hmc_node__GBM0               |           2|     17885|
|14    |hmc_node__GBM1               |           2|     10025|
|15    |hmc_node__GBM2               |           2|     36100|
|16    |grand_central_tx             |           2|     36248|
|17    |hmc_node__GBM4               |           2|     20788|
|18    |hmc_top__GC0                 |           1|       811|
|19    |hmc_phy__parameterized0__GC0 |           1|      1082|
|20    |hmc_top__parameterized0__GC0 |           1|       808|
|21    |Pico_Toplevel__GC0           |           1|        77|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcie3_ultrascale_0_i/int_qpll1outclk_out[0]' to pin '{pcie3_ultrascale_0_i/bbstub_int_qpll1outclk_out[0]/O}'
info: Source pin 'corei_0/PicoFramework/core/pcie3_ultrascale_0_i/sys_clk_gt' of generated clock is hierarchical
info: Moving clock source from hierarchical pin 'corei_0/\PicoFramework/core/pcie3_ultrascale_0_i /sys_clk_gt' to 'corei_0/sys_clk_gt'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcie3_ultrascale_0_i/int_qpll1outclk_out[1]' to pin '{pcie3_ultrascale_0_i/bbstub_int_qpll1outclk_out[1]/O}'
info: Source pin 'corei_0/PicoFramework/core/pcie3_ultrascale_0_i/sys_clk_gt' of generated clock is hierarchical
info: Moving clock source from hierarchical pin 'corei_0/\PicoFramework/core/pcie3_ultrascale_0_i /sys_clk_gt' to 'corei_0/sys_clk_gt'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcie3_ultrascale_0_i/int_qpll1outrefclk_out[0]' to pin '{pcie3_ultrascale_0_i/bbstub_int_qpll1outrefclk_out[0]/O}'
info: Source pin 'corei_0/PicoFramework/core/pcie3_ultrascale_0_i/sys_clk_gt' of generated clock is hierarchical
info: Moving clock source from hierarchical pin 'corei_0/\PicoFramework/core/pcie3_ultrascale_0_i /sys_clk_gt' to 'corei_0/sys_clk_gt'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcie3_ultrascale_0_i/int_qpll1outrefclk_out[1]' to pin '{pcie3_ultrascale_0_i/bbstub_int_qpll1outrefclk_out[1]/O}'
info: Source pin 'corei_0/PicoFramework/core/pcie3_ultrascale_0_i/sys_clk_gt' of generated clock is hierarchical
info: Moving clock source from hierarchical pin 'corei_0/\PicoFramework/core/pcie3_ultrascale_0_i /sys_clk_gt' to 'corei_0/sys_clk_gt'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcie3_ultrascale_0_i/user_clk' to pin 'pcie3_ultrascale_0_i/bbstub_user_clk/O'
info: Source pin 'corei_0/PicoFramework/core/pcie3_ultrascale_0_i/sys_clk_gt' of generated clock is hierarchical
info: Moving clock source from hierarchical pin 'corei_0/\PicoFramework/core/pcie3_ultrascale_0_i /sys_clk_gt' to 'corei_0/sys_clk_gt'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hmc_pmd/DUT/gtwiz_userclk_rx_srcclk_out[0]' to pin '{hmc_pmd/DUT/bbstub_gtwiz_userclk_rx_srcclk_out[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hmc_pmd/DUT/gtwiz_userclk_rx_usrclk2_out[0]' to pin '{hmc_pmd/DUT/bbstub_gtwiz_userclk_rx_usrclk2_out[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hmc_pmd/DUT/gtwiz_userclk_rx_usrclk_out[0]' to pin '{hmc_pmd/DUT/bbstub_gtwiz_userclk_rx_usrclk_out[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hmc_pmd/DUT/gtwiz_userclk_tx_srcclk_out[0]' to pin '{hmc_pmd/DUT/bbstub_gtwiz_userclk_tx_srcclk_out[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hmc_pmd/DUT/gtwiz_userclk_tx_usrclk2_out[0]' to pin '{hmc_pmd/DUT/bbstub_gtwiz_userclk_tx_usrclk2_out[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hmc_pmd/DUT/gtwiz_userclk_tx_usrclk_out[0]' to pin '{hmc_pmd/DUT/bbstub_gtwiz_userclk_tx_usrclk_out[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hmc_pmd/DUT/qpll0outclk_out[0]' to pin '{hmc_pmd/DUT/bbstub_qpll0outclk_out[0]/O}'
info: Source pin 'hmc_phyi_6/hmc_top/hmc_phy/hmc_pmd/DUT/gtrefclk00_in[0]' of generated clock is hierarchical
info: Moving clock source from hierarchical pin 'hmc_phyi_6/\hmc_top/hmc_phy/hmc_pmd/DUT /gtrefclk00_in[0]' to 'hmc_phyi_6/refclk'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hmc_pmd/DUT/qpll0outclk_out[1]' to pin '{hmc_pmd/DUT/bbstub_qpll0outclk_out[1]/O}'
info: Source pin 'hmc_phyi_6/hmc_top/hmc_phy/hmc_pmd/DUT/gtrefclk00_in[1]' of generated clock is hierarchical
info: Moving clock source from hierarchical pin 'hmc_phyi_6/\hmc_top/hmc_phy/hmc_pmd/DUT /gtrefclk00_in[1]' to 'hmc_phyi_6/refclk'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hmc_pmd/DUT/qpll0outrefclk_out[0]' to pin '{hmc_pmd/DUT/bbstub_qpll0outrefclk_out[0]/O}'
info: Source pin 'hmc_phyi_6/hmc_top/hmc_phy/hmc_pmd/DUT/gtrefclk00_in[0]' of generated clock is hierarchical
info: Moving clock source from hierarchical pin 'hmc_phyi_6/\hmc_top/hmc_phy/hmc_pmd/DUT /gtrefclk00_in[0]' to 'hmc_phyi_6/refclk'
INFO: [Synth 8-5578] Moved timing constraint from pin 'hmc_pmd/DUT/qpll0outrefclk_out[1]' to pin '{hmc_pmd/DUT/bbstub_qpll0outrefclk_out[1]/O}'
info: Source pin 'hmc_phyi_6/hmc_top/hmc_phy/hmc_pmd/DUT/gtrefclk00_in[1]' of generated clock is hierarchical
info: Moving clock source from hierarchical pin 'hmc_phyi_6/\hmc_top/hmc_phy/hmc_pmd/DUT /gtrefclk00_in[1]' to 'hmc_phyi_6/refclk'
info: Source pin 'hmc_phy__0i_15/hmc_top_1/hmc_phy/hmc_pmd/DUT/gtrefclk00_in[0]' of generated clock is hierarchical
info: Moving clock source from hierarchical pin 'hmc_phy__0i_15/\hmc_top_1/hmc_phy/hmc_pmd/DUT /gtrefclk00_in[0]' to 'hmc_phy__0i_15/refclk'
info: Source pin 'hmc_phy__0i_15/hmc_top_1/hmc_phy/hmc_pmd/DUT/gtrefclk00_in[1]' of generated clock is hierarchical
info: Moving clock source from hierarchical pin 'hmc_phy__0i_15/\hmc_top_1/hmc_phy/hmc_pmd/DUT /gtrefclk00_in[1]' to 'hmc_phy__0i_15/refclk'
info: Source pin 'hmc_phy__0i_15/hmc_top_1/hmc_phy/hmc_pmd/DUT/gtrefclk00_in[0]' of generated clock is hierarchical
info: Moving clock source from hierarchical pin 'hmc_phy__0i_15/\hmc_top_1/hmc_phy/hmc_pmd/DUT /gtrefclk00_in[0]' to 'hmc_phy__0i_15/refclk'
info: Source pin 'hmc_phy__0i_15/hmc_top_1/hmc_phy/hmc_pmd/DUT/gtrefclk00_in[1]' of generated clock is hierarchical
info: Moving clock source from hierarchical pin 'hmc_phy__0i_15/\hmc_top_1/hmc_phy/hmc_pmd/DUT /gtrefclk00_in[1]' to 'hmc_phy__0i_15/refclk'
INFO: Moved 20 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:09 ; elapsed = 00:03:08 . Memory (MB): peak = 2765.527 ; gain = 1921.387 ; free physical = 22910 ; free virtual = 32965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:34 ; elapsed = 00:03:32 . Memory (MB): peak = 2876.543 ; gain = 2032.402 ; free physical = 22798 ; free virtual = 32858
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |xilinx_pcie_3_0_7vx__GC0     |           1|      2999|
|2     |PicoFrameworkM510_KU060__GC0 |           1|     17105|
|3     |invertImage__GB0             |           8|      7752|
|4     |invertImage__GB1             |           8|      5048|
|5     |gups_top__GCM0               |           8|      9738|
|6     |user_wrapper__GC0            |           1|      2060|
|7     |UserWrapper__GC0             |           1|      5525|
|8     |hmc_sync_bonder              |           1|     11827|
|9     |hmc_pma__GBM1                |           2|     14225|
|10    |hmc_pma__GBM2                |           2|        57|
|11    |hmc_pma__GBM3                |           1|     18116|
|12    |hmc_phy__GC0                 |           1|      1082|
|13    |hmc_node__GBM0               |           1|     16932|
|14    |hmc_node__GBM1               |           2|      9956|
|15    |hmc_node__GBM2               |           2|     36100|
|16    |grand_central_tx             |           1|     36231|
|17    |hmc_node__GBM4               |           2|     20741|
|18    |hmc_top__GC0                 |           1|       811|
|19    |hmc_phy__parameterized0__GC0 |           1|      1082|
|20    |hmc_top__parameterized0__GC0 |           1|       808|
|21    |Pico_Toplevel__GC0           |           1|        77|
|22    |hmc_pma__GBM3__1             |           1|     18116|
|23    |hmc_sync_bonder__2           |           1|     11827|
|24    |hmc_node__GBM0__1            |           1|     17035|
|25    |grand_central_tx__2          |           1|     36248|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:02 ; elapsed = 00:05:01 . Memory (MB): peak = 3054.262 ; gain = 2210.121 ; free physical = 22620 ; free virtual = 32675
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:04:02 ; elapsed = 00:05:01 . Memory (MB): peak = 3054.262 ; gain = 2210.121 ; free physical = 22620 ; free virtual = 32675

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:04:02 ; elapsed = 00:05:01 . Memory (MB): peak = 3054.262 ; gain = 2210.121 ; free physical = 22620 ; free virtual = 32675
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop hmc_top/hmc_node/catch_retry/cea_busy_reg is being inverted and renamed to hmc_top/hmc_node/catch_retry/cea_busy_reg_inv.
INFO: [Synth 8-5365] Flop hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/half_full_reg is being inverted and renamed to hmc_top/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/half_full_reg_inv.
INFO: [Synth 8-5365] Flop hmc_top_1/hmc_node/catch_retry/cea_busy_reg is being inverted and renamed to hmc_top_1/hmc_node/catch_retry/cea_busy_reg_inv.
INFO: [Synth 8-5365] Flop hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/half_full_reg is being inverted and renamed to hmc_top_1/hmc_node/tx_token_flow_control/flow_control_data_hmc_fifo_/half_full_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:16 ; elapsed = 00:05:16 . Memory (MB): peak = 3054.262 ; gain = 2210.121 ; free physical = 22618 ; free virtual = 32673
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:18 ; elapsed = 00:05:17 . Memory (MB): peak = 3054.262 ; gain = 2210.121 ; free physical = 22618 ; free virtual = 32673
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:43 ; elapsed = 00:05:43 . Memory (MB): peak = 3054.262 ; gain = 2210.121 ; free physical = 22620 ; free virtual = 32675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:44 ; elapsed = 00:05:44 . Memory (MB): peak = 3054.262 ; gain = 2210.121 ; free physical = 22620 ; free virtual = 32675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:53 ; elapsed = 00:05:53 . Memory (MB): peak = 3054.262 ; gain = 2210.121 ; free physical = 22620 ; free virtual = 32675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:54 ; elapsed = 00:05:54 . Memory (MB): peak = 3054.262 ; gain = 2210.121 ; free physical = 22620 ; free virtual = 32675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+--------------+-------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+-------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Pico_Toplevel | PicoFramework/core/pcie3_7x_to_v1_6/tx_fifo/rst_q_reg[4]                                              | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/core/pcie3_7x_to_v1_6/tx_fifo/power_on_rst_reg_reg[4]                                   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/core/pcie3_7x_to_v1_6/rx_tkeep_q3_reg[3]                                                | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Pico_Toplevel | PicoFramework/core/pcie3_7x_to_v1_6/rx_tlast_q3_reg                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/core/pcie3_7x_to_v1_6/tx_tlast_q3_reg                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/FrameworkPicoBus/s2pb/PicoRst_q_reg[7]                                              | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/FrameworkPicoBus/s2pb/PicoRst_qq_reg[7]                                             | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/FrameworkPicoBus/s2pb/rst_q_reg                                                     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/wr_rst_q_reg[4]                                       | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/PIO_EP/EP_RX/cpld_data_reordered_valid_q2_reg                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/PIO_EP/EP_RX/stream_valid_non_cpld_q8_reg                                           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/PIO_EP/EP_RX/stream_data_non_cpld_q4_reg[127]                                       | 3      | 128   | NO           | NO                 | NO                | 128    | 0       | 
|Pico_Toplevel | PicoFramework/app/PIO_EP/EP_RX/stream_data_non_cpld_q8_reg[127]                                       | 4      | 128   | NO           | NO                 | YES               | 128    | 0       | 
|Pico_Toplevel | PicoFramework/app/PIO_EP/EP_RX/stream_inx_non_cpld_q8_reg[8]                                          | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|Pico_Toplevel | PicoFramework/app/PIO_EP/rst_q3_reg                                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/PIO_EP/inext_desc_valid_pre_reg                                                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/PIO_EP/isd_inx_reg[8]                                                               | 3      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|Pico_Toplevel | PicoFramework/app/PIO_EP/iseq_cache_dout_valid_q2_reg                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/PIO_EP/inext_desc_reg[127]                                                          | 4      | 128   | NO           | NO                 | YES               | 128    | 0       | 
|Pico_Toplevel | PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/power_on_rd_rst_reg_reg[4]                            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/power_on_wr_rst_reg_reg[4]                            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | UserWrapper/UserModule_s2pb/s2pb/PicoRst_q_reg[7]                                                     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | UserWrapper/UserModule_s2pb/s2pb/PicoRst_qq_reg[7]                                                    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | UserWrapper/UserModule_s2pb/s2pb/rst_q_reg                                                            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | UserWrapper/UserModule_s2pb/s2pb/so_fifo/power_on_rd_rst_reg_reg[4]                                   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | UserWrapper/UserModule_s2pb/s2pb/si_fifo/power_on_wr_rst_reg_reg[4]                                   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | UserWrapper/UserModule_s2pb/s2pb/si_fifo/rd_rst_q_reg[4]                                              | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | UserWrapper/UserModule_s2pb/s2pb/si_fifo/power_on_rd_rst_reg_reg[4]                                   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_phy/hmc_pma/hmc_bonder/sync_shift[0].sync_shift/rx_reg_reg[79]                            | 3      | 392   | NO           | NO                 | YES               | 392    | 0       | 
|Pico_Toplevel | hmc_top/hmc_phy/hmc_pma/hmc_bonder/cap_0_reg                                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_phy/hmc_pma/hmc_bonder/status_2_reg[17]                                                   | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Pico_Toplevel | hmc_top/hmc_phy/hmc_pma/hmc_bonder/status_2_reg[13]                                                   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|Pico_Toplevel | hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/fifo/rst_q_reg[4]                                  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/fifo/power_on_rst_reg_reg[4]                       | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/flits_reg[0][127]                                  | 3      | 610   | NO           | NO                 | YES               | 610    | 0       | 
|Pico_Toplevel | hmc_top/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[0].rx_data_i_1_reg[0][64]                             | 3      | 520   | NO           | NO                 | YES               | 520    | 0       | 
|Pico_Toplevel | hmc_top/hmc_phy/hmc_pma/descrambler_all_locked_reg[10]                                                | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port0/flitter/rwc/output_packet_fifo/rd_rst_q_reg[4]                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port0/flitter/rwc/output_packet_fifo/power_on_wr_rst_reg_reg[4]             | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port0/flitter/rwc/output_packet_fifo/wr_rst_q_reg[4]                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port0/flitter/rwc/output_packet_fifo/power_on_rd_rst_reg_reg[4]             | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port0/flitter/rwc/mux_flit_remain_1_reg[3]                                  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port0/flitter/rwc/mux_sof_1_reg                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port1/flitter/rwc/output_packet_fifo/rd_rst_q_reg[4]                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port1/flitter/rwc/output_packet_fifo/power_on_wr_rst_reg_reg[4]             | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port1/flitter/rwc/output_packet_fifo/wr_rst_q_reg[4]                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port1/flitter/rwc/output_packet_fifo/power_on_rd_rst_reg_reg[4]             | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port1/flitter/rwc/mux_flit_remain_1_reg[3]                                  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port1/flitter/rwc/mux_sof_1_reg                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port2/flitter/rwc/output_packet_fifo/rd_rst_q_reg[4]                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port2/flitter/rwc/output_packet_fifo/power_on_wr_rst_reg_reg[4]             | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port2/flitter/rwc/output_packet_fifo/wr_rst_q_reg[4]                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port2/flitter/rwc/output_packet_fifo/power_on_rd_rst_reg_reg[4]             | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port2/flitter/rwc/mux_flit_remain_1_reg[3]                                  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port2/flitter/rwc/mux_sof_1_reg                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port3/flitter/rwc/output_packet_fifo/rd_rst_q_reg[4]                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port3/flitter/rwc/output_packet_fifo/power_on_wr_rst_reg_reg[4]             | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port3/flitter/rwc/output_packet_fifo/wr_rst_q_reg[4]                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port3/flitter/rwc/output_packet_fifo/power_on_rd_rst_reg_reg[4]             | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port3/flitter/rwc/mux_flit_remain_1_reg[3]                                  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port3/flitter/rwc/mux_sof_1_reg                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port4/flitter/rwc/output_packet_fifo/rd_rst_q_reg[4]                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port4/flitter/rwc/output_packet_fifo/power_on_wr_rst_reg_reg[4]             | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port4/flitter/rwc/output_packet_fifo/wr_rst_q_reg[4]                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port4/flitter/rwc/output_packet_fifo/power_on_rd_rst_reg_reg[4]             | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port4/flitter/rwc/mux_flit_remain_1_reg[3]                                  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_tx/tx_port4/flitter/rwc/mux_sof_1_reg                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_rx/rx_port0/din_1_reg[639]                                                        | 11     | 499   | NO           | NO                 | YES               | 499    | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_rx/rx_port0/din_1_reg[599]                                                        | 10     | 45    | NO           | NO                 | YES               | 45     | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_rx/rx_port0/din_1_reg[63]                                                         | 12     | 56    | NO           | NO                 | YES               | 56     | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_rx/rx_port0/din_1_reg[26]                                                         | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/gc_rx/rx_port0/tag_map_1_reg[32]                                                     | 3      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/errstat/sof_map_o_reg[4]                                                             | 10     | 5     | NO           | NO                 | YES               | 5      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/rtc_module/do_inject_q_reg[2]                                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/tag_flits/dq_reg[8][602]                                                             | 9      | 40    | NO           | NO                 | YES               | 40     | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/tag_flits/emap_reg[8][4]                                                             | 9      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[1].hmc_crc_pipe/data_o_reg[127]                       | 3      | 133   | NO           | NO                 | YES               | 133    | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[2].hmc_crc_pipe/data_o_reg[127]                       | 4      | 133   | NO           | NO                 | YES               | 133    | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[3].hmc_crc_pipe/data_o_reg[127]                       | 5      | 470   | NO           | NO                 | YES               | 470    | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[6].hmc_crc_pipe/data_o_reg[95]                        | 6      | 980   | NO           | NO                 | YES               | 980    | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/hmc_crc_seq_chk/rx_data_o_reg[479]                                                   | 3      | 114   | NO           | NO                 | NO                | 114    | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/hmc_crc_seq_chk/rx_data_o_reg[463]                                                   | 3      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/hmc_crc_seq_chk/rx_data_o_reg[351]                                                   | 4      | 114   | NO           | NO                 | NO                | 114    | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/hmc_crc_seq_chk/rx_data_o_reg[335]                                                   | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/hmc_crc_seq_chk/rx_data_o_reg[223]                                                   | 5      | 114   | NO           | NO                 | NO                | 114    | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/hmc_crc_seq_chk/rx_data_o_reg[207]                                                   | 5      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/hmc_crc_seq_chk/rx_data_o_reg[95]                                                    | 6      | 74    | NO           | NO                 | NO                | 74     | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/hmc_crc_seq_chk/rx_data_o_reg[79]                                                    | 6      | 22    | NO           | NO                 | YES               | 22     | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/hmc_crc_seq_chk/rx_present_o_reg[4]                                                  | 19     | 5     | NO           | NO                 | YES               | 0      | 5       | 
|Pico_Toplevel | hmc_top/hmc_node/hmc_crc_seq_chk/rx_sof_o_reg[3]                                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/hmc_crc_seq_chk/rx_sof_o_reg[2]                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/hmc_crc_seq_chk/rx_sof_o_reg[1]                                                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/hmc_crc_seq_chk/rx_sof_o_reg[0]                                                      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/hmc_crc_seq_chk/rx_eof_o_reg[2]                                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/hmc_crc_seq_chk/rx_eof_o_reg[1]                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/hmc_crc_seq_chk/rx_eof_o_reg[0]                                                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/rrp_in_6_reg[7]      | 4      | 5     | NO           | NO                 | NO                | 5      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/rrp_in_m_4_reg[0]    | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Pico_Toplevel | hmc_top/hmc_trained_q3_reg                                                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_phy/hmc_pma/hmc_bonder/sync_shift[0].sync_shift/rx_reg_reg[79]                          | 3      | 392   | NO           | NO                 | YES               | 392    | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_phy/hmc_pma/hmc_bonder/cap_0_reg                                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_phy/hmc_pma/hmc_bonder/status_2_reg[17]                                                 | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_phy/hmc_pma/hmc_bonder/status_2_reg[13]                                                 | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/fifo/rst_q_reg[4]                                | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/fifo/power_on_rst_reg_reg[4]                     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_phy/hmc_pma/trainer/old_rx_flit_logger/flits_reg[0][127]                                | 3      | 610   | NO           | NO                 | YES               | 610    | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_phy/hmc_pma/hmc_descrambler/scr_x15[0].rx_data_i_1_reg[0][64]                           | 3      | 520   | NO           | NO                 | YES               | 520    | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_phy/hmc_pma/descrambler_all_locked_reg[10]                                              | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port0/flitter/rwc/output_packet_fifo/rd_rst_q_reg[4]                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port0/flitter/rwc/output_packet_fifo/power_on_wr_rst_reg_reg[4]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port0/flitter/rwc/output_packet_fifo/wr_rst_q_reg[4]                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port0/flitter/rwc/output_packet_fifo/power_on_rd_rst_reg_reg[4]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port0/flitter/rwc/mux_flit_remain_1_reg[3]                                | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port0/flitter/rwc/mux_sof_1_reg                                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port1/flitter/rwc/output_packet_fifo/rd_rst_q_reg[4]                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port1/flitter/rwc/output_packet_fifo/power_on_wr_rst_reg_reg[4]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port1/flitter/rwc/output_packet_fifo/wr_rst_q_reg[4]                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port1/flitter/rwc/output_packet_fifo/power_on_rd_rst_reg_reg[4]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port1/flitter/rwc/mux_flit_remain_1_reg[3]                                | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port1/flitter/rwc/mux_sof_1_reg                                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port2/flitter/rwc/output_packet_fifo/rd_rst_q_reg[4]                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port2/flitter/rwc/output_packet_fifo/power_on_wr_rst_reg_reg[4]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port2/flitter/rwc/output_packet_fifo/wr_rst_q_reg[4]                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port2/flitter/rwc/output_packet_fifo/power_on_rd_rst_reg_reg[4]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port2/flitter/rwc/mux_flit_remain_1_reg[3]                                | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port2/flitter/rwc/mux_sof_1_reg                                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port3/flitter/rwc/output_packet_fifo/rd_rst_q_reg[4]                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port3/flitter/rwc/output_packet_fifo/power_on_wr_rst_reg_reg[4]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port3/flitter/rwc/output_packet_fifo/wr_rst_q_reg[4]                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port3/flitter/rwc/output_packet_fifo/power_on_rd_rst_reg_reg[4]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port3/flitter/rwc/mux_flit_remain_1_reg[3]                                | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port3/flitter/rwc/mux_sof_1_reg                                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port4/flitter/rwc/output_packet_fifo/rd_rst_q_reg[4]                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port4/flitter/rwc/output_packet_fifo/power_on_wr_rst_reg_reg[4]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port4/flitter/rwc/output_packet_fifo/wr_rst_q_reg[4]                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port4/flitter/rwc/output_packet_fifo/power_on_rd_rst_reg_reg[4]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port4/flitter/rwc/mux_flit_remain_1_reg[3]                                | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_tx/tx_port4/flitter/rwc/mux_sof_1_reg                                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_rx/rx_port0/din_1_reg[639]                                                      | 11     | 499   | NO           | NO                 | YES               | 499    | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_rx/rx_port0/din_1_reg[599]                                                      | 10     | 45    | NO           | NO                 | YES               | 45     | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_rx/rx_port0/din_1_reg[63]                                                       | 12     | 56    | NO           | NO                 | YES               | 56     | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_rx/rx_port0/din_1_reg[26]                                                       | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/gc_rx/rx_port0/tag_map_1_reg[32]                                                   | 3      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/errstat/sof_map_o_reg[4]                                                           | 10     | 5     | NO           | NO                 | YES               | 5      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/rtc_module/do_inject_q_reg[2]                                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/tag_flits/dq_reg[8][602]                                                           | 9      | 40    | NO           | NO                 | YES               | 40     | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/tag_flits/emap_reg[8][4]                                                           | 9      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[1].hmc_crc_pipe/data_o_reg[127]                     | 3      | 133   | NO           | NO                 | YES               | 133    | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[2].hmc_crc_pipe/data_o_reg[127]                     | 4      | 133   | NO           | NO                 | YES               | 133    | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[3].hmc_crc_pipe/data_o_reg[127]                     | 5      | 470   | NO           | NO                 | YES               | 470    | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/hmc_crc_seq_chk/hmc_crc_pipe_0[6].hmc_crc_pipe/data_o_reg[95]                      | 6      | 980   | NO           | NO                 | YES               | 980    | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/hmc_crc_seq_chk/rx_data_o_reg[479]                                                 | 3      | 114   | NO           | NO                 | NO                | 114    | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/hmc_crc_seq_chk/rx_data_o_reg[463]                                                 | 3      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/hmc_crc_seq_chk/rx_data_o_reg[351]                                                 | 4      | 114   | NO           | NO                 | NO                | 114    | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/hmc_crc_seq_chk/rx_data_o_reg[335]                                                 | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/hmc_crc_seq_chk/rx_data_o_reg[223]                                                 | 5      | 114   | NO           | NO                 | NO                | 114    | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/hmc_crc_seq_chk/rx_data_o_reg[207]                                                 | 5      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/hmc_crc_seq_chk/rx_data_o_reg[95]                                                  | 6      | 74    | NO           | NO                 | NO                | 74     | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/hmc_crc_seq_chk/rx_data_o_reg[79]                                                  | 6      | 22    | NO           | NO                 | YES               | 22     | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/hmc_crc_seq_chk/rx_present_o_reg[4]                                                | 19     | 5     | NO           | NO                 | YES               | 0      | 5       | 
|Pico_Toplevel | hmc_top_1/hmc_node/hmc_crc_seq_chk/rx_sof_o_reg[3]                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/hmc_crc_seq_chk/rx_sof_o_reg[2]                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/hmc_crc_seq_chk/rx_sof_o_reg[1]                                                    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/hmc_crc_seq_chk/rx_sof_o_reg[0]                                                    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/hmc_crc_seq_chk/rx_eof_o_reg[2]                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/hmc_crc_seq_chk/rx_eof_o_reg[1]                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/hmc_crc_seq_chk/rx_eof_o_reg[0]                                                    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/rrp_in_6_reg[7]    | 4      | 5     | NO           | NO                 | NO                | 5      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/rrp_in_m_4_reg[0]  | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Pico_Toplevel | UserWrapper/UserModule_s2pb/s2pb/si_fifo/wr_rst_q_reg[4]                                              | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/PIO_EP/axibuffer/wr_q_reg[5]                                                        | 6      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|Pico_Toplevel | PicoFramework/app/PIO_EP/EP_TX/req_compl_q3_reg                                                       | 6      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|Pico_Toplevel | hmc_top/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/rrp_in_valid_6_reg   | 6      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|Pico_Toplevel | hmc_top_1/hmc_node/tx_token_flow_control/rp_to_index_wrapper_inst/rp_to_index_inst/rrp_in_valid_6_reg | 6      | 1     | YES          | NO                 | NO                | 1      | 0       | 
+--------------+-------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |coregen_fifo_32x128      |         7|
|2     |pcie3_ultrascale_0       |         1|
|3     |fifo_generator_0         |         8|
|4     |fifo_generator_1         |         8|
|5     |async_fifo144_prim       |        10|
|6     |blk_mem_gen_0            |         2|
|7     |gtwizard_ultrascale_0    |         1|
|8     |gtwizard_ultrascale_l3_0 |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-------------------------+-------+
|      |Cell                     |Count  |
+------+-------------------------+-------+
|1     |async_fifo144_prim       |      1|
|2     |async_fifo144_prim__10   |      1|
|3     |async_fifo144_prim__11   |      1|
|4     |async_fifo144_prim__12   |      1|
|5     |async_fifo144_prim__13   |      1|
|6     |async_fifo144_prim__24   |      1|
|7     |async_fifo144_prim__25   |      1|
|8     |async_fifo144_prim__26   |      1|
|9     |async_fifo144_prim__27   |      1|
|10    |async_fifo144_prim__28   |      1|
|11    |blk_mem_gen_0            |      1|
|12    |blk_mem_gen_0__2         |      1|
|13    |coregen_fifo_32x128      |      1|
|14    |coregen_fifo_32x128__1   |      1|
|15    |coregen_fifo_32x128__2   |      1|
|16    |coregen_fifo_32x128__3   |      1|
|17    |coregen_fifo_32x128__4   |      1|
|18    |coregen_fifo_32x128__5   |      1|
|19    |coregen_fifo_32x128__6   |      1|
|20    |fifo_generator_0         |      1|
|21    |fifo_generator_0__10     |      1|
|22    |fifo_generator_0__11     |      1|
|23    |fifo_generator_0__12     |      1|
|24    |fifo_generator_0__13     |      1|
|25    |fifo_generator_0__14     |      1|
|26    |fifo_generator_0__8      |      1|
|27    |fifo_generator_0__9      |      1|
|28    |fifo_generator_1         |      1|
|29    |fifo_generator_1__10     |      1|
|30    |fifo_generator_1__11     |      1|
|31    |fifo_generator_1__12     |      1|
|32    |fifo_generator_1__13     |      1|
|33    |fifo_generator_1__14     |      1|
|34    |fifo_generator_1__8      |      1|
|35    |fifo_generator_1__9      |      1|
|36    |gtwizard_ultrascale_0    |      1|
|37    |gtwizard_ultrascale_l3_0 |      1|
|38    |pcie3_ultrascale_0       |      1|
|39    |BUFG                     |     12|
|40    |CARRY8                   |   4906|
|41    |FIFO18E2                 |      1|
|42    |FIFO36E2                 |     34|
|43    |FIFO36E2_1               |     20|
|44    |FIFO36E2_2               |     20|
|45    |LUT1                     |  36083|
|46    |LUT2                     |  14664|
|47    |LUT3                     |  17383|
|48    |LUT4                     |   8054|
|49    |LUT5                     |   8137|
|50    |LUT6                     |  35865|
|51    |MMCME3_ADV               |      2|
|52    |MUXF7                    |   4446|
|53    |MUXF8                    |    162|
|54    |RAM32M16                 |    250|
|55    |RAM64M8                  |     68|
|56    |RAM64X1D                 |      8|
|57    |RAMB18E2                 |      5|
|58    |RAMB18E2_1               |      8|
|59    |RAMB18E2_2               |     10|
|60    |RAMB18E2_3               |     16|
|61    |RAMB36E2                 |     24|
|62    |RAMB36E2_1               |    100|
|63    |SRL16E                   |   9375|
|64    |SRLC32E                  |     10|
|65    |SYSMON                   |      1|
|66    |FDCE                     |     27|
|67    |FDPE                     |     21|
|68    |FDRE                     | 145324|
|69    |FDSE                     |   1080|
|70    |LD                       |  65536|
|71    |IBUF                     |      3|
|72    |IBUFDS_GTE3              |      3|
|73    |IBUFGDS                  |      1|
|74    |IOBUF                    |      3|
|75    |OBUF                     |      9|
+------+-------------------------+-------+

Report Instance Areas: 
+------+------------------------------------------------------------+----------------------------------------------------+-------+
|      |Instance                                                    |Module                                              |Cells  |
+------+------------------------------------------------------------+----------------------------------------------------+-------+
|1     |top                                                         |                                                    | 361013|
|2     |  PicoFramework                                             |PicoFrameworkM510_KU060                             |  13083|
|3     |    app                                                     |pcie_app_v6                                         |  10935|
|4     |      CardInfo                                              |CardInfo32                                          |      6|
|5     |      FrameworkPicoBus                                      |Stream2PicoBus                                      |   1812|
|6     |        s126i_stream                                        |PicoStreamIn                                        |    414|
|7     |          s0_fifo                                           |fifo_512x128_276                                    |      4|
|8     |        s126o_stream                                        |PicoStreamOut                                       |    672|
|9     |          s0_fifo                                           |fifo_512x128_275                                    |      3|
|10    |        s2pb                                                |StreamToPicoBus_271                                 |    726|
|11    |          clk_gen                                           |CounterClkGen_272                                   |     17|
|12    |          si_fifo                                           |FIFO__parameterized1_273                            |    119|
|13    |          so_fifo                                           |FIFO__parameterized0_274                            |     80|
|14    |      PIO_EP                                                |PIO_EP                                              |   8890|
|15    |        EP_RX                                               |PIO_128_RX_ENGINE                                   |   3065|
|16    |          Reorderer                                         |Reorder                                             |   1738|
|17    |        EP_TX                                               |PIO_128_TX_ENGINE                                   |    844|
|18    |        HdrAligner                                          |PCIeHdrAlignSplit                                   |    601|
|19    |        axibuffer                                           |AXIBuffer                                           |     42|
|20    |          fifo                                              |fifo_512x128_270                                    |      7|
|21    |        iwr_q_fifo                                          |fifo_512x128_267                                    |     82|
|22    |        iwr_wr_postdata_q_fifo                              |fifo_512x128_268                                    |      3|
|23    |        iwr_wr_q_fifo                                       |fifo_512x128_269                                    |     29|
|24    |        tag_fifo_i                                          |TagFIFO                                             |     65|
|25    |        wr_data_q_fifo                                      |fifo_512x128__parameterized0                        |      2|
|26    |      SystemMonitor                                         |SystemMonitor32                                     |     97|
|27    |      TestCounter32                                         |TestCounter32                                       |     97|
|28    |    core                                                    |xilinx_pcie_3_0_7vx                                 |   2134|
|29    |      pcie3_7x_to_v1_6                                      |pcie3_7x_to_v1_6                                    |   1232|
|30    |        tx_fifo                                             |FIFO                                                |     14|
|31    |  RGBBlink                                                  |RGBBlink                                            |     68|
|32    |  UserWrapper                                               |UserWrapper                                         | 166102|
|33    |    UserModule                                              |newGupsWrapper                                      | 159083|
|34    |      user_wrapper                                          |user_wrapper                                        | 158930|
|35    |        UserModule_0                                        |gups_top__8                                         |  19745|
|36    |          hmc_interface                                     |cmd_data_interface_265                              |    377|
|37    |          invertValues                                      |invertImage_266                                     |  14528|
|38    |        UserModule_1                                        |gups_top__9                                         |  19745|
|39    |          hmc_interface                                     |cmd_data_interface_263                              |    377|
|40    |          invertValues                                      |invertImage_264                                     |  14528|
|41    |        UserModule_3                                        |gups_top__10                                        |  19745|
|42    |          hmc_interface                                     |cmd_data_interface_261                              |    377|
|43    |          invertValues                                      |invertImage_262                                     |  14528|
|44    |        UserModule_2                                        |gups_top__11                                        |  19746|
|45    |          hmc_interface                                     |cmd_data_interface_259                              |    377|
|46    |          invertValues                                      |invertImage_260                                     |  14528|
|47    |        UserModule_4                                        |gups_top__12                                        |  19745|
|48    |          hmc_interface                                     |cmd_data_interface_257                              |    377|
|49    |          invertValues                                      |invertImage_258                                     |  14528|
|50    |        UserModule_5                                        |gups_top__13                                        |  19745|
|51    |          hmc_interface                                     |cmd_data_interface_255                              |    377|
|52    |          invertValues                                      |invertImage_256                                     |  14528|
|53    |        UserModule_6                                        |gups_top__14                                        |  19745|
|54    |          hmc_interface                                     |cmd_data_interface_253                              |    377|
|55    |          invertValues                                      |invertImage_254                                     |  14528|
|56    |        UserModule_7                                        |gups_top                                            |  19745|
|57    |          hmc_interface                                     |cmd_data_interface                                  |    377|
|58    |          invertValues                                      |invertImage                                         |  14528|
|59    |    UserModule_s2pb                                         |Stream2PicoBus__parameterized0                      |   5209|
|60    |      s126i_stream                                          |PicoStreamIn__parameterized1                        |    727|
|61    |        s0_fifo                                             |fifo_512x128_252                                    |      4|
|62    |      s126o_stream                                          |PicoStreamOut__parameterized1                       |    799|
|63    |        s0_fifo                                             |fifo_512x128_251                                    |      2|
|64    |      s2pb                                                  |StreamToPicoBus                                     |   3683|
|65    |        clk_gen                                             |CounterClkGen                                       |     17|
|66    |        si_fifo                                             |FIFO__parameterized1                                |    130|
|67    |        so_fifo                                             |FIFO__parameterized0                                |     95|
|68    |    \stream_in[0].gen_stream_in                             |PicoStreamIn__parameterized0                        |    571|
|69    |      s0_fifo                                               |fifo_512x128_250                                    |      4|
|70    |    \stream_out[0].gen_stream_out                           |PicoStreamOut__parameterized0                       |    828|
|71    |      s0_fifo                                               |fifo_512x128                                        |      2|
|72    |    stream_to_hmc_0                                         |PicoStreamToHMC                                     |    411|
|73    |      stream_to_mem_0                                       |PicoStreamToAXI                                     |    411|
|74    |        stream_control                                      |StreamAXICtrl                                       |    411|
|75    |  hmc_top                                                   |hmc_top                                             |  90833|
|76    |    debug_pll                                               |debug_pll_60                                        |      5|
|77    |    hmc_init                                                |hmc_init_61                                         |     58|
|78    |      hmc_init_state                                        |hmc_init_state_249                                  |     27|
|79    |    hmc_node                                                |hmc_node_62                                         |  62845|
|80    |      hmc_crc_seq_add                                       |hmc_crc_seq_add_123                                 |    800|
|81    |      add_seq                                               |add_seq_117                                         |   1706|
|82    |      catch_retry                                           |hmc_rx_retry_118                                    |    815|
|83    |      errstat                                               |errstat_119                                         |    974|
|84    |      finder                                                |hmc_find_pkts_120                                   |    697|
|85    |      gc_rx                                                 |grand_central_rx_121                                |   7368|
|86    |        rx_port0                                            |rx_port_244                                         |   2070|
|87    |        rx_port1                                            |rx_port__parameterized0_245                         |   1332|
|88    |        rx_port2                                            |rx_port__parameterized1_246                         |   1322|
|89    |        rx_port3                                            |rx_port__parameterized2_247                         |   1322|
|90    |        rx_port4                                            |rx_port__parameterized3_248                         |   1322|
|91    |      gc_tx                                                 |grand_central_tx_122                                |  24066|
|92    |        arb                                                 |arbiter_198                                         |   2086|
|93    |        tx_port0                                            |tx_port_199                                         |   4396|
|94    |          flits_to_parallel                                 |FlitsToParallel_236                                 |   3082|
|95    |          flitter                                           |usr2flit_237                                        |   1314|
|96    |            flit_buf                                        |dual_buf__parameterized1_238                        |     39|
|97    |            rwc                                             |rw_channel_w_crc_239                                |   1275|
|98    |              output_packet_fifo                            |FIFO__parameterized3_240                            |     13|
|99    |              rw_channel                                    |rw_channel_241                                      |    333|
|100   |                header_buf                                  |dual_buf_242                                        |    109|
|101   |                wdata_buf                                   |dual_buf__parameterized0_243                        |     22|
|102   |        tx_port1                                            |tx_port__parameterized0_200                         |   4396|
|103   |          flits_to_parallel                                 |FlitsToParallel__parameterized0_228                 |   3082|
|104   |          flitter                                           |usr2flit__parameterized0_229                        |   1314|
|105   |            flit_buf                                        |dual_buf__parameterized3_230                        |     39|
|106   |            rwc                                             |rw_channel_w_crc__parameterized0_231                |   1275|
|107   |              output_packet_fifo                            |FIFO__parameterized4_232                            |     13|
|108   |              rw_channel                                    |rw_channel__parameterized0_233                      |    333|
|109   |                header_buf                                  |dual_buf_234                                        |    109|
|110   |                wdata_buf                                   |dual_buf__parameterized2_235                        |     22|
|111   |        tx_port2                                            |tx_port__parameterized1_201                         |   4396|
|112   |          flits_to_parallel                                 |FlitsToParallel__parameterized1_220                 |   3082|
|113   |          flitter                                           |usr2flit__parameterized1_221                        |   1314|
|114   |            flit_buf                                        |dual_buf__parameterized5_222                        |     39|
|115   |            rwc                                             |rw_channel_w_crc__parameterized1_223                |   1275|
|116   |              output_packet_fifo                            |FIFO__parameterized5_224                            |     13|
|117   |              rw_channel                                    |rw_channel__parameterized1_225                      |    333|
|118   |                header_buf                                  |dual_buf_226                                        |    109|
|119   |                wdata_buf                                   |dual_buf__parameterized4_227                        |     22|
|120   |        tx_port3                                            |tx_port__parameterized2_202                         |   4396|
|121   |          flits_to_parallel                                 |FlitsToParallel__parameterized2_212                 |   3082|
|122   |          flitter                                           |usr2flit__parameterized2_213                        |   1314|
|123   |            flit_buf                                        |dual_buf__parameterized7_214                        |     39|
|124   |            rwc                                             |rw_channel_w_crc__parameterized2_215                |   1275|
|125   |              output_packet_fifo                            |FIFO__parameterized6_216                            |     13|
|126   |              rw_channel                                    |rw_channel__parameterized2_217                      |    333|
|127   |                header_buf                                  |dual_buf_218                                        |    109|
|128   |                wdata_buf                                   |dual_buf__parameterized6_219                        |     22|
|129   |        tx_port4                                            |tx_port__parameterized3_203                         |   4396|
|130   |          flits_to_parallel                                 |FlitsToParallel__parameterized3_204                 |   3082|
|131   |          flitter                                           |usr2flit__parameterized3_205                        |   1314|
|132   |            flit_buf                                        |dual_buf__parameterized9_206                        |     39|
|133   |            rwc                                             |rw_channel_w_crc__parameterized3_207                |   1275|
|134   |              output_packet_fifo                            |FIFO__parameterized7_208                            |     13|
|135   |              rw_channel                                    |rw_channel__parameterized3_209                      |    333|
|136   |                header_buf                                  |dual_buf_210                                        |    109|
|137   |                wdata_buf                                   |dual_buf__parameterized8_211                        |     22|
|138   |      hmc_crc_seq_chk                                       |hmc_crc_seq_chk_124                                 |  13212|
|139   |        \hmc_crc_pipe_0[0].hmc_crc_pipe                     |hmc_crc_pipe_163                                    |    868|
|140   |        \hmc_crc_pipe_0[0].hmc_err_carry                    |hmc_err_carry_164                                   |      4|
|141   |        \hmc_crc_pipe_0[10].hmc_crc_check                   |hmc_crc_check_165                                   |      1|
|142   |        \hmc_crc_pipe_0[10].hmc_crc_pipe                    |hmc_crc_pipe__parameterized7_166                    |    211|
|143   |        \hmc_crc_pipe_0[11].hmc_crc_carry                   |hmc_crc_carry_167                                   |    855|
|144   |        \hmc_crc_pipe_0[11].hmc_crc_check                   |hmc_crc_check_168                                   |      1|
|145   |        \hmc_crc_pipe_0[12].hmc_crc_pipe                    |hmc_crc_pipe__parameterized8_169                    |    869|
|146   |        \hmc_crc_pipe_0[12].hmc_err_carry                   |hmc_err_carry_170                                   |      2|
|147   |        \hmc_crc_pipe_0[13].hmc_crc_check                   |hmc_crc_check_171                                   |      2|
|148   |        \hmc_crc_pipe_0[13].hmc_crc_pipe                    |hmc_crc_pipe__parameterized9_172                    |    869|
|149   |        \hmc_crc_pipe_0[14].hmc_crc_check                   |hmc_crc_check_173                                   |      2|
|150   |        \hmc_crc_pipe_0[14].hmc_crc_pipe                    |hmc_crc_pipe__parameterized10_174                   |    869|
|151   |        \hmc_crc_pipe_0[15].hmc_crc_check                   |hmc_crc_check_175                                   |      2|
|152   |        \hmc_crc_pipe_0[15].hmc_crc_pipe                    |hmc_crc_pipe__parameterized11_176                   |    738|
|153   |        \hmc_crc_pipe_0[16].hmc_crc_check                   |hmc_crc_check_177                                   |      5|
|154   |        \hmc_crc_pipe_0[16].hmc_crc_pipe                    |hmc_crc_pipe__parameterized12_178                   |    286|
|155   |        \hmc_crc_pipe_0[17].hmc_crc_check                   |hmc_crc_check_179                                   |     30|
|156   |        \hmc_crc_pipe_0[1].hmc_crc_check                    |hmc_crc_check_180                                   |      4|
|157   |        \hmc_crc_pipe_0[1].hmc_crc_pipe                     |hmc_crc_pipe__parameterized0_181                    |    868|
|158   |        \hmc_crc_pipe_0[2].hmc_crc_check                    |hmc_crc_check_182                                   |      4|
|159   |        \hmc_crc_pipe_0[2].hmc_crc_pipe                     |hmc_crc_pipe__parameterized1_183                    |    877|
|160   |        \hmc_crc_pipe_0[3].hmc_crc_check                    |hmc_crc_check_184                                   |      4|
|161   |        \hmc_crc_pipe_0[3].hmc_crc_pipe                     |hmc_crc_pipe__parameterized2_185                    |    737|
|162   |        \hmc_crc_pipe_0[4].hmc_crc_check                    |hmc_crc_check_186                                   |      1|
|163   |        \hmc_crc_pipe_0[4].hmc_crc_pipe                     |hmc_crc_pipe__parameterized3_187                    |    210|
|164   |        \hmc_crc_pipe_0[5].hmc_crc_carry                    |hmc_crc_carry_188                                   |    854|
|165   |        \hmc_crc_pipe_0[5].hmc_crc_check                    |hmc_crc_check_189                                   |      1|
|166   |        \hmc_crc_pipe_0[6].hmc_crc_pipe                     |hmc_crc_pipe_190                                    |    870|
|167   |        \hmc_crc_pipe_0[6].hmc_err_carry                    |hmc_err_carry_191                                   |      2|
|168   |        \hmc_crc_pipe_0[7].hmc_crc_check                    |hmc_crc_check_192                                   |      2|
|169   |        \hmc_crc_pipe_0[7].hmc_crc_pipe                     |hmc_crc_pipe__parameterized4_193                    |    869|
|170   |        \hmc_crc_pipe_0[8].hmc_crc_check                    |hmc_crc_check_194                                   |      2|
|171   |        \hmc_crc_pipe_0[8].hmc_crc_pipe                     |hmc_crc_pipe__parameterized5_195                    |    869|
|172   |        \hmc_crc_pipe_0[9].hmc_crc_check                    |hmc_crc_check_196                                   |      2|
|173   |        \hmc_crc_pipe_0[9].hmc_crc_pipe                     |hmc_crc_pipe__parameterized6_197                    |    738|
|174   |      rrp_extractor                                         |rrp_extractor_125                                   |    143|
|175   |      rtc_fifo                                              |async_fifo_wrapper__parameterized3_126              |    149|
|176   |        \genloop[0].f                                       |async_fifo144_162                                   |    149|
|177   |      rtc_module                                            |rtc_127                                             |    104|
|178   |      rx_abort_fifo                                         |async_fifo_wrapper__parameterized0_128              |    151|
|179   |        \genloop[0].f                                       |async_fifo144_161                                   |    151|
|180   |      rx_frp_fifo                                           |async_fifo_wrapper__parameterized2_129              |    149|
|181   |        \genloop[0].f                                       |async_fifo144_160                                   |    149|
|182   |      rx_retry_fifo                                         |async_fifo_wrapper_130                              |    157|
|183   |        \genloop[0].f                                       |async_fifo144_159                                   |    157|
|184   |      rx_rrp_fifo                                           |async_fifo_wrapper__parameterized1_131              |    151|
|185   |        \genloop[0].f                                       |async_fifo144_158                                   |    151|
|186   |      tag_flits                                             |tag_flits_132                                       |    956|
|187   |      tx_token_flow_control                                 |hmc_flow_control_133                                |   9301|
|188   |        apply_flit_mask                                     |hmc_apply_flit_mask_134                             |   1951|
|189   |        flow_control_data_hmc_fifo_                         |hmc_tx_buffer_135                                   |    133|
|190   |        flow_control_mask_flits                             |hmc_mask_flits_136                                  |     24|
|191   |        flow_control_packet_issue                           |hmc_packet_issue_137                                |   1642|
|192   |        inject_pret                                         |hmc_inject_pret_138                                 |   2587|
|193   |        rp_to_index_wrapper_inst                            |rp_to_index_wrapper_139                             |   1426|
|194   |          rp_to_index_inst                                  |rp_to_index_141                                     |    908|
|195   |            \create_flit_mem[0].flit_mem                    |BRAM_142                                            |     17|
|196   |            \create_flit_mem[1].flit_mem                    |BRAM_143                                            |     17|
|197   |            \create_flit_mem[2].flit_mem                    |BRAM_144                                            |     17|
|198   |            \create_flit_mem[3].flit_mem                    |BRAM_145                                            |     23|
|199   |            \create_flit_mem[4].flit_mem                    |BRAM_146                                            |     17|
|200   |            \create_flit_mem[5].flit_mem                    |BRAM_147                                            |     17|
|201   |            \create_flit_mem[6].flit_mem                    |BRAM_148                                            |     17|
|202   |            \create_flit_mem[7].flit_mem                    |BRAM_149                                            |     20|
|203   |            \create_inx_mem[0].inx_mem                      |BRAM__parameterized0_150                            |     23|
|204   |            \create_inx_mem[1].inx_mem                      |BRAM__parameterized1_151                            |     23|
|205   |            \create_inx_mem[2].inx_mem                      |BRAM__parameterized2_152                            |     23|
|206   |            \create_inx_mem[3].inx_mem                      |BRAM__parameterized3_153                            |     43|
|207   |            \create_inx_mem[4].inx_mem                      |BRAM__parameterized4_154                            |     23|
|208   |            \create_inx_mem[5].inx_mem                      |BRAM__parameterized5_155                            |     23|
|209   |            \create_inx_mem[6].inx_mem                      |BRAM__parameterized6_156                            |     23|
|210   |            \create_inx_mem[7].inx_mem                      |BRAM__parameterized7_157                            |     33|
|211   |        sum_len                                             |hmc_sum_len_140                                     |    684|
|212   |    hmc_phy                                                 |hmc_phy                                             |  27800|
|213   |      hmc_pma                                               |hmc_pma_69                                          |  26950|
|214   |        hmc_bonder                                          |hmc_sync_bonder_72                                  |   7654|
|215   |          \sync_shift[0].sync_shift                         |sync_shift_109                                      |    660|
|216   |          \sync_shift[1].sync_shift                         |sync_shift_110                                      |    620|
|217   |          \sync_shift[2].sync_shift                         |sync_shift_111                                      |    645|
|218   |          \sync_shift[3].sync_shift                         |sync_shift_112                                      |    620|
|219   |          \sync_shift[4].sync_shift                         |sync_shift_113                                      |    656|
|220   |          \sync_shift[5].sync_shift                         |sync_shift_114                                      |    620|
|221   |          \sync_shift[6].sync_shift                         |sync_shift_115                                      |    655|
|222   |          \sync_shift[7].sync_shift                         |sync_shift_116                                      |    620|
|223   |        hmc_descrambler                                     |hmc_descrambler_73                                  |   5189|
|224   |          \scr_x15[0].scr_x15                               |scr_x15_100                                         |    328|
|225   |          \scr_x15[1].scr_x15                               |scr_x15_101                                         |    328|
|226   |          \scr_x15[2].scr_x15                               |scr_x15_102                                         |    328|
|227   |          \scr_x15[3].scr_x15                               |scr_x15_103                                         |    328|
|228   |          \scr_x15[4].scr_x15                               |scr_x15_104                                         |    328|
|229   |          \scr_x15[5].scr_x15                               |scr_x15_105                                         |    328|
|230   |          \scr_x15[6].scr_x15                               |scr_x15_106                                         |    328|
|231   |          \scr_x15[7].resetctl                              |resetctl_107                                        |     10|
|232   |          \scr_x15[7].scr_x15                               |scr_x15_108                                         |    328|
|233   |        hmc_init_state                                      |hmc_init_state_74                                   |     22|
|234   |        hmc_scrambler                                       |hmc_scrambler_75                                    |   3323|
|235   |          resetctl                                          |resetctl_91                                         |      2|
|236   |          \scr_x15_parallel[0].scr_x15                      |scr_x15_92                                          |    176|
|237   |          \scr_x15_parallel[1].scr_x15                      |scr_x15_93                                          |    175|
|238   |          \scr_x15_parallel[2].scr_x15                      |scr_x15_94                                          |    175|
|239   |          \scr_x15_parallel[3].scr_x15                      |scr_x15_95                                          |    175|
|240   |          \scr_x15_parallel[4].scr_x15                      |scr_x15_96                                          |    175|
|241   |          \scr_x15_parallel[5].scr_x15                      |scr_x15_97                                          |    175|
|242   |          \scr_x15_parallel[6].scr_x15                      |scr_x15_98                                          |    175|
|243   |          \scr_x15_parallel[7].scr_x15                      |scr_x15_99                                          |    175|
|244   |        hmc_tx_link_trainer                                 |hmc_tx_link_trainer_76                              |   2144|
|245   |          ready_resetctl                                    |resetctl_81                                         |      2|
|246   |          resetctl                                          |resetctl_82                                         |      3|
|247   |          \tx_train_x40[0].tx_train_x40                     |tx_train_x40_83                                     |     85|
|248   |          \tx_train_x40[1].tx_train_x40                     |tx_train_x40__parameterized0_84                     |     85|
|249   |          \tx_train_x40[2].tx_train_x40                     |tx_train_x40__parameterized1_85                     |     85|
|250   |          \tx_train_x40[3].tx_train_x40                     |tx_train_x40__parameterized2_86                     |     85|
|251   |          \tx_train_x40[4].tx_train_x40                     |tx_train_x40__parameterized3_87                     |     85|
|252   |          \tx_train_x40[5].tx_train_x40                     |tx_train_x40__parameterized4_88                     |     85|
|253   |          \tx_train_x40[6].tx_train_x40                     |tx_train_x40__parameterized5_89                     |     65|
|254   |          \tx_train_x40[7].tx_train_x40                     |tx_train_x40__parameterized6_90                     |     65|
|255   |        trainer                                             |hmc_soft_trainer_77                                 |   8598|
|256   |          flit_bram                                         |flit_bram_78                                        |   4597|
|257   |          old_rx_flit_logger                                |old_flit_logger_79                                  |   3349|
|258   |            fifo                                            |FIFO__parameterized2_80                             |     35|
|259   |      hmc_pmd                                               |hmc_pmd                                             |    850|
|260   |        reset_synchronizer_gtwiz_buffbypass_rx_reset_0_inst |gtwizard_ultrascale_0_example_reset_synchronizer__5 |      5|
|261   |        hmc_init_state                                      |hmc_init_state_70                                   |     25|
|262   |        reset_synchronizer_gtwiz_buffbypass_tx_reset_inst   |gtwizard_ultrascale_0_example_reset_synchronizer_71 |      6|
|263   |    picobus_to_i2c                                          |picobus_to_i2c_63                                   |     38|
|264   |      pb2_i2c_fpga_power                                    |PicoBusToI2C__parameterized1_64                     |      8|
|265   |      pb2i2c_hmc                                            |PicoBusToI2C_65                                     |      4|
|266   |      pb2i2c_hmc_power                                      |PicoBusToI2C__parameterized0_66                     |     10|
|267   |      pb2i2c_system_power                                   |PicoBusToI2C__parameterized3_67                     |      8|
|268   |      pb2i2c_temp                                           |PicoBusToI2C__parameterized2_68                     |      8|
|269   |  hmc_top_1                                                 |hmc_top__parameterized0                             |  90910|
|270   |    debug_pll                                               |debug_pll                                           |      5|
|271   |    hmc_init                                                |hmc_init                                            |     58|
|272   |      hmc_init_state                                        |hmc_init_state_59                                   |     27|
|273   |    hmc_node                                                |hmc_node                                            |  62920|
|274   |      hmc_crc_seq_add                                       |hmc_crc_seq_add                                     |    800|
|275   |      add_seq                                               |add_seq                                             |   1706|
|276   |      catch_retry                                           |hmc_rx_retry                                        |    815|
|277   |      errstat                                               |errstat                                             |   1004|
|278   |      finder                                                |hmc_find_pkts                                       |    697|
|279   |      gc_rx                                                 |grand_central_rx                                    |   7411|
|280   |        rx_port0                                            |rx_port                                             |   2123|
|281   |        rx_port1                                            |rx_port__parameterized0                             |   1322|
|282   |        rx_port2                                            |rx_port__parameterized1                             |   1322|
|283   |        rx_port3                                            |rx_port__parameterized2                             |   1322|
|284   |        rx_port4                                            |rx_port__parameterized3                             |   1322|
|285   |      gc_tx                                                 |grand_central_tx                                    |  24066|
|286   |        arb                                                 |arbiter                                             |   2086|
|287   |        tx_port0                                            |tx_port                                             |   4396|
|288   |          flits_to_parallel                                 |FlitsToParallel                                     |   3082|
|289   |          flitter                                           |usr2flit                                            |   1314|
|290   |            flit_buf                                        |dual_buf__parameterized1                            |     39|
|291   |            rwc                                             |rw_channel_w_crc                                    |   1275|
|292   |              output_packet_fifo                            |FIFO__parameterized3                                |     13|
|293   |              rw_channel                                    |rw_channel                                          |    333|
|294   |                header_buf                                  |dual_buf_58                                         |    109|
|295   |                wdata_buf                                   |dual_buf__parameterized0                            |     22|
|296   |        tx_port1                                            |tx_port__parameterized0                             |   4396|
|297   |          flits_to_parallel                                 |FlitsToParallel__parameterized0                     |   3082|
|298   |          flitter                                           |usr2flit__parameterized0                            |   1314|
|299   |            flit_buf                                        |dual_buf__parameterized3                            |     39|
|300   |            rwc                                             |rw_channel_w_crc__parameterized0                    |   1275|
|301   |              output_packet_fifo                            |FIFO__parameterized4                                |     13|
|302   |              rw_channel                                    |rw_channel__parameterized0                          |    333|
|303   |                header_buf                                  |dual_buf_57                                         |    109|
|304   |                wdata_buf                                   |dual_buf__parameterized2                            |     22|
|305   |        tx_port2                                            |tx_port__parameterized1                             |   4396|
|306   |          flits_to_parallel                                 |FlitsToParallel__parameterized1                     |   3082|
|307   |          flitter                                           |usr2flit__parameterized1                            |   1314|
|308   |            flit_buf                                        |dual_buf__parameterized5                            |     39|
|309   |            rwc                                             |rw_channel_w_crc__parameterized1                    |   1275|
|310   |              output_packet_fifo                            |FIFO__parameterized5                                |     13|
|311   |              rw_channel                                    |rw_channel__parameterized1                          |    333|
|312   |                header_buf                                  |dual_buf_56                                         |    109|
|313   |                wdata_buf                                   |dual_buf__parameterized4                            |     22|
|314   |        tx_port3                                            |tx_port__parameterized2                             |   4396|
|315   |          flits_to_parallel                                 |FlitsToParallel__parameterized2                     |   3082|
|316   |          flitter                                           |usr2flit__parameterized2                            |   1314|
|317   |            flit_buf                                        |dual_buf__parameterized7                            |     39|
|318   |            rwc                                             |rw_channel_w_crc__parameterized2                    |   1275|
|319   |              output_packet_fifo                            |FIFO__parameterized6                                |     13|
|320   |              rw_channel                                    |rw_channel__parameterized2                          |    333|
|321   |                header_buf                                  |dual_buf_55                                         |    109|
|322   |                wdata_buf                                   |dual_buf__parameterized6                            |     22|
|323   |        tx_port4                                            |tx_port__parameterized3                             |   4396|
|324   |          flits_to_parallel                                 |FlitsToParallel__parameterized3                     |   3082|
|325   |          flitter                                           |usr2flit__parameterized3                            |   1314|
|326   |            flit_buf                                        |dual_buf__parameterized9                            |     39|
|327   |            rwc                                             |rw_channel_w_crc__parameterized3                    |   1275|
|328   |              output_packet_fifo                            |FIFO__parameterized7                                |     13|
|329   |              rw_channel                                    |rw_channel__parameterized3                          |    333|
|330   |                header_buf                                  |dual_buf                                            |    109|
|331   |                wdata_buf                                   |dual_buf__parameterized8                            |     22|
|332   |      hmc_crc_seq_chk                                       |hmc_crc_seq_chk                                     |  13212|
|333   |        \hmc_crc_pipe_0[0].hmc_crc_pipe                     |hmc_crc_pipe                                        |    868|
|334   |        \hmc_crc_pipe_0[0].hmc_err_carry                    |hmc_err_carry                                       |      4|
|335   |        \hmc_crc_pipe_0[10].hmc_crc_check                   |hmc_crc_check                                       |      1|
|336   |        \hmc_crc_pipe_0[10].hmc_crc_pipe                    |hmc_crc_pipe__parameterized7                        |    211|
|337   |        \hmc_crc_pipe_0[11].hmc_crc_carry                   |hmc_crc_carry                                       |    855|
|338   |        \hmc_crc_pipe_0[11].hmc_crc_check                   |hmc_crc_check_37                                    |      1|
|339   |        \hmc_crc_pipe_0[12].hmc_crc_pipe                    |hmc_crc_pipe__parameterized8                        |    869|
|340   |        \hmc_crc_pipe_0[12].hmc_err_carry                   |hmc_err_carry_38                                    |      2|
|341   |        \hmc_crc_pipe_0[13].hmc_crc_check                   |hmc_crc_check_39                                    |      2|
|342   |        \hmc_crc_pipe_0[13].hmc_crc_pipe                    |hmc_crc_pipe__parameterized9                        |    869|
|343   |        \hmc_crc_pipe_0[14].hmc_crc_check                   |hmc_crc_check_40                                    |      2|
|344   |        \hmc_crc_pipe_0[14].hmc_crc_pipe                    |hmc_crc_pipe__parameterized10                       |    869|
|345   |        \hmc_crc_pipe_0[15].hmc_crc_check                   |hmc_crc_check_41                                    |      2|
|346   |        \hmc_crc_pipe_0[15].hmc_crc_pipe                    |hmc_crc_pipe__parameterized11                       |    738|
|347   |        \hmc_crc_pipe_0[16].hmc_crc_check                   |hmc_crc_check_42                                    |      5|
|348   |        \hmc_crc_pipe_0[16].hmc_crc_pipe                    |hmc_crc_pipe__parameterized12                       |    286|
|349   |        \hmc_crc_pipe_0[17].hmc_crc_check                   |hmc_crc_check_43                                    |     30|
|350   |        \hmc_crc_pipe_0[1].hmc_crc_check                    |hmc_crc_check_44                                    |      4|
|351   |        \hmc_crc_pipe_0[1].hmc_crc_pipe                     |hmc_crc_pipe__parameterized0                        |    868|
|352   |        \hmc_crc_pipe_0[2].hmc_crc_check                    |hmc_crc_check_45                                    |      4|
|353   |        \hmc_crc_pipe_0[2].hmc_crc_pipe                     |hmc_crc_pipe__parameterized1                        |    877|
|354   |        \hmc_crc_pipe_0[3].hmc_crc_check                    |hmc_crc_check_46                                    |      4|
|355   |        \hmc_crc_pipe_0[3].hmc_crc_pipe                     |hmc_crc_pipe__parameterized2                        |    737|
|356   |        \hmc_crc_pipe_0[4].hmc_crc_check                    |hmc_crc_check_47                                    |      1|
|357   |        \hmc_crc_pipe_0[4].hmc_crc_pipe                     |hmc_crc_pipe__parameterized3                        |    210|
|358   |        \hmc_crc_pipe_0[5].hmc_crc_carry                    |hmc_crc_carry_48                                    |    854|
|359   |        \hmc_crc_pipe_0[5].hmc_crc_check                    |hmc_crc_check_49                                    |      1|
|360   |        \hmc_crc_pipe_0[6].hmc_crc_pipe                     |hmc_crc_pipe_50                                     |    870|
|361   |        \hmc_crc_pipe_0[6].hmc_err_carry                    |hmc_err_carry_51                                    |      2|
|362   |        \hmc_crc_pipe_0[7].hmc_crc_check                    |hmc_crc_check_52                                    |      2|
|363   |        \hmc_crc_pipe_0[7].hmc_crc_pipe                     |hmc_crc_pipe__parameterized4                        |    869|
|364   |        \hmc_crc_pipe_0[8].hmc_crc_check                    |hmc_crc_check_53                                    |      2|
|365   |        \hmc_crc_pipe_0[8].hmc_crc_pipe                     |hmc_crc_pipe__parameterized5                        |    869|
|366   |        \hmc_crc_pipe_0[9].hmc_crc_check                    |hmc_crc_check_54                                    |      2|
|367   |        \hmc_crc_pipe_0[9].hmc_crc_pipe                     |hmc_crc_pipe__parameterized6                        |    738|
|368   |      rrp_extractor                                         |rrp_extractor                                       |    143|
|369   |      rtc_fifo                                              |async_fifo_wrapper__parameterized3                  |    149|
|370   |        \genloop[0].f                                       |async_fifo144_36                                    |    149|
|371   |      rtc_module                                            |rtc                                                 |    104|
|372   |      rx_abort_fifo                                         |async_fifo_wrapper__parameterized0                  |    151|
|373   |        \genloop[0].f                                       |async_fifo144_35                                    |    151|
|374   |      rx_frp_fifo                                           |async_fifo_wrapper__parameterized2                  |    149|
|375   |        \genloop[0].f                                       |async_fifo144_34                                    |    149|
|376   |      rx_retry_fifo                                         |async_fifo_wrapper                                  |    157|
|377   |        \genloop[0].f                                       |async_fifo144_33                                    |    157|
|378   |      rx_rrp_fifo                                           |async_fifo_wrapper__parameterized1                  |    151|
|379   |        \genloop[0].f                                       |async_fifo144                                       |    151|
|380   |      tag_flits                                             |tag_flits                                           |    956|
|381   |      tx_token_flow_control                                 |hmc_flow_control                                    |   9303|
|382   |        apply_flit_mask                                     |hmc_apply_flit_mask                                 |   1951|
|383   |        flow_control_data_hmc_fifo_                         |hmc_tx_buffer                                       |    133|
|384   |        flow_control_mask_flits                             |hmc_mask_flits                                      |     24|
|385   |        flow_control_packet_issue                           |hmc_packet_issue                                    |   1644|
|386   |        inject_pret                                         |hmc_inject_pret                                     |   2587|
|387   |        rp_to_index_wrapper_inst                            |rp_to_index_wrapper                                 |   1426|
|388   |          rp_to_index_inst                                  |rp_to_index                                         |    908|
|389   |            \create_flit_mem[0].flit_mem                    |BRAM                                                |     17|
|390   |            \create_flit_mem[1].flit_mem                    |BRAM_26                                             |     17|
|391   |            \create_flit_mem[2].flit_mem                    |BRAM_27                                             |     17|
|392   |            \create_flit_mem[3].flit_mem                    |BRAM_28                                             |     23|
|393   |            \create_flit_mem[4].flit_mem                    |BRAM_29                                             |     17|
|394   |            \create_flit_mem[5].flit_mem                    |BRAM_30                                             |     17|
|395   |            \create_flit_mem[6].flit_mem                    |BRAM_31                                             |     17|
|396   |            \create_flit_mem[7].flit_mem                    |BRAM_32                                             |     20|
|397   |            \create_inx_mem[0].inx_mem                      |BRAM__parameterized0                                |     23|
|398   |            \create_inx_mem[1].inx_mem                      |BRAM__parameterized1                                |     23|
|399   |            \create_inx_mem[2].inx_mem                      |BRAM__parameterized2                                |     23|
|400   |            \create_inx_mem[3].inx_mem                      |BRAM__parameterized3                                |     43|
|401   |            \create_inx_mem[4].inx_mem                      |BRAM__parameterized4                                |     23|
|402   |            \create_inx_mem[5].inx_mem                      |BRAM__parameterized5                                |     23|
|403   |            \create_inx_mem[6].inx_mem                      |BRAM__parameterized6                                |     23|
|404   |            \create_inx_mem[7].inx_mem                      |BRAM__parameterized7                                |     33|
|405   |        sum_len                                             |hmc_sum_len                                         |    684|
|406   |    hmc_phy                                                 |hmc_phy__parameterized0                             |  27800|
|407   |      hmc_pma                                               |hmc_pma                                             |  26950|
|408   |        hmc_bonder                                          |hmc_sync_bonder                                     |   7654|
|409   |          \sync_shift[0].sync_shift                         |sync_shift                                          |    660|
|410   |          \sync_shift[1].sync_shift                         |sync_shift_19                                       |    620|
|411   |          \sync_shift[2].sync_shift                         |sync_shift_20                                       |    645|
|412   |          \sync_shift[3].sync_shift                         |sync_shift_21                                       |    620|
|413   |          \sync_shift[4].sync_shift                         |sync_shift_22                                       |    656|
|414   |          \sync_shift[5].sync_shift                         |sync_shift_23                                       |    620|
|415   |          \sync_shift[6].sync_shift                         |sync_shift_24                                       |    655|
|416   |          \sync_shift[7].sync_shift                         |sync_shift_25                                       |    620|
|417   |        hmc_descrambler                                     |hmc_descrambler                                     |   5189|
|418   |          \scr_x15[0].scr_x15                               |scr_x15_10                                          |    328|
|419   |          \scr_x15[1].scr_x15                               |scr_x15_11                                          |    328|
|420   |          \scr_x15[2].scr_x15                               |scr_x15_12                                          |    328|
|421   |          \scr_x15[3].scr_x15                               |scr_x15_13                                          |    328|
|422   |          \scr_x15[4].scr_x15                               |scr_x15_14                                          |    328|
|423   |          \scr_x15[5].scr_x15                               |scr_x15_15                                          |    328|
|424   |          \scr_x15[6].scr_x15                               |scr_x15_16                                          |    328|
|425   |          \scr_x15[7].resetctl                              |resetctl_17                                         |     10|
|426   |          \scr_x15[7].scr_x15                               |scr_x15_18                                          |    328|
|427   |        hmc_init_state                                      |hmc_init_state_0                                    |     22|
|428   |        hmc_scrambler                                       |hmc_scrambler                                       |   3323|
|429   |          resetctl                                          |resetctl_2                                          |      2|
|430   |          \scr_x15_parallel[0].scr_x15                      |scr_x15                                             |    176|
|431   |          \scr_x15_parallel[1].scr_x15                      |scr_x15_3                                           |    175|
|432   |          \scr_x15_parallel[2].scr_x15                      |scr_x15_4                                           |    175|
|433   |          \scr_x15_parallel[3].scr_x15                      |scr_x15_5                                           |    175|
|434   |          \scr_x15_parallel[4].scr_x15                      |scr_x15_6                                           |    175|
|435   |          \scr_x15_parallel[5].scr_x15                      |scr_x15_7                                           |    175|
|436   |          \scr_x15_parallel[6].scr_x15                      |scr_x15_8                                           |    175|
|437   |          \scr_x15_parallel[7].scr_x15                      |scr_x15_9                                           |    175|
|438   |        hmc_tx_link_trainer                                 |hmc_tx_link_trainer                                 |   2144|
|439   |          ready_resetctl                                    |resetctl                                            |      2|
|440   |          resetctl                                          |resetctl_1                                          |      3|
|441   |          \tx_train_x40[0].tx_train_x40                     |tx_train_x40                                        |     85|
|442   |          \tx_train_x40[1].tx_train_x40                     |tx_train_x40__parameterized0                        |     85|
|443   |          \tx_train_x40[2].tx_train_x40                     |tx_train_x40__parameterized1                        |     85|
|444   |          \tx_train_x40[3].tx_train_x40                     |tx_train_x40__parameterized2                        |     85|
|445   |          \tx_train_x40[4].tx_train_x40                     |tx_train_x40__parameterized3                        |     85|
|446   |          \tx_train_x40[5].tx_train_x40                     |tx_train_x40__parameterized4                        |     85|
|447   |          \tx_train_x40[6].tx_train_x40                     |tx_train_x40__parameterized5                        |     65|
|448   |          \tx_train_x40[7].tx_train_x40                     |tx_train_x40__parameterized6                        |     65|
|449   |        trainer                                             |hmc_soft_trainer                                    |   8598|
|450   |          flit_bram                                         |flit_bram                                           |   4597|
|451   |          old_rx_flit_logger                                |old_flit_logger                                     |   3349|
|452   |            fifo                                            |FIFO__parameterized2                                |     35|
|453   |      hmc_pmd                                               |hmc_pmd__parameterized0                             |    850|
|454   |        reset_synchronizer_gtwiz_buffbypass_rx_reset_0_inst |gtwizard_ultrascale_0_example_reset_synchronizer    |      5|
|455   |        hmc_init_state                                      |hmc_init_state                                      |     25|
|456   |        reset_synchronizer_gtwiz_buffbypass_tx_reset_inst   |gtwizard_ultrascale_0_example_reset_synchronizer__7 |      6|
|457   |    picobus_to_i2c                                          |picobus_to_i2c                                      |     42|
|458   |      pb2_i2c_fpga_power                                    |PicoBusToI2C__parameterized1                        |      8|
|459   |      pb2i2c_hmc                                            |PicoBusToI2C                                        |      8|
|460   |      pb2i2c_hmc_power                                      |PicoBusToI2C__parameterized0                        |     10|
|461   |      pb2i2c_system_power                                   |PicoBusToI2C__parameterized3                        |      8|
|462   |      pb2i2c_temp                                           |PicoBusToI2C__parameterized2                        |      8|
+------+------------------------------------------------------------+----------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:54 ; elapsed = 00:05:54 . Memory (MB): peak = 3054.262 ; gain = 2210.121 ; free physical = 22620 ; free virtual = 32675
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2242 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:03 ; elapsed = 00:04:17 . Memory (MB): peak = 3058.176 ; gain = 682.840 ; free physical = 22619 ; free virtual = 32675
Synthesis Optimization Complete : Time (s): cpu = 00:04:54 ; elapsed = 00:05:54 . Memory (MB): peak = 3058.176 ; gain = 2214.035 ; free physical = 22620 ; free virtual = 32675
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 65884 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65882 instances were transformed.
  BUFG => BUFGCE: 12 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 3 instances
  LD => LDCE: 65536 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 250 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 68 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances
  SYSMON => SYSMONE1: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1076 Infos, 735 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:31 ; elapsed = 00:06:51 . Memory (MB): peak = 3110.289 ; gain = 2194.812 ; free physical = 25771 ; free virtual = 35826
write_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 3142.309 ; gain = 32.020 ; free physical = 25739 ; free virtual = 35824
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3142.309 ; gain = 0.000 ; free physical = 25741 ; free virtual = 35826
INFO: [Common 17-206] Exiting Vivado at Mon Jan 29 00:55:57 2018...
