MyHDL Conversion to Verilog and VHDL  
Python bfm ==> Verilog bfm  

