// Seed: 3256667784
module module_0 (
    output tri1 id_0,
    output wire id_1,
    output supply1 id_2,
    output tri0 id_3,
    output wand id_4
);
  logic [-1  &  -1 'b0 : 1] id_6;
  wire [1 : 1] id_7;
  assign id_1 = id_7;
  wire id_8;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    output tri id_2,
    output uwire id_3,
    input wor id_4,
    input uwire id_5,
    input uwire id_6,
    input wor id_7
);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_0,
      id_3
  );
  assign modCall_1.id_4 = 0;
  parameter id_9 = {-1{1}};
endmodule
