OPT_DESIGN_PATH=D:/RTL_FPGA/VERILOG/aula21_bcd3bits/sim_sum_correction_1bit/work/@_opt
