
*** Running vivado
    with args -log design_1_axis_subset_converter_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_subset_converter_0_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_axis_subset_converter_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 341.723 ; gain = 79.902
INFO: [Synth 8-638] synthesizing module 'design_1_axis_subset_converter_0_1' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_1/synth/design_1_axis_subset_converter_0_1.v:58]
INFO: [Synth 8-638] synthesizing module 'top_design_1_axis_subset_converter_0_1' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/top_design_1_axis_subset_converter_0_1.v:60]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_13_core' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/bd78/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_13_core' (1#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/bd78/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'tdata_design_1_axis_subset_converter_0_1' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tdata_design_1_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-256] done synthesizing module 'tdata_design_1_axis_subset_converter_0_1' (2#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tdata_design_1_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-638] synthesizing module 'tuser_design_1_axis_subset_converter_0_1' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tuser_design_1_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-256] done synthesizing module 'tuser_design_1_axis_subset_converter_0_1' (3#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tuser_design_1_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-638] synthesizing module 'tid_design_1_axis_subset_converter_0_1' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tid_design_1_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-256] done synthesizing module 'tid_design_1_axis_subset_converter_0_1' (4#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tid_design_1_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-638] synthesizing module 'tdest_design_1_axis_subset_converter_0_1' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tdest_design_1_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-256] done synthesizing module 'tdest_design_1_axis_subset_converter_0_1' (5#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tdest_design_1_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-638] synthesizing module 'tstrb_design_1_axis_subset_converter_0_1' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tstrb_design_1_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-256] done synthesizing module 'tstrb_design_1_axis_subset_converter_0_1' (6#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tstrb_design_1_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-638] synthesizing module 'tkeep_design_1_axis_subset_converter_0_1' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tkeep_design_1_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-256] done synthesizing module 'tkeep_design_1_axis_subset_converter_0_1' (7#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tkeep_design_1_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-638] synthesizing module 'tlast_design_1_axis_subset_converter_0_1' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tlast_design_1_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-256] done synthesizing module 'tlast_design_1_axis_subset_converter_0_1' (8#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/tlast_design_1_axis_subset_converter_0_1.v:48]
INFO: [Synth 8-256] done synthesizing module 'top_design_1_axis_subset_converter_0_1' (9#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_1/hdl/top_design_1_axis_subset_converter_0_1.v:60]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_subset_converter_0_1' (10#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_1/synth/design_1_axis_subset_converter_0_1.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 382.051 ; gain = 120.230
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 382.051 ; gain = 120.230
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.279 . Memory (MB): peak = 606.090 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:01:22 . Memory (MB): peak = 606.090 ; gain = 344.270
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:01:22 . Memory (MB): peak = 606.090 ; gain = 344.270
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:01:22 . Memory (MB): peak = 606.090 ; gain = 344.270
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:01:22 . Memory (MB): peak = 606.090 ; gain = 344.270
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:01:23 . Memory (MB): peak = 606.090 ; gain = 344.270
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:39 . Memory (MB): peak = 643.734 ; gain = 381.914
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:39 . Memory (MB): peak = 643.734 ; gain = 381.914
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:01:39 . Memory (MB): peak = 653.875 ; gain = 392.055
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:01:40 . Memory (MB): peak = 653.875 ; gain = 392.055
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:01:40 . Memory (MB): peak = 653.875 ; gain = 392.055
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:01:40 . Memory (MB): peak = 653.875 ; gain = 392.055
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:01:40 . Memory (MB): peak = 653.875 ; gain = 392.055
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:01:40 . Memory (MB): peak = 653.875 ; gain = 392.055
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:01:40 . Memory (MB): peak = 653.875 ; gain = 392.055

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:01:40 . Memory (MB): peak = 653.875 ; gain = 392.055
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:42 . Memory (MB): peak = 671.469 ; gain = 412.277
