SIM             = icarus
WAVE            = True
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/pipelined_adder_32bit.sv
TOPLEVEL        = pipelined_adder_32bit
MODULE          = test_pipelined_adder
PYTHONPATH      = /src
HASH            = 5-32_bit_pipeline_adder_using_carry_lookahead_architecture
