#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x172f630 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x172f7c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x17212d0 .functor NOT 1, L_0x1787c40, C4<0>, C4<0>, C4<0>;
L_0x1787a20 .functor XOR 2, L_0x17878c0, L_0x1787980, C4<00>, C4<00>;
L_0x1787b30 .functor XOR 2, L_0x1787a20, L_0x1787a90, C4<00>, C4<00>;
v0x1780890_0 .net *"_ivl_10", 1 0, L_0x1787a90;  1 drivers
v0x1780990_0 .net *"_ivl_12", 1 0, L_0x1787b30;  1 drivers
v0x1780a70_0 .net *"_ivl_2", 1 0, L_0x1783c50;  1 drivers
v0x1780b30_0 .net *"_ivl_4", 1 0, L_0x17878c0;  1 drivers
v0x1780c10_0 .net *"_ivl_6", 1 0, L_0x1787980;  1 drivers
v0x1780d40_0 .net *"_ivl_8", 1 0, L_0x1787a20;  1 drivers
v0x1780e20_0 .net "a", 0 0, v0x177c220_0;  1 drivers
v0x1780ec0_0 .net "b", 0 0, v0x177c2c0_0;  1 drivers
v0x1780f60_0 .net "c", 0 0, v0x177c360_0;  1 drivers
v0x1781000_0 .var "clk", 0 0;
v0x17810a0_0 .net "d", 0 0, v0x177c4a0_0;  1 drivers
v0x1781140_0 .net "out_pos_dut", 0 0, L_0x1787560;  1 drivers
v0x17811e0_0 .net "out_pos_ref", 0 0, L_0x1782710;  1 drivers
v0x1781280_0 .net "out_sop_dut", 0 0, L_0x1784110;  1 drivers
v0x1781320_0 .net "out_sop_ref", 0 0, L_0x17569d0;  1 drivers
v0x17813c0_0 .var/2u "stats1", 223 0;
v0x1781460_0 .var/2u "strobe", 0 0;
v0x1781500_0 .net "tb_match", 0 0, L_0x1787c40;  1 drivers
v0x17815d0_0 .net "tb_mismatch", 0 0, L_0x17212d0;  1 drivers
v0x1781670_0 .net "wavedrom_enable", 0 0, v0x177c770_0;  1 drivers
v0x1781740_0 .net "wavedrom_title", 511 0, v0x177c810_0;  1 drivers
L_0x1783c50 .concat [ 1 1 0 0], L_0x1782710, L_0x17569d0;
L_0x17878c0 .concat [ 1 1 0 0], L_0x1782710, L_0x17569d0;
L_0x1787980 .concat [ 1 1 0 0], L_0x1787560, L_0x1784110;
L_0x1787a90 .concat [ 1 1 0 0], L_0x1782710, L_0x17569d0;
L_0x1787c40 .cmp/eeq 2, L_0x1783c50, L_0x1787b30;
S_0x172f950 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x172f7c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17216b0 .functor AND 1, v0x177c360_0, v0x177c4a0_0, C4<1>, C4<1>;
L_0x1721a90 .functor NOT 1, v0x177c220_0, C4<0>, C4<0>, C4<0>;
L_0x1721e70 .functor NOT 1, v0x177c2c0_0, C4<0>, C4<0>, C4<0>;
L_0x17220f0 .functor AND 1, L_0x1721a90, L_0x1721e70, C4<1>, C4<1>;
L_0x173a1c0 .functor AND 1, L_0x17220f0, v0x177c360_0, C4<1>, C4<1>;
L_0x17569d0 .functor OR 1, L_0x17216b0, L_0x173a1c0, C4<0>, C4<0>;
L_0x1781b90 .functor NOT 1, v0x177c2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1781c00 .functor OR 1, L_0x1781b90, v0x177c4a0_0, C4<0>, C4<0>;
L_0x1781d10 .functor AND 1, v0x177c360_0, L_0x1781c00, C4<1>, C4<1>;
L_0x1781dd0 .functor NOT 1, v0x177c220_0, C4<0>, C4<0>, C4<0>;
L_0x1781ea0 .functor OR 1, L_0x1781dd0, v0x177c2c0_0, C4<0>, C4<0>;
L_0x1781f10 .functor AND 1, L_0x1781d10, L_0x1781ea0, C4<1>, C4<1>;
L_0x1782090 .functor NOT 1, v0x177c2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1782100 .functor OR 1, L_0x1782090, v0x177c4a0_0, C4<0>, C4<0>;
L_0x1782020 .functor AND 1, v0x177c360_0, L_0x1782100, C4<1>, C4<1>;
L_0x1782290 .functor NOT 1, v0x177c220_0, C4<0>, C4<0>, C4<0>;
L_0x1782390 .functor OR 1, L_0x1782290, v0x177c4a0_0, C4<0>, C4<0>;
L_0x1782450 .functor AND 1, L_0x1782020, L_0x1782390, C4<1>, C4<1>;
L_0x1782600 .functor XNOR 1, L_0x1781f10, L_0x1782450, C4<0>, C4<0>;
v0x1720c00_0 .net *"_ivl_0", 0 0, L_0x17216b0;  1 drivers
v0x1721000_0 .net *"_ivl_12", 0 0, L_0x1781b90;  1 drivers
v0x17213e0_0 .net *"_ivl_14", 0 0, L_0x1781c00;  1 drivers
v0x17217c0_0 .net *"_ivl_16", 0 0, L_0x1781d10;  1 drivers
v0x1721ba0_0 .net *"_ivl_18", 0 0, L_0x1781dd0;  1 drivers
v0x1721f80_0 .net *"_ivl_2", 0 0, L_0x1721a90;  1 drivers
v0x1722200_0 .net *"_ivl_20", 0 0, L_0x1781ea0;  1 drivers
v0x177a790_0 .net *"_ivl_24", 0 0, L_0x1782090;  1 drivers
v0x177a870_0 .net *"_ivl_26", 0 0, L_0x1782100;  1 drivers
v0x177a950_0 .net *"_ivl_28", 0 0, L_0x1782020;  1 drivers
v0x177aa30_0 .net *"_ivl_30", 0 0, L_0x1782290;  1 drivers
v0x177ab10_0 .net *"_ivl_32", 0 0, L_0x1782390;  1 drivers
v0x177abf0_0 .net *"_ivl_36", 0 0, L_0x1782600;  1 drivers
L_0x7fa666d9a018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x177acb0_0 .net *"_ivl_38", 0 0, L_0x7fa666d9a018;  1 drivers
v0x177ad90_0 .net *"_ivl_4", 0 0, L_0x1721e70;  1 drivers
v0x177ae70_0 .net *"_ivl_6", 0 0, L_0x17220f0;  1 drivers
v0x177af50_0 .net *"_ivl_8", 0 0, L_0x173a1c0;  1 drivers
v0x177b030_0 .net "a", 0 0, v0x177c220_0;  alias, 1 drivers
v0x177b0f0_0 .net "b", 0 0, v0x177c2c0_0;  alias, 1 drivers
v0x177b1b0_0 .net "c", 0 0, v0x177c360_0;  alias, 1 drivers
v0x177b270_0 .net "d", 0 0, v0x177c4a0_0;  alias, 1 drivers
v0x177b330_0 .net "out_pos", 0 0, L_0x1782710;  alias, 1 drivers
v0x177b3f0_0 .net "out_sop", 0 0, L_0x17569d0;  alias, 1 drivers
v0x177b4b0_0 .net "pos0", 0 0, L_0x1781f10;  1 drivers
v0x177b570_0 .net "pos1", 0 0, L_0x1782450;  1 drivers
L_0x1782710 .functor MUXZ 1, L_0x7fa666d9a018, L_0x1781f10, L_0x1782600, C4<>;
S_0x177b6f0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x172f7c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x177c220_0 .var "a", 0 0;
v0x177c2c0_0 .var "b", 0 0;
v0x177c360_0 .var "c", 0 0;
v0x177c400_0 .net "clk", 0 0, v0x1781000_0;  1 drivers
v0x177c4a0_0 .var "d", 0 0;
v0x177c590_0 .var/2u "fail", 0 0;
v0x177c630_0 .var/2u "fail1", 0 0;
v0x177c6d0_0 .net "tb_match", 0 0, L_0x1787c40;  alias, 1 drivers
v0x177c770_0 .var "wavedrom_enable", 0 0;
v0x177c810_0 .var "wavedrom_title", 511 0;
E_0x172dfa0/0 .event negedge, v0x177c400_0;
E_0x172dfa0/1 .event posedge, v0x177c400_0;
E_0x172dfa0 .event/or E_0x172dfa0/0, E_0x172dfa0/1;
S_0x177ba20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x177b6f0;
 .timescale -12 -12;
v0x177bc60_0 .var/2s "i", 31 0;
E_0x172de40 .event posedge, v0x177c400_0;
S_0x177bd60 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x177b6f0;
 .timescale -12 -12;
v0x177bf60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x177c040 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x177b6f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x177c9f0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x172f7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17828c0 .functor NOT 1, v0x177c220_0, C4<0>, C4<0>, C4<0>;
L_0x1782950 .functor NOT 1, v0x177c2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1782af0 .functor AND 1, L_0x17828c0, L_0x1782950, C4<1>, C4<1>;
L_0x1782c00 .functor NOT 1, v0x177c360_0, C4<0>, C4<0>, C4<0>;
L_0x1782db0 .functor AND 1, L_0x1782af0, L_0x1782c00, C4<1>, C4<1>;
L_0x1782ec0 .functor NOT 1, v0x177c4a0_0, C4<0>, C4<0>, C4<0>;
L_0x1783080 .functor AND 1, L_0x1782db0, L_0x1782ec0, C4<1>, C4<1>;
L_0x1783190 .functor NOT 1, v0x177c220_0, C4<0>, C4<0>, C4<0>;
L_0x1783360 .functor NOT 1, v0x177c2c0_0, C4<0>, C4<0>, C4<0>;
L_0x17833d0 .functor AND 1, L_0x1783190, L_0x1783360, C4<1>, C4<1>;
L_0x1783540 .functor AND 1, L_0x17833d0, v0x177c360_0, C4<1>, C4<1>;
L_0x17835b0 .functor NOT 1, v0x177c4a0_0, C4<0>, C4<0>, C4<0>;
L_0x1783690 .functor AND 1, L_0x1783540, L_0x17835b0, C4<1>, C4<1>;
L_0x17837a0 .functor OR 1, L_0x1783080, L_0x1783690, C4<0>, C4<0>;
L_0x1783620 .functor AND 1, v0x177c220_0, v0x177c2c0_0, C4<1>, C4<1>;
L_0x1783930 .functor AND 1, L_0x1783620, v0x177c360_0, C4<1>, C4<1>;
L_0x1783a80 .functor AND 1, L_0x1783930, v0x177c4a0_0, C4<1>, C4<1>;
L_0x1783b40 .functor OR 1, L_0x17837a0, L_0x1783a80, C4<0>, C4<0>;
L_0x1783cf0 .functor AND 1, v0x177c220_0, v0x177c2c0_0, C4<1>, C4<1>;
L_0x1783d60 .functor AND 1, L_0x1783cf0, v0x177c360_0, C4<1>, C4<1>;
L_0x1783ed0 .functor NOT 1, v0x177c4a0_0, C4<0>, C4<0>, C4<0>;
L_0x1783f40 .functor AND 1, L_0x1783d60, L_0x1783ed0, C4<1>, C4<1>;
L_0x1784110 .functor OR 1, L_0x1783b40, L_0x1783f40, C4<0>, C4<0>;
L_0x1784270 .functor NOT 1, v0x177c220_0, C4<0>, C4<0>, C4<0>;
L_0x17843b0 .functor NOT 1, v0x177c2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1784420 .functor OR 1, L_0x1784270, L_0x17843b0, C4<0>, C4<0>;
L_0x1784610 .functor NOT 1, v0x177c360_0, C4<0>, C4<0>, C4<0>;
L_0x1784680 .functor OR 1, L_0x1784420, L_0x1784610, C4<0>, C4<0>;
L_0x1784880 .functor NOT 1, v0x177c4a0_0, C4<0>, C4<0>, C4<0>;
L_0x17848f0 .functor OR 1, L_0x1784680, L_0x1784880, C4<0>, C4<0>;
L_0x1784b00 .functor NOT 1, v0x177c2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1784b70 .functor OR 1, v0x177c220_0, L_0x1784b00, C4<0>, C4<0>;
L_0x1784d40 .functor NOT 1, v0x177c360_0, C4<0>, C4<0>, C4<0>;
L_0x1784db0 .functor OR 1, L_0x1784b70, L_0x1784d40, C4<0>, C4<0>;
L_0x1784fe0 .functor NOT 1, v0x177c4a0_0, C4<0>, C4<0>, C4<0>;
L_0x1785050 .functor OR 1, L_0x1784db0, L_0x1784fe0, C4<0>, C4<0>;
L_0x1785290 .functor AND 1, L_0x17848f0, L_0x1785050, C4<1>, C4<1>;
L_0x17853a0 .functor NOT 1, v0x177c220_0, C4<0>, C4<0>, C4<0>;
L_0x1785160 .functor OR 1, L_0x17853a0, v0x177c2c0_0, C4<0>, C4<0>;
L_0x1785220 .functor NOT 1, v0x177c360_0, C4<0>, C4<0>, C4<0>;
L_0x1785560 .functor OR 1, L_0x1785160, L_0x1785220, C4<0>, C4<0>;
L_0x1785670 .functor NOT 1, v0x177c4a0_0, C4<0>, C4<0>, C4<0>;
L_0x1785840 .functor OR 1, L_0x1785560, L_0x1785670, C4<0>, C4<0>;
L_0x1785950 .functor AND 1, L_0x1785290, L_0x1785840, C4<1>, C4<1>;
L_0x1785bd0 .functor NOT 1, v0x177c220_0, C4<0>, C4<0>, C4<0>;
L_0x1785c40 .functor NOT 1, v0x177c2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1785e30 .functor OR 1, L_0x1785bd0, L_0x1785c40, C4<0>, C4<0>;
L_0x1785f40 .functor OR 1, L_0x1785e30, v0x177c360_0, C4<0>, C4<0>;
L_0x1786190 .functor NOT 1, v0x177c4a0_0, C4<0>, C4<0>, C4<0>;
L_0x1786200 .functor OR 1, L_0x1785f40, L_0x1786190, C4<0>, C4<0>;
L_0x17864b0 .functor AND 1, L_0x1785950, L_0x1786200, C4<1>, C4<1>;
L_0x17865c0 .functor NOT 1, v0x177c220_0, C4<0>, C4<0>, C4<0>;
L_0x17867e0 .functor NOT 1, v0x177c2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1786a60 .functor OR 1, L_0x17865c0, L_0x17867e0, C4<0>, C4<0>;
L_0x1786d30 .functor NOT 1, v0x177c360_0, C4<0>, C4<0>, C4<0>;
L_0x1786fb0 .functor OR 1, L_0x1786a60, L_0x1786d30, C4<0>, C4<0>;
L_0x1787290 .functor OR 1, L_0x1786fb0, v0x177c4a0_0, C4<0>, C4<0>;
L_0x1787560 .functor AND 1, L_0x17864b0, L_0x1787290, C4<1>, C4<1>;
v0x177cbb0_0 .net *"_ivl_0", 0 0, L_0x17828c0;  1 drivers
v0x177cc90_0 .net *"_ivl_10", 0 0, L_0x1782ec0;  1 drivers
v0x177cd70_0 .net *"_ivl_100", 0 0, L_0x17864b0;  1 drivers
v0x177ce60_0 .net *"_ivl_102", 0 0, L_0x17865c0;  1 drivers
v0x177cf40_0 .net *"_ivl_104", 0 0, L_0x17867e0;  1 drivers
v0x177d070_0 .net *"_ivl_106", 0 0, L_0x1786a60;  1 drivers
v0x177d150_0 .net *"_ivl_108", 0 0, L_0x1786d30;  1 drivers
v0x177d230_0 .net *"_ivl_110", 0 0, L_0x1786fb0;  1 drivers
v0x177d310_0 .net *"_ivl_112", 0 0, L_0x1787290;  1 drivers
v0x177d480_0 .net *"_ivl_12", 0 0, L_0x1783080;  1 drivers
v0x177d560_0 .net *"_ivl_14", 0 0, L_0x1783190;  1 drivers
v0x177d640_0 .net *"_ivl_16", 0 0, L_0x1783360;  1 drivers
v0x177d720_0 .net *"_ivl_18", 0 0, L_0x17833d0;  1 drivers
v0x177d800_0 .net *"_ivl_2", 0 0, L_0x1782950;  1 drivers
v0x177d8e0_0 .net *"_ivl_20", 0 0, L_0x1783540;  1 drivers
v0x177d9c0_0 .net *"_ivl_22", 0 0, L_0x17835b0;  1 drivers
v0x177daa0_0 .net *"_ivl_24", 0 0, L_0x1783690;  1 drivers
v0x177dc90_0 .net *"_ivl_26", 0 0, L_0x17837a0;  1 drivers
v0x177dd70_0 .net *"_ivl_28", 0 0, L_0x1783620;  1 drivers
v0x177de50_0 .net *"_ivl_30", 0 0, L_0x1783930;  1 drivers
v0x177df30_0 .net *"_ivl_32", 0 0, L_0x1783a80;  1 drivers
v0x177e010_0 .net *"_ivl_34", 0 0, L_0x1783b40;  1 drivers
v0x177e0f0_0 .net *"_ivl_36", 0 0, L_0x1783cf0;  1 drivers
v0x177e1d0_0 .net *"_ivl_38", 0 0, L_0x1783d60;  1 drivers
v0x177e2b0_0 .net *"_ivl_4", 0 0, L_0x1782af0;  1 drivers
v0x177e390_0 .net *"_ivl_40", 0 0, L_0x1783ed0;  1 drivers
v0x177e470_0 .net *"_ivl_42", 0 0, L_0x1783f40;  1 drivers
v0x177e550_0 .net *"_ivl_46", 0 0, L_0x1784270;  1 drivers
v0x177e630_0 .net *"_ivl_48", 0 0, L_0x17843b0;  1 drivers
v0x177e710_0 .net *"_ivl_50", 0 0, L_0x1784420;  1 drivers
v0x177e7f0_0 .net *"_ivl_52", 0 0, L_0x1784610;  1 drivers
v0x177e8d0_0 .net *"_ivl_54", 0 0, L_0x1784680;  1 drivers
v0x177e9b0_0 .net *"_ivl_56", 0 0, L_0x1784880;  1 drivers
v0x177eca0_0 .net *"_ivl_58", 0 0, L_0x17848f0;  1 drivers
v0x177ed80_0 .net *"_ivl_6", 0 0, L_0x1782c00;  1 drivers
v0x177ee60_0 .net *"_ivl_60", 0 0, L_0x1784b00;  1 drivers
v0x177ef40_0 .net *"_ivl_62", 0 0, L_0x1784b70;  1 drivers
v0x177f020_0 .net *"_ivl_64", 0 0, L_0x1784d40;  1 drivers
v0x177f100_0 .net *"_ivl_66", 0 0, L_0x1784db0;  1 drivers
v0x177f1e0_0 .net *"_ivl_68", 0 0, L_0x1784fe0;  1 drivers
v0x177f2c0_0 .net *"_ivl_70", 0 0, L_0x1785050;  1 drivers
v0x177f3a0_0 .net *"_ivl_72", 0 0, L_0x1785290;  1 drivers
v0x177f480_0 .net *"_ivl_74", 0 0, L_0x17853a0;  1 drivers
v0x177f560_0 .net *"_ivl_76", 0 0, L_0x1785160;  1 drivers
v0x177f640_0 .net *"_ivl_78", 0 0, L_0x1785220;  1 drivers
v0x177f720_0 .net *"_ivl_8", 0 0, L_0x1782db0;  1 drivers
v0x177f800_0 .net *"_ivl_80", 0 0, L_0x1785560;  1 drivers
v0x177f8e0_0 .net *"_ivl_82", 0 0, L_0x1785670;  1 drivers
v0x177f9c0_0 .net *"_ivl_84", 0 0, L_0x1785840;  1 drivers
v0x177faa0_0 .net *"_ivl_86", 0 0, L_0x1785950;  1 drivers
v0x177fb80_0 .net *"_ivl_88", 0 0, L_0x1785bd0;  1 drivers
v0x177fc60_0 .net *"_ivl_90", 0 0, L_0x1785c40;  1 drivers
v0x177fd40_0 .net *"_ivl_92", 0 0, L_0x1785e30;  1 drivers
v0x177fe20_0 .net *"_ivl_94", 0 0, L_0x1785f40;  1 drivers
v0x177ff00_0 .net *"_ivl_96", 0 0, L_0x1786190;  1 drivers
v0x177ffe0_0 .net *"_ivl_98", 0 0, L_0x1786200;  1 drivers
v0x17800c0_0 .net "a", 0 0, v0x177c220_0;  alias, 1 drivers
v0x1780160_0 .net "b", 0 0, v0x177c2c0_0;  alias, 1 drivers
v0x1780250_0 .net "c", 0 0, v0x177c360_0;  alias, 1 drivers
v0x1780340_0 .net "d", 0 0, v0x177c4a0_0;  alias, 1 drivers
v0x1780430_0 .net "out_pos", 0 0, L_0x1787560;  alias, 1 drivers
v0x17804f0_0 .net "out_sop", 0 0, L_0x1784110;  alias, 1 drivers
S_0x1780670 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x172f7c0;
 .timescale -12 -12;
E_0x17169f0 .event anyedge, v0x1781460_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1781460_0;
    %nor/r;
    %assign/vec4 v0x1781460_0, 0;
    %wait E_0x17169f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x177b6f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x177c590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x177c630_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x177b6f0;
T_4 ;
    %wait E_0x172dfa0;
    %load/vec4 v0x177c6d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x177c590_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x177b6f0;
T_5 ;
    %wait E_0x172de40;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x177c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c2c0_0, 0;
    %assign/vec4 v0x177c220_0, 0;
    %wait E_0x172de40;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x177c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c2c0_0, 0;
    %assign/vec4 v0x177c220_0, 0;
    %wait E_0x172de40;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x177c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c2c0_0, 0;
    %assign/vec4 v0x177c220_0, 0;
    %wait E_0x172de40;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x177c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c2c0_0, 0;
    %assign/vec4 v0x177c220_0, 0;
    %wait E_0x172de40;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x177c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c2c0_0, 0;
    %assign/vec4 v0x177c220_0, 0;
    %wait E_0x172de40;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x177c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c2c0_0, 0;
    %assign/vec4 v0x177c220_0, 0;
    %wait E_0x172de40;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x177c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c2c0_0, 0;
    %assign/vec4 v0x177c220_0, 0;
    %wait E_0x172de40;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x177c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c2c0_0, 0;
    %assign/vec4 v0x177c220_0, 0;
    %wait E_0x172de40;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x177c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c2c0_0, 0;
    %assign/vec4 v0x177c220_0, 0;
    %wait E_0x172de40;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x177c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c2c0_0, 0;
    %assign/vec4 v0x177c220_0, 0;
    %wait E_0x172de40;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x177c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c2c0_0, 0;
    %assign/vec4 v0x177c220_0, 0;
    %wait E_0x172de40;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x177c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c2c0_0, 0;
    %assign/vec4 v0x177c220_0, 0;
    %wait E_0x172de40;
    %load/vec4 v0x177c590_0;
    %store/vec4 v0x177c630_0, 0, 1;
    %fork t_1, S_0x177ba20;
    %jmp t_0;
    .scope S_0x177ba20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x177bc60_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x177bc60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x172de40;
    %load/vec4 v0x177bc60_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x177c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c2c0_0, 0;
    %assign/vec4 v0x177c220_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x177bc60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x177bc60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x177b6f0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x172dfa0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x177c4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x177c2c0_0, 0;
    %assign/vec4 v0x177c220_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x177c590_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x177c630_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x172f7c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1781000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1781460_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x172f7c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1781000_0;
    %inv;
    %store/vec4 v0x1781000_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x172f7c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x177c400_0, v0x17815d0_0, v0x1780e20_0, v0x1780ec0_0, v0x1780f60_0, v0x17810a0_0, v0x1781320_0, v0x1781280_0, v0x17811e0_0, v0x1781140_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x172f7c0;
T_9 ;
    %load/vec4 v0x17813c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x17813c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17813c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x17813c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x17813c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17813c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x17813c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17813c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17813c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17813c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x172f7c0;
T_10 ;
    %wait E_0x172dfa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17813c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17813c0_0, 4, 32;
    %load/vec4 v0x1781500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x17813c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17813c0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17813c0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17813c0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1781320_0;
    %load/vec4 v0x1781320_0;
    %load/vec4 v0x1781280_0;
    %xor;
    %load/vec4 v0x1781320_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x17813c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17813c0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x17813c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17813c0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x17811e0_0;
    %load/vec4 v0x17811e0_0;
    %load/vec4 v0x1781140_0;
    %xor;
    %load/vec4 v0x17811e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x17813c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17813c0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x17813c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17813c0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter10/response2/top_module.sv";
