// Seed: 80074183
module module_0;
  logic [7:0] id_2 = id_2[1 : 1], id_3;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input wire id_2,
    output supply1 id_3,
    output wand id_4,
    input uwire id_5,
    output wor id_6,
    input uwire id_7,
    input supply0 id_8,
    input supply1 id_9,
    output supply0 id_10
    , id_22,
    input supply1 id_11,
    output uwire id_12,
    input supply0 id_13,
    output tri0 id_14,
    output supply1 id_15,
    input tri0 id_16,
    output wire id_17,
    output wand id_18,
    input tri0 id_19,
    input supply1 id_20
    , id_23
);
  if (1) assign id_18 = 1'b0;
  else begin
    wire id_24;
  end
  module_0();
endmodule
