[INF:CM0023] Creating log file ../../build/regression/ParamNoDefault/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<122> s<121> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<30> c<2> s<29> l<1:1> el<1:14>
n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<2:14> el<2:19>
n<4> u<8> t<IntConst> p<9> l<2:21> el<2:22>
n<> u<9> t<Primary_literal> p<10> c<8> l<2:21> el<2:22>
n<> u<10> t<Constant_primary> p<11> c<9> l<2:21> el<2:22>
n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<2:21> el<2:22>
n<0> u<12> t<IntConst> p<13> l<2:23> el<2:24>
n<> u<13> t<Primary_literal> p<14> c<12> l<2:23> el<2:24>
n<> u<14> t<Constant_primary> p<15> c<13> l<2:23> el<2:24>
n<> u<15> t<Constant_expression> p<16> c<14> l<2:23> el<2:24>
n<> u<16> t<Constant_range> p<17> c<11> l<2:21> el<2:24>
n<> u<17> t<Packed_dimension> p<18> c<16> l<2:20> el<2:25>
n<> u<18> t<Data_type> p<19> c<7> l<2:14> el<2:25>
n<> u<19> t<Data_type_or_implicit> p<23> c<18> s<22> l<2:14> el<2:25>
n<A> u<20> t<StringConst> p<21> l<2:26> el<2:27>
n<> u<21> t<Param_assignment> p<22> c<20> l<2:26> el<2:27>
n<> u<22> t<List_of_param_assignments> p<23> c<21> l<2:26> el<2:27>
n<> u<23> t<Parameter_declaration> p<24> c<19> l<2:4> el<2:27>
n<> u<24> t<Package_or_generate_item_declaration> p<25> c<23> l<2:4> el<2:28>
n<> u<25> t<Module_or_generate_item_declaration> p<26> c<24> l<2:4> el<2:28>
n<> u<26> t<Module_common_item> p<27> c<25> l<2:4> el<2:28>
n<> u<27> t<Module_or_generate_item> p<28> c<26> l<2:4> el<2:28>
n<> u<28> t<Non_port_module_item> p<29> c<27> l<2:4> el<2:28>
n<> u<29> t<Module_item> p<30> c<28> l<2:4> el<2:28>
n<> u<30> t<Module_declaration> p<31> c<6> l<1:1> el<4:10>
n<> u<31> t<Description> p<121> c<30> s<120> l<1:1> el<4:10>
n<> u<32> t<Module_keyword> p<36> s<33> l<6:1> el<6:7>
n<top> u<33> t<StringConst> p<36> s<35> l<6:8> el<6:11>
n<> u<34> t<Port> p<35> l<6:12> el<6:12>
n<> u<35> t<List_of_ports> p<36> c<34> l<6:11> el<6:13>
n<> u<36> t<Module_nonansi_header> p<119> c<32> s<66> l<6:1> el<6:14>
n<> u<37> t<Struct_keyword> p<38> l<7:12> el<7:18>
n<> u<38> t<Struct_union> p<57> c<37> s<39> l<7:12> el<7:18>
n<> u<39> t<Packed_keyword> p<57> s<56> l<7:19> el<7:25>
n<> u<40> t<IntVec_TypeLogic> p<51> s<50> l<8:7> el<8:12>
n<1> u<41> t<IntConst> p<42> l<8:14> el<8:15>
n<> u<42> t<Primary_literal> p<43> c<41> l<8:14> el<8:15>
n<> u<43> t<Constant_primary> p<44> c<42> l<8:14> el<8:15>
n<> u<44> t<Constant_expression> p<49> c<43> s<48> l<8:14> el<8:15>
n<0> u<45> t<IntConst> p<46> l<8:16> el<8:17>
n<> u<46> t<Primary_literal> p<47> c<45> l<8:16> el<8:17>
n<> u<47> t<Constant_primary> p<48> c<46> l<8:16> el<8:17>
n<> u<48> t<Constant_expression> p<49> c<47> l<8:16> el<8:17>
n<> u<49> t<Constant_range> p<50> c<44> l<8:14> el<8:17>
n<> u<50> t<Packed_dimension> p<51> c<49> l<8:13> el<8:18>
n<> u<51> t<Data_type> p<52> c<40> l<8:7> el<8:18>
n<> u<52> t<Data_type_or_void> p<56> c<51> s<55> l<8:7> el<8:18>
n<a> u<53> t<StringConst> p<54> l<8:19> el<8:20>
n<> u<54> t<Variable_decl_assignment> p<55> c<53> l<8:19> el<8:20>
n<> u<55> t<List_of_variable_decl_assignments> p<56> c<54> l<8:19> el<8:20>
n<> u<56> t<Struct_union_member> p<57> c<52> l<8:7> el<8:21>
n<> u<57> t<Data_type> p<59> c<38> s<58> l<7:12> el<10:5>
n<struct_1> u<58> t<StringConst> p<59> l<10:6> el<10:14>
n<> u<59> t<Type_declaration> p<60> c<57> l<7:4> el<10:15>
n<> u<60> t<Data_declaration> p<61> c<59> l<7:4> el<10:15>
n<> u<61> t<Package_or_generate_item_declaration> p<62> c<60> l<7:4> el<10:15>
n<> u<62> t<Module_or_generate_item_declaration> p<63> c<61> l<7:4> el<10:15>
n<> u<63> t<Module_common_item> p<64> c<62> l<7:4> el<10:15>
n<> u<64> t<Module_or_generate_item> p<65> c<63> l<7:4> el<10:15>
n<> u<65> t<Non_port_module_item> p<66> c<64> l<7:4> el<10:15>
n<> u<66> t<Module_item> p<119> c<65> s<98> l<7:4> el<10:15>
n<struct_1> u<67> t<StringConst> p<68> l<14:14> el<14:22>
n<> u<68> t<Data_type> p<69> c<67> l<14:14> el<14:22>
n<> u<69> t<Data_type_or_implicit> p<92> c<68> s<91> l<14:14> el<14:22>
n<X> u<70> t<StringConst> p<90> s<89> l<14:23> el<14:24>
n<a> u<71> t<StringConst> p<72> l<14:29> el<14:30>
n<> u<72> t<Structure_pattern_key> p<83> c<71> s<76> l<14:29> el<14:30>
n<> u<73> t<Number_Tick1> p<74> l<14:32> el<14:34>
n<> u<74> t<Primary_literal> p<75> c<73> l<14:32> el<14:34>
n<> u<75> t<Primary> p<76> c<74> l<14:32> el<14:34>
n<> u<76> t<Expression> p<83> c<75> s<78> l<14:32> el<14:34>
n<b> u<77> t<StringConst> p<78> l<14:36> el<14:37>
n<> u<78> t<Structure_pattern_key> p<83> c<77> s<82> l<14:36> el<14:37>
n<> u<79> t<Number_Tick0> p<80> l<14:39> el<14:41>
n<> u<80> t<Primary_literal> p<81> c<79> l<14:39> el<14:41>
n<> u<81> t<Primary> p<82> c<80> l<14:39> el<14:41>
n<> u<82> t<Expression> p<83> c<81> l<14:39> el<14:41>
n<> u<83> t<Assignment_pattern> p<84> c<72> l<14:27> el<14:42>
n<> u<84> t<Assignment_pattern_expression> p<85> c<83> l<14:27> el<14:42>
n<> u<85> t<Constant_assignment_pattern_expression> p<86> c<84> l<14:27> el<14:42>
n<> u<86> t<Constant_primary> p<87> c<85> l<14:27> el<14:42>
n<> u<87> t<Constant_expression> p<88> c<86> l<14:27> el<14:42>
n<> u<88> t<Constant_mintypmax_expression> p<89> c<87> l<14:27> el<14:42>
n<> u<89> t<Constant_param_expression> p<90> c<88> l<14:27> el<14:42>
n<> u<90> t<Param_assignment> p<91> c<70> l<14:23> el<14:42>
n<> u<91> t<List_of_param_assignments> p<92> c<90> l<14:23> el<14:42>
n<> u<92> t<Parameter_declaration> p<93> c<69> l<14:4> el<14:42>
n<> u<93> t<Package_or_generate_item_declaration> p<94> c<92> l<14:4> el<14:43>
n<> u<94> t<Module_or_generate_item_declaration> p<95> c<93> l<14:4> el<14:43>
n<> u<95> t<Module_common_item> p<96> c<94> l<14:4> el<14:43>
n<> u<96> t<Module_or_generate_item> p<97> c<95> l<14:4> el<14:43>
n<> u<97> t<Non_port_module_item> p<98> c<96> l<14:4> el<14:43>
n<> u<98> t<Module_item> p<119> c<97> s<118> l<14:4> el<14:43>
n<dut> u<99> t<StringConst> p<115> s<109> l<17:4> el<17:7>
n<A> u<100> t<StringConst> p<107> s<106> l<17:11> el<17:12>
n<X> u<101> t<StringConst> p<102> l<17:13> el<17:14>
n<> u<102> t<Primary_literal> p<103> c<101> l<17:13> el<17:14>
n<> u<103> t<Primary> p<104> c<102> l<17:13> el<17:14>
n<> u<104> t<Expression> p<105> c<103> l<17:13> el<17:14>
n<> u<105> t<Mintypmax_expression> p<106> c<104> l<17:13> el<17:14>
n<> u<106> t<Param_expression> p<107> c<105> l<17:13> el<17:14>
n<> u<107> t<Named_parameter_assignment> p<108> c<100> l<17:10> el<17:15>
n<> u<108> t<List_of_parameter_assignments> p<109> c<107> l<17:10> el<17:15>
n<> u<109> t<Parameter_value_assignment> p<115> c<108> s<114> l<17:8> el<17:16>
n<u_dut> u<110> t<StringConst> p<111> l<17:17> el<17:22>
n<> u<111> t<Name_of_instance> p<114> c<110> s<113> l<17:17> el<17:22>
n<> u<112> t<Ordered_port_connection> p<113> l<17:23> el<17:23>
n<> u<113> t<List_of_port_connections> p<114> c<112> l<17:23> el<17:23>
n<> u<114> t<Hierarchical_instance> p<115> c<111> l<17:17> el<17:24>
n<> u<115> t<Module_instantiation> p<116> c<99> l<17:4> el<17:25>
n<> u<116> t<Module_or_generate_item> p<117> c<115> l<17:4> el<17:25>
n<> u<117> t<Non_port_module_item> p<118> c<116> l<17:4> el<17:25>
n<> u<118> t<Module_item> p<119> c<117> l<17:4> el<17:25>
n<> u<119> t<Module_declaration> p<120> c<36> l<6:1> el<18:10>
n<> u<120> t<Description> p<121> c<119> l<6:1> el<18:10>
n<> u<121> t<Source_text> p<122> c<31> l<1:1> el<18:10>
n<> u<122> t<Top_level_rule> c<1> l<1:1> el<19:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "dut".

[WRN:PA0205] dut.sv:6:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@dut".

[INF:CP0303] dut.sv:6:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:6:1: Top level module "work@top".

[ERR:UH0712] dut.sv:14:27: Undefined pattern key "b".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ParamNoDefault/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ParamNoDefault/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ParamNoDefault/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:1:1: , endln:4:10, parent:work@top
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.A), line:2:26, endln:2:27, parent:work@dut
    |vpiTypespec:
    \_logic_typespec: , line:2:14, endln:2:19, parent:work@dut.A
      |vpiParent:
      \_parameter: (work@dut.A), line:2:26, endln:2:27, parent:work@dut
      |vpiRange:
      \_range: , line:2:21, endln:2:24
        |vpiLeftRange:
        \_constant: , line:2:21, endln:2:22
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiParent:
          \_range: , line:2:21, endln:2:24
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:23, endln:2:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:2:21, endln:2:24
          |vpiConstType:9
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:4:10, parent:work@top
    |vpiName:A
    |vpiFullName:work@dut.A
  |vpiParamAssign:
  \_param_assign: , line:2:26, endln:2:27, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:4:10, parent:work@top
    |vpiLhs:
    \_parameter: (work@dut.A), line:2:26, endln:2:27, parent:work@dut
  |vpiDefName:work@dut
  |vpiParent:
  \_design: (work@top)
|uhdmallModules:
\_module: work@top (work@top) dut.sv:6:1: , endln:18:10, parent:work@top
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.X), line:14:23, endln:14:24, parent:work@top
    |vpiTypespec:
    \_struct_typespec: (struct_1), line:7:12, endln:7:18, parent:work@top
      |vpiName:struct_1
      |vpiInstance:
      \_module: work@top (work@top) dut.sv:6:1: , endln:18:10, parent:work@top
      |vpiParent:
      \_module: work@top (work@top) dut.sv:6:1: , endln:18:10, parent:work@top
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (a), line:8:19, endln:8:20, parent:struct_1
        |vpiParent:
        \_struct_typespec: (struct_1), line:7:12, endln:7:18, parent:work@top
        |vpiName:a
        |vpiTypespec:
        \_logic_typespec: , line:8:7, endln:8:12
          |vpiRange:
          \_range: , line:8:14, endln:8:17, parent:struct_1
            |vpiParent:
            \_struct_typespec: (struct_1), line:7:12, endln:7:18, parent:work@top
            |vpiLeftRange:
            \_constant: , line:8:14, endln:8:15
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_range: , line:8:14, endln:8:17, parent:struct_1
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:8:16, endln:8:17
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:8:14, endln:8:17, parent:struct_1
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:8
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:8
        |vpiRefEndColumnNo:18
    |vpiParent:
    \_module: work@top (work@top) dut.sv:6:1: , endln:18:10, parent:work@top
    |vpiName:X
    |vpiFullName:work@top.X
  |vpiParamAssign:
  \_param_assign: , line:14:23, endln:14:42, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:6:1: , endln:18:10, parent:work@top
    |vpiRhs:
    \_operation: , line:14:27, endln:14:42
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:14:32, endln:14:34
        |vpiPattern:
        \_constant: , line:14:32, endln:14:34
          |vpiDecompile:'1
          |vpiSize:-1
          |BIN:1
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (a), line:14:29, endln:14:30
          |vpiName:a
      |vpiOperand:
      \_tagged_pattern: , line:14:39, endln:14:41
        |vpiPattern:
        \_constant: , line:14:39, endln:14:41
          |vpiDecompile:'0
          |vpiSize:-1
          |BIN:0
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (b), line:14:36, endln:14:37
          |vpiName:b
    |vpiLhs:
    \_parameter: (work@top.X), line:14:23, endln:14:24, parent:work@top
  |vpiTypedef:
  \_struct_typespec: (struct_1), line:7:12, endln:7:18, parent:work@top
  |vpiDefName:work@top
  |vpiParent:
  \_design: (work@top)
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:6:1: , endln:18:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.X), line:14:23, endln:14:24, parent:work@top
    |vpiTypespec:
    \_struct_typespec: (struct_1), line:7:12, endln:7:18, parent:work@top.X
      |vpiName:struct_1
      |vpiInstance:
      \_module: work@top (work@top) dut.sv:6:1: , endln:18:10, parent:work@top
      |vpiParent:
      \_parameter: (work@top.X), line:14:23, endln:14:24, parent:work@top
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (a), line:8:19, endln:8:20, parent:struct_1
        |vpiParent:
        \_struct_typespec: (struct_1), line:7:12, endln:7:18, parent:work@top.X
        |vpiName:a
        |vpiTypespec:
        \_logic_typespec: , line:8:7, endln:8:12, parent:a
          |vpiParent:
          \_typespec_member: (a), line:8:19, endln:8:20, parent:struct_1
          |vpiRange:
          \_range: , line:8:14, endln:8:17
            |vpiParent:
            \_logic_typespec: , line:8:7, endln:8:12, parent:a
            |vpiLeftRange:
            \_constant: , line:8:14, endln:8:15
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_range: , line:8:14, endln:8:17
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:8:16, endln:8:17
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:8:14, endln:8:17
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:8
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:8
        |vpiRefEndColumnNo:18
    |vpiParent:
    \_module: work@top (work@top) dut.sv:6:1: , endln:18:10
    |vpiName:X
    |vpiFullName:work@top.X
  |vpiParamAssign:
  \_param_assign: , line:14:23, endln:14:42, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:6:1: , endln:18:10
    |vpiRhs:
    \_operation: , line:14:27, endln:14:42
      |vpiTypespec:
      \_struct_typespec: (struct_1), line:7:12, endln:7:18
        |vpiName:struct_1
        |vpiParent:
        \_operation: , line:14:27, endln:14:42
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (a), line:8:19, endln:8:20, parent:struct_1
          |vpiParent:
          \_struct_typespec: (struct_1), line:7:12, endln:7:18
          |vpiName:a
          |vpiTypespec:
          \_logic_typespec: , line:8:7, endln:8:12, parent:a
            |vpiParent:
            \_typespec_member: (a), line:8:19, endln:8:20, parent:struct_1
            |vpiRange:
            \_range: , line:8:14, endln:8:17
              |vpiParent:
              \_logic_typespec: , line:8:7, endln:8:12, parent:a
              |vpiLeftRange:
              \_constant: , line:8:14, endln:8:15
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiParent:
                \_range: , line:8:14, endln:8:17
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:8:16, endln:8:17
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiParent:
                \_range: , line:8:14, endln:8:17
                |vpiConstType:9
          |vpiRefFile:dut.sv
          |vpiRefLineNo:8
          |vpiRefColumnNo:7
          |vpiRefEndLineNo:8
          |vpiRefEndColumnNo:18
      |vpiParent:
      \_param_assign: , line:14:23, endln:14:42, parent:work@top
      |vpiOpType:75
      |vpiFlattened:1
      |vpiOperand:
      \_tagged_pattern: , line:14:32, endln:14:34
        |vpiParent:
        \_operation: , line:14:27, endln:14:42
        |vpiPattern:
        \_constant: , line:14:32, endln:14:34
          |vpiDecompile:'1
          |vpiSize:-1
          |BIN:1
          |vpiParent:
          \_tagged_pattern: , line:14:32, endln:14:34
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (a), line:14:29, endln:14:30
          |vpiName:a
          |vpiParent:
          \_tagged_pattern: , line:14:32, endln:14:34
      |vpiOperand:
      \_tagged_pattern: , line:14:39, endln:14:41
        |vpiParent:
        \_operation: , line:14:27, endln:14:42
        |vpiPattern:
        \_constant: , line:14:39, endln:14:41
          |vpiDecompile:'0
          |vpiSize:-1
          |BIN:0
          |vpiParent:
          \_tagged_pattern: , line:14:39, endln:14:41
          |vpiConstType:3
        |vpiTypespec:
        \_string_typespec: (b), line:14:36, endln:14:37
          |vpiName:b
          |vpiParent:
          \_tagged_pattern: , line:14:39, endln:14:41
    |vpiLhs:
    \_parameter: (work@top.X), line:14:23, endln:14:24, parent:work@top
  |vpiTypedef:
  \_struct_typespec: (struct_1), line:7:12, endln:7:18, parent:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@dut (work@top.u_dut) dut.sv:17:4: , endln:17:25, parent:work@top
    |vpiName:u_dut
    |vpiFullName:work@top.u_dut
    |vpiParameter:
    \_parameter: (work@top.u_dut.A), line:2:26, endln:2:27, parent:work@top.u_dut
      |vpiTypespec:
      \_logic_typespec: , line:2:14, endln:2:19, parent:work@top.u_dut.A
        |vpiParent:
        \_parameter: (work@top.u_dut.A), line:2:26, endln:2:27, parent:work@top.u_dut
        |vpiRange:
        \_range: , line:2:21, endln:2:24
          |vpiParent:
          \_logic_typespec: , line:2:14, endln:2:19, parent:work@top.u_dut.A
          |vpiLeftRange:
          \_constant: , line:2:21, endln:2:22
            |vpiDecompile:4
            |vpiSize:64
            |UINT:4
            |vpiParent:
            \_range: , line:2:21, endln:2:24
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:2:23, endln:2:24
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:2:21, endln:2:24
            |vpiConstType:9
      |vpiParent:
      \_module: work@dut (work@top.u_dut) dut.sv:17:4: , endln:17:25, parent:work@top
      |vpiName:A
      |vpiFullName:work@top.u_dut.A
    |vpiParamAssign:
    \_param_assign: , line:2:26, endln:2:27, parent:work@top.u_dut
      |vpiParent:
      \_module: work@dut (work@top.u_dut) dut.sv:17:4: , endln:17:25, parent:work@top
      |vpiOverriden:1
      |vpiRhs:
      \_operation: , line:17:13, endln:17:14
        |vpiTypespec:
        \_struct_typespec: (struct_1), line:7:12, endln:7:18
          |vpiName:struct_1
          |vpiParent:
          \_operation: , line:17:13, endln:17:14
          |vpiPacked:1
          |vpiTypespecMember:
          \_typespec_member: (a), line:8:19, endln:8:20, parent:struct_1
            |vpiParent:
            \_struct_typespec: (struct_1), line:7:12, endln:7:18
            |vpiName:a
            |vpiTypespec:
            \_logic_typespec: , line:8:7, endln:8:12, parent:a
              |vpiParent:
              \_typespec_member: (a), line:8:19, endln:8:20, parent:struct_1
              |vpiRange:
              \_range: , line:8:14, endln:8:17
                |vpiParent:
                \_logic_typespec: , line:8:7, endln:8:12, parent:a
                |vpiLeftRange:
                \_constant: , line:8:14, endln:8:15
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiParent:
                  \_range: , line:8:14, endln:8:17
                  |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:8:16, endln:8:17
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiParent:
                  \_range: , line:8:14, endln:8:17
                  |vpiConstType:9
            |vpiRefFile:dut.sv
            |vpiRefLineNo:8
            |vpiRefColumnNo:7
            |vpiRefEndLineNo:8
            |vpiRefEndColumnNo:18
        |vpiParent:
        \_param_assign: , line:2:26, endln:2:27, parent:work@top.u_dut
        |vpiOpType:75
        |vpiFlattened:1
        |vpiOperand:
        \_tagged_pattern: , line:14:32, endln:14:34
          |vpiParent:
          \_operation: , line:17:13, endln:17:14
          |vpiPattern:
          \_constant: , line:14:32, endln:14:34
            |vpiDecompile:'1
            |vpiSize:-1
            |BIN:1
            |vpiParent:
            \_tagged_pattern: , line:14:32, endln:14:34
            |vpiConstType:3
          |vpiTypespec:
          \_string_typespec: (a), line:14:29, endln:14:30
            |vpiName:a
            |vpiParent:
            \_tagged_pattern: , line:14:32, endln:14:34
        |vpiOperand:
        \_tagged_pattern: , line:14:39, endln:14:41
          |vpiParent:
          \_operation: , line:17:13, endln:17:14
          |vpiPattern:
          \_constant: , line:14:39, endln:14:41
            |vpiDecompile:'0
            |vpiSize:-1
            |BIN:0
            |vpiParent:
            \_tagged_pattern: , line:14:39, endln:14:41
            |vpiConstType:3
          |vpiTypespec:
          \_string_typespec: (b), line:14:36, endln:14:37
            |vpiName:b
            |vpiParent:
            \_tagged_pattern: , line:14:39, endln:14:41
      |vpiLhs:
      \_parameter: (work@top.u_dut.A), line:2:26, endln:2:27, parent:work@top.u_dut
    |vpiDefName:work@dut
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:6:1: , endln:18:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:6:1: , endln:18:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ParamNoDefault/dut.sv | ${SURELOG_DIR}/build/regression/ParamNoDefault/roundtrip/dut_000.sv | 3 | 18 | 

