#![allow(non_snake_case, non_upper_case_globals)]
#![allow(non_camel_case_types)]
//! ENET_QOS
//!
//! Used by: imxrt1176_cm4, imxrt1176_cm7

pub use crate::imxrt117::peripherals::enet_qos::Instance;
pub use crate::imxrt117::peripherals::enet_qos::{RegisterBlock, ResetValues};

pub use crate::imxrt117::peripherals::enet_qos::{
    DMA_AXI_LPI_ENTRY_INTERVAL, DMA_CH0_CONTROL, DMA_CH0_CURRENT_APP_RXBUFFER,
    DMA_CH0_CURRENT_APP_RXDESC, DMA_CH0_CURRENT_APP_TXBUFFER, DMA_CH0_CURRENT_APP_TXDESC,
    DMA_CH0_INTERRUPT_ENABLE, DMA_CH0_MISS_FRAME_CNT, DMA_CH0_RXDESC_LIST_ADDRESS,
    DMA_CH0_RXDESC_RING_LENGTH, DMA_CH0_RXDESC_TAIL_POINTER, DMA_CH0_RXP_ACCEPT_CNT,
    DMA_CH0_RX_CONTROL, DMA_CH0_RX_ERI_CNT, DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER,
    DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS, DMA_CH0_STATUS, DMA_CH0_TXDESC_LIST_ADDRESS,
    DMA_CH0_TXDESC_RING_LENGTH, DMA_CH0_TXDESC_TAIL_POINTER, DMA_CH0_TX_CONTROL, DMA_CH1_CONTROL,
    DMA_CH1_CURRENT_APP_RXBUFFER, DMA_CH1_CURRENT_APP_RXDESC, DMA_CH1_CURRENT_APP_TXBUFFER,
    DMA_CH1_CURRENT_APP_TXDESC, DMA_CH1_INTERRUPT_ENABLE, DMA_CH1_MISS_FRAME_CNT,
    DMA_CH1_RXDESC_LIST_ADDRESS, DMA_CH1_RXDESC_RING_LENGTH, DMA_CH1_RXDESC_TAIL_POINTER,
    DMA_CH1_RXP_ACCEPT_CNT, DMA_CH1_RX_CONTROL, DMA_CH1_RX_ERI_CNT,
    DMA_CH1_RX_INTERRUPT_WATCHDOG_TIMER, DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS, DMA_CH1_STATUS,
    DMA_CH1_TXDESC_LIST_ADDRESS, DMA_CH1_TXDESC_RING_LENGTH, DMA_CH1_TXDESC_TAIL_POINTER,
    DMA_CH1_TX_CONTROL, DMA_CH2_CONTROL, DMA_CH2_CURRENT_APP_RXBUFFER, DMA_CH2_CURRENT_APP_RXDESC,
    DMA_CH2_CURRENT_APP_TXBUFFER, DMA_CH2_CURRENT_APP_TXDESC, DMA_CH2_INTERRUPT_ENABLE,
    DMA_CH2_MISS_FRAME_CNT, DMA_CH2_RXDESC_LIST_ADDRESS, DMA_CH2_RXDESC_RING_LENGTH,
    DMA_CH2_RXDESC_TAIL_POINTER, DMA_CH2_RXP_ACCEPT_CNT, DMA_CH2_RX_CONTROL, DMA_CH2_RX_ERI_CNT,
    DMA_CH2_RX_INTERRUPT_WATCHDOG_TIMER, DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS, DMA_CH2_STATUS,
    DMA_CH2_TXDESC_LIST_ADDRESS, DMA_CH2_TXDESC_RING_LENGTH, DMA_CH2_TXDESC_TAIL_POINTER,
    DMA_CH2_TX_CONTROL, DMA_CH3_CONTROL, DMA_CH3_CURRENT_APP_RXBUFFER, DMA_CH3_CURRENT_APP_RXDESC,
    DMA_CH3_CURRENT_APP_TXBUFFER, DMA_CH3_CURRENT_APP_TXDESC, DMA_CH3_INTERRUPT_ENABLE,
    DMA_CH3_MISS_FRAME_CNT, DMA_CH3_RXDESC_LIST_ADDRESS, DMA_CH3_RXDESC_RING_LENGTH,
    DMA_CH3_RXDESC_TAIL_POINTER, DMA_CH3_RXP_ACCEPT_CNT, DMA_CH3_RX_CONTROL, DMA_CH3_RX_ERI_CNT,
    DMA_CH3_RX_INTERRUPT_WATCHDOG_TIMER, DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS, DMA_CH3_STATUS,
    DMA_CH3_TXDESC_LIST_ADDRESS, DMA_CH3_TXDESC_RING_LENGTH, DMA_CH3_TXDESC_TAIL_POINTER,
    DMA_CH3_TX_CONTROL, DMA_CH4_CONTROL, DMA_CH4_CURRENT_APP_RXBUFFER, DMA_CH4_CURRENT_APP_RXDESC,
    DMA_CH4_CURRENT_APP_TXBUFFER, DMA_CH4_CURRENT_APP_TXDESC, DMA_CH4_INTERRUPT_ENABLE,
    DMA_CH4_MISS_FRAME_CNT, DMA_CH4_RXDESC_LIST_ADDRESS, DMA_CH4_RXDESC_RING_LENGTH,
    DMA_CH4_RXDESC_TAIL_POINTER, DMA_CH4_RXP_ACCEPT_CNT, DMA_CH4_RX_CONTROL, DMA_CH4_RX_ERI_CNT,
    DMA_CH4_RX_INTERRUPT_WATCHDOG_TIMER, DMA_CH4_SLOT_FUNCTION_CONTROL_STATUS, DMA_CH4_STATUS,
    DMA_CH4_TXDESC_LIST_ADDRESS, DMA_CH4_TXDESC_RING_LENGTH, DMA_CH4_TXDESC_TAIL_POINTER,
    DMA_CH4_TX_CONTROL, DMA_DEBUG_STATUS0, DMA_DEBUG_STATUS1, DMA_INTERRUPT_STATUS, DMA_MODE,
    DMA_SYSBUS_MODE, DMA_TBS_CTRL, MAC_ADDRESS0_HIGH, MAC_ADDRESS0_LOW, MAC_ADDRESS10_HIGH,
    MAC_ADDRESS10_LOW, MAC_ADDRESS11_HIGH, MAC_ADDRESS11_LOW, MAC_ADDRESS12_HIGH,
    MAC_ADDRESS12_LOW, MAC_ADDRESS13_HIGH, MAC_ADDRESS13_LOW, MAC_ADDRESS14_HIGH,
    MAC_ADDRESS14_LOW, MAC_ADDRESS15_HIGH, MAC_ADDRESS15_LOW, MAC_ADDRESS16_HIGH,
    MAC_ADDRESS16_LOW, MAC_ADDRESS17_HIGH, MAC_ADDRESS17_LOW, MAC_ADDRESS18_HIGH,
    MAC_ADDRESS18_LOW, MAC_ADDRESS19_HIGH, MAC_ADDRESS19_LOW, MAC_ADDRESS1_HIGH, MAC_ADDRESS1_LOW,
    MAC_ADDRESS20_HIGH, MAC_ADDRESS20_LOW, MAC_ADDRESS21_HIGH, MAC_ADDRESS21_LOW,
    MAC_ADDRESS22_HIGH, MAC_ADDRESS22_LOW, MAC_ADDRESS23_HIGH, MAC_ADDRESS23_LOW,
    MAC_ADDRESS24_HIGH, MAC_ADDRESS24_LOW, MAC_ADDRESS25_HIGH, MAC_ADDRESS25_LOW,
    MAC_ADDRESS26_HIGH, MAC_ADDRESS26_LOW, MAC_ADDRESS27_HIGH, MAC_ADDRESS27_LOW,
    MAC_ADDRESS28_HIGH, MAC_ADDRESS28_LOW, MAC_ADDRESS29_HIGH, MAC_ADDRESS29_LOW,
    MAC_ADDRESS2_HIGH, MAC_ADDRESS2_LOW, MAC_ADDRESS30_HIGH, MAC_ADDRESS30_LOW, MAC_ADDRESS31_HIGH,
    MAC_ADDRESS31_LOW, MAC_ADDRESS32_HIGH, MAC_ADDRESS32_LOW, MAC_ADDRESS33_HIGH,
    MAC_ADDRESS33_LOW, MAC_ADDRESS34_HIGH, MAC_ADDRESS34_LOW, MAC_ADDRESS35_HIGH,
    MAC_ADDRESS35_LOW, MAC_ADDRESS36_HIGH, MAC_ADDRESS36_LOW, MAC_ADDRESS37_HIGH,
    MAC_ADDRESS37_LOW, MAC_ADDRESS38_HIGH, MAC_ADDRESS38_LOW, MAC_ADDRESS39_HIGH,
    MAC_ADDRESS39_LOW, MAC_ADDRESS3_HIGH, MAC_ADDRESS3_LOW, MAC_ADDRESS40_HIGH, MAC_ADDRESS40_LOW,
    MAC_ADDRESS41_HIGH, MAC_ADDRESS41_LOW, MAC_ADDRESS42_HIGH, MAC_ADDRESS42_LOW,
    MAC_ADDRESS43_HIGH, MAC_ADDRESS43_LOW, MAC_ADDRESS44_HIGH, MAC_ADDRESS44_LOW,
    MAC_ADDRESS45_HIGH, MAC_ADDRESS45_LOW, MAC_ADDRESS46_HIGH, MAC_ADDRESS46_LOW,
    MAC_ADDRESS47_HIGH, MAC_ADDRESS47_LOW, MAC_ADDRESS48_HIGH, MAC_ADDRESS48_LOW,
    MAC_ADDRESS49_HIGH, MAC_ADDRESS49_LOW, MAC_ADDRESS4_HIGH, MAC_ADDRESS4_LOW, MAC_ADDRESS50_HIGH,
    MAC_ADDRESS50_LOW, MAC_ADDRESS51_HIGH, MAC_ADDRESS51_LOW, MAC_ADDRESS52_HIGH,
    MAC_ADDRESS52_LOW, MAC_ADDRESS53_HIGH, MAC_ADDRESS53_LOW, MAC_ADDRESS54_HIGH,
    MAC_ADDRESS54_LOW, MAC_ADDRESS55_HIGH, MAC_ADDRESS55_LOW, MAC_ADDRESS56_HIGH,
    MAC_ADDRESS56_LOW, MAC_ADDRESS57_HIGH, MAC_ADDRESS57_LOW, MAC_ADDRESS58_HIGH,
    MAC_ADDRESS58_LOW, MAC_ADDRESS59_HIGH, MAC_ADDRESS59_LOW, MAC_ADDRESS5_HIGH, MAC_ADDRESS5_LOW,
    MAC_ADDRESS60_HIGH, MAC_ADDRESS60_LOW, MAC_ADDRESS61_HIGH, MAC_ADDRESS61_LOW,
    MAC_ADDRESS62_HIGH, MAC_ADDRESS62_LOW, MAC_ADDRESS63_HIGH, MAC_ADDRESS63_LOW,
    MAC_ADDRESS6_HIGH, MAC_ADDRESS6_LOW, MAC_ADDRESS7_HIGH, MAC_ADDRESS7_LOW, MAC_ADDRESS8_HIGH,
    MAC_ADDRESS8_LOW, MAC_ADDRESS9_HIGH, MAC_ADDRESS9_LOW, MAC_AUXILIARY_CONTROL,
    MAC_AUXILIARY_TIMESTAMP_NANOSECONDS, MAC_AUXILIARY_TIMESTAMP_SECONDS, MAC_CONFIGURATION,
    MAC_CSR_SW_CTRL, MAC_DEBUG, MAC_EXT_CONFIGURATION, MAC_FPE_CTRL_STS, MAC_HASH_TABLE_REG0,
    MAC_HASH_TABLE_REG1, MAC_HW_FEATURE0, MAC_HW_FEATURE1, MAC_HW_FEATURE2, MAC_HW_FEATURE3,
    MAC_INNER_VLAN_INCL, MAC_INTERRUPT_ENABLE, MAC_INTERRUPT_STATUS, MAC_L3_L4_CONTROL0,
    MAC_L3_L4_CONTROL1, MAC_L3_L4_CONTROL2, MAC_L3_L4_CONTROL3, MAC_L3_L4_CONTROL4,
    MAC_L3_L4_CONTROL5, MAC_L3_L4_CONTROL6, MAC_L3_L4_CONTROL7, MAC_LAYER3_ADDR0_REG0,
    MAC_LAYER3_ADDR0_REG1, MAC_LAYER3_ADDR0_REG2, MAC_LAYER3_ADDR0_REG3, MAC_LAYER3_ADDR0_REG4,
    MAC_LAYER3_ADDR0_REG5, MAC_LAYER3_ADDR0_REG6, MAC_LAYER3_ADDR0_REG7, MAC_LAYER3_ADDR1_REG0,
    MAC_LAYER3_ADDR1_REG1, MAC_LAYER3_ADDR1_REG2, MAC_LAYER3_ADDR1_REG3, MAC_LAYER3_ADDR1_REG4,
    MAC_LAYER3_ADDR1_REG5, MAC_LAYER3_ADDR1_REG6, MAC_LAYER3_ADDR1_REG7, MAC_LAYER3_ADDR2_REG0,
    MAC_LAYER3_ADDR2_REG1, MAC_LAYER3_ADDR2_REG2, MAC_LAYER3_ADDR2_REG3, MAC_LAYER3_ADDR2_REG4,
    MAC_LAYER3_ADDR2_REG5, MAC_LAYER3_ADDR2_REG6, MAC_LAYER3_ADDR2_REG7, MAC_LAYER3_ADDR3_REG0,
    MAC_LAYER3_ADDR3_REG1, MAC_LAYER3_ADDR3_REG2, MAC_LAYER3_ADDR3_REG3, MAC_LAYER3_ADDR3_REG4,
    MAC_LAYER3_ADDR3_REG5, MAC_LAYER3_ADDR3_REG6, MAC_LAYER3_ADDR3_REG7, MAC_LAYER4_ADDRESS0,
    MAC_LAYER4_ADDRESS1, MAC_LAYER4_ADDRESS2, MAC_LAYER4_ADDRESS3, MAC_LAYER4_ADDRESS4,
    MAC_LAYER4_ADDRESS5, MAC_LAYER4_ADDRESS6, MAC_LAYER4_ADDRESS7, MAC_LOG_MESSAGE_INTERVAL,
    MAC_LPI_CONTROL_STATUS, MAC_LPI_ENTRY_TIMER, MAC_LPI_TIMERS_CONTROL, MAC_MDIO_ADDRESS,
    MAC_MDIO_DATA, MAC_MMC_CONTROL, MAC_MMC_FPE_RX_INTERRUPT, MAC_MMC_FPE_RX_INTERRUPT_MASK,
    MAC_MMC_FPE_TX_INTERRUPT, MAC_MMC_FPE_TX_INTERRUPT_MASK, MAC_MMC_IPC_RX_INTERRUPT,
    MAC_MMC_IPC_RX_INTERRUPT_MASK, MAC_MMC_RX_FPE_FRAGMENT_CNTR, MAC_MMC_RX_INTERRUPT,
    MAC_MMC_RX_INTERRUPT_MASK, MAC_MMC_RX_PACKET_ASSEMBLY_ERR_CNTR,
    MAC_MMC_RX_PACKET_ASSEMBLY_OK_CNTR, MAC_MMC_RX_PACKET_SMD_ERR_CNTR,
    MAC_MMC_TX_FPE_FRAGMENT_CNTR, MAC_MMC_TX_HOLD_REQ_CNTR, MAC_MMC_TX_INTERRUPT,
    MAC_MMC_TX_INTERRUPT_MASK, MAC_ONEUS_TIC_COUNTER, MAC_PACKET_FILTER, MAC_PHYIF_CONTROL_STATUS,
    MAC_PMT_CONTROL_STATUS, MAC_PPS0_INTERVAL, MAC_PPS0_TARGET_TIME_NANOSECONDS,
    MAC_PPS0_TARGET_TIME_SECONDS, MAC_PPS0_WIDTH, MAC_PPS1_INTERVAL,
    MAC_PPS1_TARGET_TIME_NANOSECONDS, MAC_PPS1_TARGET_TIME_SECONDS, MAC_PPS1_WIDTH,
    MAC_PPS2_INTERVAL, MAC_PPS2_TARGET_TIME_NANOSECONDS, MAC_PPS2_TARGET_TIME_SECONDS,
    MAC_PPS2_WIDTH, MAC_PPS3_INTERVAL, MAC_PPS3_TARGET_TIME_NANOSECONDS,
    MAC_PPS3_TARGET_TIME_SECONDS, MAC_PPS3_WIDTH, MAC_PPS_CONTROL, MAC_PRESN_TIME_NS,
    MAC_PRESN_TIME_UPDT, MAC_PTO_CONTROL, MAC_Q0_TX_FLOW_CTRL, MAC_Q1_TX_FLOW_CTRL,
    MAC_Q2_TX_FLOW_CTRL, MAC_Q3_TX_FLOW_CTRL, MAC_Q4_TX_FLOW_CTRL, MAC_RWK_PACKET_FILTER,
    MAC_RXICMP_ERROR_OCTETS, MAC_RXICMP_ERROR_PACKETS, MAC_RXICMP_GOOD_OCTETS,
    MAC_RXICMP_GOOD_PACKETS, MAC_RXIPV4_FRAGMENTED_OCTETS, MAC_RXIPV4_FRAGMENTED_PACKETS,
    MAC_RXIPV4_GOOD_OCTETS, MAC_RXIPV4_GOOD_PACKETS, MAC_RXIPV4_HEADER_ERROR_OCTETS,
    MAC_RXIPV4_HEADER_ERROR_PACKETS, MAC_RXIPV4_NO_PAYLOAD_OCTETS, MAC_RXIPV4_NO_PAYLOAD_PACKETS,
    MAC_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS, MAC_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS,
    MAC_RXIPV6_GOOD_OCTETS, MAC_RXIPV6_GOOD_PACKETS, MAC_RXIPV6_HEADER_ERROR_OCTETS,
    MAC_RXIPV6_HEADER_ERROR_PACKETS, MAC_RXIPV6_NO_PAYLOAD_OCTETS, MAC_RXIPV6_NO_PAYLOAD_PACKETS,
    MAC_RXQ_CTRL0, MAC_RXQ_CTRL1, MAC_RXQ_CTRL2, MAC_RXQ_CTRL3, MAC_RXQ_CTRL4,
    MAC_RXTCP_ERROR_OCTETS, MAC_RXTCP_ERROR_PACKETS, MAC_RXTCP_GOOD_OCTETS, MAC_RXTCP_GOOD_PACKETS,
    MAC_RXUDP_ERROR_OCTETS, MAC_RXUDP_ERROR_PACKETS, MAC_RXUDP_GOOD_OCTETS, MAC_RXUDP_GOOD_PACKETS,
    MAC_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD, MAC_RX_128TO255OCTETS_PACKETS_GOOD_BAD,
    MAC_RX_256TO511OCTETS_PACKETS_GOOD_BAD, MAC_RX_512TO1023OCTETS_PACKETS_GOOD_BAD,
    MAC_RX_64OCTETS_PACKETS_GOOD_BAD, MAC_RX_65TO127OCTETS_PACKETS_GOOD_BAD,
    MAC_RX_ALIGNMENT_ERROR_PACKETS, MAC_RX_BROADCAST_PACKETS_GOOD, MAC_RX_CONTROL_PACKETS_GOOD,
    MAC_RX_CRC_ERROR_PACKETS, MAC_RX_FIFO_OVERFLOW_PACKETS, MAC_RX_FLOW_CTRL,
    MAC_RX_JABBER_ERROR_PACKETS, MAC_RX_LENGTH_ERROR_PACKETS, MAC_RX_LPI_TRAN_CNTR,
    MAC_RX_LPI_USEC_CNTR, MAC_RX_MULTICAST_PACKETS_GOOD, MAC_RX_OCTET_COUNT_GOOD,
    MAC_RX_OCTET_COUNT_GOOD_BAD, MAC_RX_OUT_OF_RANGE_TYPE_PACKETS, MAC_RX_OVERSIZE_PACKETS_GOOD,
    MAC_RX_PACKETS_COUNT_GOOD_BAD, MAC_RX_PAUSE_PACKETS, MAC_RX_RECEIVE_ERROR_PACKETS,
    MAC_RX_RUNT_ERROR_PACKETS, MAC_RX_TX_STATUS, MAC_RX_UNDERSIZE_PACKETS_GOOD,
    MAC_RX_UNICAST_PACKETS_GOOD, MAC_RX_VLAN_PACKETS_GOOD_BAD, MAC_RX_WATCHDOG_ERROR_PACKETS,
    MAC_SOURCE_PORT_IDENTITY0, MAC_SOURCE_PORT_IDENTITY1, MAC_SOURCE_PORT_IDENTITY2,
    MAC_SUB_SECOND_INCREMENT, MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS, MAC_SYSTEM_TIME_NANOSECONDS,
    MAC_SYSTEM_TIME_NANOSECONDS_UPDATE, MAC_SYSTEM_TIME_SECONDS, MAC_SYSTEM_TIME_SECONDS_UPDATE,
    MAC_TIMESTAMP_ADDEND, MAC_TIMESTAMP_CONTROL, MAC_TIMESTAMP_EGRESS_ASYM_CORR,
    MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND, MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC,
    MAC_TIMESTAMP_EGRESS_LATENCY, MAC_TIMESTAMP_INGRESS_ASYM_CORR,
    MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND, MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC,
    MAC_TIMESTAMP_INGRESS_LATENCY, MAC_TIMESTAMP_STATUS, MAC_TXQ_PRTY_MAP0, MAC_TXQ_PRTY_MAP1,
    MAC_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD, MAC_TX_128TO255OCTETS_PACKETS_GOOD_BAD,
    MAC_TX_256TO511OCTETS_PACKETS_GOOD_BAD, MAC_TX_512TO1023OCTETS_PACKETS_GOOD_BAD,
    MAC_TX_64OCTETS_PACKETS_GOOD_BAD, MAC_TX_65TO127OCTETS_PACKETS_GOOD_BAD,
    MAC_TX_BROADCAST_PACKETS_GOOD, MAC_TX_BROADCAST_PACKETS_GOOD_BAD, MAC_TX_CARRIER_ERROR_PACKETS,
    MAC_TX_DEFERRED_PACKETS, MAC_TX_EXCESSIVE_COLLISION_PACKETS, MAC_TX_EXCESSIVE_DEFERRAL_ERROR,
    MAC_TX_LATE_COLLISION_PACKETS, MAC_TX_LPI_TRAN_CNTR, MAC_TX_LPI_USEC_CNTR,
    MAC_TX_MULTICAST_PACKETS_GOOD, MAC_TX_MULTICAST_PACKETS_GOOD_BAD,
    MAC_TX_MULTIPLE_COLLISION_GOOD_PACKETS, MAC_TX_OCTET_COUNT_GOOD, MAC_TX_OCTET_COUNT_GOOD_BAD,
    MAC_TX_OSIZE_PACKETS_GOOD, MAC_TX_PACKET_COUNT_GOOD, MAC_TX_PACKET_COUNT_GOOD_BAD,
    MAC_TX_PAUSE_PACKETS, MAC_TX_SINGLE_COLLISION_GOOD_PACKETS,
    MAC_TX_TIMESTAMP_STATUS_NANOSECONDS, MAC_TX_TIMESTAMP_STATUS_SECONDS,
    MAC_TX_UNDERFLOW_ERROR_PACKETS, MAC_TX_UNICAST_PACKETS_GOOD_BAD, MAC_TX_VLAN_PACKETS_GOOD,
    MAC_VERSION, MAC_VLAN_HASH_TABLE, MAC_VLAN_INCL, MAC_VLAN_TAG_CTRL, MAC_VLAN_TAG_DATA,
    MAC_WATCHDOG_TIMEOUT, MTL_DBG_CTL, MTL_DBG_STS, MTL_EST_CONTROL, MTL_EST_FRM_SIZE_CAPTURE,
    MTL_EST_FRM_SIZE_ERROR, MTL_EST_GCL_CONTROL, MTL_EST_GCL_DATA, MTL_EST_INTR_ENABLE,
    MTL_EST_SCH_ERROR, MTL_EST_STATUS, MTL_FIFO_DEBUG_DATA, MTL_FPE_ADVANCE, MTL_FPE_CTRL_STS,
    MTL_INTERRUPT_STATUS, MTL_OPERATION_MODE, MTL_Q0_INTERRUPT_CONTROL_STATUS,
    MTL_Q1_INTERRUPT_CONTROL_STATUS, MTL_Q2_INTERRUPT_CONTROL_STATUS,
    MTL_Q3_INTERRUPT_CONTROL_STATUS, MTL_Q4_INTERRUPT_CONTROL_STATUS, MTL_RXP_CONTROL_STATUS,
    MTL_RXP_DROP_CNT, MTL_RXP_ERROR_CNT, MTL_RXP_INDIRECT_ACC_CONTROL_STATUS,
    MTL_RXP_INDIRECT_ACC_DATA, MTL_RXP_INTERRUPT_CONTROL_STATUS, MTL_RXQ0_CONTROL, MTL_RXQ0_DEBUG,
    MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT, MTL_RXQ0_OPERATION_MODE, MTL_RXQ1_CONTROL, MTL_RXQ1_DEBUG,
    MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT, MTL_RXQ1_OPERATION_MODE, MTL_RXQ2_CONTROL, MTL_RXQ2_DEBUG,
    MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT, MTL_RXQ2_OPERATION_MODE, MTL_RXQ3_CONTROL, MTL_RXQ3_DEBUG,
    MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT, MTL_RXQ3_OPERATION_MODE, MTL_RXQ4_CONTROL, MTL_RXQ4_DEBUG,
    MTL_RXQ4_MISSED_PACKET_OVERFLOW_CNT, MTL_RXQ4_OPERATION_MODE, MTL_RXQ_DMA_MAP0,
    MTL_RXQ_DMA_MAP1, MTL_TBS_CTRL, MTL_TXQ0_DEBUG, MTL_TXQ0_ETS_STATUS, MTL_TXQ0_OPERATION_MODE,
    MTL_TXQ0_QUANTUM_WEIGHT, MTL_TXQ0_UNDERFLOW, MTL_TXQ1_DEBUG, MTL_TXQ1_ETS_CONTROL,
    MTL_TXQ1_ETS_STATUS, MTL_TXQ1_HICREDIT, MTL_TXQ1_LOCREDIT, MTL_TXQ1_OPERATION_MODE,
    MTL_TXQ1_QUANTUM_WEIGHT, MTL_TXQ1_SENDSLOPECREDIT, MTL_TXQ1_UNDERFLOW, MTL_TXQ2_DEBUG,
    MTL_TXQ2_ETS_CONTROL, MTL_TXQ2_ETS_STATUS, MTL_TXQ2_HICREDIT, MTL_TXQ2_LOCREDIT,
    MTL_TXQ2_OPERATION_MODE, MTL_TXQ2_QUANTUM_WEIGHT, MTL_TXQ2_SENDSLOPECREDIT, MTL_TXQ2_UNDERFLOW,
    MTL_TXQ3_DEBUG, MTL_TXQ3_ETS_CONTROL, MTL_TXQ3_ETS_STATUS, MTL_TXQ3_HICREDIT,
    MTL_TXQ3_LOCREDIT, MTL_TXQ3_OPERATION_MODE, MTL_TXQ3_QUANTUM_WEIGHT, MTL_TXQ3_SENDSLOPECREDIT,
    MTL_TXQ3_UNDERFLOW, MTL_TXQ4_DEBUG, MTL_TXQ4_ETS_CONTROL, MTL_TXQ4_ETS_STATUS,
    MTL_TXQ4_HICREDIT, MTL_TXQ4_LOCREDIT, MTL_TXQ4_OPERATION_MODE, MTL_TXQ4_QUANTUM_WEIGHT,
    MTL_TXQ4_SENDSLOPECREDIT, MTL_TXQ4_UNDERFLOW,
};
#[cfg(not(feature = "nosync"))]
use core::sync::atomic::{AtomicBool, Ordering};

/// The ENET_QOS peripheral instance.
#[cfg(not(feature = "doc"))]
pub type ENET_QOS = Instance<0>;

/// The ENET_QOS peripheral instance.
///
/// This is a new type only for documentation purposes. When
/// compiling for a target, this is defined as
///
/// ```rust
/// pub type ENET_QOS = Instance<0>;
/// ```
#[cfg(feature = "doc")]
pub struct ENET_QOS {
    #[allow(unused)] // Only for documentation generation.
    addr: u32,
}

impl crate::private::Sealed for ENET_QOS {}
impl crate::Valid for ENET_QOS {
    fn take() -> Option<Self> {
        <ENET_QOS>::take()
    }
    fn release(self) {
        <ENET_QOS>::release(self);
    }
    unsafe fn steal() -> Self {
        <ENET_QOS>::steal()
    }
}

#[cfg(not(feature = "nosync"))]
#[allow(renamed_and_removed_lints)]
#[allow(private_no_mangle_statics)]
#[no_mangle]
static ENET_QOS_TAKEN: AtomicBool = AtomicBool::new(false);

/// Access functions for the ENET_QOS peripheral instance
#[cfg(not(feature = "nosync"))]
impl ENET_QOS {
    const INSTANCE: Self = Self {
        addr: 0x4043c000,
        #[cfg(not(feature = "doc"))]
        intrs: &[crate::interrupt::ENET_QOS, crate::interrupt::ENET_QOS_PMT],
    };

    /// Reset values for each field in ENET_QOS
    pub const reset: ResetValues = ResetValues {
        MAC_CONFIGURATION: 0x00000000,
        MAC_EXT_CONFIGURATION: 0x00000000,
        MAC_PACKET_FILTER: 0x00000000,
        MAC_WATCHDOG_TIMEOUT: 0x00000000,
        MAC_HASH_TABLE_REG0: 0x00000000,
        MAC_HASH_TABLE_REG1: 0x00000000,
        MAC_VLAN_TAG_CTRL: 0x00000000,
        MAC_VLAN_TAG_DATA: 0x00000000,
        MAC_VLAN_HASH_TABLE: 0x00000000,
        MAC_VLAN_INCL: 0x00000000,
        MAC_INNER_VLAN_INCL: 0x00000000,
        MAC_Q0_TX_FLOW_CTRL: 0x00000000,
        MAC_Q1_TX_FLOW_CTRL: 0x00000000,
        MAC_Q2_TX_FLOW_CTRL: 0x00000000,
        MAC_Q3_TX_FLOW_CTRL: 0x00000000,
        MAC_Q4_TX_FLOW_CTRL: 0x00000000,
        MAC_RX_FLOW_CTRL: 0x00000000,
        MAC_RXQ_CTRL4: 0x00000000,
        MAC_TXQ_PRTY_MAP0: 0x00000000,
        MAC_TXQ_PRTY_MAP1: 0x00000000,
        MAC_RXQ_CTRL0: 0x00000000,
        MAC_RXQ_CTRL1: 0x00000000,
        MAC_RXQ_CTRL2: 0x00000000,
        MAC_RXQ_CTRL3: 0x00000000,
        MAC_INTERRUPT_STATUS: 0x00000000,
        MAC_INTERRUPT_ENABLE: 0x00000000,
        MAC_RX_TX_STATUS: 0x00000000,
        MAC_PMT_CONTROL_STATUS: 0x00000000,
        MAC_RWK_PACKET_FILTER: 0x00000000,
        MAC_LPI_CONTROL_STATUS: 0x00000000,
        MAC_LPI_TIMERS_CONTROL: 0x03E80000,
        MAC_LPI_ENTRY_TIMER: 0x00000000,
        MAC_ONEUS_TIC_COUNTER: 0x00000063,
        MAC_PHYIF_CONTROL_STATUS: 0x00000000,
        MAC_VERSION: 0x00001051,
        MAC_DEBUG: 0x00000000,
        MAC_HW_FEATURE0: 0x0EFD71F7,
        MAC_HW_FEATURE1: 0x419939A6,
        MAC_HW_FEATURE2: 0x44104104,
        MAC_HW_FEATURE3: 0x0C395632,
        MAC_MDIO_ADDRESS: 0x00000000,
        MAC_MDIO_DATA: 0x00000000,
        MAC_CSR_SW_CTRL: 0x00000000,
        MAC_FPE_CTRL_STS: 0x00000000,
        MAC_PRESN_TIME_NS: 0x00000000,
        MAC_PRESN_TIME_UPDT: 0x00000000,
        MAC_ADDRESS0_HIGH: 0x8000FFFF,
        MAC_ADDRESS0_LOW: 0xFFFFFFFF,
        MAC_ADDRESS1_HIGH: 0x0000FFFF,
        MAC_ADDRESS1_LOW: 0xFFFFFFFF,
        MAC_ADDRESS2_HIGH: 0x0000FFFF,
        MAC_ADDRESS2_LOW: 0xFFFFFFFF,
        MAC_ADDRESS3_HIGH: 0x0000FFFF,
        MAC_ADDRESS3_LOW: 0xFFFFFFFF,
        MAC_ADDRESS4_HIGH: 0x0000FFFF,
        MAC_ADDRESS4_LOW: 0xFFFFFFFF,
        MAC_ADDRESS5_HIGH: 0x0000FFFF,
        MAC_ADDRESS5_LOW: 0xFFFFFFFF,
        MAC_ADDRESS6_HIGH: 0x0000FFFF,
        MAC_ADDRESS6_LOW: 0xFFFFFFFF,
        MAC_ADDRESS7_HIGH: 0x0000FFFF,
        MAC_ADDRESS7_LOW: 0xFFFFFFFF,
        MAC_ADDRESS8_HIGH: 0x0000FFFF,
        MAC_ADDRESS8_LOW: 0xFFFFFFFF,
        MAC_ADDRESS9_HIGH: 0x0000FFFF,
        MAC_ADDRESS9_LOW: 0xFFFFFFFF,
        MAC_ADDRESS10_HIGH: 0x0000FFFF,
        MAC_ADDRESS10_LOW: 0xFFFFFFFF,
        MAC_ADDRESS11_HIGH: 0x0000FFFF,
        MAC_ADDRESS11_LOW: 0xFFFFFFFF,
        MAC_ADDRESS12_HIGH: 0x0000FFFF,
        MAC_ADDRESS12_LOW: 0xFFFFFFFF,
        MAC_ADDRESS13_HIGH: 0x0000FFFF,
        MAC_ADDRESS13_LOW: 0xFFFFFFFF,
        MAC_ADDRESS14_HIGH: 0x0000FFFF,
        MAC_ADDRESS14_LOW: 0xFFFFFFFF,
        MAC_ADDRESS15_HIGH: 0x0000FFFF,
        MAC_ADDRESS15_LOW: 0xFFFFFFFF,
        MAC_ADDRESS16_HIGH: 0x0000FFFF,
        MAC_ADDRESS16_LOW: 0xFFFFFFFF,
        MAC_ADDRESS17_HIGH: 0x0000FFFF,
        MAC_ADDRESS17_LOW: 0xFFFFFFFF,
        MAC_ADDRESS18_HIGH: 0x0000FFFF,
        MAC_ADDRESS18_LOW: 0xFFFFFFFF,
        MAC_ADDRESS19_HIGH: 0x0000FFFF,
        MAC_ADDRESS19_LOW: 0xFFFFFFFF,
        MAC_ADDRESS20_HIGH: 0x0000FFFF,
        MAC_ADDRESS20_LOW: 0xFFFFFFFF,
        MAC_ADDRESS21_HIGH: 0x0000FFFF,
        MAC_ADDRESS21_LOW: 0xFFFFFFFF,
        MAC_ADDRESS22_HIGH: 0x0000FFFF,
        MAC_ADDRESS22_LOW: 0xFFFFFFFF,
        MAC_ADDRESS23_HIGH: 0x0000FFFF,
        MAC_ADDRESS23_LOW: 0xFFFFFFFF,
        MAC_ADDRESS24_HIGH: 0x0000FFFF,
        MAC_ADDRESS24_LOW: 0xFFFFFFFF,
        MAC_ADDRESS25_HIGH: 0x0000FFFF,
        MAC_ADDRESS25_LOW: 0xFFFFFFFF,
        MAC_ADDRESS26_HIGH: 0x0000FFFF,
        MAC_ADDRESS26_LOW: 0xFFFFFFFF,
        MAC_ADDRESS27_HIGH: 0x0000FFFF,
        MAC_ADDRESS27_LOW: 0xFFFFFFFF,
        MAC_ADDRESS28_HIGH: 0x0000FFFF,
        MAC_ADDRESS28_LOW: 0xFFFFFFFF,
        MAC_ADDRESS29_HIGH: 0x0000FFFF,
        MAC_ADDRESS29_LOW: 0xFFFFFFFF,
        MAC_ADDRESS30_HIGH: 0x0000FFFF,
        MAC_ADDRESS30_LOW: 0xFFFFFFFF,
        MAC_ADDRESS31_HIGH: 0x0000FFFF,
        MAC_ADDRESS31_LOW: 0xFFFFFFFF,
        MAC_ADDRESS32_HIGH: 0x0000FFFF,
        MAC_ADDRESS32_LOW: 0xFFFFFFFF,
        MAC_ADDRESS33_HIGH: 0x0000FFFF,
        MAC_ADDRESS33_LOW: 0xFFFFFFFF,
        MAC_ADDRESS34_HIGH: 0x0000FFFF,
        MAC_ADDRESS34_LOW: 0xFFFFFFFF,
        MAC_ADDRESS35_HIGH: 0x0000FFFF,
        MAC_ADDRESS35_LOW: 0xFFFFFFFF,
        MAC_ADDRESS36_HIGH: 0x0000FFFF,
        MAC_ADDRESS36_LOW: 0xFFFFFFFF,
        MAC_ADDRESS37_HIGH: 0x0000FFFF,
        MAC_ADDRESS37_LOW: 0xFFFFFFFF,
        MAC_ADDRESS38_HIGH: 0x0000FFFF,
        MAC_ADDRESS38_LOW: 0xFFFFFFFF,
        MAC_ADDRESS39_HIGH: 0x0000FFFF,
        MAC_ADDRESS39_LOW: 0xFFFFFFFF,
        MAC_ADDRESS40_HIGH: 0x0000FFFF,
        MAC_ADDRESS40_LOW: 0xFFFFFFFF,
        MAC_ADDRESS41_HIGH: 0x0000FFFF,
        MAC_ADDRESS41_LOW: 0xFFFFFFFF,
        MAC_ADDRESS42_HIGH: 0x0000FFFF,
        MAC_ADDRESS42_LOW: 0xFFFFFFFF,
        MAC_ADDRESS43_HIGH: 0x0000FFFF,
        MAC_ADDRESS43_LOW: 0xFFFFFFFF,
        MAC_ADDRESS44_HIGH: 0x0000FFFF,
        MAC_ADDRESS44_LOW: 0xFFFFFFFF,
        MAC_ADDRESS45_HIGH: 0x0000FFFF,
        MAC_ADDRESS45_LOW: 0xFFFFFFFF,
        MAC_ADDRESS46_HIGH: 0x0000FFFF,
        MAC_ADDRESS46_LOW: 0xFFFFFFFF,
        MAC_ADDRESS47_HIGH: 0x0000FFFF,
        MAC_ADDRESS47_LOW: 0xFFFFFFFF,
        MAC_ADDRESS48_HIGH: 0x0000FFFF,
        MAC_ADDRESS48_LOW: 0xFFFFFFFF,
        MAC_ADDRESS49_HIGH: 0x0000FFFF,
        MAC_ADDRESS49_LOW: 0xFFFFFFFF,
        MAC_ADDRESS50_HIGH: 0x0000FFFF,
        MAC_ADDRESS50_LOW: 0xFFFFFFFF,
        MAC_ADDRESS51_HIGH: 0x0000FFFF,
        MAC_ADDRESS51_LOW: 0xFFFFFFFF,
        MAC_ADDRESS52_HIGH: 0x0000FFFF,
        MAC_ADDRESS52_LOW: 0xFFFFFFFF,
        MAC_ADDRESS53_HIGH: 0x0000FFFF,
        MAC_ADDRESS53_LOW: 0xFFFFFFFF,
        MAC_ADDRESS54_HIGH: 0x0000FFFF,
        MAC_ADDRESS54_LOW: 0xFFFFFFFF,
        MAC_ADDRESS55_HIGH: 0x0000FFFF,
        MAC_ADDRESS55_LOW: 0xFFFFFFFF,
        MAC_ADDRESS56_HIGH: 0x0000FFFF,
        MAC_ADDRESS56_LOW: 0xFFFFFFFF,
        MAC_ADDRESS57_HIGH: 0x0000FFFF,
        MAC_ADDRESS57_LOW: 0xFFFFFFFF,
        MAC_ADDRESS58_HIGH: 0x0000FFFF,
        MAC_ADDRESS58_LOW: 0xFFFFFFFF,
        MAC_ADDRESS59_HIGH: 0x0000FFFF,
        MAC_ADDRESS59_LOW: 0xFFFFFFFF,
        MAC_ADDRESS60_HIGH: 0x0000FFFF,
        MAC_ADDRESS60_LOW: 0xFFFFFFFF,
        MAC_ADDRESS61_HIGH: 0x0000FFFF,
        MAC_ADDRESS61_LOW: 0xFFFFFFFF,
        MAC_ADDRESS62_HIGH: 0x0000FFFF,
        MAC_ADDRESS62_LOW: 0xFFFFFFFF,
        MAC_ADDRESS63_HIGH: 0x0000FFFF,
        MAC_ADDRESS63_LOW: 0xFFFFFFFF,
        MAC_MMC_CONTROL: 0x00000000,
        MAC_MMC_RX_INTERRUPT: 0x00000000,
        MAC_MMC_TX_INTERRUPT: 0x00000000,
        MAC_MMC_RX_INTERRUPT_MASK: 0x00000000,
        MAC_MMC_TX_INTERRUPT_MASK: 0x00000000,
        MAC_TX_OCTET_COUNT_GOOD_BAD: 0x00000000,
        MAC_TX_PACKET_COUNT_GOOD_BAD: 0x00000000,
        MAC_TX_BROADCAST_PACKETS_GOOD: 0x00000000,
        MAC_TX_MULTICAST_PACKETS_GOOD: 0x00000000,
        MAC_TX_64OCTETS_PACKETS_GOOD_BAD: 0x00000000,
        MAC_TX_65TO127OCTETS_PACKETS_GOOD_BAD: 0x00000000,
        MAC_TX_128TO255OCTETS_PACKETS_GOOD_BAD: 0x00000000,
        MAC_TX_256TO511OCTETS_PACKETS_GOOD_BAD: 0x00000000,
        MAC_TX_512TO1023OCTETS_PACKETS_GOOD_BAD: 0x00000000,
        MAC_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD: 0x00000000,
        MAC_TX_UNICAST_PACKETS_GOOD_BAD: 0x00000000,
        MAC_TX_MULTICAST_PACKETS_GOOD_BAD: 0x00000000,
        MAC_TX_BROADCAST_PACKETS_GOOD_BAD: 0x00000000,
        MAC_TX_UNDERFLOW_ERROR_PACKETS: 0x00000000,
        MAC_TX_SINGLE_COLLISION_GOOD_PACKETS: 0x00000000,
        MAC_TX_MULTIPLE_COLLISION_GOOD_PACKETS: 0x00000000,
        MAC_TX_DEFERRED_PACKETS: 0x00000000,
        MAC_TX_LATE_COLLISION_PACKETS: 0x00000000,
        MAC_TX_EXCESSIVE_COLLISION_PACKETS: 0x00000000,
        MAC_TX_CARRIER_ERROR_PACKETS: 0x00000000,
        MAC_TX_OCTET_COUNT_GOOD: 0x00000000,
        MAC_TX_PACKET_COUNT_GOOD: 0x00000000,
        MAC_TX_EXCESSIVE_DEFERRAL_ERROR: 0x00000000,
        MAC_TX_PAUSE_PACKETS: 0x00000000,
        MAC_TX_VLAN_PACKETS_GOOD: 0x00000000,
        MAC_TX_OSIZE_PACKETS_GOOD: 0x00000000,
        MAC_RX_PACKETS_COUNT_GOOD_BAD: 0x00000000,
        MAC_RX_OCTET_COUNT_GOOD_BAD: 0x00000000,
        MAC_RX_OCTET_COUNT_GOOD: 0x00000000,
        MAC_RX_BROADCAST_PACKETS_GOOD: 0x00000000,
        MAC_RX_MULTICAST_PACKETS_GOOD: 0x00000000,
        MAC_RX_CRC_ERROR_PACKETS: 0x00000000,
        MAC_RX_ALIGNMENT_ERROR_PACKETS: 0x00000000,
        MAC_RX_RUNT_ERROR_PACKETS: 0x00000000,
        MAC_RX_JABBER_ERROR_PACKETS: 0x00000000,
        MAC_RX_UNDERSIZE_PACKETS_GOOD: 0x00000000,
        MAC_RX_OVERSIZE_PACKETS_GOOD: 0x00000000,
        MAC_RX_64OCTETS_PACKETS_GOOD_BAD: 0x00000000,
        MAC_RX_65TO127OCTETS_PACKETS_GOOD_BAD: 0x00000000,
        MAC_RX_128TO255OCTETS_PACKETS_GOOD_BAD: 0x00000000,
        MAC_RX_256TO511OCTETS_PACKETS_GOOD_BAD: 0x00000000,
        MAC_RX_512TO1023OCTETS_PACKETS_GOOD_BAD: 0x00000000,
        MAC_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD: 0x00000000,
        MAC_RX_UNICAST_PACKETS_GOOD: 0x00000000,
        MAC_RX_LENGTH_ERROR_PACKETS: 0x00000000,
        MAC_RX_OUT_OF_RANGE_TYPE_PACKETS: 0x00000000,
        MAC_RX_PAUSE_PACKETS: 0x00000000,
        MAC_RX_FIFO_OVERFLOW_PACKETS: 0x00000000,
        MAC_RX_VLAN_PACKETS_GOOD_BAD: 0x00000000,
        MAC_RX_WATCHDOG_ERROR_PACKETS: 0x00000000,
        MAC_RX_RECEIVE_ERROR_PACKETS: 0x00000000,
        MAC_RX_CONTROL_PACKETS_GOOD: 0x00000000,
        MAC_TX_LPI_USEC_CNTR: 0x00000000,
        MAC_TX_LPI_TRAN_CNTR: 0x00000000,
        MAC_RX_LPI_USEC_CNTR: 0x00000000,
        MAC_RX_LPI_TRAN_CNTR: 0x00000000,
        MAC_MMC_IPC_RX_INTERRUPT_MASK: 0x00000000,
        MAC_MMC_IPC_RX_INTERRUPT: 0x00000000,
        MAC_RXIPV4_GOOD_PACKETS: 0x00000000,
        MAC_RXIPV4_HEADER_ERROR_PACKETS: 0x00000000,
        MAC_RXIPV4_NO_PAYLOAD_PACKETS: 0x00000000,
        MAC_RXIPV4_FRAGMENTED_PACKETS: 0x00000000,
        MAC_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS: 0x00000000,
        MAC_RXIPV6_GOOD_PACKETS: 0x00000000,
        MAC_RXIPV6_HEADER_ERROR_PACKETS: 0x00000000,
        MAC_RXIPV6_NO_PAYLOAD_PACKETS: 0x00000000,
        MAC_RXUDP_GOOD_PACKETS: 0x00000000,
        MAC_RXUDP_ERROR_PACKETS: 0x00000000,
        MAC_RXTCP_GOOD_PACKETS: 0x00000000,
        MAC_RXTCP_ERROR_PACKETS: 0x00000000,
        MAC_RXICMP_GOOD_PACKETS: 0x00000000,
        MAC_RXICMP_ERROR_PACKETS: 0x00000000,
        MAC_RXIPV4_GOOD_OCTETS: 0x00000000,
        MAC_RXIPV4_HEADER_ERROR_OCTETS: 0x00000000,
        MAC_RXIPV4_NO_PAYLOAD_OCTETS: 0x00000000,
        MAC_RXIPV4_FRAGMENTED_OCTETS: 0x00000000,
        MAC_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS: 0x00000000,
        MAC_RXIPV6_GOOD_OCTETS: 0x00000000,
        MAC_RXIPV6_HEADER_ERROR_OCTETS: 0x00000000,
        MAC_RXIPV6_NO_PAYLOAD_OCTETS: 0x00000000,
        MAC_RXUDP_GOOD_OCTETS: 0x00000000,
        MAC_RXUDP_ERROR_OCTETS: 0x00000000,
        MAC_RXTCP_GOOD_OCTETS: 0x00000000,
        MAC_RXTCP_ERROR_OCTETS: 0x00000000,
        MAC_RXICMP_GOOD_OCTETS: 0x00000000,
        MAC_RXICMP_ERROR_OCTETS: 0x00000000,
        MAC_MMC_FPE_TX_INTERRUPT: 0x00000000,
        MAC_MMC_FPE_TX_INTERRUPT_MASK: 0x00000000,
        MAC_MMC_TX_FPE_FRAGMENT_CNTR: 0x00000000,
        MAC_MMC_TX_HOLD_REQ_CNTR: 0x00000000,
        MAC_MMC_FPE_RX_INTERRUPT: 0x00000000,
        MAC_MMC_FPE_RX_INTERRUPT_MASK: 0x00000000,
        MAC_MMC_RX_PACKET_ASSEMBLY_ERR_CNTR: 0x00000000,
        MAC_MMC_RX_PACKET_SMD_ERR_CNTR: 0x00000000,
        MAC_MMC_RX_PACKET_ASSEMBLY_OK_CNTR: 0x00000000,
        MAC_MMC_RX_FPE_FRAGMENT_CNTR: 0x00000000,
        MAC_L3_L4_CONTROL0: 0x00000000,
        MAC_LAYER4_ADDRESS0: 0x00000000,
        MAC_LAYER3_ADDR0_REG0: 0x00000000,
        MAC_LAYER3_ADDR1_REG0: 0x00000000,
        MAC_LAYER3_ADDR2_REG0: 0x00000000,
        MAC_LAYER3_ADDR3_REG0: 0x00000000,
        MAC_L3_L4_CONTROL1: 0x00000000,
        MAC_LAYER4_ADDRESS1: 0x00000000,
        MAC_LAYER3_ADDR0_REG1: 0x00000000,
        MAC_LAYER3_ADDR1_REG1: 0x00000000,
        MAC_LAYER3_ADDR2_REG1: 0x00000000,
        MAC_LAYER3_ADDR3_REG1: 0x00000000,
        MAC_L3_L4_CONTROL2: 0x00000000,
        MAC_LAYER4_ADDRESS2: 0x00000000,
        MAC_LAYER3_ADDR0_REG2: 0x00000000,
        MAC_LAYER3_ADDR1_REG2: 0x00000000,
        MAC_LAYER3_ADDR2_REG2: 0x00000000,
        MAC_LAYER3_ADDR3_REG2: 0x00000000,
        MAC_L3_L4_CONTROL3: 0x00000000,
        MAC_LAYER4_ADDRESS3: 0x00000000,
        MAC_LAYER3_ADDR0_REG3: 0x00000000,
        MAC_LAYER3_ADDR1_REG3: 0x00000000,
        MAC_LAYER3_ADDR2_REG3: 0x00000000,
        MAC_LAYER3_ADDR3_REG3: 0x00000000,
        MAC_L3_L4_CONTROL4: 0x00000000,
        MAC_LAYER4_ADDRESS4: 0x00000000,
        MAC_LAYER3_ADDR0_REG4: 0x00000000,
        MAC_LAYER3_ADDR1_REG4: 0x00000000,
        MAC_LAYER3_ADDR2_REG4: 0x00000000,
        MAC_LAYER3_ADDR3_REG4: 0x00000000,
        MAC_L3_L4_CONTROL5: 0x00000000,
        MAC_LAYER4_ADDRESS5: 0x00000000,
        MAC_LAYER3_ADDR0_REG5: 0x00000000,
        MAC_LAYER3_ADDR1_REG5: 0x00000000,
        MAC_LAYER3_ADDR2_REG5: 0x00000000,
        MAC_LAYER3_ADDR3_REG5: 0x00000000,
        MAC_L3_L4_CONTROL6: 0x00000000,
        MAC_LAYER4_ADDRESS6: 0x00000000,
        MAC_LAYER3_ADDR0_REG6: 0x00000000,
        MAC_LAYER3_ADDR1_REG6: 0x00000000,
        MAC_LAYER3_ADDR2_REG6: 0x00000000,
        MAC_LAYER3_ADDR3_REG6: 0x00000000,
        MAC_L3_L4_CONTROL7: 0x00000000,
        MAC_LAYER4_ADDRESS7: 0x00000000,
        MAC_LAYER3_ADDR0_REG7: 0x00000000,
        MAC_LAYER3_ADDR1_REG7: 0x00000000,
        MAC_LAYER3_ADDR2_REG7: 0x00000000,
        MAC_LAYER3_ADDR3_REG7: 0x00000000,
        MAC_TIMESTAMP_CONTROL: 0x00002000,
        MAC_SUB_SECOND_INCREMENT: 0x00000000,
        MAC_SYSTEM_TIME_SECONDS: 0x00000000,
        MAC_SYSTEM_TIME_NANOSECONDS: 0x00000000,
        MAC_SYSTEM_TIME_SECONDS_UPDATE: 0x00000000,
        MAC_SYSTEM_TIME_NANOSECONDS_UPDATE: 0x00000000,
        MAC_TIMESTAMP_ADDEND: 0x00000000,
        MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS: 0x00000000,
        MAC_TIMESTAMP_STATUS: 0x00000000,
        MAC_TX_TIMESTAMP_STATUS_NANOSECONDS: 0x00000000,
        MAC_TX_TIMESTAMP_STATUS_SECONDS: 0x00000000,
        MAC_AUXILIARY_CONTROL: 0x00000000,
        MAC_AUXILIARY_TIMESTAMP_NANOSECONDS: 0x00000000,
        MAC_AUXILIARY_TIMESTAMP_SECONDS: 0x00000000,
        MAC_TIMESTAMP_INGRESS_ASYM_CORR: 0x00000000,
        MAC_TIMESTAMP_EGRESS_ASYM_CORR: 0x00000000,
        MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND: 0x00000000,
        MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND: 0x00000000,
        MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC: 0x00000000,
        MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC: 0x00000000,
        MAC_TIMESTAMP_INGRESS_LATENCY: 0x00000000,
        MAC_TIMESTAMP_EGRESS_LATENCY: 0x00000000,
        MAC_PPS_CONTROL: 0x00000000,
        MAC_PPS0_TARGET_TIME_SECONDS: 0x00000000,
        MAC_PPS0_TARGET_TIME_NANOSECONDS: 0x00000000,
        MAC_PPS0_INTERVAL: 0x00000000,
        MAC_PPS0_WIDTH: 0x00000000,
        MAC_PPS1_TARGET_TIME_SECONDS: 0x00000000,
        MAC_PPS1_TARGET_TIME_NANOSECONDS: 0x00000000,
        MAC_PPS1_INTERVAL: 0x00000000,
        MAC_PPS1_WIDTH: 0x00000000,
        MAC_PPS2_TARGET_TIME_SECONDS: 0x00000000,
        MAC_PPS2_TARGET_TIME_NANOSECONDS: 0x00000000,
        MAC_PPS2_INTERVAL: 0x00000000,
        MAC_PPS2_WIDTH: 0x00000000,
        MAC_PPS3_TARGET_TIME_SECONDS: 0x00000000,
        MAC_PPS3_TARGET_TIME_NANOSECONDS: 0x00000000,
        MAC_PPS3_INTERVAL: 0x00000000,
        MAC_PPS3_WIDTH: 0x00000000,
        MAC_PTO_CONTROL: 0x00000000,
        MAC_SOURCE_PORT_IDENTITY0: 0x00000000,
        MAC_SOURCE_PORT_IDENTITY1: 0x00000000,
        MAC_SOURCE_PORT_IDENTITY2: 0x00000000,
        MAC_LOG_MESSAGE_INTERVAL: 0x00000000,
        MTL_OPERATION_MODE: 0x00000000,
        MTL_DBG_CTL: 0x00000000,
        MTL_DBG_STS: 0x00000018,
        MTL_FIFO_DEBUG_DATA: 0x00000000,
        MTL_INTERRUPT_STATUS: 0x00000000,
        MTL_RXQ_DMA_MAP0: 0x00000000,
        MTL_RXQ_DMA_MAP1: 0x00000000,
        MTL_TBS_CTRL: 0x00000000,
        MTL_EST_CONTROL: 0x00000000,
        MTL_EST_STATUS: 0x00000000,
        MTL_EST_SCH_ERROR: 0x00000000,
        MTL_EST_FRM_SIZE_ERROR: 0x00000000,
        MTL_EST_FRM_SIZE_CAPTURE: 0x00000000,
        MTL_EST_INTR_ENABLE: 0x00000000,
        MTL_EST_GCL_CONTROL: 0x00000000,
        MTL_EST_GCL_DATA: 0x00000000,
        MTL_FPE_CTRL_STS: 0x00000000,
        MTL_FPE_ADVANCE: 0x00000000,
        MTL_RXP_CONTROL_STATUS: 0x80FF00FF,
        MTL_RXP_INTERRUPT_CONTROL_STATUS: 0x00000000,
        MTL_RXP_DROP_CNT: 0x00000000,
        MTL_RXP_ERROR_CNT: 0x00000000,
        MTL_RXP_INDIRECT_ACC_CONTROL_STATUS: 0x00000000,
        MTL_RXP_INDIRECT_ACC_DATA: 0x00000000,
        MTL_TXQ0_OPERATION_MODE: 0x00000000,
        MTL_TXQ0_UNDERFLOW: 0x00000000,
        MTL_TXQ0_DEBUG: 0x00000000,
        MTL_TXQ0_ETS_STATUS: 0x00000000,
        MTL_TXQ0_QUANTUM_WEIGHT: 0x00000000,
        MTL_Q0_INTERRUPT_CONTROL_STATUS: 0x00000000,
        MTL_RXQ0_OPERATION_MODE: 0x00000000,
        MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT: 0x00000000,
        MTL_RXQ0_DEBUG: 0x00000000,
        MTL_RXQ0_CONTROL: 0x00000000,
        MTL_TXQ1_OPERATION_MODE: 0x00000000,
        MTL_TXQ1_UNDERFLOW: 0x00000000,
        MTL_TXQ1_DEBUG: 0x00000000,
        MTL_TXQ1_ETS_CONTROL: 0x00000000,
        MTL_TXQ1_ETS_STATUS: 0x00000000,
        MTL_TXQ1_QUANTUM_WEIGHT: 0x00000000,
        MTL_TXQ1_SENDSLOPECREDIT: 0x00000000,
        MTL_TXQ1_HICREDIT: 0x00000000,
        MTL_TXQ1_LOCREDIT: 0x00000000,
        MTL_Q1_INTERRUPT_CONTROL_STATUS: 0x00000000,
        MTL_RXQ1_OPERATION_MODE: 0x00000000,
        MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT: 0x00000000,
        MTL_RXQ1_DEBUG: 0x00000000,
        MTL_RXQ1_CONTROL: 0x00000000,
        MTL_TXQ2_OPERATION_MODE: 0x00000000,
        MTL_TXQ2_UNDERFLOW: 0x00000000,
        MTL_TXQ2_DEBUG: 0x00000000,
        MTL_TXQ2_ETS_CONTROL: 0x00000000,
        MTL_TXQ2_ETS_STATUS: 0x00000000,
        MTL_TXQ2_QUANTUM_WEIGHT: 0x00000000,
        MTL_TXQ2_SENDSLOPECREDIT: 0x00000000,
        MTL_TXQ2_HICREDIT: 0x00000000,
        MTL_TXQ2_LOCREDIT: 0x00000000,
        MTL_Q2_INTERRUPT_CONTROL_STATUS: 0x00000000,
        MTL_RXQ2_OPERATION_MODE: 0x00000000,
        MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT: 0x00000000,
        MTL_RXQ2_DEBUG: 0x00000000,
        MTL_RXQ2_CONTROL: 0x00000000,
        MTL_TXQ3_OPERATION_MODE: 0x00000000,
        MTL_TXQ3_UNDERFLOW: 0x00000000,
        MTL_TXQ3_DEBUG: 0x00000000,
        MTL_TXQ3_ETS_CONTROL: 0x00000000,
        MTL_TXQ3_ETS_STATUS: 0x00000000,
        MTL_TXQ3_QUANTUM_WEIGHT: 0x00000000,
        MTL_TXQ3_SENDSLOPECREDIT: 0x00000000,
        MTL_TXQ3_HICREDIT: 0x00000000,
        MTL_TXQ3_LOCREDIT: 0x00000000,
        MTL_Q3_INTERRUPT_CONTROL_STATUS: 0x00000000,
        MTL_RXQ3_OPERATION_MODE: 0x00000000,
        MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT: 0x00000000,
        MTL_RXQ3_DEBUG: 0x00000000,
        MTL_RXQ3_CONTROL: 0x00000000,
        MTL_TXQ4_OPERATION_MODE: 0x00000000,
        MTL_TXQ4_UNDERFLOW: 0x00000000,
        MTL_TXQ4_DEBUG: 0x00000000,
        MTL_TXQ4_ETS_CONTROL: 0x00000000,
        MTL_TXQ4_ETS_STATUS: 0x00000000,
        MTL_TXQ4_QUANTUM_WEIGHT: 0x00000000,
        MTL_TXQ4_SENDSLOPECREDIT: 0x00000000,
        MTL_TXQ4_HICREDIT: 0x00000000,
        MTL_TXQ4_LOCREDIT: 0x00000000,
        MTL_Q4_INTERRUPT_CONTROL_STATUS: 0x00000000,
        MTL_RXQ4_OPERATION_MODE: 0x00000000,
        MTL_RXQ4_MISSED_PACKET_OVERFLOW_CNT: 0x00000000,
        MTL_RXQ4_DEBUG: 0x00000000,
        MTL_RXQ4_CONTROL: 0x00000000,
        DMA_MODE: 0x00000000,
        DMA_SYSBUS_MODE: 0x01010000,
        DMA_INTERRUPT_STATUS: 0x00000000,
        DMA_DEBUG_STATUS0: 0x00000000,
        DMA_DEBUG_STATUS1: 0x00000000,
        DMA_AXI_LPI_ENTRY_INTERVAL: 0x00000000,
        DMA_TBS_CTRL: 0x00000000,
        DMA_CH0_CONTROL: 0x00000000,
        DMA_CH0_TX_CONTROL: 0x00000000,
        DMA_CH0_RX_CONTROL: 0x00000000,
        DMA_CH0_TXDESC_LIST_ADDRESS: 0x00000000,
        DMA_CH0_RXDESC_LIST_ADDRESS: 0x00000000,
        DMA_CH0_TXDESC_TAIL_POINTER: 0x00000000,
        DMA_CH0_RXDESC_TAIL_POINTER: 0x00000000,
        DMA_CH0_TXDESC_RING_LENGTH: 0x00000000,
        DMA_CH0_RXDESC_RING_LENGTH: 0x00000000,
        DMA_CH0_INTERRUPT_ENABLE: 0x00000000,
        DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER: 0x00000000,
        DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS: 0x000007C0,
        DMA_CH0_CURRENT_APP_TXDESC: 0x00000000,
        DMA_CH0_CURRENT_APP_RXDESC: 0x00000000,
        DMA_CH0_CURRENT_APP_TXBUFFER: 0x00000000,
        DMA_CH0_CURRENT_APP_RXBUFFER: 0x00000000,
        DMA_CH0_STATUS: 0x00000000,
        DMA_CH0_MISS_FRAME_CNT: 0x00000000,
        DMA_CH0_RXP_ACCEPT_CNT: 0x00000000,
        DMA_CH0_RX_ERI_CNT: 0x00000000,
        DMA_CH1_CONTROL: 0x00000000,
        DMA_CH1_TX_CONTROL: 0x00000000,
        DMA_CH1_RX_CONTROL: 0x00000000,
        DMA_CH1_TXDESC_LIST_ADDRESS: 0x00000000,
        DMA_CH1_RXDESC_LIST_ADDRESS: 0x00000000,
        DMA_CH1_TXDESC_TAIL_POINTER: 0x00000000,
        DMA_CH1_RXDESC_TAIL_POINTER: 0x00000000,
        DMA_CH1_TXDESC_RING_LENGTH: 0x00000000,
        DMA_CH1_RXDESC_RING_LENGTH: 0x00000000,
        DMA_CH1_INTERRUPT_ENABLE: 0x00000000,
        DMA_CH1_RX_INTERRUPT_WATCHDOG_TIMER: 0x00000000,
        DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS: 0x000007C0,
        DMA_CH1_CURRENT_APP_TXDESC: 0x00000000,
        DMA_CH1_CURRENT_APP_RXDESC: 0x00000000,
        DMA_CH1_CURRENT_APP_TXBUFFER: 0x00000000,
        DMA_CH1_CURRENT_APP_RXBUFFER: 0x00000000,
        DMA_CH1_STATUS: 0x00000000,
        DMA_CH1_MISS_FRAME_CNT: 0x00000000,
        DMA_CH1_RXP_ACCEPT_CNT: 0x00000000,
        DMA_CH1_RX_ERI_CNT: 0x00000000,
        DMA_CH2_CONTROL: 0x00000000,
        DMA_CH2_TX_CONTROL: 0x00000000,
        DMA_CH2_RX_CONTROL: 0x00000000,
        DMA_CH2_TXDESC_LIST_ADDRESS: 0x00000000,
        DMA_CH2_RXDESC_LIST_ADDRESS: 0x00000000,
        DMA_CH2_TXDESC_TAIL_POINTER: 0x00000000,
        DMA_CH2_RXDESC_TAIL_POINTER: 0x00000000,
        DMA_CH2_TXDESC_RING_LENGTH: 0x00000000,
        DMA_CH2_RXDESC_RING_LENGTH: 0x00000000,
        DMA_CH2_INTERRUPT_ENABLE: 0x00000000,
        DMA_CH2_RX_INTERRUPT_WATCHDOG_TIMER: 0x00000000,
        DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS: 0x000007C0,
        DMA_CH2_CURRENT_APP_TXDESC: 0x00000000,
        DMA_CH2_CURRENT_APP_RXDESC: 0x00000000,
        DMA_CH2_CURRENT_APP_TXBUFFER: 0x00000000,
        DMA_CH2_CURRENT_APP_RXBUFFER: 0x00000000,
        DMA_CH2_STATUS: 0x00000000,
        DMA_CH2_MISS_FRAME_CNT: 0x00000000,
        DMA_CH2_RXP_ACCEPT_CNT: 0x00000000,
        DMA_CH2_RX_ERI_CNT: 0x00000000,
        DMA_CH3_CONTROL: 0x00000000,
        DMA_CH3_TX_CONTROL: 0x00000000,
        DMA_CH3_RX_CONTROL: 0x00000000,
        DMA_CH3_TXDESC_LIST_ADDRESS: 0x00000000,
        DMA_CH3_RXDESC_LIST_ADDRESS: 0x00000000,
        DMA_CH3_TXDESC_TAIL_POINTER: 0x00000000,
        DMA_CH3_RXDESC_TAIL_POINTER: 0x00000000,
        DMA_CH3_TXDESC_RING_LENGTH: 0x00000000,
        DMA_CH3_RXDESC_RING_LENGTH: 0x00000000,
        DMA_CH3_INTERRUPT_ENABLE: 0x00000000,
        DMA_CH3_RX_INTERRUPT_WATCHDOG_TIMER: 0x00000000,
        DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS: 0x000007C0,
        DMA_CH3_CURRENT_APP_TXDESC: 0x00000000,
        DMA_CH3_CURRENT_APP_RXDESC: 0x00000000,
        DMA_CH3_CURRENT_APP_TXBUFFER: 0x00000000,
        DMA_CH3_CURRENT_APP_RXBUFFER: 0x00000000,
        DMA_CH3_STATUS: 0x00000000,
        DMA_CH3_MISS_FRAME_CNT: 0x00000000,
        DMA_CH3_RXP_ACCEPT_CNT: 0x00000000,
        DMA_CH3_RX_ERI_CNT: 0x00000000,
        DMA_CH4_CONTROL: 0x00000000,
        DMA_CH4_TX_CONTROL: 0x00000000,
        DMA_CH4_RX_CONTROL: 0x00000000,
        DMA_CH4_TXDESC_LIST_ADDRESS: 0x00000000,
        DMA_CH4_RXDESC_LIST_ADDRESS: 0x00000000,
        DMA_CH4_TXDESC_TAIL_POINTER: 0x00000000,
        DMA_CH4_RXDESC_TAIL_POINTER: 0x00000000,
        DMA_CH4_TXDESC_RING_LENGTH: 0x00000000,
        DMA_CH4_RXDESC_RING_LENGTH: 0x00000000,
        DMA_CH4_INTERRUPT_ENABLE: 0x00000000,
        DMA_CH4_RX_INTERRUPT_WATCHDOG_TIMER: 0x00000000,
        DMA_CH4_SLOT_FUNCTION_CONTROL_STATUS: 0x000007C0,
        DMA_CH4_CURRENT_APP_TXDESC: 0x00000000,
        DMA_CH4_CURRENT_APP_RXDESC: 0x00000000,
        DMA_CH4_CURRENT_APP_TXBUFFER: 0x00000000,
        DMA_CH4_CURRENT_APP_RXBUFFER: 0x00000000,
        DMA_CH4_STATUS: 0x00000000,
        DMA_CH4_MISS_FRAME_CNT: 0x00000000,
        DMA_CH4_RXP_ACCEPT_CNT: 0x00000000,
        DMA_CH4_RX_ERI_CNT: 0x00000000,
    };

    /// Safe access to ENET_QOS
    ///
    /// This function returns `Some(Instance)` if this instance is not
    /// currently taken, and `None` if it is. This ensures that if you
    /// do get `Some(Instance)`, you are ensured unique access to
    /// the peripheral and there cannot be data races (unless other
    /// code uses `unsafe`, of course). You can then pass the
    /// `Instance` around to other functions as required. When you're
    /// done with it, you can call `release(instance)` to return it.
    ///
    /// `Instance` itself dereferences to a `RegisterBlock`, which
    /// provides access to the peripheral's registers.
    #[inline]
    pub fn take() -> Option<Self> {
        let taken = ENET_QOS_TAKEN.swap(true, Ordering::SeqCst);
        if taken {
            None
        } else {
            Some(Self::INSTANCE)
        }
    }

    /// Release exclusive access to ENET_QOS
    ///
    /// This function allows you to return an `Instance` so that it
    /// is available to `take()` again. This function will panic if
    /// you return a different `Instance` or if this instance is not
    /// already taken.
    #[inline]
    pub fn release(_: Self) {
        let taken = ENET_QOS_TAKEN.swap(false, Ordering::SeqCst);
        assert!(taken, "Released a peripheral which was not taken");
    }

    /// Unsafely steal ENET_QOS
    ///
    /// This function is similar to take() but forcibly takes the
    /// Instance, marking it as taken irregardless of its previous
    /// state.
    #[inline]
    pub unsafe fn steal() -> Self {
        ENET_QOS_TAKEN.store(true, Ordering::SeqCst);
        Self::INSTANCE
    }
}

impl ENET_QOS {
    /// The interrupts associated with ENET_QOS
    #[cfg(not(feature = "doc"))]
    pub const INTERRUPTS: [crate::Interrupt; 2] =
        [crate::interrupt::ENET_QOS, crate::interrupt::ENET_QOS_PMT];

    /// The interrupts associated with ENET_QOS
    ///
    /// Note: the values are invalid for a documentation build.
    #[cfg(feature = "doc")]
    pub const INTERRUPTS: [crate::Interrupt; 0] = [];
}

/// Raw pointer to ENET_QOS
///
/// Dereferencing this is unsafe because you are not ensured unique
/// access to the peripheral, so you may encounter data races with
/// other users of this peripheral. It is up to you to ensure you
/// will not cause data races.
///
/// This constant is provided for ease of use in unsafe code: you can
/// simply call for example `write_reg!(gpio, GPIOA, ODR, 1);`.
pub const ENET_QOS: *const RegisterBlock = 0x4043c000 as *const _;
