-- counter_4bits_sync_clear

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;


entity counter_4bits_sync_clear is
port(
	in0, in1, sel0 : in std_logic;
	out0 : out std_logic);
end counter_4bits_sync_clear;

architecture rtl of counter_4bits_sync_clear is

-- conmponents
--none

-- wires
--none

begin
	out0 <= (in0 and not sel0) or (in1 and sel0);
end rtl;