$date
	Thu Jan 25 16:24:57 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module EE_371_Project_2_Testbench $end
$scope module test $end
$var wire 1 ! CLOCK_50 $end
$var wire 3 " KEY [2:0] $end
$var wire 4 # SW [3:0] $end
$var wire 7 $ LEDRWires [6:0] $end
$var reg 7 % LEDR [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx00 %
bxzz $
b0 #
b110 "
0!
$end
#1
b1100000 %
b11000zz $
1!
#2
0!
#3
1!
#4
0!
b1100001 %
b1 #
b111 "
#5
b1000001 %
b10000zz $
1!
#6
0!
#7
1!
#8
0!
#9
1!
#10
0!
b101 #
#11
1!
#12
0!
#13
1!
#14
0!
b101 "
#15
1!
#16
0!
#17
1!
#18
0!
b111 "
#19
1!
#20
0!
#21
1!
#22
0!
#23
1!
#24
0!
#25
1!
#26
0!
#27
1!
#28
0!
#29
1!
#30
0!
#31
b1010001 %
b10100zz $
1!
#32
0!
#33
b1010101 %
b10101zz $
1!
#34
0!
#35
b110101 %
b1101zz $
1!
#36
0!
b11 "
b1 #
#37
b110001 %
b1100zz $
1!
#38
0!
#39
1!
#40
0!
b111 "
#41
1!
#42
0!
#43
1!
#44
0!
#45
1!
#46
0!
#47
1!
#48
0!
#49
1!
#50
0!
#51
1!
#52
0!
#53
1!
#54
0!
#55
1!
#56
0!
#57
b100001 %
b1000zz $
1!
#58
0!
#59
1!
#60
0!
#61
1!
#62
0!
#63
1!
#64
0!
#65
1!
#66
0!
#67
1!
#68
0!
#69
1!
#70
0!
#71
1!
#72
0!
#73
1!
#74
0!
#75
1!
#76
0!
b1001 #
#77
b101001 %
b1010zz $
1!
#78
0!
#79
b1001 %
b10zz $
1!
#80
0!
