{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522483547098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522483547108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 31 16:05:46 2018 " "Processing started: Sat Mar 31 16:05:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522483547108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522483547108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522483547108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1522483547915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522483548132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522483548132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave_b2b.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave_b2b.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave_b2b " "Found entity 1: spi_slave_b2b" {  } { { "spi_slave_b2b.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/spi_slave_b2b.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522483548135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522483548135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ctrl " "Found entity 1: spi_ctrl" {  } { { "spi_ctrl.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/spi_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522483548138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522483548138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/spi_master.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522483548140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522483548140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file button_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_rst " "Found entity 1: button_rst" {  } { { "button_rst.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/button_rst.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522483548142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522483548142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/speed_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522483548145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522483548145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "uart_rx.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522483548148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522483548148 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tx.v(85) " "Verilog HDL warning at uart_tx.v(85): extended using \"x\" or \"z\"" {  } { { "uart_tx.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/uart_tx.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1522483548151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "uart_tx.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522483548151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522483548151 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "capture_rst top.v(246) " "Verilog HDL Implicit Net warning at top.v(246): created implicit net for \"capture_rst\"" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 246 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522483548152 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_start top.v(248) " "Verilog HDL Implicit Net warning at top.v(248): created implicit net for \"tx_start\"" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 248 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522483548152 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_data top.v(249) " "Verilog HDL Implicit Net warning at top.v(249): created implicit net for \"tx_data\"" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 249 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522483548152 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs232_tx top.v(252) " "Verilog HDL Implicit Net warning at top.v(252): created implicit net for \"rs232_tx\"" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 252 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522483548152 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522483548281 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "linkBIM top.v(112) " "Verilog HDL or VHDL warning at top.v(112): object \"linkBIM\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1522483548306 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.v(281) " "Verilog HDL Case Statement information at top.v(281): all case item expressions in this case statement are onehot" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 281 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1522483548310 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.v(328) " "Verilog HDL assignment warning at top.v(328): truncated value with size 32 to match size of target (24)" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522483548310 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_rst button_rst:button_rst_instance " "Elaborating entity \"button_rst\" for hierarchy \"button_rst:button_rst_instance\"" {  } { { "top.v" "button_rst_instance" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522483548526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave_b2b spi_slave_b2b:spi_slave_b2b_instance " "Elaborating entity \"spi_slave_b2b\" for hierarchy \"spi_slave_b2b:spi_slave_b2b_instance\"" {  } { { "top.v" "spi_slave_b2b_instance" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522483548542 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ssel_startmessage spi_slave_b2b.v(38) " "Verilog HDL or VHDL warning at spi_slave_b2b.v(38): object \"ssel_startmessage\" assigned a value but never read" {  } { { "spi_slave_b2b.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/spi_slave_b2b.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1522483548542 "|top|spi_slave_b2b:spi_slave_b2b_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ssel_endmessage spi_slave_b2b.v(39) " "Verilog HDL or VHDL warning at spi_slave_b2b.v(39): object \"ssel_endmessage\" assigned a value but never read" {  } { { "spi_slave_b2b.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/spi_slave_b2b.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1522483548542 "|top|spi_slave_b2b:spi_slave_b2b_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_ctrl spi_ctrl:spi_ctrl_instance " "Elaborating entity \"spi_ctrl\" for hierarchy \"spi_ctrl:spi_ctrl_instance\"" {  } { { "top.v" "spi_ctrl_instance" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522483548559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_ctrl:spi_ctrl_instance\|spi_master:spi_master_instance " "Elaborating entity \"spi_master\" for hierarchy \"spi_ctrl:spi_ctrl_instance\|spi_master:spi_master_instance\"" {  } { { "spi_ctrl.v" "spi_master_instance" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/spi_ctrl.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522483548567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select speed_select:speed_select " "Elaborating entity \"speed_select\" for hierarchy \"speed_select:speed_select\"" {  } { { "top.v" "speed_select" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522483548582 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(40) " "Verilog HDL assignment warning at speed_select.v(40): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/speed_select.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522483548583 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(41) " "Verilog HDL assignment warning at speed_select.v(41): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/speed_select.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522483548583 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(44) " "Verilog HDL assignment warning at speed_select.v(44): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/speed_select.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522483548583 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(45) " "Verilog HDL assignment warning at speed_select.v(45): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/speed_select.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522483548583 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(48) " "Verilog HDL assignment warning at speed_select.v(48): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/speed_select.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522483548583 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(49) " "Verilog HDL assignment warning at speed_select.v(49): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/speed_select.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522483548583 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(52) " "Verilog HDL assignment warning at speed_select.v(52): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/speed_select.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522483548583 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(53) " "Verilog HDL assignment warning at speed_select.v(53): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/speed_select.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522483548583 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(56) " "Verilog HDL assignment warning at speed_select.v(56): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/speed_select.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522483548583 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(57) " "Verilog HDL assignment warning at speed_select.v(57): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/speed_select.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522483548583 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(60) " "Verilog HDL assignment warning at speed_select.v(60): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/speed_select.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522483548583 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(61) " "Verilog HDL assignment warning at speed_select.v(61): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/speed_select.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522483548583 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uart_ctrl speed_select.v(31) " "Verilog HDL Always Construct warning at speed_select.v(31): inferring latch(es) for variable \"uart_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "speed_select.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/speed_select.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1522483548584 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.101 speed_select.v(31) " "Inferred latch for \"uart_ctrl.101\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522483548586 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.100 speed_select.v(31) " "Inferred latch for \"uart_ctrl.100\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522483548586 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.011 speed_select.v(31) " "Inferred latch for \"uart_ctrl.011\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522483548586 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.010 speed_select.v(31) " "Inferred latch for \"uart_ctrl.010\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522483548587 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.001 speed_select.v(31) " "Inferred latch for \"uart_ctrl.001\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522483548587 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.000 speed_select.v(31) " "Inferred latch for \"uart_ctrl.000\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522483548587 "|top|speed_select:speed_select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx my_uart_rx:my_uart_rx " "Elaborating entity \"my_uart_rx\" for hierarchy \"my_uart_rx:my_uart_rx\"" {  } { { "top.v" "my_uart_rx" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522483548596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_tx:my_uart_tx " "Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_tx:my_uart_tx\"" {  } { { "top.v" "my_uart_tx" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522483548611 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "error uart_tx.v(10) " "Output port \"error\" at uart_tx.v(10) has no driver" {  } { { "uart_tx.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/uart_tx.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1522483548612 "|top|my_uart_tx:my_uart_tx"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1522483549193 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[26\] " "Bidir \"BusA\[26\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[38\] " "Bidir \"BusB\[38\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[85\] " "Bidir \"BusD\[85\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[4\] " "Bidir \"BusA\[4\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[6\] " "Bidir \"BusA\[6\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[7\] " "Bidir \"BusA\[7\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[9\] " "Bidir \"BusA\[9\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[10\] " "Bidir \"BusA\[10\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[11\] " "Bidir \"BusA\[11\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[12\] " "Bidir \"BusA\[12\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[13\] " "Bidir \"BusA\[13\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[16\] " "Bidir \"BusA\[16\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[17\] " "Bidir \"BusA\[17\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[22\] " "Bidir \"BusA\[22\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[23\] " "Bidir \"BusA\[23\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[24\] " "Bidir \"BusA\[24\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[25\] " "Bidir \"BusA\[25\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[49\] " "Bidir \"BusC\[49\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[50\] " "Bidir \"BusC\[50\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[51\] " "Bidir \"BusC\[51\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[52\] " "Bidir \"BusC\[52\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[84\] " "Bidir \"BusD\[84\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[86\] " "Bidir \"BusD\[86\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[88\] " "Bidir \"BusD\[88\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[89\] " "Bidir \"BusD\[89\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusD\[90\] " "Bidir \"BusD\[90\]\" has no driver" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1522483549234 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1522483549234 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ss_sck_b2b spi_slave_b2b:spi_slave_b2b_instance\|sckr\[0\] " "Converted the fan-out from the tri-state buffer \"ss_sck_b2b\" to the node \"spi_slave_b2b:spi_slave_b2b_instance\|sckr\[0\]\" into an OR gate" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1522483549237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ss_ssel_b2b spi_slave_b2b:spi_slave_b2b_instance\|sselr\[0\] " "Converted the fan-out from the tri-state buffer \"ss_ssel_b2b\" to the node \"spi_slave_b2b:spi_slave_b2b_instance\|sselr\[0\]\" into an OR gate" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 90 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1522483549237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ss_mosi_b2b spi_slave_b2b:spi_slave_b2b_instance\|mosir\[0\] " "Converted the fan-out from the tri-state buffer \"ss_mosi_b2b\" to the node \"spi_slave_b2b:spi_slave_b2b_instance\|mosir\[0\]\" into an OR gate" {  } { { "top.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.v" 88 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1522483549237 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1522483549237 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "button_rst.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/button_rst.v" 15 -1 0 } } { "spi_ctrl.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/spi_ctrl.v" 9 -1 0 } } { "spi_master.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/spi_master.v" 49 -1 0 } } { "uart_rx.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/uart_rx.v" 42 -1 0 } } { "spi_slave_b2b.v" "" { Text "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/spi_slave_b2b.v" 145 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1522483549480 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1522483549713 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "455 " "Implemented 455 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1522483549872 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1522483549872 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "42 " "Implemented 42 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1522483549872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "409 " "Implemented 409 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1522483549872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1522483549872 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.map.smsg " "Generated suppressed messages file C:/My_Work_Space_Local/CodeRepository/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_evkmcimx7ulp/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1522483550839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "529 " "Peak virtual memory: 529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522483550942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 31 16:05:50 2018 " "Processing ended: Sat Mar 31 16:05:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522483550942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522483550942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522483550942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522483550942 ""}
