{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757686272834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757686272834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 12 10:11:12 2025 " "Processing started: Fri Sep 12 10:11:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757686272834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686272834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test5 -c test5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test5 -c test5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686272834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1757686273060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1757686273060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/test5/truly_toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/test5/truly_toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 truly_toplevel " "Found entity 1: truly_toplevel" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686278157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686278157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/test5/toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/test5/toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686278158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686278158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/test5/clk_div1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/test5/clk_div1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div1 " "Found entity 1: clk_div1" {  } { { "../clk_div1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/clk_div1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686278159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686278159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/test5/memory_source.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/test5/memory_source.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_source " "Found entity 1: memory_source" {  } { { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686278160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686278160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/test5/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/test5/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../controller.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686278161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686278161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/test5/reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/test5/reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_v1 " "Found entity 1: reg_v1" {  } { { "../reg.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686278162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686278162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_v2 " "Found entity 1: ram_v2" {  } { { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686278163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686278163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_ip " "Found entity 1: eth_ip" {  } { { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686278164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686278164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/eth_ip_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/eth_ip_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_ip_0002 " "Found entity 1: eth_ip_0002" {  } { { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686278165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686278165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_eth_tse_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_eth_tse_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_mac " "Found entity 1: altera_eth_tse_mac" {  } { { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686279545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686279545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_cntl " "Found entity 1: altera_tse_clk_cntl" {  } { { "eth_ip/altera_tse_clk_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686279583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686279583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_crc328checker.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_crc328checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328checker " "Found entity 1: altera_tse_crc328checker" {  } { { "eth_ip/altera_tse_crc328checker.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_crc328checker.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686279629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686279629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_crc328generator.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_crc328generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328generator " "Found entity 1: altera_tse_crc328generator" {  } { { "eth_ip/altera_tse_crc328generator.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_crc328generator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686279677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686279677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_crc32ctl8.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_crc32ctl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32ctl8 " "Found entity 1: altera_tse_crc32ctl8" {  } { { "eth_ip/altera_tse_crc32ctl8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_crc32ctl8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686279726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686279726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_crc32galois8.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_crc32galois8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32galois8 " "Found entity 1: altera_tse_crc32galois8" {  } { { "eth_ip/altera_tse_crc32galois8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_crc32galois8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686279778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686279778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_gmii_io.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_gmii_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gmii_io " "Found entity 1: altera_tse_gmii_io" {  } { { "eth_ip/altera_tse_gmii_io.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_gmii_io.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686279829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686279829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_lb_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_lb_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_read_cntl " "Found entity 1: altera_tse_lb_read_cntl" {  } { { "eth_ip/altera_tse_lb_read_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_lb_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686279877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686279877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_lb_wrt_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_lb_wrt_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_wrt_cntl " "Found entity 1: altera_tse_lb_wrt_cntl" {  } { { "eth_ip/altera_tse_lb_wrt_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_lb_wrt_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686279925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686279925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_hashing.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_hashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_hashing " "Found entity 1: altera_tse_hashing" {  } { { "eth_ip/altera_tse_hashing.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_hashing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686279977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686279977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control " "Found entity 1: altera_tse_host_control" {  } { { "eth_ip/altera_tse_host_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_host_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686280032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686280032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_host_control_small.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_host_control_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control_small " "Found entity 1: altera_tse_host_control_small" {  } { { "eth_ip/altera_tse_host_control_small.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_host_control_small.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686280088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686280088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_control " "Found entity 1: altera_tse_mac_control" {  } { { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686280180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686280180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map " "Found entity 1: altera_tse_register_map" {  } { { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686280323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686280323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_register_map_small.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_register_map_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map_small " "Found entity 1: altera_tse_register_map_small" {  } { { "eth_ip/altera_tse_register_map_small.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map_small.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686280444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686280444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_rx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_rx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_counter_cntl " "Found entity 1: altera_tse_rx_counter_cntl" {  } { { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686280509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686280509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_shared_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_shared_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_mac_control " "Found entity 1: altera_tse_shared_mac_control" {  } { { "eth_ip/altera_tse_shared_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_shared_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686280582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686280582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_shared_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_shared_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_register_map " "Found entity 1: altera_tse_shared_register_map" {  } { { "eth_ip/altera_tse_shared_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_shared_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686280726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686280726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_tx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_tx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_counter_cntl " "Found entity 1: altera_tse_tx_counter_cntl" {  } { { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686280794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686280794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_lfsr_10.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_lfsr_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lfsr_10 " "Found entity 1: altera_tse_lfsr_10" {  } { { "eth_ip/altera_tse_lfsr_10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_lfsr_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686280844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686280844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_loopback_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_loopback_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_loopback_ff " "Found entity 1: altera_tse_loopback_ff" {  } { { "eth_ip/altera_tse_loopback_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_loopback_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686280898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686280898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_altshifttaps.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_altshifttaps.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altshifttaps " "Found entity 1: altera_tse_altshifttaps" {  } { { "eth_ip/altera_tse_altshifttaps.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altshifttaps.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686280946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686280946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_fifoless_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_fifoless_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_rx " "Found entity 1: altera_tse_fifoless_mac_rx" {  } { { "eth_ip/altera_tse_fifoless_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_fifoless_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686281117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686281117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_rx " "Found entity 1: altera_tse_mac_rx" {  } { { "eth_ip/altera_tse_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686281276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686281276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_fifoless_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_fifoless_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_tx " "Found entity 1: altera_tse_fifoless_mac_tx" {  } { { "eth_ip/altera_tse_fifoless_mac_tx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_fifoless_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686281426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686281426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_tx " "Found entity 1: altera_tse_mac_tx" {  } { { "eth_ip/altera_tse_mac_tx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686281549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686281549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_magic_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_magic_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_magic_detection " "Found entity 1: altera_tse_magic_detection" {  } { { "eth_ip/altera_tse_magic_detection.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_magic_detection.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686281606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686281606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio " "Found entity 1: altera_tse_mdio" {  } { { "eth_ip/altera_tse_mdio.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686281667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686281667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_mdio_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_mdio_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_clk_gen " "Found entity 1: altera_tse_mdio_clk_gen" {  } { { "eth_ip/altera_tse_mdio_clk_gen.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mdio_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686281718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686281718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_mdio_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_mdio_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_cntl " "Found entity 1: altera_tse_mdio_cntl" {  } { { "eth_ip/altera_tse_mdio_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mdio_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686281772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686281772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_top_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_top_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_mdio " "Found entity 1: altera_tse_top_mdio" {  } { { "eth_ip/altera_tse_top_mdio.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686281825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686281825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_mii_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_mii_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if " "Found entity 1: altera_tse_mii_rx_if" {  } { { "eth_ip/altera_tse_mii_rx_if.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mii_rx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686281880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686281880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_mii_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_mii_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if " "Found entity 1: altera_tse_mii_tx_if" {  } { { "eth_ip/altera_tse_mii_tx_if.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mii_tx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686281935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686281935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_base " "Found entity 1: altera_tse_pipeline_base" {  } { { "eth_ip/altera_tse_pipeline_base.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686281986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686281986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_stage " "Found entity 1: altera_tse_pipeline_stage" {  } { { "eth_ip/altera_tse_pipeline_stage.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_pipeline_stage.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686282037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686282037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_16x32 " "Found entity 1: altera_tse_dpram_16x32" {  } { { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686282093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686282093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_dpram_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_dpram_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_8x32 " "Found entity 1: altera_tse_dpram_8x32" {  } { { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686282149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686282149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_dpram_ecc_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_dpram_ecc_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_ecc_16x32 " "Found entity 1: altera_tse_dpram_ecc_16x32" {  } { { "eth_ip/altera_tse_dpram_ecc_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_ecc_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686282204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686282204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_fifoless_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_fifoless_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_retransmit_cntl " "Found entity 1: altera_tse_fifoless_retransmit_cntl" {  } { { "eth_ip/altera_tse_fifoless_retransmit_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_fifoless_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686282277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686282277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_retransmit_cntl " "Found entity 1: altera_tse_retransmit_cntl" {  } { { "eth_ip/altera_tse_retransmit_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686282347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686282347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_rgmii_in1.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_rgmii_in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in1 " "Found entity 1: altera_tse_rgmii_in1" {  } { { "eth_ip/altera_tse_rgmii_in1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rgmii_in1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686282348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686282348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_rgmii_in4.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_rgmii_in4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in4 " "Found entity 1: altera_tse_rgmii_in4" {  } { { "eth_ip/altera_tse_rgmii_in4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rgmii_in4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686282349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686282349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_nf_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_nf_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_nf_rgmii_module " "Found entity 1: altera_tse_nf_rgmii_module" {  } { { "eth_ip/altera_tse_nf_rgmii_module.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_nf_rgmii_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686282391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686282391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_module " "Found entity 1: altera_tse_rgmii_module" {  } { { "eth_ip/altera_tse_rgmii_module.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rgmii_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686282392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686282392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_rgmii_out1.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_rgmii_out1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out1 " "Found entity 1: altera_tse_rgmii_out1" {  } { { "eth_ip/altera_tse_rgmii_out1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rgmii_out1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686282393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686282393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_rgmii_out4.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_rgmii_out4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out4 " "Found entity 1: altera_tse_rgmii_out4" {  } { { "eth_ip/altera_tse_rgmii_out4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rgmii_out4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686282394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686282394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_rx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_rx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff " "Found entity 1: altera_tse_rx_ff" {  } { { "eth_ip/altera_tse_rx_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686282455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686282455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_rx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_rx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_min_ff " "Found entity 1: altera_tse_rx_min_ff" {  } { { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686282540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686282540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_rx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_rx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl " "Found entity 1: altera_tse_rx_ff_cntrl" {  } { { "eth_ip/altera_tse_rx_ff_cntrl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686282607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686282607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_rx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_rx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32 " "Found entity 1: altera_tse_rx_ff_cntrl_32" {  } { { "eth_ip/altera_tse_rx_ff_cntrl_32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686282683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686282683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_rx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_rx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_rx_ff_cntrl_32_shift16" {  } { { "eth_ip/altera_tse_rx_ff_cntrl_32_shift16.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686282759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686282759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_rx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_rx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_length " "Found entity 1: altera_tse_rx_ff_length" {  } { { "eth_ip/altera_tse_rx_ff_length.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686282809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686282809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_rx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_rx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_stat_extract " "Found entity 1: altera_tse_rx_stat_extract" {  } { { "eth_ip/altera_tse_rx_stat_extract.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686282872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686282872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_timing_adapter32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_timing_adapter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter32 " "Found entity 1: altera_tse_timing_adapter32" {  } { { "eth_ip/altera_tse_timing_adapter32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_timing_adapter32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686282924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686282924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_timing_adapter8.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_timing_adapter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter8 " "Found entity 1: altera_tse_timing_adapter8" {  } { { "eth_ip/altera_tse_timing_adapter8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_timing_adapter8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686282975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686282975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_timing_adapter_fifo32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_timing_adapter_fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo32 " "Found entity 1: altera_tse_timing_adapter_fifo32" {  } { { "eth_ip/altera_tse_timing_adapter_fifo32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_timing_adapter_fifo32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686283033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686283033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_timing_adapter_fifo8.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_timing_adapter_fifo8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo8 " "Found entity 1: altera_tse_timing_adapter_fifo8" {  } { { "eth_ip/altera_tse_timing_adapter_fifo8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_timing_adapter_fifo8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686283089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686283089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_top_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_top_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1geth " "Found entity 1: altera_tse_top_1geth" {  } { { "eth_ip/altera_tse_top_1geth.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686283166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686283166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_top_fifoless_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_top_fifoless_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_fifoless_1geth " "Found entity 1: altera_tse_top_fifoless_1geth" {  } { { "eth_ip/altera_tse_top_fifoless_1geth.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_fifoless_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686283244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686283244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_top_w_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_top_w_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo " "Found entity 1: altera_tse_top_w_fifo" {  } { { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686283341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686283341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_top_w_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_top_w_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo_10_100_1000 " "Found entity 1: altera_tse_top_w_fifo_10_100_1000" {  } { { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686283423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686283423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_top_wo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_top_wo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo " "Found entity 1: altera_tse_top_wo_fifo" {  } { { "eth_ip/altera_tse_top_wo_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_wo_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686283516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686283516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_top_wo_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_top_wo_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo_10_100_1000 " "Found entity 1: altera_tse_top_wo_fifo_10_100_1000" {  } { { "eth_ip/altera_tse_top_wo_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_wo_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686283615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686283615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_top_gen_host.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_top_gen_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_gen_host " "Found entity 1: altera_tse_top_gen_host" {  } { { "eth_ip/altera_tse_top_gen_host.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_gen_host.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686283728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686283728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_tx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_tx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff " "Found entity 1: altera_tse_tx_ff" {  } { { "eth_ip/altera_tse_tx_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686283818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686283818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_tx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_tx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_min_ff " "Found entity 1: altera_tse_tx_min_ff" {  } { { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686283907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686283907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_tx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_tx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl " "Found entity 1: altera_tse_tx_ff_cntrl" {  } { { "eth_ip/altera_tse_tx_ff_cntrl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686283966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686283966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_tx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_tx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32 " "Found entity 1: altera_tse_tx_ff_cntrl_32" {  } { { "eth_ip/altera_tse_tx_ff_cntrl_32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686284024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686284024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_tx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_tx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_tx_ff_cntrl_32_shift16" {  } { { "eth_ip/altera_tse_tx_ff_cntrl_32_shift16.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686284086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686284086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_tx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_tx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_length " "Found entity 1: altera_tse_tx_ff_length" {  } { { "eth_ip/altera_tse_tx_ff_length.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686284136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686284136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_tx_ff_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_tx_ff_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_read_cntl " "Found entity 1: altera_tse_tx_ff_read_cntl" {  } { { "eth_ip/altera_tse_tx_ff_read_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_ff_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686284192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686284192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_tx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_tx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_stat_extract " "Found entity 1: altera_tse_tx_stat_extract" {  } { { "eth_ip/altera_tse_tx_stat_extract.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686284255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686284255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_eth_tse_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_eth_tse_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer " "Found entity 1: altera_eth_tse_std_synchronizer" {  } { { "eth_ip/altera_eth_tse_std_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_std_synchronizer.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686284256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686284256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_eth_tse_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_eth_tse_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer_bundle " "Found entity 1: altera_eth_tse_std_synchronizer_bundle" {  } { { "eth_ip/altera_eth_tse_std_synchronizer_bundle.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_std_synchronizer_bundle.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686284258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686284258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_eth_tse_ptp_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_eth_tse_ptp_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_ptp_std_synchronizer " "Found entity 1: altera_eth_tse_ptp_std_synchronizer" {  } { { "eth_ip/altera_eth_tse_ptp_std_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_ptp_std_synchronizer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686284259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686284259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_false_path_marker.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_false_path_marker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_false_path_marker " "Found entity 1: altera_tse_false_path_marker" {  } { { "eth_ip/altera_tse_false_path_marker.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_false_path_marker.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686284260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686284260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_synchronizer " "Found entity 1: altera_tse_reset_synchronizer" {  } { { "eth_ip/altera_tse_reset_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_reset_synchronizer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686284261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686284261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clock_crosser " "Found entity 1: altera_tse_clock_crosser" {  } { { "eth_ip/altera_tse_clock_crosser.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686284313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686284313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_a_fifo_13.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_a_fifo_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_13 " "Found entity 1: altera_tse_a_fifo_13" {  } { { "eth_ip/altera_tse_a_fifo_13.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_13.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686284357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686284357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_a_fifo_24.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_a_fifo_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_24 " "Found entity 1: altera_tse_a_fifo_24" {  } { { "eth_ip/altera_tse_a_fifo_24.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_24.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686284397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686284397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_a_fifo_34.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_a_fifo_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_34 " "Found entity 1: altera_tse_a_fifo_34" {  } { { "eth_ip/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686284443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686284443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_a_fifo_opt_1246.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_a_fifo_opt_1246.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_1246 " "Found entity 1: altera_tse_a_fifo_opt_1246" {  } { { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686284502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686284502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_a_fifo_opt_14_44.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_a_fifo_opt_14_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_14_44 " "Found entity 1: altera_tse_a_fifo_opt_14_44" {  } { { "eth_ip/altera_tse_a_fifo_opt_14_44.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_14_44.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686284560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686284560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_a_fifo_opt_36_10.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_a_fifo_opt_36_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_36_10 " "Found entity 1: altera_tse_a_fifo_opt_36_10" {  } { { "eth_ip/altera_tse_a_fifo_opt_36_10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_36_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686284621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686284621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_gray_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_gray_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gray_cnt " "Found entity 1: altera_tse_gray_cnt" {  } { { "eth_ip/altera_tse_gray_cnt.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_gray_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686284672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686284672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_sdpm_altsyncram.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_sdpm_altsyncram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_altsyncram " "Found entity 1: altera_tse_sdpm_altsyncram" {  } { { "eth_ip/altera_tse_sdpm_altsyncram.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_sdpm_altsyncram.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686284721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686284721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_altsyncram_dpm_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_altsyncram_dpm_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altsyncram_dpm_fifo " "Found entity 1: altera_tse_altsyncram_dpm_fifo" {  } { { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686284772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686284772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_bin_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_bin_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_bin_cnt " "Found entity 1: altera_tse_bin_cnt" {  } { { "eth_ip/altera_tse_bin_cnt.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_bin_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686284821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686284821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_ph_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_ph_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ph_calculator " "Found entity 1: altera_tse_ph_calculator" {  } { { "eth_ip/altera_tse_ph_calculator.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ph_calculator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686284872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686284872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_sdpm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_sdpm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_gen " "Found entity 1: altera_tse_sdpm_gen" {  } { { "eth_ip/altera_tse_sdpm_gen.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_sdpm_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686284920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686284920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_ecc_dec_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_ip/altera_tse_ecc_dec_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x10_altecc_decoder_h5f " "Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f" {  } { { "eth_ip/altera_tse_ecc_dec_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_dec_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686284976 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x10 " "Found entity 2: altera_tse_ecc_dec_x10" {  } { { "eth_ip/altera_tse_ecc_dec_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_dec_x10.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686284976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686284976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_ecc_enc_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_ip/altera_tse_ecc_enc_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b" {  } { { "eth_ip/altera_tse_ecc_enc_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_enc_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285030 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x10 " "Found entity 2: altera_tse_ecc_enc_x10" {  } { { "eth_ip/altera_tse_ecc_enc_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_enc_x10.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686285030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_ecc_enc_x10_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_ecc_enc_x10_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_wrapper " "Found entity 1: altera_tse_ecc_enc_x10_wrapper" {  } { { "eth_ip/altera_tse_ecc_enc_x10_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_enc_x10_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686285078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_ecc_dec_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_ip/altera_tse_ecc_dec_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x14_altecc_decoder_cre " "Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre" {  } { { "eth_ip/altera_tse_ecc_dec_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_dec_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285139 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x14 " "Found entity 2: altera_tse_ecc_dec_x14" {  } { { "eth_ip/altera_tse_ecc_dec_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_dec_x14.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686285139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_ecc_enc_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_ip/altera_tse_ecc_enc_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b" {  } { { "eth_ip/altera_tse_ecc_enc_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_enc_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285192 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x14 " "Found entity 2: altera_tse_ecc_enc_x14" {  } { { "eth_ip/altera_tse_ecc_enc_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_enc_x14.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686285192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_ecc_enc_x14_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_ecc_enc_x14_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_wrapper " "Found entity 1: altera_tse_ecc_enc_x14_wrapper" {  } { { "eth_ip/altera_tse_ecc_enc_x14_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_enc_x14_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686285241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_ecc_dec_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_ip/altera_tse_ecc_dec_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x2_altecc_decoder_doe " "Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe" {  } { { "eth_ip/altera_tse_ecc_dec_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_dec_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285300 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x2 " "Found entity 2: altera_tse_ecc_dec_x2" {  } { { "eth_ip/altera_tse_ecc_dec_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_dec_x2.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686285300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_ecc_enc_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_ip/altera_tse_ecc_enc_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_altecc_encoder_q5b " "Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b" {  } { { "eth_ip/altera_tse_ecc_enc_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_enc_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285345 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x2 " "Found entity 2: altera_tse_ecc_enc_x2" {  } { { "eth_ip/altera_tse_ecc_enc_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_enc_x2.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686285345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_ecc_enc_x2_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_ecc_enc_x2_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_wrapper " "Found entity 1: altera_tse_ecc_enc_x2_wrapper" {  } { { "eth_ip/altera_tse_ecc_enc_x2_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_enc_x2_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686285380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_ecc_dec_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_ip/altera_tse_ecc_dec_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x23_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre" {  } { { "eth_ip/altera_tse_ecc_dec_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_dec_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285436 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x23 " "Found entity 2: altera_tse_ecc_dec_x23" {  } { { "eth_ip/altera_tse_ecc_dec_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_dec_x23.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686285436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_ecc_enc_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_ip/altera_tse_ecc_enc_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b" {  } { { "eth_ip/altera_tse_ecc_enc_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_enc_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285490 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x23 " "Found entity 2: altera_tse_ecc_enc_x23" {  } { { "eth_ip/altera_tse_ecc_enc_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_enc_x23.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686285490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_ecc_enc_x23_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_ecc_enc_x23_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_wrapper " "Found entity 1: altera_tse_ecc_enc_x23_wrapper" {  } { { "eth_ip/altera_tse_ecc_enc_x23_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_enc_x23_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686285540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_ecc_dec_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_ip/altera_tse_ecc_dec_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x36_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre" {  } { { "eth_ip/altera_tse_ecc_dec_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_dec_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285606 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x36 " "Found entity 2: altera_tse_ecc_dec_x36" {  } { { "eth_ip/altera_tse_ecc_dec_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_dec_x36.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686285606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_ecc_enc_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_ip/altera_tse_ecc_enc_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b" {  } { { "eth_ip/altera_tse_ecc_enc_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_enc_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285662 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x36 " "Found entity 2: altera_tse_ecc_enc_x36" {  } { { "eth_ip/altera_tse_ecc_enc_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_enc_x36.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686285662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_ecc_enc_x36_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_ecc_enc_x36_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_wrapper " "Found entity 1: altera_tse_ecc_enc_x36_wrapper" {  } { { "eth_ip/altera_tse_ecc_enc_x36_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_enc_x36_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686285708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_ecc_dec_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_ip/altera_tse_ecc_dec_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x40_altecc_decoder_kre " "Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre" {  } { { "eth_ip/altera_tse_ecc_dec_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_dec_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285774 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x40 " "Found entity 2: altera_tse_ecc_dec_x40" {  } { { "eth_ip/altera_tse_ecc_dec_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_dec_x40.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686285774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_ecc_enc_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_ip/altera_tse_ecc_enc_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_altecc_encoder_19b " "Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b" {  } { { "eth_ip/altera_tse_ecc_enc_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_enc_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285831 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x40 " "Found entity 2: altera_tse_ecc_enc_x40" {  } { { "eth_ip/altera_tse_ecc_enc_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_enc_x40.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686285831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_ecc_enc_x40_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_ecc_enc_x40_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_wrapper " "Found entity 1: altera_tse_ecc_enc_x40_wrapper" {  } { { "eth_ip/altera_tse_ecc_enc_x40_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_enc_x40_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686285877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_ecc_dec_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_ip/altera_tse_ecc_dec_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x30_altecc_decoder_ire " "Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire" {  } { { "eth_ip/altera_tse_ecc_dec_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_dec_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285942 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x30 " "Found entity 2: altera_tse_ecc_dec_x30" {  } { { "eth_ip/altera_tse_ecc_dec_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_dec_x30.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686285942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_ecc_enc_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_ip/altera_tse_ecc_enc_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_altecc_encoder_v8b " "Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b" {  } { { "eth_ip/altera_tse_ecc_enc_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_enc_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285997 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x30 " "Found entity 2: altera_tse_ecc_enc_x30" {  } { { "eth_ip/altera_tse_ecc_enc_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_enc_x30.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686285997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686285997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_ecc_enc_x30_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_ecc_enc_x30_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_wrapper " "Found entity 1: altera_tse_ecc_enc_x30_wrapper" {  } { { "eth_ip/altera_tse_ecc_enc_x30_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_enc_x30_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686286044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686286044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_tse_ecc_status_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_tse_ecc_status_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_status_crosser " "Found entity 1: altera_tse_ecc_status_crosser" {  } { { "eth_ip/altera_tse_ecc_status_crosser.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_ecc_status_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686286095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686286095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_ip/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_ip/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "eth_ip/altera_std_synchronizer_nocut.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686286096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686286096 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_hifreq memory_source.sv(17) " "Verilog HDL Implicit Net warning at memory_source.sv(17): created implicit net for \"clk_hifreq\"" {  } { { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686286096 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "truly_toplevel " "Elaborating entity \"truly_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1757686286256 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG truly_toplevel.v(14) " "Output port \"LEDG\" at truly_toplevel.v(14) has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286256 "|truly_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR truly_toplevel.v(15) " "Output port \"LEDR\" at truly_toplevel.v(15) has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286256 "|truly_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 truly_toplevel.v(24) " "Output port \"HEX0\" at truly_toplevel.v(24) has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286256 "|truly_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 truly_toplevel.v(25) " "Output port \"HEX1\" at truly_toplevel.v(25) has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286256 "|truly_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 truly_toplevel.v(26) " "Output port \"HEX2\" at truly_toplevel.v(26) has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286256 "|truly_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 truly_toplevel.v(27) " "Output port \"HEX3\" at truly_toplevel.v(27) has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286256 "|truly_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 truly_toplevel.v(28) " "Output port \"HEX4\" at truly_toplevel.v(28) has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286257 "|truly_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 truly_toplevel.v(29) " "Output port \"HEX5\" at truly_toplevel.v(29) has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286257 "|truly_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 truly_toplevel.v(30) " "Output port \"HEX6\" at truly_toplevel.v(30) has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286257 "|truly_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 truly_toplevel.v(31) " "Output port \"HEX7\" at truly_toplevel.v(31) has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286257 "|truly_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_DATA truly_toplevel.v(78) " "Output port \"ENET1_TX_DATA\" at truly_toplevel.v(78) has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286257 "|truly_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON truly_toplevel.v(34) " "Output port \"LCD_BLON\" at truly_toplevel.v(34) has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286257 "|truly_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN truly_toplevel.v(36) " "Output port \"LCD_EN\" at truly_toplevel.v(36) has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286257 "|truly_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON truly_toplevel.v(37) " "Output port \"LCD_ON\" at truly_toplevel.v(37) has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286257 "|truly_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS truly_toplevel.v(38) " "Output port \"LCD_RS\" at truly_toplevel.v(38) has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286257 "|truly_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW truly_toplevel.v(39) " "Output port \"LCD_RW\" at truly_toplevel.v(39) has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286257 "|truly_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK truly_toplevel.v(42) " "Output port \"ENET0_GTX_CLK\" at truly_toplevel.v(42) has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286257 "|truly_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC truly_toplevel.v(45) " "Output port \"ENET0_MDC\" at truly_toplevel.v(45) has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286257 "|truly_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N truly_toplevel.v(47) " "Output port \"ENET0_RST_N\" at truly_toplevel.v(47) has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286257 "|truly_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_GTX_CLK truly_toplevel.v(63) " "Output port \"ENET1_GTX_CLK\" at truly_toplevel.v(63) has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286257 "|truly_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_MDC truly_toplevel.v(66) " "Output port \"ENET1_MDC\" at truly_toplevel.v(66) has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286257 "|truly_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_RST_N truly_toplevel.v(68) " "Output port \"ENET1_RST_N\" at truly_toplevel.v(68) has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286257 "|truly_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_EN truly_toplevel.v(79) " "Output port \"ENET1_TX_EN\" at truly_toplevel.v(79) has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286257 "|truly_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_ER truly_toplevel.v(81) " "Output port \"ENET1_TX_ER\" at truly_toplevel.v(81) has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286257 "|truly_toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel toplevel:top " "Elaborating entity \"toplevel\" for hierarchy \"toplevel:top\"" {  } { { "../truly_toplevel.v" "top" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686286261 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_d toplevel.sv(5) " "Output port \"tx_d\" at toplevel.sv(5) has no driver" {  } { { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286262 "|truly_toplevel|toplevel:top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_err toplevel.sv(6) " "Output port \"tx_err\" at toplevel.sv(6) has no driver" {  } { { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286262 "|truly_toplevel|toplevel:top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_en toplevel.sv(8) " "Output port \"tx_en\" at toplevel.sv(8) has no driver" {  } { { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686286262 "|truly_toplevel|toplevel:top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_source toplevel:top\|memory_source:mem " "Elaborating entity \"memory_source\" for hierarchy \"toplevel:top\|memory_source:mem\"" {  } { { "../toplevel.sv" "mem" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686286265 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 memory_source.sv(28) " "Verilog HDL assignment warning at memory_source.sv(28): truncated value with size 32 to match size of target (10)" {  } { { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757686286265 "|truly_toplevel|toplevel:top|memory_source:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_v2 toplevel:top\|memory_source:mem\|ram_v2:ram " "Elaborating entity \"ram_v2\" for hierarchy \"toplevel:top\|memory_source:mem\|ram_v2:ram\"" {  } { { "../memory_source.sv" "ram" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686286272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\"" {  } { { "ram_v2.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686286308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\"" {  } { { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686286317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686286317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686286317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test1.mif " "Parameter \"init_file\" = \"test1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686286317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686286317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=6767 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=6767\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686286317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686286317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686286317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686286317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686286317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686286317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686286317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686286317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686286317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686286317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686286317 ""}  } { { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757686286317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7uj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7uj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7uj1 " "Found entity 1: altsyncram_7uj1" {  } { { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686286346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686286346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7uj1 toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated " "Elaborating entity \"altsyncram_7uj1\" for hierarchy \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686286346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oba2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oba2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oba2 " "Found entity 1: altsyncram_oba2" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686286380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686286380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oba2 toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1 " "Elaborating entity \"altsyncram_oba2\" for hierarchy \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\"" {  } { { "db/altsyncram_7uj1.tdf" "altsyncram1" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686286381 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "240 256 0 1 1 " "240 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "16 255 " "Addresses ranging from 16 to 255 are not initialized" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/test1.mif" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/test1.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1757686286384 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/test1.mif" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/test1.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1757686286384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7uj1.tdf" "mgl_prim2" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686286743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686286754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686286754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686286754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686286754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 909588023 " "Parameter \"NODE_NAME\" = \"909588023\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686286754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686286754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686286754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686286754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686286754 ""}  } { { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757686286754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686286830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686286922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686287008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div1 toplevel:top\|clk_div1:clk1 " "Elaborating entity \"clk_div1\" for hierarchy \"toplevel:top\|clk_div1:clk1\"" {  } { { "../toplevel.sv" "clk1" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686287039 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clk_div1.sv(30) " "Verilog HDL assignment warning at clk_div1.sv(30): truncated value with size 32 to match size of target (6)" {  } { { "../clk_div1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/clk_div1.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757686287039 "|truly_toplevel|toplevel:top|clk_div1:clk1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clk_div1.sv(32) " "Verilog HDL assignment warning at clk_div1.sv(32): truncated value with size 32 to match size of target (6)" {  } { { "../clk_div1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/clk_div1.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757686287039 "|truly_toplevel|toplevel:top|clk_div1:clk1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_ip toplevel:top\|eth_ip:transmit_ip " "Elaborating entity \"eth_ip\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\"" {  } { { "../toplevel.sv" "transmit_ip" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686287043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_ip_0002 toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst " "Elaborating entity \"eth_ip_0002\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\"" {  } { { "eth_ip.v" "eth_ip_inst" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686287048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_mac toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac " "Elaborating entity \"altera_eth_tse_mac\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\"" {  } { { "eth_ip/eth_ip_0002.v" "i_tse_mac" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686287079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_reset_synchronizer toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0 " "Elaborating entity \"altera_tse_reset_synchronizer\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\"" {  } { { "eth_ip/altera_eth_tse_mac.v" "reset_sync_0" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686287122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_control toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL " "Elaborating entity \"altera_tse_mac_control\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\"" {  } { { "eth_ip/altera_eth_tse_mac.v" "U_MAC_CONTROL" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686287152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_register_map toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG " "Elaborating entity \"altera_tse_register_map\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\"" {  } { { "eth_ip/altera_tse_mac_control.v" "U_REG" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686287212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\"" {  } { { "eth_ip/altera_tse_register_map.v" "U_SYNC_1" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686287310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\|altera_std_synchronizer_nocut:std_sync_no_cut " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\|altera_std_synchronizer_nocut:std_sync_no_cut\"" {  } { { "eth_ip/altera_eth_tse_std_synchronizer.v" "std_sync_no_cut" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_std_synchronizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686287313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_EXCESS_COL " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_EXCESS_COL\"" {  } { { "eth_ip/altera_tse_register_map.v" "U_EXCESS_COL" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686287343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\"" {  } { { "eth_ip/altera_tse_register_map.v" "U_SYNC_6" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686287410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_counter_cntl toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT " "Elaborating entity \"altera_tse_rx_counter_cntl\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\"" {  } { { "eth_ip/altera_tse_register_map.v" "U_RXCNT" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686287577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "eth_ip/altera_tse_rx_counter_cntl.v" "U_SYNC_1" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686287623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_clock_crosser:host_convert_addr_clock_cross " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_clock_crosser:host_convert_addr_clock_cross\"" {  } { { "eth_ip/altera_tse_rx_counter_cntl.v" "host_convert_addr_clock_cross" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686287673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_16x32 toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_16x32\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\"" {  } { { "eth_ip/altera_tse_rx_counter_cntl.v" "CNT_ARRAY_1" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686287732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "eth_ip/altera_tse_dpram_16x32.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686287764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686287772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686287772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686287772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686287772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686287772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686287772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686287772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686287772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686287772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686287772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686287772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686287772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686287772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686287772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686287772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686287772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686287772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686287772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686287772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686287772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686287772 ""}  } { { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757686287772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ip1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ip1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ip1 " "Found entity 1: altsyncram_3ip1" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686287802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686287802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ip1 toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated " "Elaborating entity \"altsyncram_3ip1\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686287803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_counter_cntl toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT " "Elaborating entity \"altera_tse_tx_counter_cntl\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\"" {  } { { "eth_ip/altera_tse_register_map.v" "U_TXCNT" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686287866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_clock_crosser:host_convert_addr_tx_clock_crosser " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_clock_crosser:host_convert_addr_tx_clock_crosser\"" {  } { { "eth_ip/altera_tse_tx_counter_cntl.v" "host_convert_addr_tx_clock_crosser" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686287928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_8x32 toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_8x32\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\"" {  } { { "eth_ip/altera_tse_tx_counter_cntl.v" "U_ARRAY_1" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686287984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "eth_ip/altera_tse_dpram_8x32.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686288014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686288022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686288022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686288022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686288022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686288022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686288022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686288022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686288022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686288022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686288022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686288022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686288022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686288022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686288022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686288022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686288022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686288022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686288022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686288022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686288022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686288022 ""}  } { { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757686288022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3fp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3fp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3fp1 " "Found entity 1: altsyncram_3fp1" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686288053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686288053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3fp1 toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated " "Elaborating entity \"altsyncram_3fp1\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686288054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\"" {  } { { "eth_ip/altera_tse_register_map.v" "U_SYNC_8" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686288119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_host_control toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL " "Elaborating entity \"altera_tse_host_control\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\"" {  } { { "eth_ip/altera_tse_mac_control.v" "U_CTRL" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686288153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_mdio toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO " "Elaborating entity \"altera_tse_top_mdio\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\"" {  } { { "eth_ip/altera_eth_tse_mac.v" "U_MDIO" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686288207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_clk_gen toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN " "Elaborating entity \"altera_tse_mdio_clk_gen\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\"" {  } { { "eth_ip/altera_tse_top_mdio.v" "U_CLKGEN" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_mdio.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686288260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_cntl toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL " "Elaborating entity \"altera_tse_mdio_cntl\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL\"" {  } { { "eth_ip/altera_tse_top_mdio.v" "U_CNTL" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_mdio.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686288312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO " "Elaborating entity \"altera_tse_mdio\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\"" {  } { { "eth_ip/altera_tse_top_mdio.v" "U_MDIO" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_mdio.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686288355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo_10_100_1000 toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP " "Elaborating entity \"altera_tse_top_w_fifo_10_100_1000\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\"" {  } { { "eth_ip/altera_eth_tse_mac.v" "U_MAC_TOP" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686288401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clk_cntl toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT " "Elaborating entity \"altera_tse_clk_cntl\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\"" {  } { { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "U_CLKCT" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686288503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_rx_if toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX " "Elaborating entity \"altera_tse_mii_rx_if\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX\"" {  } { { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "U_MRX" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686288555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_tx_if toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX " "Elaborating entity \"altera_tse_mii_tx_if\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX\"" {  } { { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "U_MTX" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686288607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gmii_io toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF " "Elaborating entity \"altera_tse_gmii_io\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF\"" {  } { { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "U_GMIF" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686288657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC " "Elaborating entity \"altera_tse_top_w_fifo\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\"" {  } { { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "U_MAC" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686288710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_1geth toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH " "Elaborating entity \"altera_tse_top_1geth\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\"" {  } { { "eth_ip/altera_tse_top_w_fifo.v" "U_GETH" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686288767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_stat_extract toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT " "Elaborating entity \"altera_tse_rx_stat_extract\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT\"" {  } { { "eth_ip/altera_tse_top_1geth.v" "U_RXSTAT" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_1geth.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686288827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_rx toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX " "Elaborating entity \"altera_tse_mac_rx\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\"" {  } { { "eth_ip/altera_tse_top_1geth.v" "U_RX" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_1geth.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686288891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328checker toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC " "Elaborating entity \"altera_tse_crc328checker\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\"" {  } { { "eth_ip/altera_tse_mac_rx.v" "U_CRC" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_rx.v" 2758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686289000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32galois8 toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS " "Elaborating entity \"altera_tse_crc32galois8\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS\"" {  } { { "eth_ip/altera_tse_crc328checker.v" "U_GALS" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_crc328checker.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686289051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altshifttaps toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS " "Elaborating entity \"altera_tse_altshifttaps\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\"" {  } { { "eth_ip/altera_tse_mac_rx.v" "U_SHIFTTAPS" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_rx.v" 3207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686289104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_stat_extract toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT " "Elaborating entity \"altera_tse_tx_stat_extract\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT\"" {  } { { "eth_ip/altera_tse_top_1geth.v" "U_TXSTAT" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_1geth.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686289159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_tx toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX " "Elaborating entity \"altera_tse_mac_tx\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\"" {  } { { "eth_ip/altera_tse_top_1geth.v" "U_TX" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_1geth.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686289221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\"" {  } { { "eth_ip/altera_tse_mac_tx.v" "U_SYNC_3" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_tx.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686289276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328generator toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC " "Elaborating entity \"altera_tse_crc328generator\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\"" {  } { { "eth_ip/altera_tse_mac_tx.v" "U_CRC" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_tx.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686289313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32ctl8 toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL " "Elaborating entity \"altera_tse_crc32ctl8\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL\"" {  } { { "eth_ip/altera_tse_crc328generator.v" "U_CTL" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_crc328generator.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686289372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_min_ff toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF " "Elaborating entity \"altera_tse_rx_min_ff\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\"" {  } { { "eth_ip/altera_tse_top_w_fifo.v" "U_RXFF" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686289415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\"" {  } { { "eth_ip/altera_tse_rx_min_ff.v" "U_SYNC_2" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686289458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\"" {  } { { "eth_ip/altera_tse_rx_min_ff.v" "RX_DATA" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686289520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "eth_ip/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686289582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686289614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686289622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 40 " "Parameter \"width_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 40 " "Parameter \"width_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289622 ""}  } { { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757686289622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_92i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_92i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_92i1 " "Found entity 1: altsyncram_92i1" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686289654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686289654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_92i1 toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated " "Elaborating entity \"altsyncram_92i1\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686289655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\"" {  } { { "eth_ip/altera_tse_a_fifo_opt_1246.v" "U_WRT" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686289705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_34 toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS " "Elaborating entity \"altera_tse_a_fifo_34\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\"" {  } { { "eth_ip/altera_tse_rx_min_ff.v" "RX_STATUS" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686289863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "eth_ip/altera_tse_a_fifo_34.v" "U_RAM" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686289918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686289925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686289933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 23 " "Parameter \"width_a\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 23 " "Parameter \"width_b\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686289933 ""}  } { { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757686289933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dsh1 " "Found entity 1: altsyncram_dsh1" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_dsh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686289962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686289962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dsh1 toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated " "Elaborating entity \"altsyncram_dsh1\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686289963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT\"" {  } { { "eth_ip/altera_tse_a_fifo_34.v" "U_WRT" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686289994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_bin_cnt toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD " "Elaborating entity \"altera_tse_bin_cnt\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD\"" {  } { { "eth_ip/altera_tse_a_fifo_34.v" "U_RD" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686290024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\"" {  } { { "eth_ip/altera_tse_a_fifo_34.v" "U_SYNC_WR_G_PTR" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686290052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_eth_tse_std_synchronizer\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\"" {  } { { "eth_ip/altera_eth_tse_std_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_std_synchronizer_bundle.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686290056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\|altera_std_synchronizer_nocut:std_sync_no_cut " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\|altera_std_synchronizer_nocut:std_sync_no_cut\"" {  } { { "eth_ip/altera_eth_tse_std_synchronizer.v" "std_sync_no_cut" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_std_synchronizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686290059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_min_ff toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF " "Elaborating entity \"altera_tse_tx_min_ff\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\"" {  } { { "eth_ip/altera_tse_top_w_fifo.v" "U_TXFF" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686290100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\"" {  } { { "eth_ip/altera_tse_tx_min_ff.v" "U_RTSM" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686290193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\"" {  } { { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686290200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\"" {  } { { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686290207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Instantiated megafunction \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290207 ""}  } { { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757686290207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7sh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7sh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7sh1 " "Found entity 1: altsyncram_7sh1" {  } { { "db/altsyncram_7sh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7sh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686290235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686290235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7sh1 toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated " "Elaborating entity \"altsyncram_7sh1\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686290236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_retransmit_cntl toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR " "Elaborating entity \"altera_tse_retransmit_cntl\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\"" {  } { { "eth_ip/altera_tse_tx_min_ff.v" "U_RETR" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686290266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_lfsr_10 toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|altera_tse_lfsr_10:U_LFSR " "Elaborating entity \"altera_tse_lfsr_10\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|altera_tse_lfsr_10:U_LFSR\"" {  } { { "eth_ip/altera_tse_retransmit_cntl.v" "U_LFSR" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_retransmit_cntl.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686290329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\"" {  } { { "eth_ip/altera_tse_tx_min_ff.v" "TX_DATA" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686290369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "eth_ip/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686290401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686290409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686290418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290418 ""}  } { { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757686290418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j2i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j2i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j2i1 " "Found entity 1: altsyncram_j2i1" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686290448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686290448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j2i1 toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated " "Elaborating entity \"altsyncram_j2i1\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686290449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_13 toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS " "Elaborating entity \"altera_tse_a_fifo_13\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\"" {  } { { "eth_ip/altera_tse_tx_min_ff.v" "TX_STATUS" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686290595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "eth_ip/altera_tse_a_fifo_13.v" "U_RAM" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_13.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686290650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686290657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686290665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757686290665 ""}  } { { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757686290665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ph1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ph1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ph1 " "Found entity 1: altsyncram_7ph1" {  } { { "db/altsyncram_7ph1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7ph1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686290692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686290692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ph1 toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_7ph1:auto_generated " "Elaborating entity \"altsyncram_7ph1\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_7ph1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686290693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "eth_ip/altera_tse_a_fifo_13.v" "U_SYNC_1" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_13.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686290746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller toplevel:top\|controller:control " "Elaborating entity \"controller\" for hierarchy \"toplevel:top\|controller:control\"" {  } { { "../toplevel.sv" "control" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686290780 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "reg_wren controller.sv(15) " "Output port \"reg_wren\" at controller.sv(15) has no driver" {  } { { "../controller.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/controller.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757686290781 "|truly_toplevel|toplevel:top|controller:control"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1757686291194 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.09.12.10:11:33 Progress: Loading sld60bba180/alt_sld_fab_wrapper_hw.tcl " "2025.09.12.10:11:33 Progress: Loading sld60bba180/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686293241 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686295101 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686295178 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686298406 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686298467 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686298526 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686298607 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686298610 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686298610 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1757686299287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld60bba180/alt_sld_fab.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/ip/sld60bba180/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686299429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686299429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686299479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686299479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686299482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686299482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686299515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686299515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686299579 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686299579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686299579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757686299615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686299615 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_7ph1:auto_generated\|q_b\[0\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_7ph1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7ph1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7ph1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_13.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_13.v" 119 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 701 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_7ph1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_7ph1:auto_generated\|q_b\[1\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_7ph1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7ph1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7ph1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_13.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_13.v" 119 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 701 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_7ph1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[0\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[1\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[2\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[3\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[4\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[5\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[6\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[7\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[8\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[9\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[10\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[11\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[12\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[13\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[14\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[15\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[16\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[17\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[18\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[19\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[20\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[21\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[22\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[23\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[24\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[25\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[26\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[27\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[28\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[29\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[30\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[31\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[32\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[33\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[34\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 1093 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[35\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_j2i1.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 680 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\|q_b\[0\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_7sh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7sh1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_7sh1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\|q_b\[1\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_7sh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7sh1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_7sh1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\|q_b\[2\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_7sh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7sh1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_7sh1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\|q_b\[3\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_7sh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7sh1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_7sh1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\|q_b\[4\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_7sh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7sh1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_7sh1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\|q_b\[5\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_7sh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7sh1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_7sh1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\|q_b\[6\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_7sh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7sh1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_7sh1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\|q_b\[7\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_7sh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7sh1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_7sh1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\|q_b\[8\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_7sh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7sh1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_7sh1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[0\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_dsh1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 112 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 1123 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[1\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_dsh1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 112 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 1123 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[2\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_dsh1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 112 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 1123 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[3\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_dsh1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 112 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 1123 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[4\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_dsh1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 112 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 1123 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[5\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_dsh1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 112 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 1123 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[6\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_dsh1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 112 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 1123 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[7\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_dsh1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 112 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 1123 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[8\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_dsh1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 112 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 1123 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[9\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_dsh1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 112 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 1123 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[10\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_dsh1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 112 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 1123 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[11\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_dsh1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 112 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 1123 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[12\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_dsh1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 112 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 1123 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[13\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_dsh1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 112 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 1123 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[14\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_dsh1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 112 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 1123 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[15\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_dsh1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 112 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 1123 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[16\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_dsh1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 112 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 1123 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[17\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_dsh1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 112 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 1123 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[18\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_dsh1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 112 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 1123 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[19\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_dsh1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 112 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 1123 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[20\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_dsh1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 112 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 1123 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[21\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_dsh1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 112 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 1123 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[22\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_dsh1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_34.v" 112 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 1123 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[0\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[1\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[2\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[3\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[4\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[5\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[6\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[7\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[8\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[9\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[10\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[11\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[12\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[13\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[14\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[15\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[16\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[17\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[18\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[19\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[20\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[21\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[22\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[23\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[24\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[25\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[26\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[27\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[28\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[29\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[30\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[31\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[33\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[34\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 1093 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[35\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[36\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 1155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[37\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 1186 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[38\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 1217 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[0\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[1\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[2\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[3\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[4\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[5\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[6\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[7\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[8\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[9\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[10\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[11\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[12\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[13\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[14\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[15\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[16\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[17\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[18\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[19\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[20\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[21\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[22\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[23\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[24\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[25\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[26\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[27\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[28\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[29\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[30\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[31\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[0\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[1\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[2\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[3\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[4\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[5\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[6\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[7\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[8\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[9\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[10\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[11\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[12\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[13\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[14\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[15\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[16\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[17\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[18\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[19\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[20\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[21\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[22\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[23\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[24\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[25\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[26\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[27\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[28\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[29\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[30\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[31\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3fp1.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_8x32.v" 103 0 0 } } { "eth_ip/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1835 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[0\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[1\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[2\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[3\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[4\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[5\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[6\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[7\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[8\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[9\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[10\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[11\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[12\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[13\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[14\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[15\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[16\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[17\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[18\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[19\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[20\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[21\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[22\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[23\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[24\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[25\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[26\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[27\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[28\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[29\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[30\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[31\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[0\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[1\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[2\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[3\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[4\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[5\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[6\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[7\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[8\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[9\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[10\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[11\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[12\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[13\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[14\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[15\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[16\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[17\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[18\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[19\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[20\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[21\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[22\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[23\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[24\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[25\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[26\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[27\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[28\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[29\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[30\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[31\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_3ip1.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_dpram_16x32.v" 103 0 0 } } { "eth_ip/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "eth_ip/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_register_map.v" 1807 0 0 } } { "eth_ip/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_mac_control.v" 640 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 772 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300437 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1757686300437 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1757686300437 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[32\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300604 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[39\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_92i1.tdf" 1248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "eth_ip/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_rx_min_ff.v" 556 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 643 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300604 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a39"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1757686300604 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1757686300604 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\|q_b\[9\] " "Synthesized away node \"toplevel:top\|eth_ip:transmit_ip\|eth_ip_0002:eth_ip_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_7sh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7sh1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "eth_ip/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "eth_ip/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_tx_min_ff.v" 300 0 0 } } { "eth_ip/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo.v" 695 0 0 } } { "eth_ip/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "eth_ip/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/altera_eth_tse_mac.v" 1267 0 0 } } { "eth_ip/eth_ip_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip/eth_ip_0002.v" 193 0 0 } } { "eth_ip.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/eth_ip.v" 139 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 73 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686300668 "|truly_toplevel|toplevel:top|eth_ip:transmit_ip|eth_ip_0002:eth_ip_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_7sh1:auto_generated|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1757686300668 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1757686300668 ""}
{ "Warning" "WSGN_OCP_OFF" "it is not supported when the target device is unspecified " "Intel FPGA IP Evaluation Mode feature will not be used - it is not supported when the target device is unspecified" {  } {  } 0 12193 "Intel FPGA IP Evaluation Mode feature will not be used - %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686300746 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1757686300768 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1757686300838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1757686300838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1757686300838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1757686300838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1757686300838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1757686300838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1757686300838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1757686300838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "bidirectional pin \"ENET0_MDIO\" has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1757686300838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "bidirectional pin \"ENET1_MDIO\" has no driver" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1757686300838 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1757686300838 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|ENET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|ENET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|ENET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|ENET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|ENET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|ENET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|ENET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_MDC GND " "Pin \"ENET1_MDC\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|ENET1_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_RST_N GND " "Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|ENET1_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|ENET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|ENET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|ENET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|ENET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|ENET1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757686300871 "|truly_toplevel|ENET1_TX_ER"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1757686300871 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686300925 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1358 " "1358 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757686301138 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1757686303392 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757686303392 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303439 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303439 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303440 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303440 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a4 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303440 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a5 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303440 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a6 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303440 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a7 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303440 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a8 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303440 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a9 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303440 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a10 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303440 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a11 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303440 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a12 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303440 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a13 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303441 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a14 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303441 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a15 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303441 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a16 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303441 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a17 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303441 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a18 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303441 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a19 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303441 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a20 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303441 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a21 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303441 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a22 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303441 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a23 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303442 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a24 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303442 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a25 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303442 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a26 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303442 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a27 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303442 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a28 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303442 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a29 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303442 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a30 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303442 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a31 clk0 GND " "WYSIWYG primitive \"toplevel:top\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_7uj1:auto_generated\|altsyncram_oba2:altsyncram1\|ram_block3a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_oba2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_oba2.tdf" 36 2 0 } } { "db/altsyncram_7uj1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/db/altsyncram_7uj1.tdf" 37 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/quartus_proj/ram_v2.v" 86 0 0 } } { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/memory_source.sv" 21 0 0 } } { "../toplevel.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/toplevel.sv" 45 0 0 } } { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303442 "|truly_toplevel|toplevel:top|memory_source:mem|ram_v2:ram|altsyncram:altsyncram_component|altsyncram_7uj1:auto_generated|altsyncram_oba2:altsyncram1|ram_block3a31"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "47 " "Design contains 47 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|ENET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|ENET1_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|ENET1_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|ENET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|ENET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|ENET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|ENET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|ENET1_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "../truly_toplevel.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/truly_toplevel.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757686303472 "|truly_toplevel|ENET1_TX_CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1757686303472 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "463 " "Implemented 463 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "53 " "Implemented 53 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1757686303472 ""} { "Info" "ICUT_CUT_TM_OPINS" "107 " "Implemented 107 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1757686303472 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1757686303472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "260 " "Implemented 260 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1757686303472 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1757686303472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1757686303472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 480 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 480 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4963 " "Peak virtual memory: 4963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757686303545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 12 10:11:43 2025 " "Processing ended: Fri Sep 12 10:11:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757686303545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757686303545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757686303545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757686303545 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757686311877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757686311877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 12 10:11:51 2025 " "Processing started: Fri Sep 12 10:11:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757686311877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1757686311877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp test5 -c test5 --netlist_type=sgate " "Command: quartus_npp test5 -c test5 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1757686311877 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1757686312009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Peak virtual memory: 4588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757686312072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 12 10:11:52 2025 " "Processing ended: Fri Sep 12 10:11:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757686312072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757686312072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757686312072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1757686312072 ""}
