$date
	Sat Aug 03 19:25:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Or_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var integer 32 $ output_file [31:0] $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 % nota $end
$var wire 1 & notaAndnotb $end
$var wire 1 ' notb $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
1&
1%
b10000000000000000000000000000011 $
0#
0"
0!
$end
#10000
1!
0&
0'
1#
#20000
1'
0%
0#
1"
#30000
0'
1#
#40000
