% INTEL MANUAL BIB

@manual{IntelManual-Interrupts,
author  = {Intel Corporation},
title   = {Intel Manual - Software Developer's Manual Combined Volumes 3A, 3B, 3C, and 3D},
pages   = {199--257},
url     = {https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html},
}

@manual{IntelManual-Segments,
author  = {Intel Corporation},
title   = {Intel Manual - Software Developer's Manual Combined Volumes 3A, 3B, 3C, and 3D},
pages   = {85--100},
url     = {https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html},
}

@manual{IntelManual-TSC,
author  = {Intel Corporation},
title   = {Intel Manual - Software Developer's Manual Combined Volumes 3A, 3B, 3C, and 3D},
pages   = {684--686},
url     = {https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html},
}

@manual{IntelManual-APIC,
author  = {Intel Corporation},
title   = {Intel Manual - Software Developer's Manual Combined Volumes 3A, 3B, 3C, and 3D},
pages   = {393--443},
url     = {https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html},
}

@manual{IntelManual-LAPIC-Timer,
author  = {Intel Corporation},
title   = {Intel Manual - Software Developer's Manual Combined Volumes 3A, 3B, 3C, and 3D},
pages   = {408--409},
url     = {https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html},
}

% INTEL OTHERS

@manual{Intel-HPET,
author  = {Intel Corporation},
title   = {Intel HPET specification},
url     = {https://www.intel.com/content/dam/www/public/us/en/documents/technical-specifications/software-developers-hpet-spec-1-0a.pdf},
}

% OSDEV

@manual{osdev-tss,
author  = {OsDev community},
title   = {OsDev - TSS},
url     = {https://wiki.osdev.org/Task_State_Segment},
}

@manual{osdev-tsc,
author  = {OsDev community},
title   = {OsDev - TSC},
url     = {https://wiki.osdev.org/TSC},
}

@manual{osdev-hpet,
author  = {OsDev community},
title   = {OsDev - HPET},
url     = {https://wiki.osdev.org/HPET},
}

@manual{osdev-lapic-timer,
author  = {OsDev community},
title   = {OsDev - LAPIC Timer},
url     = {https://wiki.osdev.org/APIC_Timer},
}

@manual{osdev-pit,
author  = {OsDev community},
title   = {OsDev - PIT},
url     = {https://wiki.osdev.org/Programmable_Interval_Timer},
}

%% Memory

@misc{buddy_allocator,
  author = {Wikipedia},
  title  = {Buddy Memory Allocation},
  url    = {https://en.wikipedia.org/wiki/Buddy_memory_allocation},
}

@misc{slab_allocation,
  author = {Wikipedia},
  title  = {Slab Memory Allocation},
  url    = {https://en.wikipedia.org/wiki/Slab_allocation},
}

@inproceedings{wilson1995survey,
  author    = {Wilson, Paul R. and Johnstone, Mark S. and Neely, Michael and Boles, David},
  title     = {Dynamic Storage Allocation: A Survey and Critical Review},
  booktitle = {International Workshop on Memory Management (IWMM)},
  year      = {1995},
  publisher = {Springer LNCS},
  note      = {Comprehensive survey covering allocation algorithms, fragmentation theory, and program behavior analysis. Essential reference for understanding the problem space.},
}

@inproceedings{bonwick1994slab,
  author    = {Bonwick, Jeff},
  title     = {The Slab Allocator: An Object-Caching Kernel Memory Allocator},
  booktitle = {USENIX Summer Technical Conference},
  year      = {1994},
  organization = {Sun Microsystems},
  note      = {Introduces object caching for kernel allocators. Foundation for Linux slab/slub/slob.},
}

@inproceedings{masmano2004tlsf,
  author    = {Masmano, M. and Ripoll, I. and Crespo, A. and Real, J.},
  title     = {TLSF: A New Dynamic Memory Allocator for Real-Time Systems},
  booktitle = {Euromicro Conference on Real-Time Systems (ECRTS)},
  year      = {2004},
  pages     = {79--86},
  note      = {Describes O(1) allocation using two-level segregated fit with bitmap indexing.},
}

@book{knuth1973art,
  author    = {Knuth, Donald E.},
  title     = {The Art of Computer Programming, Volume 1: Fundamental Algorithms},
  year      = {1973},
  publisher = {Addison-Wesley},
  edition   = {2nd},
  note      = {Section 2.5 covers dynamic storage allocation, boundary tags, and the buddy system.},
}

@inproceedings{berger2000hoard,
  author    = {Berger, Emery D. and McKinley, Kathryn S. and Blumofe, Robert D. and Wilson, Paul R.},
  title     = {Hoard: A Scalable Memory Allocator for Multithreaded Applications},
  booktitle = {ASPLOS},
  year      = {2000},
  pages     = {117--128},
  note      = {Per-processor heaps with superblock transfer for scalable multiprocessor allocation.},
}

%% Interrupts 

@manual{osdev-pic,
  author  = {OsDev community},
  title   = {OsDev - PIC},
  url     = {https://wiki.osdev.org/8259_PIC},
}


@manual{osdev-apic,
  author  = {OsDev community},
  title   = {OsDev - APIC},
  url     = {https://wiki.osdev.org/APIC},
}


%% Bootloader

% ARM
@manual{ARM-CortexM4-Generic-User-Guide,
  author  = {ARM Holdings},
  title   = {Cortex-M4 Devices Generic User Guide},
  year    = {2010},
  url     = {https://developer.arm.com/documentation/dui0553/latest/},
  note    = {See Section 2.3 Exception Model and Vector Table definition. Explains fetch from address 0x00000000.},
}

% UEFI PI
@manual{UEFI-PI-Spec,
  author  = {UEFI Forum},
  title   = {UEFI Platform Initialization (PI) Specification},
  volume  = {1: Pre-EFI Initialization Core Interface},
  version = {1.8},
  year    = {2022},
  url     = {https://uefi.org/specifications},
  note    = {Volume 1 details the SEC, PEI, and DXE phases responsible for silicon initialization before OS loading.},
}

% LIMINE
@manual{Limine-Spec,
  author  = {Limine Bootloader Project},
  title   = {Limine Bootloader Protocol Specification},
  url     = {https://github.com/limine-bootloader/limine/blob/v8.x/PROTOCOL.md},
  note    = {See "Machine State" section defining the 64-bit protected mode entry state provided to the kernel.},
}

% INTEL RESET
@manual{IntelManual-Reset,
author  = {Intel Corporation},
title   = {Intel Manual - Software Developer's manual combined},
volume  = {3A},
chapter = {9},
url     = {https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html},
  note    = {See Chapter 9, Table 9-1 for detailed Processor State after Reset (CS=0xF000, EIP=0xFFF0).},
}

% UEFI
@manual{UEFI-Base-Spec,
  author  = {UEFI Forum},
  title   = {UEFI Specification},
  url     = {https://uefi.org/specifications},
  note    = {The base specification defining the runtime services and boot services available to the OS loader.},
}

@manual{UEFI-BootManager,
author  = {UEFI Forum},
title   = {UEFI Specification - Boot Manager},
version = {2.10},
url     = {https://uefi.org/specs/UEFI/2.10_A/03_Boot_Manager.html},
}

% MULTIBOOT2
@manual{Multiboot2-Spec,
author  = {Free Software Foundation},
title   = {Multiboot2 Specification},
url     = {https://www.gnu.org/software/grub/manual/multiboot2/multiboot.html},
}

% CRIT-BIT TREE

@misc{critbit,
author  = {Adam Langley},
title   = {Crit-bit Trees},
url     = {https://github.com/agl/critbit/blob/4bb69901a9813de05331bd3afc5085e00050f701/critbit.pdf},
}

% ----------------------------------------------------------------------
% Memory Preloading / CPU Initialization
% ----------------------------------------------------------------------

% INTEL DATASHEETS (Power Sequencing)
@manual{Intel-Datasheet-Vol1,
  author  = {Intel Corporation},
  title   = {Intel Core Processor Family Datasheet, Volume 1},
  year    = {2020},
  url     = {https://www.intel.com/content/www/us/en/products/docs/processors/core/core-technical-resources.html},
  note    = {See sections on Power Sequencing Signals (Processor Power Good, PM Sync) and Voltage Regulator Interface (VID).},
}

% DEVICETREE
@manual{Devicetree-Spec,
  author  = {Devicetree.org},
  title   = {Devicetree Specification},
  version = {v0.4},
  year    = {2023},
  url     = {https://www.devicetree.org/specifications/},
  note    = {Defines the flattened device tree format, structure block, and memory reservation block.},
}

% ARM ARCHITECTURE
@manual{ARM-Arch-Ref,
  author  = {ARM Holdings},
  title   = {Arm Architecture Reference Manual for A-profile architecture},
  year    = {2022},
  url     = {https://developer.arm.com/documentation/ddi0487/latest/},
  note    = {See System Registers section describing ID\_AA64PFR0\_EL1 for feature discovery.},
}

% RISC-V PRIVILEGED
@manual{RISCV-Priv-Spec,
  author  = {RISC-V International},
  title   = {The RISC-V Instruction Set Manual, Volume II: Privileged Architecture},
  version = {20211203},
  year    = {2021},
  url     = {https://riscv.org/technical/specifications/},
  note    = {See Chapter 'Machine-Level ISA', specifically the Machine ISA Register (misa) for extension discovery.},
}

% INTEL SDM SPECIFIC FEATURES
@manual{Intel-CPUID,
  author  = {Intel Corporation},
  title   = {Intel 64 and IA-32 Architectures Software Developer's Manual},
  volume  = {2A},
  url     = {https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html},
  note    = {See Instruction Set Reference (A-L) for CPUID instruction details and return values.},
}

@manual{Intel-AVX,
  author  = {Intel Corporation},
  title   = {Intel 64 and IA-32 Architectures Software Developer's Manual},
  volume  = {1},
  url     = {https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html},
  note    = {See Chapter 14 'Programming with AVX, FMA, and AVX2' for detection and usage guidelines.},
}

@manual{Intel-XSAVE,
  author  = {Intel Corporation},
  title   = {Intel 64 and IA-32 Architectures Software Developer's Manual},
  volume  = {1},
  url     = {https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html},
  note    = {See Chapter 13 'Managing State Using the XSAVE Feature Set' for XCR0 and context size determination.},
}

@manual{Intel-ControlRegisters,
  author  = {Intel Corporation},
  title   = {Intel 64 and IA-32 Architectures Software Developer's Manual},
  volume  = {3A},
  url     = {https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html},
  note    = {See Chapter 2 for Control Registers (CR0, CR4) and their bit distinctions (PE, PG, OSFXSR, OSXSAVE).},
}

% FAT SPEC

@techreport{fat-spec,
author       = {Microsoft Corporation},
title        = {FAT32 File System Specification: FAT: General Overview of On-Disk Format},
institution  = {Microsoft Corporation},
year         = {2000},
month        = {December},
day          = {6},
type         = {Hardware White Paper},
number       = {Version 1.03},
note         = {Designing Hardware for Microsoft Operating Systems, Microsoft Extensible Firmware Initiative},
url          = {https://www.cs.fsu.edu/~cop4610t/assignments/project3/spec/fatspec.pdf},
}

% CPPREFERENCE

@misc{crtp,
author  = {cppreference.com},
title   = {Curiously Recurring Template Pattern},
url     = {https://en.cppreference.com/w/cpp/language/crtp},
}

% MINIX 3

@misc{minix_repo,
author = {Stichting MINIX Research Foundation},
title  = {MINIX 3 Operating System Repository},
url    = {https://github.com/Stichting-MINIX-Research-Foundation/minix},
}

@misc{minix_sched,
author = {Stichting MINIX Research Foundation},
title  = {Scheduling Implementation},
url    = {https://github.com/Stichting-MINIX-Research-Foundation/minix/blob/master/minix/servers/sched/schedule.c},
howpublished = {Source Code},
}

@misc{minix_sched_bq,
author = {Stichting MINIX Research Foundation},
title  = {Queue Balancing Logic},
url    = {https://github.com/Stichting-MINIX-Research-Foundation/minix/blob/master/minix/servers/sched/schedule.c},
howpublished = {Source Code},
note   = {See function \texttt{balance\_queues()}},
}

@misc{minix_arch_clock,
author = {Stichting MINIX Research Foundation},
title  = {Architecture Dependent Clock},
url    = {https://github.com/Stichting-MINIX-Research-Foundation/minix/blob/master/minix/kernel/arch/earm/arch_clock.c},
howpublished = {Source Code},
}

@misc{minix_kernel_clock,
author = {Stichting MINIX Research Foundation},
title  = {Kernel Clock Driver},
url    = {https://github.com/Stichting-MINIX-Research-Foundation/minix/blob/master/minix/kernel/clock.c},
howpublished = {Source Code},
}

@misc{minix_do_setalarm,
author = {Stichting MINIX Research Foundation},
title  = {Set Alarm System Call Handler},
url    = {https://github.com/Stichting-MINIX-Research-Foundation/minix/blob/master/minix/kernel/system/do_setalarm.c},
howpublished = {Source Code},
}

@misc{minix_readclock,
author = {Stichting MINIX Research Foundation},
title  = {Readclock Driver},
url    = {https://github.com/Stichting-MINIX-Research-Foundation/minix/blob/master/minix/drivers/clock/readclock/readclock.c},
howpublished = {Source Code},
}

@misc{minix_vm,
author = {Stichting MINIX Research Foundation},
title  = {Virtual Memory Server},
url    = {https://github.com/Stichting-MINIX-Research-Foundation/minix/tree/master/minix/servers/vm/},
howpublished = {Source Code},
}

@misc{minix_ipc,
author = {Stichting MINIX Research Foundation},
title  = {Inter-Process Communication Header},
url    = {https://github.com/Stichting-MINIX-Research-Foundation/minix/blob/master/minix/include/minix/ipc.h},
howpublished = {Source Code},
}

@misc{minix_callnr,
author = {Stichting MINIX Research Foundation},
title  = {System Call Numbers},
url    = {https://github.com/Stichting-MINIX-Research-Foundation/minix/blob/master/minix/include/minix/callnr.h},
howpublished = {Source Code},
}

@misc{minix_safecopy,
author = {Stichting MINIX Research Foundation},
title  = {SafeCopy and Grant Mechanism},
url    = {https://github.com/Stichting-MINIX-Research-Foundation/minix/blob/master/minix/kernel/system/do_safecopy.c},
howpublished = {Source Code},
}

@misc{shenoy_lecture,
  author      = {Shenoy, Prashant},
  title       = {Lecture 11: Memory Management},
  institution = {University of Massachusetts Amherst},
  year        = {2020},
  url         = {https://lass.cs.umass.edu/~shenoy/courses/spring20/lectures/lecture11-scribe.pdf},
}

% LINUX
@misc{linux_lkm,
  author = {Wikipedia},
  title  = {Lodabable Kernel Module},
  url    = {https://en.wikipedia.org/wiki/Loadable_kernel_module},
}

@misc{linux_highres,
  author = {Linux Foundation},
  title  = {Linux High Resolution Timers},
  url    = {https://docs.kernel.org/timers/highres.html},
}

@misc{linux_highres_code,
  author      = {Linux Foundation},
  title       = {Linux High Resolution Timers Code},
  url         = {https://github.com/torvalds/linux/blob/master/include/linux/hrtimer.h},
}

@misc{linux_jiffies,
  author      = {Linux Foundation},
  title       = {Linux Jiffies},
  url         = {https://github.com/torvalds/linux/blob/master/include/linux/jiffies.h},
}

@misc{linux_cfs,
  author      = {Linux Foundation},
  title       = {Linux CFS},
  url         = {https://docs.kernel.org/scheduler/sched-design-CFS.html},
}

@misc{linux_eevdf,
  author      = {Linux Foundation},
  title       = {Linux CFS},
  url         = {https://docs.kernel.org/scheduler/sched-design-CFS.html},
}

@misc{linux_policies,
  author      = {Linux Foundation},
  title       = {Linux Man Sched},
  url         = {https://man7.org/linux/man-pages/man7/sched.7.html},
}

@misc{linux_mem_interfaces,
  author      = {Linux Foundation},
  title       = {Linux Memory Allocation Interfaces},
  url         = {https://docs.kernel.org/core-api/memory-allocation.html#memory-allocation},
}

@misc{linux_mem_phys,
  author      = {Linux Foundation},
  title       = {Linux Physical Memory design},
  url         = {https://docs.kernel.org/mm/physical_memory.html},
}

@misc{linux_timer_wheel,
  author      = {Jonathan Corbet},
  title       = {Linux PTimer Wheel},
  url         = {https://lwn.net/Articles/646950/},
}

@misc{linux_task,
  author      = {Linux Foundation},
  title       = {Linux Task Struct Definition},
  url         = {https://github.com/torvalds/linux/blob/master/include/linux/sched.h},
}
