Donald G. Baltus , Jonathan Allen, SOLO: a generator of efficient layouts from optimized MOS circuit schematics, Proceedings of the 25th ACM/IEEE Design Automation Conference, p.445-452, June 12-15, 1988, Atlantic City, New Jersey, USA
Peter Barth, Logic-based 0-1 constraint programming, Kluwer Academic Publishers, Norwell, MA, 1995
BASARAN, B. AND RUTENBAR, R. 1996. Efficient area minimization for dynamic CMOS circuits. In Proceedings of the IEEE Conference on Custom Integrated Circuits (Santa Clara, CA), IEEE Press, Piscataway, NJ, 505-508.
Bulent Basaran , Rob A. Rutenbar, AnO(n) algorithm for transistor stacking with performance constraints, Proceedings of the 33rd annual Design Automation Conference, p.221-226, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240559]
CADENCE DESIGN SYSTEMS, INC., 1992. Virtuoso layout synthesizer tutorial and reference. Cadence Design Systems, Inc.
C. Y.  Roger Chen, Transistor Chaining in CMOS Leaf Cells of Planar Topology, Proceedings of the 6th Great Lakes Symposium on VLSI, p.194, March 22-23, 1996
CHAKRAVARTY, S., HE, X., AND RAVI, S. S. 1991. Minimum area layout of series-parallel transistor networks is NP-hard. IEEE Trans. Comput.-Aided Des. 10, 6 (June), 770-782.
C. C. Chen , S.-L. Chow, The layout synthesizer: an automatic Netlist-to-Layout system, Proceedings of the 26th ACM/IEEE Design Automation Conference, p.232-238, June 25-28, 1989, Las Vegas, Nevada, USA[doi>10.1145/74382.74422]
Amit Chowdhary , John P. Hayes, Technology mapping for field-programmable gate arrays using integer programming, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.346-352, November 05-09, 1995, San Jose, California, USA
CPLEX OPTIMIZATION, INC., 1990. CPLEX documentation. CPLEX Optimization, Inc., Incline Village, NV.
FOURER, R., GAY, D. M., AND KERNIGHAN, B.W. 1993. AMPL: A Modeling Language for Mathematical Programming. Duxbury Press, Boston, MA.
Avaneendra Gupta , Siang-Chun The , John P. Hayes, XPRESS: A Cell Layout Generator with Integrated Transistor Folding, Proceedings of the 1996 European conference on Design and Test, p.393, March 11-14, 1996
Avaneendra Gupta , John P. Hayes, Width minimization of two-dimensional CMOS cells using integer programming, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.660-667, November 10-14, 1996, San Jose, California, USA
Avaneendra Gupta , John P. Hayes, A Hierarchical Technique for Minimum-Width Layout of Two-Dimensional CMOS Cells, Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications, p.15, January 04-07, 1997
Avaneendra Gupta, Integer-programming-based layout synthesis of two-dimensional CMOS cells, University of Michigan, Ann Arbor, MI, 1997
Avaneendra Gupta , John P. Hayes, CLIP: an optimizing layout generator for two-dimensional CMOS cells, Proceedings of the 34th annual Design Automation Conference, p.452-455, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266198]
Avaneendra Gupta , John P. Hayes, Optimal 2-D cell layout with integrated transistor folding, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.128-135, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.288590]
Avaneendra Gupta , John P. Hayes, Near-Optimum Hierarchical Layout Synthesis of Two-Dimensional CMOS Cells, Proceedings of the 12th International Conference on VLSI Design - 'VLSI for the Information Appliance', p.453, January 10-13, 1999
HEINBUCH, D.V. 1988. CMOS3 Cell Library. Addison-Wesley, Reading, MA.
T. W. Her , D. F. Wong, On over-the-cell channel routing with cell orientations consideration, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.6, p.766-772, November 2006[doi>10.1109/43.387737]
HILL, D. 1985. Sc2: A hybrid automatic layout system. In Proceedings of the IEEE International Conference on Computer-Aided Design (Nov. 18-21), IEEE Computer Society Press, Los Alamitos, CA, 172-174.
HSIEH, Y. C., HWANG, C. Y., LIN, Y. L., AND HSU, Y. C. 1991. LiB: A CMOS cell compiler. IEEE Trans. Comput.-Aided Des. 10 (Aug.), 994-1005.
IBM CORP., 1992. Optimization subroutine library guide and reference (issue 1). Palo Alto Scientific Center, IBM Corp., Palo Alto, CA.
Jaewon Kim , S. M. Kang, A timing-driven data path layout synthesis with integer programming, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.716-719, November 05-09, 1995, San Jose, California, USA
E. Malavasi , D. Pandini, Optimum CMOS stack generation with analog constraints, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.1, p.107-122, November 2006[doi>10.1109/43.363120]
P. C. Maulik , L. R. Carley , R. A. Rutenbar, Integer programming based topology selection of cell-level analog circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.4, p.401-412, November 2006[doi>10.1109/43.372366]
MAZIASZ, R. L. AND HAYES, J. P. 1992. Layout Minimization of CMOS Cells. Kluwer Academic, Dordrecht, Netherlands.
Brian T. Murray , John P. Hayes, Testing ICs: Getting to the Core of the Problem, Computer, v.29 n.11, p.32-38, November 1996[doi>10.1109/2.544235]
George L. Nemhauser , Laurence A. Wolsey, Integer and combinatorial optimization, Wiley-Interscience, New York, NY, 1988
C.-L. Ong , J.-T. Li , C.-Y. Lo, GENAC: an automatic cell synthesis tool, Proceedings of the 26th ACM/IEEE Design Automation Conference, p.239-244, June 25-28, 1989, Las Vegas, Nevada, USA[doi>10.1145/74382.74423]
POIRIER, C.J. 1989. Excellerator: Custom CMOS leaf cell layout generator. IEEE Trans. Comput.-Aided Des. 8, 7 (July), 744-755.
R. L. Rivest , C. M. Fiduccia, A “GGreedy” channel router, Papers on Twenty-five years of electronic design automation, p.256-262, June 1988[doi>10.1145/62882.62912]
TANI, K., IZUMI, K., KASHIMURA, M., MATSUDA, T., AND FUJII, T. 1991. Two-dimensional layout synthesis for large-scale CMOS circuits. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD '91, Santa Clara, CA, Nov. 11-14, 1991), IEEE Computer Society Press, Los Alamitos, CA, 490-493.
T. Uehara , W. M. vanCleemput, Optimal layout of CMOS functional arrays, Papers on Twenty-five years of electronic design automation, p.182-191, June 1988[doi>10.1145/62882.62902]
A. Josep Velasco , Xavier Marin , Jordi Carrabina , Rafael Peset Llopis, A Combined Pairing and Chaining Algorithm for CMOS Layout Generation, Proceedings of the 1996 European conference on Design and Test, p.609, March 11-14, 1996
WILLIAMS, H. P. 1985. Model Building in Mathematical Programming. John Wiley, New York, NY.
WIMER, S., PINTER, R. Y., AND FELDMAN, J.A. 1987. Optimal chaining of CMOS transistors in a functional cell. IEEE Trans. Comput.-Aided Des. 6 (Sept.), 795-801.
ZHANG, H. AND ASADA, K. 1993. An improved algorithm of transistors pairing for compact layout of non-series-parallel CMOS networks. In Proceedings of the Conference on Custom Integrated Circuits,
