{"vcs1":{"timestamp_begin":1731313018.023490206, "rt":2.11, "ut":0.42, "st":0.20}}
{"vcselab":{"timestamp_begin":1731313020.190800143, "rt":1.17, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1731313021.421995819, "rt":0.35, "ut":0.14, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731313017.400666321}
{"VCS_COMP_START_TIME": 1731313017.400666321}
{"VCS_COMP_END_TIME": 1731313025.242311246}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330448}}
{"stitch_vcselab": {"peak_mem": 231556}}
