#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^done_mat_mul_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^done_mat_mul.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^done_mat_mul_FF_NODE.clk[0] (.latch)                       0.042     0.042
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_9_0^done_mat_mul_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n710187.in[1] (.names)                                                                                                                                                       2.892     3.058
n710187.out[0] (.names)                                                                                                                                                      0.261     3.319
n710185.in[1] (.names)                                                                                                                                                       1.767     5.086
n710185.out[0] (.names)                                                                                                                                                      0.235     5.321
matrix_multiplication^done_mat_mul.in[1] (.names)                                                                                                                            1.625     6.947
matrix_multiplication^done_mat_mul.out[0] (.names)                                                                                                                           0.235     7.182
out:matrix_multiplication^done_mat_mul.outpad[0] (.output)                                                                                                                   4.162    11.344
data arrival time                                                                                                                                                                     11.344

clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
clock uncertainty                                                                                                                                                            0.000     0.000
output external delay                                                                                                                                                        0.000     0.000
data required time                                                                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                     0.000
data arrival time                                                                                                                                                                    -11.344
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -11.344


#Path 2
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo006866.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li006866.in[0] (.names)                                               9.931     9.931
li006866.out[0] (.names)                                              0.235    10.166
lo006866.D[0] (.latch)                                                0.000    10.166
data arrival time                                                              10.166

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo006866.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.166
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.190


#Path 3
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo006905.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li006905.in[0] (.names)                                               9.931     9.931
li006905.out[0] (.names)                                              0.235    10.166
lo006905.D[0] (.latch)                                                0.000    10.166
data arrival time                                                              10.166

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo006905.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.166
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.190


#Path 4
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo104834.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li104834.in[0] (.names)                                                9.789     9.789
li104834.out[0] (.names)                                               0.235    10.024
lo104834.D[0] (.latch)                                                 0.000    10.024
data arrival time                                                               10.024

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo104834.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.024
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.047


#Path 5
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo104835.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li104835.in[0] (.names)                                                9.789     9.789
li104835.out[0] (.names)                                               0.235    10.024
lo104835.D[0] (.latch)                                                 0.000    10.024
data arrival time                                                               10.024

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo104835.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.024
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.047


#Path 6
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo104836.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li104836.in[0] (.names)                                                9.789     9.789
li104836.out[0] (.names)                                               0.235    10.024
lo104836.D[0] (.latch)                                                 0.000    10.024
data arrival time                                                               10.024

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo104836.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.024
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.047


#Path 7
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo006671.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li006671.in[0] (.names)                                               9.787     9.787
li006671.out[0] (.names)                                              0.235    10.022
lo006671.D[0] (.latch)                                                0.000    10.022
data arrival time                                                              10.022

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo006671.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.022
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.045


#Path 8
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo006944.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li006944.in[0] (.names)                                               9.787     9.787
li006944.out[0] (.names)                                              0.235    10.022
lo006944.D[0] (.latch)                                                0.000    10.022
data arrival time                                                              10.022

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo006944.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.022
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.045


#Path 9
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo006827.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li006827.in[0] (.names)                                               9.787     9.787
li006827.out[0] (.names)                                              0.235    10.022
lo006827.D[0] (.latch)                                                0.000    10.022
data arrival time                                                              10.022

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo006827.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.022
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.045


#Path 10
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo007061.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li007061.in[0] (.names)                                               9.787     9.787
li007061.out[0] (.names)                                              0.235    10.022
lo007061.D[0] (.latch)                                                0.000    10.022
data arrival time                                                              10.022

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo007061.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.022
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.045


#Path 11
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo006749.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li006749.in[0] (.names)                                               9.787     9.787
li006749.out[0] (.names)                                              0.235    10.022
lo006749.D[0] (.latch)                                                0.000    10.022
data arrival time                                                              10.022

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo006749.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.022
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.045


#Path 12
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo006710.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li006710.in[0] (.names)                                               9.786     9.786
li006710.out[0] (.names)                                              0.235    10.021
lo006710.D[0] (.latch)                                                0.000    10.021
data arrival time                                                              10.021

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo006710.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.021
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.044


#Path 13
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo028478.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li028478.in[0] (.names)                                               9.781     9.781
li028478.out[0] (.names)                                              0.235    10.016
lo028478.D[0] (.latch)                                                0.000    10.016
data arrival time                                                              10.016

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo028478.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.016
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.040


#Path 14
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo028477.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li028477.in[0] (.names)                                               9.781     9.781
li028477.out[0] (.names)                                              0.235    10.016
lo028477.D[0] (.latch)                                                0.000    10.016
data arrival time                                                              10.016

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo028477.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.016
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.040


#Path 15
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo028479.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li028479.in[0] (.names)                                               9.781     9.781
li028479.out[0] (.names)                                              0.235    10.016
lo028479.D[0] (.latch)                                                0.000    10.016
data arrival time                                                              10.016

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo028479.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.016
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.040


#Path 16
Startpoint: matrix_multiplication^reset_13.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo050613.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_13.inpad[0] (.input)                       0.000     0.000
li050613.in[0] (.names)                                                9.670     9.670
li050613.out[0] (.names)                                               0.235     9.905
lo050613.D[0] (.latch)                                                 0.000     9.905
data arrival time                                                                9.905

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo050613.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -9.905
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -9.929


#Path 17
Startpoint: matrix_multiplication^reset_13.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo050614.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_13.inpad[0] (.input)                       0.000     0.000
li050614.in[0] (.names)                                                9.670     9.670
li050614.out[0] (.names)                                               0.235     9.905
lo050614.D[0] (.latch)                                                 0.000     9.905
data arrival time                                                                9.905

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo050614.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -9.905
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -9.929


#Path 18
Startpoint: matrix_multiplication^reset_13.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo050612.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_13.inpad[0] (.input)                       0.000     0.000
li050612.in[0] (.names)                                                9.670     9.670
li050612.out[0] (.names)                                               0.235     9.905
lo050612.D[0] (.latch)                                                 0.000     9.905
data arrival time                                                                9.905

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo050612.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -9.905
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -9.929


#Path 19
Startpoint: matrix_multiplication^reset_13.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo050885.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_13.inpad[0] (.input)                       0.000     0.000
li050885.in[0] (.names)                                                9.667     9.667
li050885.out[0] (.names)                                               0.235     9.902
lo050885.D[0] (.latch)                                                 0.000     9.902
data arrival time                                                                9.902

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo050885.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -9.902
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -9.926


#Path 20
Startpoint: matrix_multiplication^reset_13.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo050886.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_13.inpad[0] (.input)                       0.000     0.000
li050886.in[0] (.names)                                                9.667     9.667
li050886.out[0] (.names)                                               0.235     9.902
lo050886.D[0] (.latch)                                                 0.000     9.902
data arrival time                                                                9.902

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo050886.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -9.902
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -9.926


#Path 21
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo006788.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li006788.in[0] (.names)                                               9.643     9.643
li006788.out[0] (.names)                                              0.235     9.878
lo006788.D[0] (.latch)                                                0.000     9.878
data arrival time                                                               9.878

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo006788.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.878
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.902


#Path 22
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo007022.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li007022.in[0] (.names)                                               9.643     9.643
li007022.out[0] (.names)                                              0.235     9.878
lo007022.D[0] (.latch)                                                0.000     9.878
data arrival time                                                               9.878

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo007022.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.878
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.902


#Path 23
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo005428.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li005428.in[0] (.names)                                               9.641     9.641
li005428.out[0] (.names)                                              0.235     9.876
lo005428.D[0] (.latch)                                                0.000     9.876
data arrival time                                                               9.876

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo005428.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.876
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.900


#Path 24
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                      0.000     0.000
n768247.in[0] (.names)                                                                                                                                                               5.926     5.926
n768247.out[0] (.names)                                                                                                                                                              0.235     6.161
n778195.in[5] (.names)                                                                                                                                                               1.937     8.098
n778195.out[0] (.names)                                                                                                                                                              0.261     8.359
n673537.in[0] (.names)                                                                                                                                                               1.195     9.555
n673537.out[0] (.names)                                                                                                                                                              0.235     9.790
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~14_FF_NODE.D[0] (.latch)                         0.000     9.790
data arrival time                                                                                                                                                                              9.790

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~14_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -9.790
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -9.813


#Path 25
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                      0.000     0.000
n768247.in[0] (.names)                                                                                                                                                               5.926     5.926
n768247.out[0] (.names)                                                                                                                                                              0.235     6.161
n778195.in[5] (.names)                                                                                                                                                               1.937     8.098
n778195.out[0] (.names)                                                                                                                                                              0.261     8.359
n673532.in[0] (.names)                                                                                                                                                               1.195     9.555
n673532.out[0] (.names)                                                                                                                                                              0.235     9.790
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~14_FF_NODE.D[0] (.latch)                         0.000     9.790
data arrival time                                                                                                                                                                              9.790

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~14_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -9.790
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -9.813


#Path 26
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                      0.000     0.000
n768247.in[0] (.names)                                                                                                                                                               5.926     5.926
n768247.out[0] (.names)                                                                                                                                                              0.235     6.161
n778195.in[5] (.names)                                                                                                                                                               1.937     8.098
n778195.out[0] (.names)                                                                                                                                                              0.261     8.359
n673527.in[0] (.names)                                                                                                                                                               1.195     9.555
n673527.out[0] (.names)                                                                                                                                                              0.235     9.790
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~14_FF_NODE.D[0] (.latch)                         0.000     9.790
data arrival time                                                                                                                                                                              9.790

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~14_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -9.790
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -9.813


#Path 27
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                     0.000     0.000
n768247.in[0] (.names)                                                                                                                                                              5.926     5.926
n768247.out[0] (.names)                                                                                                                                                             0.235     6.161
n778195.in[5] (.names)                                                                                                                                                              1.937     8.098
n778195.out[0] (.names)                                                                                                                                                             0.261     8.359
n673447.in[0] (.names)                                                                                                                                                              1.195     9.555
n673447.out[0] (.names)                                                                                                                                                             0.235     9.790
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~0_FF_NODE.D[0] (.latch)                         0.000     9.790
data arrival time                                                                                                                                                                             9.790

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -9.790
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -9.813


#Path 28
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                     0.000     0.000
n768247.in[0] (.names)                                                                                                                                                              5.926     5.926
n768247.out[0] (.names)                                                                                                                                                             0.235     6.161
n778195.in[5] (.names)                                                                                                                                                              1.937     8.098
n778195.out[0] (.names)                                                                                                                                                             0.261     8.359
n673437.in[0] (.names)                                                                                                                                                              1.195     9.555
n673437.out[0] (.names)                                                                                                                                                             0.235     9.790
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~0_FF_NODE.D[0] (.latch)                         0.000     9.790
data arrival time                                                                                                                                                                             9.790

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -9.790
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -9.813


#Path 29
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                     0.000     0.000
n768247.in[0] (.names)                                                                                                                                                              5.926     5.926
n768247.out[0] (.names)                                                                                                                                                             0.235     6.161
n778195.in[5] (.names)                                                                                                                                                              1.937     8.098
n778195.out[0] (.names)                                                                                                                                                             0.261     8.359
n673442.in[0] (.names)                                                                                                                                                              1.195     9.555
n673442.out[0] (.names)                                                                                                                                                             0.235     9.790
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~0_FF_NODE.D[0] (.latch)                         0.000     9.790
data arrival time                                                                                                                                                                             9.790

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -9.790
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -9.813


#Path 30
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo099809.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                       0.000     0.000
n768247.in[0] (.names)                                                5.926     5.926
n768247.out[0] (.names)                                               0.235     6.161
n768358.in[5] (.names)                                                0.337     6.498
n768358.out[0] (.names)                                               0.261     6.759
n768352.in[4] (.names)                                                0.100     6.859
n768352.out[0] (.names)                                               0.261     7.120
li099809.in[3] (.names)                                               2.427     9.547
li099809.out[0] (.names)                                              0.235     9.782
lo099809.D[0] (.latch)                                                0.000     9.782
data arrival time                                                               9.782

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo099809.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.782
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.806


#Path 31
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo099806.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                       0.000     0.000
n768247.in[0] (.names)                                                5.926     5.926
n768247.out[0] (.names)                                               0.235     6.161
n768358.in[5] (.names)                                                0.337     6.498
n768358.out[0] (.names)                                               0.261     6.759
n768352.in[4] (.names)                                                0.100     6.859
n768352.out[0] (.names)                                               0.261     7.120
li099806.in[3] (.names)                                               2.427     9.547
li099806.out[0] (.names)                                              0.235     9.782
lo099806.D[0] (.latch)                                                0.000     9.782
data arrival time                                                               9.782

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo099806.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.782
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.806


#Path 32
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo099803.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                       0.000     0.000
n768247.in[0] (.names)                                                5.926     5.926
n768247.out[0] (.names)                                               0.235     6.161
n768358.in[5] (.names)                                                0.337     6.498
n768358.out[0] (.names)                                               0.261     6.759
n768352.in[4] (.names)                                                0.100     6.859
n768352.out[0] (.names)                                               0.261     7.120
li099803.in[3] (.names)                                               2.427     9.547
li099803.out[0] (.names)                                              0.235     9.782
lo099803.D[0] (.latch)                                                0.000     9.782
data arrival time                                                               9.782

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo099803.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.782
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.806


#Path 33
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_9^b2_data_delayed_1~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                      0.000     0.000
n768247.in[0] (.names)                                                                                                                                                               5.926     5.926
n768247.out[0] (.names)                                                                                                                                                              0.235     6.161
n775526.in[2] (.names)                                                                                                                                                               1.773     7.934
n775526.out[0] (.names)                                                                                                                                                              0.235     8.169
n660187.in[0] (.names)                                                                                                                                                               1.342     9.511
n660187.out[0] (.names)                                                                                                                                                              0.235     9.746
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_9^b2_data_delayed_1~14_FF_NODE.D[0] (.latch)                         0.000     9.746
data arrival time                                                                                                                                                                              9.746

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_9^b2_data_delayed_1~14_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -9.746
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -9.770


#Path 34
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_9^b2_data_delayed_2~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                      0.000     0.000
n768247.in[0] (.names)                                                                                                                                                               5.926     5.926
n768247.out[0] (.names)                                                                                                                                                              0.235     6.161
n775526.in[2] (.names)                                                                                                                                                               1.773     7.934
n775526.out[0] (.names)                                                                                                                                                              0.235     8.169
n660192.in[0] (.names)                                                                                                                                                               1.342     9.511
n660192.out[0] (.names)                                                                                                                                                              0.235     9.746
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_9^b2_data_delayed_2~14_FF_NODE.D[0] (.latch)                         0.000     9.746
data arrival time                                                                                                                                                                              9.746

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_9^b2_data_delayed_2~14_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -9.746
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -9.770


#Path 35
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo005545.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li005545.in[0] (.names)                                               9.502     9.502
li005545.out[0] (.names)                                              0.235     9.737
lo005545.D[0] (.latch)                                                0.000     9.737
data arrival time                                                               9.737

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo005545.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.737
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.761


#Path 36
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo005506.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li005506.in[0] (.names)                                               9.500     9.500
li005506.out[0] (.names)                                              0.235     9.735
lo005506.D[0] (.latch)                                                0.000     9.735
data arrival time                                                               9.735

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo005506.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.735
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.759


#Path 37
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo005350.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li005350.in[0] (.names)                                               9.500     9.500
li005350.out[0] (.names)                                              0.235     9.735
lo005350.D[0] (.latch)                                                0.000     9.735
data arrival time                                                               9.735

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo005350.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.735
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.759


#Path 38
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo005779.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li005779.in[0] (.names)                                               9.500     9.500
li005779.out[0] (.names)                                              0.235     9.735
lo005779.D[0] (.latch)                                                0.000     9.735
data arrival time                                                               9.735

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo005779.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.735
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.759


#Path 39
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo005913.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li005913.in[0] (.names)                                               9.498     9.498
li005913.out[0] (.names)                                              0.235     9.733
lo005913.D[0] (.latch)                                                0.000     9.733
data arrival time                                                               9.733

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo005913.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.733
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.757


#Path 40
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo006420.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li006420.in[0] (.names)                                               9.498     9.498
li006420.out[0] (.names)                                              0.235     9.733
lo006420.D[0] (.latch)                                                0.000     9.733
data arrival time                                                               9.733

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo006420.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.733
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.757


#Path 41
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo005991.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li005991.in[0] (.names)                                               9.498     9.498
li005991.out[0] (.names)                                              0.235     9.733
lo005991.D[0] (.latch)                                                0.000     9.733
data arrival time                                                               9.733

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo005991.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.733
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.757


#Path 42
Startpoint: matrix_multiplication^reset_6.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo111431.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_6.inpad[0] (.input)                       0.000     0.000
li111431.in[0] (.names)                                               9.497     9.497
li111431.out[0] (.names)                                              0.235     9.732
lo111431.D[0] (.latch)                                                0.000     9.732
data arrival time                                                               9.732

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo111431.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.732
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.756


#Path 43
Startpoint: matrix_multiplication^reset_6.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo111430.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_6.inpad[0] (.input)                       0.000     0.000
li111430.in[0] (.names)                                               9.497     9.497
li111430.out[0] (.names)                                              0.235     9.732
lo111430.D[0] (.latch)                                                0.000     9.732
data arrival time                                                               9.732

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo111430.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.732
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.756


#Path 44
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo005740.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li005740.in[0] (.names)                                               9.497     9.497
li005740.out[0] (.names)                                              0.235     9.732
lo005740.D[0] (.latch)                                                0.000     9.732
data arrival time                                                               9.732

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo005740.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.732
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.755


#Path 45
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo005623.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li005623.in[0] (.names)                                               9.497     9.497
li005623.out[0] (.names)                                              0.235     9.732
lo005623.D[0] (.latch)                                                0.000     9.732
data arrival time                                                               9.732

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo005623.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.732
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.755


#Path 46
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo005389.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li005389.in[0] (.names)                                               9.497     9.497
li005389.out[0] (.names)                                              0.235     9.732
lo005389.D[0] (.latch)                                                0.000     9.732
data arrival time                                                               9.732

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo005389.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.732
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.755


#Path 47
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo106493.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li106493.in[0] (.names)                                                9.496     9.496
li106493.out[0] (.names)                                               0.235     9.731
lo106493.D[0] (.latch)                                                 0.000     9.731
data arrival time                                                                9.731

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo106493.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -9.731
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -9.754


#Path 48
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo105857.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li105857.in[0] (.names)                                                9.496     9.496
li105857.out[0] (.names)                                               0.235     9.731
lo105857.D[0] (.latch)                                                 0.000     9.731
data arrival time                                                                9.731

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo105857.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                               -9.731
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -9.754


#Path 49
Startpoint: matrix_multiplication^reset_6.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo111236.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_6.inpad[0] (.input)                       0.000     0.000
li111236.in[0] (.names)                                               9.495     9.495
li111236.out[0] (.names)                                              0.235     9.730
lo111236.D[0] (.latch)                                                0.000     9.730
data arrival time                                                               9.730

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo111236.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.730
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.754


#Path 50
Startpoint: matrix_multiplication^reset_6.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo111235.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_6.inpad[0] (.input)                       0.000     0.000
li111235.in[0] (.names)                                               9.495     9.495
li111235.out[0] (.names)                                              0.235     9.730
lo111235.D[0] (.latch)                                                0.000     9.730
data arrival time                                                               9.730

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo111235.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.730
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.754


#Path 51
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^row0_shift_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                                                                                                                                  0.000     0.000
n172527.in[3] (.names)                                                                                                                                                           9.493     9.493
n172527.out[0] (.names)                                                                                                                                                          0.235     9.728
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^row0_shift_reg~2_FF_NODE.D[0] (.latch)                         0.000     9.728
data arrival time                                                                                                                                                                          9.728

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^row0_shift_reg~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -9.728
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -9.751


#Path 52
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^row0_shift_reg~18_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                              0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                                                                                                                                   0.000     0.000
n267677.in[3] (.names)                                                                                                                                                            9.493     9.493
n267677.out[0] (.names)                                                                                                                                                           0.235     9.728
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^row0_shift_reg~18_FF_NODE.D[0] (.latch)                         0.000     9.728
data arrival time                                                                                                                                                                           9.728

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^row0_shift_reg~18_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.066    -0.024
data required time                                                                                                                                                                         -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.024
data arrival time                                                                                                                                                                          -9.728
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -9.751


#Path 53
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^row0_shift_reg~34_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                              0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                                                                                                                                   0.000     0.000
n280157.in[3] (.names)                                                                                                                                                            9.493     9.493
n280157.out[0] (.names)                                                                                                                                                           0.235     9.728
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^row0_shift_reg~34_FF_NODE.D[0] (.latch)                         0.000     9.728
data arrival time                                                                                                                                                                           9.728

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^row0_shift_reg~34_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.066    -0.024
data required time                                                                                                                                                                         -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.024
data arrival time                                                                                                                                                                          -9.728
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -9.751


#Path 54
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^row0_shift_reg~50_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                              0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                                                                                                                                   0.000     0.000
n292637.in[2] (.names)                                                                                                                                                            9.493     9.493
n292637.out[0] (.names)                                                                                                                                                           0.235     9.728
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^row0_shift_reg~50_FF_NODE.D[0] (.latch)                         0.000     9.728
data arrival time                                                                                                                                                                           9.728

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^row0_shift_reg~50_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.066    -0.024
data required time                                                                                                                                                                         -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.024
data arrival time                                                                                                                                                                          -9.728
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -9.751


#Path 55
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo010362.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li010362.in[0] (.names)                                               9.493     9.493
li010362.out[0] (.names)                                              0.235     9.728
lo010362.D[0] (.latch)                                                0.000     9.728
data arrival time                                                               9.728

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo010362.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.728
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.751


#Path 56
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo029392.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li029392.in[0] (.names)                                               9.493     9.493
li029392.out[0] (.names)                                              0.235     9.728
lo029392.D[0] (.latch)                                                0.000     9.728
data arrival time                                                               9.728

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo029392.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.728
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.751


#Path 57
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo034424.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li034424.in[0] (.names)                                               9.493     9.493
li034424.out[0] (.names)                                              0.235     9.728
lo034424.D[0] (.latch)                                                0.000     9.728
data arrival time                                                               9.728

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo034424.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.728
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.751


#Path 58
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo034423.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li034423.in[0] (.names)                                               9.493     9.493
li034423.out[0] (.names)                                              0.235     9.728
lo034423.D[0] (.latch)                                                0.000     9.728
data arrival time                                                               9.728

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo034423.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.728
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.751


#Path 59
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo034422.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li034422.in[0] (.names)                                               9.493     9.493
li034422.out[0] (.names)                                              0.235     9.728
lo034422.D[0] (.latch)                                                0.000     9.728
data arrival time                                                               9.728

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo034422.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.728
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.751


#Path 60
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo034421.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li034421.in[0] (.names)                                               9.493     9.493
li034421.out[0] (.names)                                              0.235     9.728
lo034421.D[0] (.latch)                                                0.000     9.728
data arrival time                                                               9.728

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo034421.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.728
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.751


#Path 61
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo031888.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li031888.in[0] (.names)                                               9.493     9.493
li031888.out[0] (.names)                                              0.235     9.728
lo031888.D[0] (.latch)                                                0.000     9.728
data arrival time                                                               9.728

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo031888.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.728
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.751


#Path 62
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo034384.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li034384.in[0] (.names)                                               9.493     9.493
li034384.out[0] (.names)                                              0.235     9.728
lo034384.D[0] (.latch)                                                0.000     9.728
data arrival time                                                               9.728

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo034384.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.728
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.751


#Path 63
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo034420.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li034420.in[0] (.names)                                               9.493     9.493
li034420.out[0] (.names)                                              0.235     9.728
lo034420.D[0] (.latch)                                                0.000     9.728
data arrival time                                                               9.728

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo034420.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.728
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.751


#Path 64
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe03^out_a~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                                                                                                                                                  0.000     0.000
n709322.in[0] (.names)                                                                                                                                                                           9.492     9.492
n709322.out[0] (.names)                                                                                                                                                                          0.235     9.727
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe03^out_a~13_FF_NODE.D[0] (.latch)                         0.000     9.727
data arrival time                                                                                                                                                                                          9.727

clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe03^out_a~13_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                                        -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                                         -9.727
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                          -9.750


#Path 65
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo113146.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li113146.in[0] (.names)                                               9.492     9.492
li113146.out[0] (.names)                                              0.235     9.727
lo113146.D[0] (.latch)                                                0.000     9.727
data arrival time                                                               9.727

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo113146.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.727
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.750


#Path 66
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo113145.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li113145.in[0] (.names)                                               9.492     9.492
li113145.out[0] (.names)                                              0.235     9.727
lo113145.D[0] (.latch)                                                0.000     9.727
data arrival time                                                               9.727

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo113145.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.727
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.750


#Path 67
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo113148.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li113148.in[0] (.names)                                               9.492     9.492
li113148.out[0] (.names)                                              0.235     9.727
lo113148.D[0] (.latch)                                                0.000     9.727
data arrival time                                                               9.727

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo113148.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.727
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.750


#Path 68
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo113144.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li113144.in[0] (.names)                                               9.492     9.492
li113144.out[0] (.names)                                              0.235     9.727
lo113144.D[0] (.latch)                                                0.000     9.727
data arrival time                                                               9.727

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo113144.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.727
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.750


#Path 69
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo113149.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li113149.in[0] (.names)                                               9.492     9.492
li113149.out[0] (.names)                                              0.235     9.727
lo113149.D[0] (.latch)                                                0.000     9.727
data arrival time                                                               9.727

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo113149.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.727
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.750


#Path 70
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo113150.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li113150.in[0] (.names)                                               9.492     9.492
li113150.out[0] (.names)                                              0.235     9.727
lo113150.D[0] (.latch)                                                0.000     9.727
data arrival time                                                               9.727

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo113150.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.727
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.750


#Path 71
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo029430.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li029430.in[0] (.names)                                               9.492     9.492
li029430.out[0] (.names)                                              0.235     9.727
lo029430.D[0] (.latch)                                                0.000     9.727
data arrival time                                                               9.727

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo029430.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.727
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.750


#Path 72
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo029429.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li029429.in[0] (.names)                                               9.492     9.492
li029429.out[0] (.names)                                              0.235     9.727
lo029429.D[0] (.latch)                                                0.000     9.727
data arrival time                                                               9.727

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo029429.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.727
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.750


#Path 73
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo029425.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li029425.in[0] (.names)                                               9.492     9.492
li029425.out[0] (.names)                                              0.235     9.727
lo029425.D[0] (.latch)                                                0.000     9.727
data arrival time                                                               9.727

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo029425.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.727
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.750


#Path 74
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo029424.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li029424.in[0] (.names)                                               9.492     9.492
li029424.out[0] (.names)                                              0.235     9.727
lo029424.D[0] (.latch)                                                0.000     9.727
data arrival time                                                               9.727

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo029424.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.727
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.750


#Path 75
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo029423.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li029423.in[0] (.names)                                               9.492     9.492
li029423.out[0] (.names)                                              0.235     9.727
lo029423.D[0] (.latch)                                                0.000     9.727
data arrival time                                                               9.727

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo029423.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.727
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.750


#Path 76
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo029422.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li029422.in[0] (.names)                                               9.492     9.492
li029422.out[0] (.names)                                              0.235     9.727
lo029422.D[0] (.latch)                                                0.000     9.727
data arrival time                                                               9.727

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo029422.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.727
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.750


#Path 77
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo029421.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li029421.in[0] (.names)                                               9.492     9.492
li029421.out[0] (.names)                                              0.235     9.727
lo029421.D[0] (.latch)                                                0.000     9.727
data arrival time                                                               9.727

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo029421.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.727
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.750


#Path 78
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo029420.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                       0.000     0.000
li029420.in[0] (.names)                                               9.492     9.492
li029420.out[0] (.names)                                              0.235     9.727
lo029420.D[0] (.latch)                                                0.000     9.727
data arrival time                                                               9.727

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo029420.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.727
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.750


#Path 79
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe03^out_a~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                                                                                                                                                  0.000     0.000
n709342.in[0] (.names)                                                                                                                                                                           9.492     9.492
n709342.out[0] (.names)                                                                                                                                                                          0.235     9.727
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe03^out_a~13_FF_NODE.D[0] (.latch)                         0.000     9.727
data arrival time                                                                                                                                                                                          9.727

clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1.processing_element+pe03^out_a~13_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                                        -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                                         -9.727
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                          -9.750


#Path 80
Startpoint: matrix_multiplication^reset_6.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo111313.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_6.inpad[0] (.input)                       0.000     0.000
li111313.in[0] (.names)                                               9.489     9.489
li111313.out[0] (.names)                                              0.235     9.724
lo111313.D[0] (.latch)                                                0.000     9.724
data arrival time                                                               9.724

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo111313.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.724
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.747


#Path 81
Startpoint: matrix_multiplication^reset_6.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo111314.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_6.inpad[0] (.input)                       0.000     0.000
li111314.in[0] (.names)                                               9.489     9.489
li111314.out[0] (.names)                                              0.235     9.724
lo111314.D[0] (.latch)                                                0.000     9.724
data arrival time                                                               9.724

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo111314.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -9.724
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -9.747


#Path 82
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_9^row2_shift_reg~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                                                                                                                                  0.000     0.000
n167272.in[5] (.names)                                                                                                                                                           9.401     9.401
n167272.out[0] (.names)                                                                                                                                                          0.261     9.662
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_9^row2_shift_reg~7_FF_NODE.D[0] (.latch)                         0.000     9.662
data arrival time                                                                                                                                                                          9.662

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_9^row2_shift_reg~7_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                        -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                         -9.662
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -9.685


#Path 83
Startpoint: matrix_multiplication^reset_7.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_9^row2_shift_reg~48_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                              0.000     0.000
matrix_multiplication^reset_7.inpad[0] (.input)                                                                                                                                   0.000     0.000
n165892.in[5] (.names)                                                                                                                                                            9.393     9.393
n165892.out[0] (.names)                                                                                                                                                           0.261     9.654
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_9^row2_shift_reg~48_FF_NODE.D[0] (.latch)                         0.000     9.654
data arrival time                                                                                                                                                                           9.654

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_9^row2_shift_reg~48_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.066    -0.024
data required time                                                                                                                                                                         -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.024
data arrival time                                                                                                                                                                          -9.654
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -9.678


#Path 84
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                     0.000     0.000
n768247.in[0] (.names)                                                                                                                                                              5.926     5.926
n768247.out[0] (.names)                                                                                                                                                             0.235     6.161
n778195.in[5] (.names)                                                                                                                                                              1.937     8.098
n778195.out[0] (.names)                                                                                                                                                             0.261     8.359
n673562.in[0] (.names)                                                                                                                                                              1.053     9.413
n673562.out[0] (.names)                                                                                                                                                             0.235     9.648
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~2_FF_NODE.D[0] (.latch)                         0.000     9.648
data arrival time                                                                                                                                                                             9.648

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -9.648
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -9.671


#Path 85
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                     0.000     0.000
n768247.in[0] (.names)                                                                                                                                                              5.926     5.926
n768247.out[0] (.names)                                                                                                                                                             0.235     6.161
n778195.in[5] (.names)                                                                                                                                                              1.937     8.098
n778195.out[0] (.names)                                                                                                                                                             0.261     8.359
n673567.in[0] (.names)                                                                                                                                                              1.053     9.413
n673567.out[0] (.names)                                                                                                                                                             0.235     9.648
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~2_FF_NODE.D[0] (.latch)                         0.000     9.648
data arrival time                                                                                                                                                                             9.648

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -9.648
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -9.671


#Path 86
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                     0.000     0.000
n768247.in[0] (.names)                                                                                                                                                              5.926     5.926
n768247.out[0] (.names)                                                                                                                                                             0.235     6.161
n778195.in[5] (.names)                                                                                                                                                              1.937     8.098
n778195.out[0] (.names)                                                                                                                                                             0.261     8.359
n673597.in[0] (.names)                                                                                                                                                              1.053     9.413
n673597.out[0] (.names)                                                                                                                                                             0.235     9.648
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~4_FF_NODE.D[0] (.latch)                         0.000     9.648
data arrival time                                                                                                                                                                             9.648

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -9.648
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -9.671


#Path 87
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                     0.000     0.000
n768247.in[0] (.names)                                                                                                                                                              5.926     5.926
n768247.out[0] (.names)                                                                                                                                                             0.235     6.161
n778195.in[5] (.names)                                                                                                                                                              1.937     8.098
n778195.out[0] (.names)                                                                                                                                                             0.261     8.359
n673592.in[0] (.names)                                                                                                                                                              1.053     9.413
n673592.out[0] (.names)                                                                                                                                                             0.235     9.648
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~4_FF_NODE.D[0] (.latch)                         0.000     9.648
data arrival time                                                                                                                                                                             9.648

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -9.648
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -9.671


#Path 88
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                     0.000     0.000
n768247.in[0] (.names)                                                                                                                                                              5.926     5.926
n768247.out[0] (.names)                                                                                                                                                             0.235     6.161
n778195.in[5] (.names)                                                                                                                                                              1.937     8.098
n778195.out[0] (.names)                                                                                                                                                             0.261     8.359
n673587.in[0] (.names)                                                                                                                                                              1.053     9.413
n673587.out[0] (.names)                                                                                                                                                             0.235     9.648
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~4_FF_NODE.D[0] (.latch)                         0.000     9.648
data arrival time                                                                                                                                                                             9.648

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -9.648
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -9.671


#Path 89
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                     0.000     0.000
n768247.in[0] (.names)                                                                                                                                                              5.926     5.926
n768247.out[0] (.names)                                                                                                                                                             0.235     6.161
n778195.in[5] (.names)                                                                                                                                                              1.937     8.098
n778195.out[0] (.names)                                                                                                                                                             0.261     8.359
n673452.in[0] (.names)                                                                                                                                                              1.053     9.413
n673452.out[0] (.names)                                                                                                                                                             0.235     9.648
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~1_FF_NODE.D[0] (.latch)                         0.000     9.648
data arrival time                                                                                                                                                                             9.648

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -9.648
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -9.671


#Path 90
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                     0.000     0.000
n768247.in[0] (.names)                                                                                                                                                              5.926     5.926
n768247.out[0] (.names)                                                                                                                                                             0.235     6.161
n778195.in[5] (.names)                                                                                                                                                              1.937     8.098
n778195.out[0] (.names)                                                                                                                                                             0.261     8.359
n673457.in[0] (.names)                                                                                                                                                              1.053     9.413
n673457.out[0] (.names)                                                                                                                                                             0.235     9.648
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~1_FF_NODE.D[0] (.latch)                         0.000     9.648
data arrival time                                                                                                                                                                             9.648

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -9.648
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -9.671


#Path 91
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                     0.000     0.000
n768247.in[0] (.names)                                                                                                                                                              5.926     5.926
n768247.out[0] (.names)                                                                                                                                                             0.235     6.161
n778195.in[5] (.names)                                                                                                                                                              1.937     8.098
n778195.out[0] (.names)                                                                                                                                                             0.261     8.359
n673557.in[0] (.names)                                                                                                                                                              1.053     9.413
n673557.out[0] (.names)                                                                                                                                                             0.235     9.648
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~2_FF_NODE.D[0] (.latch)                         0.000     9.648
data arrival time                                                                                                                                                                             9.648

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -9.648
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -9.671


#Path 92
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                     0.000     0.000
n768247.in[0] (.names)                                                                                                                                                              5.926     5.926
n768247.out[0] (.names)                                                                                                                                                             0.235     6.161
n778195.in[5] (.names)                                                                                                                                                              1.937     8.098
n778195.out[0] (.names)                                                                                                                                                             0.261     8.359
n673462.in[0] (.names)                                                                                                                                                              1.053     9.413
n673462.out[0] (.names)                                                                                                                                                             0.235     9.648
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~1_FF_NODE.D[0] (.latch)                         0.000     9.648
data arrival time                                                                                                                                                                             9.648

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -9.648
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -9.671


#Path 93
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                      0.000     0.000
n768247.in[0] (.names)                                                                                                                                                               5.926     5.926
n768247.out[0] (.names)                                                                                                                                                              0.235     6.161
n778195.in[5] (.names)                                                                                                                                                               1.937     8.098
n778195.out[0] (.names)                                                                                                                                                              0.261     8.359
n673517.in[0] (.names)                                                                                                                                                               1.052     9.411
n673517.out[0] (.names)                                                                                                                                                              0.235     9.646
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~13_FF_NODE.D[0] (.latch)                         0.000     9.646
data arrival time                                                                                                                                                                              9.646

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~13_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -9.646
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -9.670


#Path 94
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                     0.000     0.000
n768247.in[0] (.names)                                                                                                                                                              5.926     5.926
n768247.out[0] (.names)                                                                                                                                                             0.235     6.161
n778195.in[5] (.names)                                                                                                                                                              1.937     8.098
n778195.out[0] (.names)                                                                                                                                                             0.261     8.359
n673602.in[0] (.names)                                                                                                                                                              1.052     9.411
n673602.out[0] (.names)                                                                                                                                                             0.235     9.646
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~5_FF_NODE.D[0] (.latch)                         0.000     9.646
data arrival time                                                                                                                                                                             9.646

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -9.646
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -9.670


#Path 95
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                      0.000     0.000
n768247.in[0] (.names)                                                                                                                                                               5.926     5.926
n768247.out[0] (.names)                                                                                                                                                              0.235     6.161
n778195.in[5] (.names)                                                                                                                                                               1.937     8.098
n778195.out[0] (.names)                                                                                                                                                              0.261     8.359
n673497.in[0] (.names)                                                                                                                                                               1.052     9.411
n673497.out[0] (.names)                                                                                                                                                              0.235     9.646
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~12_FF_NODE.D[0] (.latch)                         0.000     9.646
data arrival time                                                                                                                                                                              9.646

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~12_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -9.646
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -9.670


#Path 96
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                      0.000     0.000
n768247.in[0] (.names)                                                                                                                                                               5.926     5.926
n768247.out[0] (.names)                                                                                                                                                              0.235     6.161
n778195.in[5] (.names)                                                                                                                                                               1.937     8.098
n778195.out[0] (.names)                                                                                                                                                              0.261     8.359
n673502.in[0] (.names)                                                                                                                                                               1.052     9.411
n673502.out[0] (.names)                                                                                                                                                              0.235     9.646
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~12_FF_NODE.D[0] (.latch)                         0.000     9.646
data arrival time                                                                                                                                                                              9.646

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~12_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -9.646
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -9.670


#Path 97
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                      0.000     0.000
n768247.in[0] (.names)                                                                                                                                                               5.926     5.926
n768247.out[0] (.names)                                                                                                                                                              0.235     6.161
n778195.in[5] (.names)                                                                                                                                                               1.937     8.098
n778195.out[0] (.names)                                                                                                                                                              0.261     8.359
n673542.in[0] (.names)                                                                                                                                                               1.052     9.411
n673542.out[0] (.names)                                                                                                                                                              0.235     9.646
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~15_FF_NODE.D[0] (.latch)                         0.000     9.646
data arrival time                                                                                                                                                                              9.646

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_1~15_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -9.646
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -9.670


#Path 98
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                     0.000     0.000
n768247.in[0] (.names)                                                                                                                                                              5.926     5.926
n768247.out[0] (.names)                                                                                                                                                             0.235     6.161
n778195.in[5] (.names)                                                                                                                                                              1.937     8.098
n778195.out[0] (.names)                                                                                                                                                             0.261     8.359
n673577.in[0] (.names)                                                                                                                                                              1.052     9.411
n673577.out[0] (.names)                                                                                                                                                             0.235     9.646
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~3_FF_NODE.D[0] (.latch)                         0.000     9.646
data arrival time                                                                                                                                                                             9.646

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_2~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -9.646
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -9.670


#Path 99
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                     0.000     0.000
n768247.in[0] (.names)                                                                                                                                                              5.926     5.926
n768247.out[0] (.names)                                                                                                                                                             0.235     6.161
n778195.in[5] (.names)                                                                                                                                                              1.937     8.098
n778195.out[0] (.names)                                                                                                                                                             0.261     8.359
n673582.in[0] (.names)                                                                                                                                                              1.052     9.411
n673582.out[0] (.names)                                                                                                                                                             0.235     9.646
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~3_FF_NODE.D[0] (.latch)                         0.000     9.646
data arrival time                                                                                                                                                                             9.646

clock matrix_multiplication^clk (rise edge)                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                         0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                   0.000     0.042
cell setup time                                                                                                                                                                    -0.066    -0.024
data required time                                                                                                                                                                           -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           -0.024
data arrival time                                                                                                                                                                            -9.646
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -9.670


#Path 100
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                      0.000     0.000
n768247.in[0] (.names)                                                                                                                                                               5.926     5.926
n768247.out[0] (.names)                                                                                                                                                              0.235     6.161
n778195.in[5] (.names)                                                                                                                                                               1.937     8.098
n778195.out[0] (.names)                                                                                                                                                              0.261     8.359
n673552.in[0] (.names)                                                                                                                                                               1.052     9.411
n673552.out[0] (.names)                                                                                                                                                              0.235     9.646
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~15_FF_NODE.D[0] (.latch)                         0.000     9.646
data arrival time                                                                                                                                                                              9.646

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_40x40_systolic+u_matmul_40x40_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a3_data_delayed_3~15_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                             -9.646
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                              -9.670


#End of timing report
