* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Feb 25 2020 07:08:23

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : uu2.un27_w_addr_user_i
T_8_6_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_46
T_7_7_lc_trk_g2_3
T_7_7_wire_logic_cluster/lc_5/in_0

T_8_6_wire_logic_cluster/lc_7/out
T_8_3_sp4_v_t_38
T_8_4_lc_trk_g3_6
T_8_4_wire_logic_cluster/lc_0/in_3

T_8_6_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_46
T_7_7_lc_trk_g2_3
T_7_7_wire_logic_cluster/lc_6/in_3

T_8_6_wire_logic_cluster/lc_7/out
T_7_6_lc_trk_g3_7
T_7_6_wire_logic_cluster/lc_2/in_0

T_8_6_wire_logic_cluster/lc_7/out
T_7_6_lc_trk_g3_7
T_7_6_wire_logic_cluster/lc_1/in_3

T_8_6_wire_logic_cluster/lc_7/out
T_7_6_lc_trk_g3_7
T_7_6_wire_logic_cluster/lc_7/in_3

T_8_6_wire_logic_cluster/lc_7/out
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_7/in_3

T_8_6_wire_logic_cluster/lc_7/out
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_3/in_3

T_8_6_wire_logic_cluster/lc_7/out
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.un1_w_user_crZ0Z_4
T_9_7_wire_logic_cluster/lc_1/out
T_8_8_lc_trk_g0_1
T_8_8_wire_logic_cluster/lc_2/in_1

T_9_7_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_39
T_8_5_lc_trk_g0_2
T_8_5_wire_logic_cluster/lc_1/in_3

T_9_7_wire_logic_cluster/lc_1/out
T_8_8_lc_trk_g0_1
T_8_8_wire_logic_cluster/lc_4/in_1

T_9_7_wire_logic_cluster/lc_1/out
T_8_8_lc_trk_g0_1
T_8_8_wire_logic_cluster/lc_0/in_1

T_9_7_wire_logic_cluster/lc_1/out
T_10_5_sp4_v_t_46
T_7_9_sp4_h_l_11
T_6_9_lc_trk_g0_3
T_6_9_wire_logic_cluster/lc_2/in_3

T_9_7_wire_logic_cluster/lc_1/out
T_10_5_sp4_v_t_46
T_7_9_sp4_h_l_11
T_6_9_lc_trk_g0_3
T_6_9_wire_logic_cluster/lc_0/in_1

End 

Net : uu2.un27_w_addr_user_iZ0Z_1
T_8_8_wire_logic_cluster/lc_2/out
T_8_5_sp4_v_t_44
T_8_6_lc_trk_g2_4
T_8_6_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT_L3_tx_data_2_3
T_9_7_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g1_3
T_9_7_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT_rx_data_3
T_9_8_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_3/in_0

T_9_8_wire_logic_cluster/lc_3/out
T_9_4_sp4_v_t_43
T_8_5_lc_trk_g3_3
T_8_5_wire_logic_cluster/lc_3/in_1

T_9_8_wire_logic_cluster/lc_3/out
T_9_4_sp4_v_t_43
T_8_6_lc_trk_g1_6
T_8_6_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_3/out
T_9_4_sp4_v_t_43
T_8_5_lc_trk_g3_3
T_8_5_wire_logic_cluster/lc_7/in_1

T_9_8_wire_logic_cluster/lc_3/out
T_9_4_sp4_v_t_43
T_8_5_lc_trk_g3_3
T_8_5_wire_logic_cluster/lc_5/in_1

End 

Net : Lab_UT_dspStr_cnt_2_rep1
T_8_7_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g0_3
T_8_7_wire_logic_cluster/lc_5/in_0

T_8_7_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g0_3
T_8_7_wire_logic_cluster/lc_6/in_3

T_8_7_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g0_3
T_8_7_wire_logic_cluster/lc_0/in_1

T_8_7_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g1_3
T_8_8_wire_logic_cluster/lc_1/in_3

T_8_7_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g1_3
T_8_8_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT_L3_tx_data_0_2_6
T_8_7_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_1/in_3

T_8_7_wire_logic_cluster/lc_5/out
T_9_6_lc_trk_g2_5
T_9_6_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.dspStr.cnt_fastZ0Z_1
T_9_7_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g0_4
T_9_7_wire_logic_cluster/lc_3/in_1

T_9_7_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g0_4
T_9_7_wire_logic_cluster/lc_6/in_0

T_9_7_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g0_4
T_9_7_wire_logic_cluster/lc_2/in_0

T_9_7_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g3_4
T_9_7_input_2_5
T_9_7_wire_logic_cluster/lc_5/in_2

T_9_7_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g0_4
T_9_7_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.dspStr.cnt_fastZ0Z_3
T_9_6_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g0_5
T_9_7_input_2_3
T_9_7_wire_logic_cluster/lc_3/in_2

T_9_6_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g0_5
T_9_7_wire_logic_cluster/lc_6/in_1

T_9_6_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g0_5
T_9_7_wire_logic_cluster/lc_5/in_0

T_9_6_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g0_5
T_9_7_wire_logic_cluster/lc_2/in_3

T_9_6_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g0_5
T_9_7_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT_dspStr_cnt_3_rep1
T_8_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g2_4
T_8_7_wire_logic_cluster/lc_5/in_1

T_8_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g2_4
T_8_7_input_2_6
T_8_7_wire_logic_cluster/lc_6/in_2

T_8_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g2_4
T_8_7_input_2_0
T_8_7_wire_logic_cluster/lc_0/in_2

T_8_7_wire_logic_cluster/lc_4/out
T_8_8_lc_trk_g0_4
T_8_8_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT_rx_data_6
T_9_8_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g3_6
T_8_7_input_2_5
T_8_7_wire_logic_cluster/lc_5/in_2

T_9_8_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_41
T_6_6_sp4_h_l_10
T_8_6_lc_trk_g2_7
T_8_6_wire_logic_cluster/lc_4/in_3

T_9_8_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_41
T_6_6_sp4_h_l_10
T_8_6_lc_trk_g2_7
T_8_6_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT_L3_tx_data_0_2_1
T_9_7_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g3_2
T_9_7_wire_logic_cluster/lc_1/in_0

End 

Net : Lab_UT_L3_tx_data_0_4
T_9_7_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g2_6
T_8_7_wire_logic_cluster/lc_7/in_1

T_9_7_wire_logic_cluster/lc_6/out
T_0_7_span12_horz_3
T_4_7_lc_trk_g1_3
T_4_7_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.un1_w_user_crZ0Z_1
T_8_7_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g0_7
T_8_8_wire_logic_cluster/lc_2/in_3

T_8_7_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g0_7
T_8_8_wire_logic_cluster/lc_5/in_0

T_8_7_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g0_7
T_8_8_wire_logic_cluster/lc_0/in_3

T_8_7_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_43
T_5_9_sp4_h_l_11
T_6_9_lc_trk_g3_3
T_6_9_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.dspStr.cnt_fastZ0Z_2
T_9_7_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g1_7
T_9_7_wire_logic_cluster/lc_3/in_3

T_9_7_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g1_7
T_9_7_input_2_6
T_9_7_wire_logic_cluster/lc_6/in_2

T_9_7_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g1_7
T_9_7_input_2_2
T_9_7_wire_logic_cluster/lc_2/in_2

T_9_7_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g1_7
T_9_7_wire_logic_cluster/lc_5/in_3

T_9_7_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g1_7
T_9_7_input_2_0
T_9_7_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT_rx_data_1
T_9_8_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g0_1
T_9_7_wire_logic_cluster/lc_2/in_1

T_9_8_wire_logic_cluster/lc_1/out
T_8_7_lc_trk_g3_1
T_8_7_wire_logic_cluster/lc_1/in_1

T_9_8_wire_logic_cluster/lc_1/out
T_5_8_sp12_h_l_1
T_5_8_lc_trk_g0_2
T_5_8_wire_logic_cluster/lc_7/in_3

T_9_8_wire_logic_cluster/lc_1/out
T_9_4_sp4_v_t_39
T_8_5_lc_trk_g2_7
T_8_5_input_2_5
T_8_5_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT_dspStr_cnt_1_rep1
T_8_7_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g0_2
T_8_7_wire_logic_cluster/lc_5/in_3

T_8_7_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g0_2
T_8_7_wire_logic_cluster/lc_6/in_0

T_8_7_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g1_2
T_8_6_wire_logic_cluster/lc_2/in_3

T_8_7_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g0_2
T_8_7_wire_logic_cluster/lc_0/in_0

End 

Net : L3_tx_data_2
T_9_7_wire_logic_cluster/lc_5/out
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_7/in_3

T_9_7_wire_logic_cluster/lc_5/out
T_9_5_sp4_v_t_39
T_6_9_sp4_h_l_2
T_6_9_lc_trk_g0_7
T_6_9_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT_rx_data_4
T_9_8_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g1_4
T_9_7_wire_logic_cluster/lc_6/in_3

T_9_8_wire_logic_cluster/lc_4/out
T_9_9_lc_trk_g1_4
T_9_9_wire_logic_cluster/lc_2/in_3

T_9_8_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_45
T_8_5_lc_trk_g3_5
T_8_5_wire_logic_cluster/lc_0/in_0

T_9_8_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_45
T_8_5_lc_trk_g3_5
T_8_5_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT_rx_data_2
T_9_8_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g0_2
T_9_7_wire_logic_cluster/lc_5/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_9_5_sp4_v_t_44
T_8_6_lc_trk_g3_4
T_8_6_wire_logic_cluster/lc_2/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g3_2
T_8_7_wire_logic_cluster/lc_0/in_3

T_9_8_wire_logic_cluster/lc_2/out
T_9_4_sp4_v_t_41
T_8_5_lc_trk_g3_1
T_8_5_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT_L3_tx_data_0_5_cascade_
T_9_7_wire_logic_cluster/lc_0/ltout
T_9_7_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT_rx_data_5
T_9_8_wire_logic_cluster/lc_5/out
T_9_4_sp4_v_t_47
T_9_7_lc_trk_g0_7
T_9_7_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_5/out
T_9_9_lc_trk_g0_5
T_9_9_wire_logic_cluster/lc_2/in_1

T_9_8_wire_logic_cluster/lc_5/out
T_9_6_sp4_v_t_39
T_6_10_sp4_h_l_2
T_6_10_lc_trk_g1_7
T_6_10_input_2_0
T_6_10_wire_logic_cluster/lc_0/in_2

T_9_8_wire_logic_cluster/lc_5/out
T_9_6_sp4_v_t_39
T_6_6_sp4_h_l_8
T_8_6_lc_trk_g3_5
T_8_6_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.mem0.w_data_3
T_6_9_wire_logic_cluster/lc_6/out
T_6_7_sp4_v_t_41
T_3_7_sp4_h_l_10
T_3_7_lc_trk_g0_7
T_3_7_wire_bram/ram/WDATA_6

End 

Net : uu2.mem0.N_8_tz_0_0_1
T_6_10_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g1_4
T_6_9_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.mem0.g1
T_7_10_wire_logic_cluster/lc_4/out
T_5_10_sp4_h_l_5
T_6_10_lc_trk_g3_5
T_6_10_input_2_4
T_6_10_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.N_10
T_7_10_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g1_5
T_7_10_wire_logic_cluster/lc_3/in_3

T_7_10_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g1_5
T_7_10_wire_logic_cluster/lc_1/in_3

T_7_10_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g1_5
T_7_10_wire_logic_cluster/lc_2/in_0

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_51_cascade_
T_7_10_wire_logic_cluster/lc_3/ltout
T_7_10_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.w_addr_displaying_fastZ0Z_4
T_7_11_wire_logic_cluster/lc_6/out
T_8_9_sp4_v_t_40
T_7_10_lc_trk_g3_0
T_7_10_input_2_5
T_7_10_wire_logic_cluster/lc_5/in_2

T_7_11_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g3_6
T_8_10_wire_logic_cluster/lc_3/in_0

T_7_11_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g3_6
T_8_10_wire_logic_cluster/lc_7/in_0

T_7_11_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g3_6
T_8_10_wire_logic_cluster/lc_0/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_7_11_lc_trk_g3_6
T_7_11_input_2_5
T_7_11_wire_logic_cluster/lc_5/in_2

T_7_11_wire_logic_cluster/lc_6/out
T_7_11_lc_trk_g2_6
T_7_11_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.w_addr_userZ2Z_1_cascade_
T_8_5_wire_logic_cluster/lc_1/ltout
T_8_5_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.w_addr_user_RNIT1MGDZ0Z_4
T_8_5_wire_logic_cluster/lc_2/out
T_8_4_sp4_v_t_36
T_8_0_span4_vert_41
T_8_4_lc_trk_g0_4
T_8_4_wire_logic_cluster/lc_5/s_r

T_8_5_wire_logic_cluster/lc_2/out
T_8_2_sp4_v_t_44
T_5_6_sp4_h_l_9
T_7_6_lc_trk_g2_4
T_7_6_wire_logic_cluster/lc_5/s_r

T_8_5_wire_logic_cluster/lc_2/out
T_8_2_sp4_v_t_44
T_5_6_sp4_h_l_9
T_7_6_lc_trk_g2_4
T_7_6_wire_logic_cluster/lc_5/s_r

T_8_5_wire_logic_cluster/lc_2/out
T_8_2_sp4_v_t_44
T_5_6_sp4_h_l_9
T_7_6_lc_trk_g2_4
T_7_6_wire_logic_cluster/lc_5/s_r

T_8_5_wire_logic_cluster/lc_2/out
T_8_4_sp4_v_t_36
T_7_5_lc_trk_g2_4
T_7_5_wire_logic_cluster/lc_5/s_r

T_8_5_wire_logic_cluster/lc_2/out
T_8_4_sp4_v_t_36
T_7_5_lc_trk_g2_4
T_7_5_wire_logic_cluster/lc_5/s_r

T_8_5_wire_logic_cluster/lc_2/out
T_8_4_sp4_v_t_36
T_7_5_lc_trk_g2_4
T_7_5_wire_logic_cluster/lc_5/s_r

T_8_5_wire_logic_cluster/lc_2/out
T_8_4_sp4_v_t_36
T_7_7_lc_trk_g2_4
T_7_7_wire_logic_cluster/lc_5/s_r

T_8_5_wire_logic_cluster/lc_2/out
T_8_4_sp4_v_t_36
T_7_7_lc_trk_g2_4
T_7_7_wire_logic_cluster/lc_5/s_r

End 

Net : uu2.un1_w_user_lf_5_aZ0Z0
T_8_7_wire_logic_cluster/lc_1/out
T_8_4_sp4_v_t_42
T_8_5_lc_trk_g3_2
T_8_5_wire_logic_cluster/lc_2/in_3

T_8_7_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g0_1
T_8_6_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.un1_w_user_lf_5_a0Z0Z_4
T_9_9_wire_logic_cluster/lc_2/out
T_9_5_sp4_v_t_41
T_8_7_lc_trk_g0_4
T_8_7_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT_rx_data_7
T_9_8_wire_logic_cluster/lc_7/out
T_9_9_lc_trk_g1_7
T_9_9_wire_logic_cluster/lc_2/in_0

T_9_8_wire_logic_cluster/lc_7/out
T_8_7_lc_trk_g2_7
T_8_7_wire_logic_cluster/lc_7/in_0

T_9_8_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_38
T_6_5_sp4_h_l_9
T_8_5_lc_trk_g3_4
T_8_5_wire_logic_cluster/lc_0/in_3

T_9_8_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_43
T_6_6_sp4_h_l_6
T_6_6_lc_trk_g1_3
T_6_6_wire_logic_cluster/lc_5/in_3

T_9_8_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_38
T_6_5_sp4_h_l_9
T_8_5_lc_trk_g3_4
T_8_5_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.g0_1_a5_1_0
T_6_11_wire_logic_cluster/lc_6/out
T_7_8_sp4_v_t_37
T_7_9_lc_trk_g2_5
T_7_9_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_35
T_6_9_wire_logic_cluster/lc_7/out
T_6_9_lc_trk_g1_7
T_6_9_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.g1_1
T_7_9_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g2_2
T_6_9_wire_logic_cluster/lc_7/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g2_2
T_6_9_wire_logic_cluster/lc_4/in_0

End 

Net : uu2.w_addr_displaying_7_repZ0Z1
T_6_11_wire_logic_cluster/lc_5/out
T_6_11_lc_trk_g1_5
T_6_11_wire_logic_cluster/lc_6/in_0

T_6_11_wire_logic_cluster/lc_5/out
T_6_10_lc_trk_g0_5
T_6_10_wire_logic_cluster/lc_2/in_1

T_6_11_wire_logic_cluster/lc_5/out
T_6_11_lc_trk_g1_5
T_6_11_wire_logic_cluster/lc_3/in_1

T_6_11_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g3_5
T_7_10_wire_logic_cluster/lc_0/in_0

T_6_11_wire_logic_cluster/lc_5/out
T_6_7_sp4_v_t_47
T_7_7_sp4_h_l_10
T_7_7_lc_trk_g0_7
T_7_7_wire_logic_cluster/lc_4/in_3

T_6_11_wire_logic_cluster/lc_5/out
T_6_10_lc_trk_g0_5
T_6_10_wire_logic_cluster/lc_3/in_0

T_6_11_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g3_5
T_7_10_wire_logic_cluster/lc_4/in_0

T_6_11_wire_logic_cluster/lc_5/out
T_5_11_sp4_h_l_2
T_4_7_sp4_v_t_39
T_4_8_lc_trk_g3_7
T_4_8_wire_logic_cluster/lc_7/in_1

T_6_11_wire_logic_cluster/lc_5/out
T_5_10_lc_trk_g3_5
T_5_10_wire_logic_cluster/lc_7/in_3

T_6_11_wire_logic_cluster/lc_5/out
T_6_7_sp4_v_t_47
T_5_9_lc_trk_g0_1
T_5_9_wire_logic_cluster/lc_4/in_1

T_6_11_wire_logic_cluster/lc_5/out
T_6_11_lc_trk_g1_5
T_6_11_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.mem0.un1_segment3_m6_0_0_0_0_cascade_
T_6_9_wire_logic_cluster/lc_5/ltout
T_6_9_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.w_addr_user_RNILDNK6Z0Z_4_cascade_
T_8_6_wire_logic_cluster/lc_6/ltout
T_8_6_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.un21_w_addr_displaying_i
T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_5_11_sp4_h_l_0
T_6_11_lc_trk_g2_0
T_6_11_wire_logic_cluster/lc_2/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_5_11_sp4_h_l_0
T_6_11_lc_trk_g2_0
T_6_11_wire_logic_cluster/lc_5/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_5_11_sp4_h_l_0
T_7_11_lc_trk_g2_5
T_7_11_wire_logic_cluster/lc_6/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_5_11_sp4_h_l_0
T_7_11_lc_trk_g2_5
T_7_11_wire_logic_cluster/lc_4/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_5_11_sp4_h_l_0
T_7_11_lc_trk_g2_5
T_7_11_input_2_3
T_7_11_wire_logic_cluster/lc_3/in_2

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_5_11_sp4_h_l_0
T_7_11_lc_trk_g2_5
T_7_11_wire_logic_cluster/lc_2/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_5_11_sp4_h_l_0
T_6_11_lc_trk_g2_0
T_6_11_wire_logic_cluster/lc_7/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_8_6_sp4_v_t_39
T_7_10_lc_trk_g1_2
T_7_10_wire_logic_cluster/lc_7/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_43
T_9_10_lc_trk_g1_3
T_9_10_wire_logic_cluster/lc_2/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_7_8_sp4_h_l_2
T_6_8_lc_trk_g0_2
T_6_8_wire_logic_cluster/lc_6/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_8_11_lc_trk_g0_7
T_8_11_wire_logic_cluster/lc_5/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_43
T_9_10_lc_trk_g1_3
T_9_10_wire_logic_cluster/lc_0/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_8_10_lc_trk_g1_2
T_8_10_input_2_5
T_8_10_wire_logic_cluster/lc_5/in_2

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_8_10_lc_trk_g1_2
T_8_10_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_43
T_9_10_lc_trk_g1_3
T_9_10_wire_logic_cluster/lc_1/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_7_8_sp4_h_l_2
T_6_8_lc_trk_g0_2
T_6_8_wire_logic_cluster/lc_7/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_8_11_lc_trk_g0_7
T_8_11_wire_logic_cluster/lc_2/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_8_11_lc_trk_g0_7
T_8_11_wire_logic_cluster/lc_4/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_8_11_lc_trk_g0_7
T_8_11_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g1_5
T_7_9_wire_logic_cluster/lc_4/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g2_5
T_7_8_wire_logic_cluster/lc_6/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g0_5
T_8_9_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g1_5
T_7_9_wire_logic_cluster/lc_7/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g3_5
T_7_8_wire_logic_cluster/lc_3/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g3_5
T_7_8_wire_logic_cluster/lc_7/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g1_5
T_7_9_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.w_addr_displaying_RNIQKOV8Z0Z_8_cascade_
T_8_8_wire_logic_cluster/lc_4/ltout
T_8_8_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.w_addr_displaying_3_repZ0Z1
T_7_11_wire_logic_cluster/lc_2/out
T_6_11_lc_trk_g3_2
T_6_11_wire_logic_cluster/lc_6/in_1

T_7_11_wire_logic_cluster/lc_2/out
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_5/in_1

T_7_11_wire_logic_cluster/lc_2/out
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_3/in_1

T_7_11_wire_logic_cluster/lc_2/out
T_7_11_lc_trk_g0_2
T_7_11_wire_logic_cluster/lc_0/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_7_8_sp4_v_t_44
T_4_8_sp4_h_l_9
T_5_8_lc_trk_g2_1
T_5_8_wire_logic_cluster/lc_4/in_3

T_7_11_wire_logic_cluster/lc_2/out
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_1/in_1

T_7_11_wire_logic_cluster/lc_2/out
T_7_7_sp4_v_t_41
T_7_8_lc_trk_g2_1
T_7_8_wire_logic_cluster/lc_0/in_3

T_7_11_wire_logic_cluster/lc_2/out
T_8_8_sp4_v_t_45
T_8_9_lc_trk_g2_5
T_8_9_wire_logic_cluster/lc_2/in_3

T_7_11_wire_logic_cluster/lc_2/out
T_6_10_lc_trk_g2_2
T_6_10_wire_logic_cluster/lc_7/in_3

T_7_11_wire_logic_cluster/lc_2/out
T_7_11_sp4_h_l_9
T_6_7_sp4_v_t_39
T_5_9_lc_trk_g1_2
T_5_9_wire_logic_cluster/lc_4/in_3

T_7_11_wire_logic_cluster/lc_2/out
T_7_11_sp4_h_l_9
T_6_7_sp4_v_t_39
T_5_9_lc_trk_g1_2
T_5_9_wire_logic_cluster/lc_2/in_3

T_7_11_wire_logic_cluster/lc_2/out
T_7_11_lc_trk_g0_2
T_7_11_wire_logic_cluster/lc_1/in_3

T_7_11_wire_logic_cluster/lc_2/out
T_7_11_lc_trk_g0_2
T_7_11_wire_logic_cluster/lc_2/in_0

End 

Net : uu2.w_addr_displaying_8_repZ0Z1
T_6_11_wire_logic_cluster/lc_2/out
T_6_11_lc_trk_g2_2
T_6_11_input_2_6
T_6_11_wire_logic_cluster/lc_6/in_2

T_6_11_wire_logic_cluster/lc_2/out
T_6_11_lc_trk_g2_2
T_6_11_wire_logic_cluster/lc_3/in_3

T_6_11_wire_logic_cluster/lc_2/out
T_7_10_lc_trk_g3_2
T_7_10_wire_logic_cluster/lc_0/in_1

T_6_11_wire_logic_cluster/lc_2/out
T_7_7_sp4_v_t_40
T_8_7_sp4_h_l_5
T_7_7_lc_trk_g0_5
T_7_7_wire_logic_cluster/lc_4/in_1

T_6_11_wire_logic_cluster/lc_2/out
T_6_8_sp4_v_t_44
T_3_8_sp4_h_l_9
T_5_8_lc_trk_g3_4
T_5_8_wire_logic_cluster/lc_6/in_3

T_6_11_wire_logic_cluster/lc_2/out
T_6_10_lc_trk_g0_2
T_6_10_wire_logic_cluster/lc_3/in_3

T_6_11_wire_logic_cluster/lc_2/out
T_6_11_lc_trk_g2_2
T_6_11_wire_logic_cluster/lc_0/in_0

T_6_11_wire_logic_cluster/lc_2/out
T_5_10_lc_trk_g2_2
T_5_10_wire_logic_cluster/lc_7/in_1

T_6_11_wire_logic_cluster/lc_2/out
T_6_11_lc_trk_g2_2
T_6_11_wire_logic_cluster/lc_1/in_3

T_6_11_wire_logic_cluster/lc_2/out
T_6_11_lc_trk_g1_2
T_6_11_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.w_addr_displaying_0_repZ0Z1
T_7_10_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g0_7
T_7_10_wire_logic_cluster/lc_5/in_0

T_7_10_wire_logic_cluster/lc_7/out
T_6_10_lc_trk_g2_7
T_6_10_wire_logic_cluster/lc_2/in_3

T_7_10_wire_logic_cluster/lc_7/out
T_7_11_lc_trk_g0_7
T_7_11_wire_logic_cluster/lc_0/in_3

T_7_10_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_46
T_4_9_sp4_h_l_11
T_5_9_lc_trk_g3_3
T_5_9_wire_logic_cluster/lc_5/in_3

T_7_10_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_43
T_4_8_sp4_h_l_6
T_5_8_lc_trk_g3_6
T_5_8_wire_logic_cluster/lc_5/in_0

T_7_10_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_43
T_4_8_sp4_h_l_6
T_5_8_lc_trk_g3_6
T_5_8_wire_logic_cluster/lc_2/in_3

T_7_10_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_43
T_4_8_sp4_h_l_6
T_4_8_lc_trk_g1_3
T_4_8_wire_logic_cluster/lc_7/in_3

T_7_10_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g0_7
T_7_10_input_2_7
T_7_10_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT_dspStr_un36_dOut_cascade_
T_8_7_wire_logic_cluster/lc_6/ltout
T_8_7_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.w_addr_displaying_4_repZ0Z1
T_6_11_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g2_7
T_6_11_wire_logic_cluster/lc_6/in_3

T_6_11_wire_logic_cluster/lc_7/out
T_7_10_sp4_v_t_47
T_7_6_sp4_v_t_47
T_7_7_lc_trk_g2_7
T_7_7_wire_logic_cluster/lc_3/in_0

T_6_11_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g2_7
T_7_10_wire_logic_cluster/lc_3/in_0

T_6_11_wire_logic_cluster/lc_7/out
T_7_11_lc_trk_g1_7
T_7_11_input_2_0
T_7_11_wire_logic_cluster/lc_0/in_2

T_6_11_wire_logic_cluster/lc_7/out
T_7_9_sp4_v_t_42
T_8_9_sp4_h_l_7
T_8_9_lc_trk_g1_2
T_8_9_wire_logic_cluster/lc_2/in_1

T_6_11_wire_logic_cluster/lc_7/out
T_6_8_sp4_v_t_38
T_3_8_sp4_h_l_3
T_5_8_lc_trk_g2_6
T_5_8_input_2_4
T_5_8_wire_logic_cluster/lc_4/in_2

T_6_11_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g2_7
T_7_10_wire_logic_cluster/lc_1/in_0

T_6_11_wire_logic_cluster/lc_7/out
T_6_8_sp4_v_t_38
T_5_9_lc_trk_g2_6
T_5_9_wire_logic_cluster/lc_1/in_3

T_6_11_wire_logic_cluster/lc_7/out
T_6_8_sp4_v_t_38
T_5_9_lc_trk_g2_6
T_5_9_wire_logic_cluster/lc_2/in_0

T_6_11_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g2_7
T_6_11_wire_logic_cluster/lc_7/in_0

End 

Net : uu2.Z_decfrac106_5
T_8_9_wire_logic_cluster/lc_7/out
T_8_8_sp4_v_t_46
T_8_10_lc_trk_g2_3
T_8_10_wire_logic_cluster/lc_2/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_38
T_7_7_lc_trk_g2_6
T_7_7_wire_logic_cluster/lc_4/in_0

T_8_9_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_38
T_5_10_sp4_h_l_3
T_6_10_lc_trk_g2_3
T_6_10_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.mem0.w_data_1
T_4_8_wire_logic_cluster/lc_1/out
T_3_7_lc_trk_g2_1
T_3_7_wire_bram/ram/WDATA_2

End 

Net : uu2.mem0.g0_2_1
T_5_8_wire_logic_cluster/lc_1/out
T_4_8_lc_trk_g3_1
T_4_8_wire_logic_cluster/lc_1/in_1

End 

Net : uu2.w_addr_displaying_fastZ0Z_0
T_8_9_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g3_6
T_8_9_wire_logic_cluster/lc_7/in_0

T_8_9_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g3_6
T_8_9_wire_logic_cluster/lc_5/in_0

T_8_9_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g3_6
T_8_9_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.mem0.g0_2_0
T_8_10_wire_logic_cluster/lc_2/out
T_8_8_sp12_v_t_23
T_0_8_span12_horz_8
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.mem0.g0_0
T_7_10_wire_logic_cluster/lc_2/out
T_6_10_lc_trk_g3_2
T_6_10_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_50_cascade_
T_7_10_wire_logic_cluster/lc_1/ltout
T_7_10_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.w_addr_displaying_1_repZ0Z1
T_7_11_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g1_3
T_7_10_wire_logic_cluster/lc_5/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g1_3
T_7_10_wire_logic_cluster/lc_6/in_0

T_7_11_wire_logic_cluster/lc_3/out
T_7_11_lc_trk_g0_3
T_7_11_wire_logic_cluster/lc_0/in_1

T_7_11_wire_logic_cluster/lc_3/out
T_7_8_sp4_v_t_46
T_4_8_sp4_h_l_5
T_5_8_lc_trk_g2_5
T_5_8_input_2_5
T_5_8_wire_logic_cluster/lc_5/in_2

T_7_11_wire_logic_cluster/lc_3/out
T_7_8_sp4_v_t_46
T_4_8_sp4_h_l_5
T_5_8_lc_trk_g2_5
T_5_8_wire_logic_cluster/lc_2/in_1

T_7_11_wire_logic_cluster/lc_3/out
T_7_11_lc_trk_g0_3
T_7_11_wire_logic_cluster/lc_3/in_0

End 

Net : uu2.w_addr_displaying_6_repZ0Z1
T_7_8_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_42
T_5_10_sp4_h_l_0
T_7_10_lc_trk_g2_5
T_7_10_wire_logic_cluster/lc_6/in_3

T_7_8_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_42
T_5_10_sp4_h_l_0
T_7_10_lc_trk_g2_5
T_7_10_wire_logic_cluster/lc_0/in_3

T_7_8_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_42
T_5_10_sp4_h_l_0
T_7_10_lc_trk_g2_5
T_7_10_wire_logic_cluster/lc_4/in_3

T_7_8_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_42
T_8_10_lc_trk_g0_7
T_8_10_wire_logic_cluster/lc_1/in_0

T_7_8_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g1_7
T_7_8_wire_logic_cluster/lc_4/in_0

T_7_8_wire_logic_cluster/lc_7/out
T_7_7_lc_trk_g1_7
T_7_7_wire_logic_cluster/lc_3/in_1

T_7_8_wire_logic_cluster/lc_7/out
T_6_8_sp4_h_l_6
T_5_8_lc_trk_g0_6
T_5_8_wire_logic_cluster/lc_4/in_0

T_7_8_wire_logic_cluster/lc_7/out
T_6_8_sp4_h_l_6
T_5_8_sp4_v_t_37
T_5_9_lc_trk_g3_5
T_5_9_wire_logic_cluster/lc_3/in_1

T_7_8_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g2_7
T_7_8_wire_logic_cluster/lc_7/in_0

End 

Net : uu2.mem0.g1_1_1
T_7_10_wire_logic_cluster/lc_6/out
T_7_10_lc_trk_g3_6
T_7_10_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.w_addr_displaying_2_repZ0Z1
T_7_9_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g0_4
T_8_9_wire_logic_cluster/lc_7/in_1

T_7_9_wire_logic_cluster/lc_4/out
T_6_10_lc_trk_g0_4
T_6_10_wire_logic_cluster/lc_2/in_0

T_7_9_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g2_4
T_8_10_wire_logic_cluster/lc_3/in_1

T_7_9_wire_logic_cluster/lc_4/out
T_7_10_lc_trk_g0_4
T_7_10_input_2_6
T_7_10_wire_logic_cluster/lc_6/in_2

T_7_9_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g2_4
T_8_10_wire_logic_cluster/lc_4/in_0

T_7_9_wire_logic_cluster/lc_4/out
T_6_9_sp4_h_l_0
T_5_9_lc_trk_g0_0
T_5_9_wire_logic_cluster/lc_5/in_1

T_7_9_wire_logic_cluster/lc_4/out
T_6_10_lc_trk_g1_4
T_6_10_wire_logic_cluster/lc_7/in_0

T_7_9_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g1_4
T_7_9_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.w_addr_displaying_fastZ0Z_3
T_8_10_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g1_6
T_8_9_input_2_7
T_8_9_wire_logic_cluster/lc_7/in_2

T_8_10_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g0_6
T_8_10_wire_logic_cluster/lc_0/in_0

T_8_10_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g0_6
T_8_10_wire_logic_cluster/lc_3/in_3

T_8_10_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g0_6
T_8_10_wire_logic_cluster/lc_7/in_1

T_8_10_wire_logic_cluster/lc_6/out
T_7_11_lc_trk_g1_6
T_7_11_wire_logic_cluster/lc_5/in_0

T_8_10_wire_logic_cluster/lc_6/out
T_9_9_lc_trk_g2_6
T_9_9_input_2_6
T_9_9_wire_logic_cluster/lc_6/in_2

T_8_10_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g0_6
T_8_10_input_2_6
T_8_10_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.Z_decfrac106
T_7_7_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g1_4
T_7_8_wire_logic_cluster/lc_2/in_3

T_7_7_wire_logic_cluster/lc_4/out
T_6_8_lc_trk_g0_4
T_6_8_wire_logic_cluster/lc_5/in_3

T_7_7_wire_logic_cluster/lc_4/out
T_6_8_lc_trk_g0_4
T_6_8_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.mem0.w_data_ns_1_0_0_1_3
T_7_8_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g1_2
T_6_9_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.g0_1_a5_0_0
T_6_10_wire_logic_cluster/lc_2/out
T_7_9_lc_trk_g2_2
T_7_9_input_2_2
T_7_9_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.g1_0_1
T_7_10_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g1_0
T_7_10_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.w_addr_displaying_fastZ0Z_1
T_8_10_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g1_5
T_8_9_wire_logic_cluster/lc_7/in_3

T_8_10_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g2_5
T_8_10_input_2_3
T_8_10_wire_logic_cluster/lc_3/in_2

T_8_10_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g2_5
T_8_10_wire_logic_cluster/lc_4/in_3

T_8_10_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g2_5
T_8_10_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.un27_N_6_mux_cascade_
T_8_8_wire_logic_cluster/lc_1/ltout
T_8_8_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT_dspStr_cnt_3
T_9_6_wire_logic_cluster/lc_4/out
T_10_4_sp4_v_t_36
T_7_8_sp4_h_l_1
T_8_8_lc_trk_g2_1
T_8_8_input_2_1
T_8_8_wire_logic_cluster/lc_1/in_2

T_9_6_wire_logic_cluster/lc_4/out
T_9_5_sp4_v_t_40
T_6_5_sp4_h_l_11
T_8_5_lc_trk_g3_6
T_8_5_input_2_3
T_8_5_wire_logic_cluster/lc_3/in_2

T_9_6_wire_logic_cluster/lc_4/out
T_8_6_sp4_h_l_0
T_8_6_lc_trk_g1_5
T_8_6_wire_logic_cluster/lc_5/in_1

T_9_6_wire_logic_cluster/lc_4/out
T_8_6_sp4_h_l_0
T_8_6_lc_trk_g1_5
T_8_6_input_2_0
T_8_6_wire_logic_cluster/lc_0/in_2

T_9_6_wire_logic_cluster/lc_4/out
T_8_6_sp4_h_l_0
T_8_6_lc_trk_g1_5
T_8_6_wire_logic_cluster/lc_1/in_1

T_9_6_wire_logic_cluster/lc_4/out
T_9_5_sp4_v_t_40
T_6_5_sp4_h_l_11
T_8_5_lc_trk_g3_6
T_8_5_input_2_7
T_8_5_wire_logic_cluster/lc_7/in_2

T_9_6_wire_logic_cluster/lc_4/out
T_9_5_sp4_v_t_40
T_6_5_sp4_h_l_11
T_5_5_sp4_v_t_40
T_5_8_lc_trk_g1_0
T_5_8_input_2_7
T_5_8_wire_logic_cluster/lc_7/in_2

T_9_6_wire_logic_cluster/lc_4/out
T_8_6_sp4_h_l_0
T_7_6_sp4_v_t_37
T_6_10_lc_trk_g1_0
T_6_10_input_2_1
T_6_10_wire_logic_cluster/lc_1/in_2

T_9_6_wire_logic_cluster/lc_4/out
T_8_6_sp4_h_l_0
T_7_6_sp4_v_t_37
T_6_10_lc_trk_g1_0
T_6_10_wire_logic_cluster/lc_0/in_1

T_9_6_wire_logic_cluster/lc_4/out
T_9_6_lc_trk_g0_4
T_9_6_wire_logic_cluster/lc_2/in_0

T_9_6_wire_logic_cluster/lc_4/out
T_9_5_lc_trk_g0_4
T_9_5_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.w_m5_i_a3Z0Z_2
T_8_6_wire_logic_cluster/lc_2/out
T_8_5_lc_trk_g1_2
T_8_5_wire_logic_cluster/lc_0/in_1

End 

Net : uu2.mem0.bitmap_pmux_1_1_i_a5_2_3_1_0
T_8_10_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g1_3
T_8_10_wire_logic_cluster/lc_2/in_0

End 

Net : Lab_UT_rx_data_0
T_9_8_wire_logic_cluster/lc_0/out
T_9_4_sp4_v_t_37
T_8_6_lc_trk_g0_0
T_8_6_wire_logic_cluster/lc_2/in_0

T_9_8_wire_logic_cluster/lc_0/out
T_9_4_sp4_v_t_37
T_8_6_lc_trk_g0_0
T_8_6_wire_logic_cluster/lc_4/in_0

T_9_8_wire_logic_cluster/lc_0/out
T_8_8_lc_trk_g3_0
T_8_8_wire_logic_cluster/lc_1/in_0

T_9_8_wire_logic_cluster/lc_0/out
T_8_8_lc_trk_g3_0
T_8_8_input_2_3
T_8_8_wire_logic_cluster/lc_3/in_2

T_9_8_wire_logic_cluster/lc_0/out
T_10_6_sp4_v_t_44
T_7_10_sp4_h_l_9
T_6_10_lc_trk_g1_1
T_6_10_wire_logic_cluster/lc_1/in_3

T_9_8_wire_logic_cluster/lc_0/out
T_9_4_sp4_v_t_37
T_8_5_lc_trk_g2_5
T_8_5_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.w_addr_user_2Z0Z_1_cascade_
T_8_5_wire_logic_cluster/lc_0/ltout
T_8_5_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.w_addr_displayingZ0Z_4
T_6_8_wire_logic_cluster/lc_7/out
T_4_8_sp12_h_l_1
T_7_8_lc_trk_g1_1
T_7_8_input_2_4
T_7_8_wire_logic_cluster/lc_4/in_2

T_6_8_wire_logic_cluster/lc_7/out
T_6_7_sp4_v_t_46
T_6_11_lc_trk_g0_3
T_6_11_wire_logic_cluster/lc_4/in_1

T_6_8_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g0_7
T_7_8_wire_logic_cluster/lc_5/in_0

T_6_8_wire_logic_cluster/lc_7/out
T_6_7_sp4_v_t_46
T_6_11_lc_trk_g0_3
T_6_11_wire_logic_cluster/lc_0/in_1

T_6_8_wire_logic_cluster/lc_7/out
T_6_7_sp4_v_t_46
T_5_10_lc_trk_g3_6
T_5_10_wire_logic_cluster/lc_7/in_0

T_6_8_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g3_7
T_5_8_input_2_6
T_5_8_wire_logic_cluster/lc_6/in_2

T_6_8_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g0_7
T_7_8_wire_logic_cluster/lc_1/in_0

T_6_8_wire_logic_cluster/lc_7/out
T_6_8_lc_trk_g2_7
T_6_8_wire_logic_cluster/lc_0/in_1

T_6_8_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g3_7
T_5_8_wire_logic_cluster/lc_5/in_1

T_6_8_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g3_7
T_5_8_wire_logic_cluster/lc_3/in_3

T_6_8_wire_logic_cluster/lc_7/out
T_7_7_lc_trk_g3_7
T_7_7_wire_logic_cluster/lc_7/in_3

T_6_8_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_38
T_7_9_sp4_h_l_9
T_9_9_lc_trk_g2_4
T_9_9_wire_logic_cluster/lc_3/in_3

T_6_8_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_38
T_7_9_sp4_h_l_9
T_10_9_sp4_v_t_44
T_9_10_lc_trk_g3_4
T_9_10_wire_logic_cluster/lc_0/in_3

T_6_8_wire_logic_cluster/lc_7/out
T_6_8_lc_trk_g2_7
T_6_8_wire_logic_cluster/lc_7/in_0

T_6_8_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g0_7
T_7_8_wire_logic_cluster/lc_3/in_0

T_6_8_wire_logic_cluster/lc_7/out
T_6_8_lc_trk_g2_7
T_6_8_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.g0_1_0_0
T_7_8_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g0_5
T_6_9_wire_logic_cluster/lc_7/in_0

T_7_8_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g0_5
T_6_9_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.g0_1_0_0_1_cascade_
T_7_8_wire_logic_cluster/lc_4/ltout
T_7_8_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.w_addr_displaying_5_repZ0Z1
T_7_8_wire_logic_cluster/lc_3/out
T_7_7_sp4_v_t_38
T_7_10_lc_trk_g1_6
T_7_10_wire_logic_cluster/lc_6/in_1

T_7_8_wire_logic_cluster/lc_3/out
T_7_7_sp4_v_t_38
T_7_10_lc_trk_g0_6
T_7_10_input_2_0
T_7_10_wire_logic_cluster/lc_0/in_2

T_7_8_wire_logic_cluster/lc_3/out
T_8_7_sp4_v_t_39
T_8_10_lc_trk_g1_7
T_8_10_wire_logic_cluster/lc_1/in_3

T_7_8_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g0_3
T_7_8_wire_logic_cluster/lc_4/in_1

T_7_8_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g1_3
T_7_7_wire_logic_cluster/lc_3/in_3

T_7_8_wire_logic_cluster/lc_3/out
T_5_8_sp4_h_l_3
T_5_8_lc_trk_g1_6
T_5_8_wire_logic_cluster/lc_4/in_1

T_7_8_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g0_3
T_7_8_wire_logic_cluster/lc_0/in_1

T_7_8_wire_logic_cluster/lc_3/out
T_7_5_sp4_v_t_46
T_4_9_sp4_h_l_4
T_5_9_lc_trk_g2_4
T_5_9_wire_logic_cluster/lc_3/in_3

T_7_8_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g0_3
T_7_8_input_2_3
T_7_8_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.mem0.bitmap_pmux_1_1_i_a5_1_0
T_8_10_wire_logic_cluster/lc_0/out
T_8_10_lc_trk_g1_0
T_8_10_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.w_addr_displaying_fastZ0Z_7
T_8_11_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g1_6
T_8_10_wire_logic_cluster/lc_0/in_1

T_8_11_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g1_6
T_8_10_wire_logic_cluster/lc_4/in_1

T_8_11_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_36
T_8_9_lc_trk_g2_4
T_8_9_wire_logic_cluster/lc_5/in_3

T_8_11_wire_logic_cluster/lc_6/out
T_9_9_sp4_v_t_40
T_6_9_sp4_h_l_11
T_5_9_lc_trk_g0_3
T_5_9_wire_logic_cluster/lc_3/in_0

T_8_11_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g3_6
T_8_11_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.w_addr_displaying_fastZ0Z_8
T_9_10_wire_logic_cluster/lc_2/out
T_8_10_lc_trk_g2_2
T_8_10_input_2_0
T_8_10_wire_logic_cluster/lc_0/in_2

T_9_10_wire_logic_cluster/lc_2/out
T_9_9_sp4_v_t_36
T_10_9_sp4_h_l_1
T_6_9_sp4_h_l_4
T_5_9_lc_trk_g1_4
T_5_9_wire_logic_cluster/lc_1/in_0

T_9_10_wire_logic_cluster/lc_2/out
T_8_10_lc_trk_g2_2
T_8_10_input_2_4
T_8_10_wire_logic_cluster/lc_4/in_2

T_9_10_wire_logic_cluster/lc_2/out
T_9_9_sp4_v_t_36
T_10_9_sp4_h_l_1
T_6_9_sp4_h_l_4
T_5_9_lc_trk_g1_4
T_5_9_input_2_3
T_5_9_wire_logic_cluster/lc_3/in_2

T_9_10_wire_logic_cluster/lc_2/out
T_8_11_lc_trk_g1_2
T_8_11_wire_logic_cluster/lc_7/in_0

T_9_10_wire_logic_cluster/lc_2/out
T_9_10_lc_trk_g3_2
T_9_10_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.N_1482_0_0
T_6_11_wire_logic_cluster/lc_4/out
T_6_7_sp4_v_t_45
T_6_9_lc_trk_g2_0
T_6_9_wire_logic_cluster/lc_7/in_3

T_6_11_wire_logic_cluster/lc_4/out
T_6_7_sp4_v_t_45
T_6_9_lc_trk_g2_0
T_6_9_input_2_4
T_6_9_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.un1_w_user_lf_2
T_8_6_wire_logic_cluster/lc_5/out
T_8_5_lc_trk_g0_5
T_8_5_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.N_42_0_0_cascade_
T_6_11_wire_logic_cluster/lc_3/ltout
T_6_11_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.un1_w_user_lf_0_0Z0Z_0_cascade_
T_8_6_wire_logic_cluster/lc_4/ltout
T_8_6_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.g1_0_1_cascade_
T_7_10_wire_logic_cluster/lc_0/ltout
T_7_10_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.w_addr_displayingZ0Z_7
T_8_11_wire_logic_cluster/lc_5/out
T_9_11_sp4_h_l_10
T_8_7_sp4_v_t_38
T_7_8_lc_trk_g2_6
T_7_8_wire_logic_cluster/lc_5/in_1

T_8_11_wire_logic_cluster/lc_5/out
T_7_11_sp4_h_l_2
T_6_11_lc_trk_g0_2
T_6_11_input_2_0
T_6_11_wire_logic_cluster/lc_0/in_2

T_8_11_wire_logic_cluster/lc_5/out
T_8_10_sp4_v_t_42
T_5_10_sp4_h_l_1
T_6_10_lc_trk_g2_1
T_6_10_wire_logic_cluster/lc_6/in_1

T_8_11_wire_logic_cluster/lc_5/out
T_6_11_sp4_h_l_7
T_5_7_sp4_v_t_42
T_5_9_lc_trk_g2_7
T_5_9_wire_logic_cluster/lc_0/in_1

T_8_11_wire_logic_cluster/lc_5/out
T_6_11_sp4_h_l_7
T_5_7_sp4_v_t_42
T_5_8_lc_trk_g3_2
T_5_8_wire_logic_cluster/lc_0/in_1

T_8_11_wire_logic_cluster/lc_5/out
T_8_10_sp4_v_t_42
T_5_10_sp4_h_l_1
T_4_6_sp4_v_t_43
T_4_8_lc_trk_g2_6
T_4_8_wire_logic_cluster/lc_3/in_3

T_8_11_wire_logic_cluster/lc_5/out
T_9_11_sp4_h_l_10
T_8_7_sp4_v_t_38
T_8_3_sp4_v_t_46
T_7_6_lc_trk_g3_6
T_7_6_wire_logic_cluster/lc_4/in_3

T_8_11_wire_logic_cluster/lc_5/out
T_8_11_lc_trk_g3_5
T_8_11_wire_logic_cluster/lc_3/in_1

T_8_11_wire_logic_cluster/lc_5/out
T_8_11_lc_trk_g3_5
T_8_11_wire_logic_cluster/lc_7/in_3

T_8_11_wire_logic_cluster/lc_5/out
T_7_11_sp4_h_l_2
T_6_11_lc_trk_g0_2
T_6_11_wire_logic_cluster/lc_1/in_1

T_8_11_wire_logic_cluster/lc_5/out
T_8_11_lc_trk_g3_5
T_8_11_wire_logic_cluster/lc_1/in_1

T_8_11_wire_logic_cluster/lc_5/out
T_8_11_lc_trk_g3_5
T_8_11_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_34_cascade_
T_6_9_wire_logic_cluster/lc_4/ltout
T_6_9_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.mem0.Z_decfrac105_7_3_2
T_8_10_wire_logic_cluster/lc_7/out
T_7_10_sp4_h_l_6
T_6_10_lc_trk_g0_6
T_6_10_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.mem0.g1_0_0_0
T_6_10_wire_logic_cluster/lc_6/out
T_6_9_lc_trk_g1_6
T_6_9_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.w_addr_displayingZ0Z_3
T_7_8_wire_logic_cluster/lc_6/out
T_7_7_sp4_v_t_44
T_6_11_lc_trk_g2_1
T_6_11_wire_logic_cluster/lc_4/in_3

T_7_8_wire_logic_cluster/lc_6/out
T_7_7_sp4_v_t_44
T_6_10_lc_trk_g3_4
T_6_10_input_2_3
T_6_10_wire_logic_cluster/lc_3/in_2

T_7_8_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g3_6
T_7_8_wire_logic_cluster/lc_4/in_3

T_7_8_wire_logic_cluster/lc_6/out
T_7_7_sp4_v_t_44
T_6_11_lc_trk_g2_1
T_6_11_wire_logic_cluster/lc_0/in_3

T_7_8_wire_logic_cluster/lc_6/out
T_6_8_sp4_h_l_4
T_5_8_lc_trk_g0_4
T_5_8_wire_logic_cluster/lc_6/in_0

T_7_8_wire_logic_cluster/lc_6/out
T_6_8_sp4_h_l_4
T_5_8_lc_trk_g0_4
T_5_8_wire_logic_cluster/lc_5/in_3

T_7_8_wire_logic_cluster/lc_6/out
T_6_8_lc_trk_g3_6
T_6_8_wire_logic_cluster/lc_0/in_3

T_7_8_wire_logic_cluster/lc_6/out
T_5_8_sp4_h_l_9
T_4_8_lc_trk_g0_1
T_4_8_wire_logic_cluster/lc_7/in_0

T_7_8_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g1_6
T_7_9_wire_logic_cluster/lc_6/in_3

T_7_8_wire_logic_cluster/lc_6/out
T_7_7_sp4_v_t_44
T_4_7_sp4_h_l_9
T_4_7_lc_trk_g0_4
T_4_7_wire_logic_cluster/lc_7/in_3

T_7_8_wire_logic_cluster/lc_6/out
T_6_8_sp4_h_l_4
T_9_8_sp4_v_t_41
T_9_9_lc_trk_g3_1
T_9_9_wire_logic_cluster/lc_1/in_3

T_7_8_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g3_6
T_7_8_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.un448_ci_5_cascade_
T_7_7_wire_logic_cluster/lc_3/ltout
T_7_7_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT_dspStr_cnt_1
T_9_5_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_40
T_8_8_lc_trk_g1_5
T_8_8_wire_logic_cluster/lc_1/in_1

T_9_5_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_40
T_6_8_sp4_h_l_10
T_8_8_lc_trk_g2_7
T_8_8_wire_logic_cluster/lc_3/in_0

T_9_5_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g1_4
T_8_6_wire_logic_cluster/lc_4/in_1

T_9_5_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g2_4
T_8_5_wire_logic_cluster/lc_3/in_3

T_9_5_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g1_4
T_8_6_wire_logic_cluster/lc_0/in_3

T_9_5_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g2_4
T_8_5_wire_logic_cluster/lc_7/in_3

T_9_5_wire_logic_cluster/lc_4/out
T_10_3_sp4_v_t_36
T_7_7_sp4_h_l_6
T_6_7_sp4_v_t_43
T_6_10_lc_trk_g0_3
T_6_10_wire_logic_cluster/lc_1/in_0

T_9_5_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_40
T_6_8_sp4_h_l_10
T_5_8_lc_trk_g1_2
T_5_8_wire_logic_cluster/lc_7/in_0

T_9_5_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g2_4
T_8_5_wire_logic_cluster/lc_4/in_0

T_9_5_wire_logic_cluster/lc_4/out
T_10_3_sp4_v_t_36
T_7_7_sp4_h_l_6
T_6_7_sp4_v_t_43
T_6_10_lc_trk_g0_3
T_6_10_wire_logic_cluster/lc_0/in_3

T_9_5_wire_logic_cluster/lc_4/out
T_9_5_lc_trk_g2_4
T_9_5_wire_logic_cluster/lc_1/in_1

End 

Net : L3_tx_data_rdy
T_6_9_wire_logic_cluster/lc_3/out
T_7_8_sp4_v_t_39
T_8_8_sp4_h_l_7
T_8_8_lc_trk_g0_2
T_8_8_wire_logic_cluster/lc_2/in_0

T_6_9_wire_logic_cluster/lc_3/out
T_7_8_sp4_v_t_39
T_8_8_sp4_h_l_7
T_8_8_lc_trk_g0_2
T_8_8_wire_logic_cluster/lc_4/in_0

T_6_9_wire_logic_cluster/lc_3/out
T_7_8_sp4_v_t_39
T_8_8_sp4_h_l_7
T_8_8_lc_trk_g0_2
T_8_8_wire_logic_cluster/lc_5/in_3

T_6_9_wire_logic_cluster/lc_3/out
T_7_8_sp4_v_t_39
T_8_8_sp4_h_l_7
T_8_8_lc_trk_g0_2
T_8_8_wire_logic_cluster/lc_0/in_0

T_6_9_wire_logic_cluster/lc_3/out
T_6_9_lc_trk_g2_3
T_6_9_wire_logic_cluster/lc_2/in_1

T_6_9_wire_logic_cluster/lc_3/out
T_6_9_lc_trk_g1_3
T_6_9_wire_logic_cluster/lc_0/in_0

End 

Net : uu2.w_addr_displayingZ0Z_8
T_8_11_wire_logic_cluster/lc_2/out
T_8_8_sp4_v_t_44
T_7_10_lc_trk_g2_1
T_7_10_input_2_3
T_7_10_wire_logic_cluster/lc_3/in_2

T_8_11_wire_logic_cluster/lc_2/out
T_8_7_sp4_v_t_41
T_7_8_lc_trk_g3_1
T_7_8_wire_logic_cluster/lc_5/in_3

T_8_11_wire_logic_cluster/lc_2/out
T_6_11_sp4_h_l_1
T_5_7_sp4_v_t_43
T_5_9_lc_trk_g3_6
T_5_9_input_2_5
T_5_9_wire_logic_cluster/lc_5/in_2

T_8_11_wire_logic_cluster/lc_2/out
T_6_11_sp4_h_l_1
T_5_7_sp4_v_t_43
T_5_9_lc_trk_g3_6
T_5_9_wire_logic_cluster/lc_0/in_3

T_8_11_wire_logic_cluster/lc_2/out
T_6_11_sp4_h_l_1
T_5_7_sp4_v_t_43
T_5_8_lc_trk_g2_3
T_5_8_wire_logic_cluster/lc_0/in_3

T_8_11_wire_logic_cluster/lc_2/out
T_8_7_sp4_v_t_41
T_5_7_sp4_h_l_10
T_4_7_lc_trk_g0_2
T_4_7_wire_logic_cluster/lc_1/in_3

T_8_11_wire_logic_cluster/lc_2/out
T_8_11_lc_trk_g0_2
T_8_11_wire_logic_cluster/lc_3/in_3

T_8_11_wire_logic_cluster/lc_2/out
T_8_11_lc_trk_g0_2
T_8_11_wire_logic_cluster/lc_1/in_3

T_8_11_wire_logic_cluster/lc_2/out
T_8_11_lc_trk_g0_2
T_8_11_wire_logic_cluster/lc_2/in_0

End 

Net : uu2.mem0.g1_1_0_cascade_
T_8_10_wire_logic_cluster/lc_1/ltout
T_8_10_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.mem0.un1_segment4_0_i_i_0_0
T_8_9_wire_logic_cluster/lc_2/out
T_6_9_sp4_h_l_1
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.mem0.N_13_0
T_9_9_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g2_0
T_8_9_wire_logic_cluster/lc_2/in_0

End 

Net : uu2.w_addr_displaying_fastZ0Z_5
T_9_10_wire_logic_cluster/lc_0/out
T_9_9_lc_trk_g1_0
T_9_9_wire_logic_cluster/lc_0/in_3

T_9_10_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g1_0
T_9_10_wire_logic_cluster/lc_0/in_1

End 

Net : uu2.w_addr_user_1_0
T_8_5_wire_logic_cluster/lc_3/out
T_8_5_lc_trk_g1_3
T_8_5_wire_logic_cluster/lc_2/in_0

End 

Net : uu2.w_addr_displaying_fastZ0Z_6
T_8_8_wire_logic_cluster/lc_6/out
T_9_9_lc_trk_g3_6
T_9_9_wire_logic_cluster/lc_0/in_1

T_8_8_wire_logic_cluster/lc_6/out
T_8_8_lc_trk_g3_6
T_8_8_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.un1_w_user_lf_5_a0Z0Z_5_cascade_
T_8_7_wire_logic_cluster/lc_0/ltout
T_8_7_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.w_addr_displayingZ0Z_6
T_8_11_wire_logic_cluster/lc_4/out
T_8_7_sp4_v_t_45
T_7_9_lc_trk_g2_0
T_7_9_wire_logic_cluster/lc_2/in_0

T_8_11_wire_logic_cluster/lc_4/out
T_7_11_sp4_h_l_0
T_6_7_sp4_v_t_40
T_5_8_lc_trk_g3_0
T_5_8_wire_logic_cluster/lc_6/in_1

T_8_11_wire_logic_cluster/lc_4/out
T_8_10_sp4_v_t_40
T_8_6_sp4_v_t_40
T_7_8_lc_trk_g1_5
T_7_8_wire_logic_cluster/lc_1/in_1

T_8_11_wire_logic_cluster/lc_4/out
T_7_11_sp4_h_l_0
T_6_7_sp4_v_t_40
T_6_8_lc_trk_g2_0
T_6_8_input_2_0
T_6_8_wire_logic_cluster/lc_0/in_2

T_8_11_wire_logic_cluster/lc_4/out
T_6_11_sp4_h_l_5
T_5_7_sp4_v_t_40
T_5_8_lc_trk_g2_0
T_5_8_wire_logic_cluster/lc_2/in_0

T_8_11_wire_logic_cluster/lc_4/out
T_6_11_sp4_h_l_5
T_5_7_sp4_v_t_40
T_5_8_lc_trk_g2_0
T_5_8_input_2_0
T_5_8_wire_logic_cluster/lc_0/in_2

T_8_11_wire_logic_cluster/lc_4/out
T_6_11_sp4_h_l_5
T_5_7_sp4_v_t_40
T_4_8_lc_trk_g3_0
T_4_8_wire_logic_cluster/lc_4/in_3

T_8_11_wire_logic_cluster/lc_4/out
T_8_11_lc_trk_g1_4
T_8_11_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.mem0.g0_0_a3_3_cascade_
T_4_8_wire_logic_cluster/lc_0/ltout
T_4_8_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.mem0.g0_i_6
T_5_9_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g2_4
T_4_8_wire_logic_cluster/lc_0/in_0

End 

Net : uu2.mem0.g0_i_6_1_0
T_5_9_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g3_1
T_5_9_wire_logic_cluster/lc_4/in_0

End 

Net : uu2.Z_decfrac105_7_2
T_8_10_wire_logic_cluster/lc_4/out
T_8_6_sp4_v_t_45
T_7_8_lc_trk_g2_0
T_7_8_wire_logic_cluster/lc_1/in_3

T_8_10_wire_logic_cluster/lc_4/out
T_8_8_sp4_v_t_37
T_5_8_sp4_h_l_0
T_6_8_lc_trk_g3_0
T_6_8_wire_logic_cluster/lc_4/in_3

T_8_10_wire_logic_cluster/lc_4/out
T_8_8_sp4_v_t_37
T_5_8_sp4_h_l_0
T_6_8_lc_trk_g3_0
T_6_8_wire_logic_cluster/lc_2/in_3

T_8_10_wire_logic_cluster/lc_4/out
T_8_8_sp4_v_t_37
T_5_8_sp4_h_l_0
T_6_8_lc_trk_g3_0
T_6_8_wire_logic_cluster/lc_1/in_0

End 

Net : uu2.mem0.w_data_ns_1_1_0_3_cascade_
T_7_8_wire_logic_cluster/lc_1/ltout
T_7_8_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.mem0.w_data_4
T_4_7_wire_logic_cluster/lc_6/out
T_3_8_lc_trk_g1_6
T_3_8_wire_bram/ram/WDATA_8

End 

Net : uu2.mem0.w_data_displaying_2_0_0
T_5_8_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g2_3
T_4_7_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.mem0.g0_i_a2_4
T_6_10_wire_logic_cluster/lc_3/out
T_6_1_sp12_v_t_22
T_6_6_sp4_v_t_40
T_5_8_lc_trk_g0_5
T_5_8_wire_logic_cluster/lc_3/in_0

End 

Net : uu2.mem0.un1_segment4_0_i_i_1
T_7_11_wire_logic_cluster/lc_5/out
T_6_10_lc_trk_g2_5
T_6_10_wire_logic_cluster/lc_6/in_3

End 

Net : L3_tx_data_0_cascade_
T_8_8_wire_logic_cluster/lc_3/ltout
T_8_8_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.un1_w_user_lf_2_cascade_
T_8_6_wire_logic_cluster/lc_5/ltout
T_8_6_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.mem0.g1_0
T_5_9_wire_logic_cluster/lc_0/out
T_5_6_sp4_v_t_40
T_4_8_lc_trk_g0_5
T_4_8_wire_logic_cluster/lc_1/in_0

End 

Net : uu2.mem0.N_10_0
T_7_11_wire_logic_cluster/lc_0/out
T_7_9_sp4_v_t_45
T_4_9_sp4_h_l_2
T_5_9_lc_trk_g2_2
T_5_9_wire_logic_cluster/lc_0/in_0

End 

Net : uu2.un27_N_6_mux_0
T_8_6_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g1_0
T_8_6_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.mem0.g1_1_sx
T_5_8_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g0_6
T_5_9_input_2_0
T_5_9_wire_logic_cluster/lc_0/in_2

End 

Net : uu2.w_addr_displaying_fastZ0Z_2
T_7_11_wire_logic_cluster/lc_4/out
T_7_11_lc_trk_g0_4
T_7_11_wire_logic_cluster/lc_5/in_3

T_7_11_wire_logic_cluster/lc_4/out
T_7_11_lc_trk_g0_4
T_7_11_input_2_4
T_7_11_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.mem0.w_data_0
T_6_8_wire_logic_cluster/lc_5/out
T_7_7_sp4_v_t_43
T_4_7_sp4_h_l_6
T_3_7_lc_trk_g1_6
T_3_7_wire_bram/ram/WDATA_0

End 

Net : uu2.w_addr_displayingZ0Z_5
T_6_8_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g3_6
T_7_9_wire_logic_cluster/lc_2/in_1

T_6_8_wire_logic_cluster/lc_6/out
T_6_8_lc_trk_g2_6
T_6_8_wire_logic_cluster/lc_0/in_0

T_6_8_wire_logic_cluster/lc_6/out
T_6_8_sp4_h_l_1
T_5_8_lc_trk_g1_1
T_5_8_wire_logic_cluster/lc_0/in_0

T_6_8_wire_logic_cluster/lc_6/out
T_6_8_sp4_h_l_1
T_5_8_lc_trk_g1_1
T_5_8_wire_logic_cluster/lc_3/in_1

T_6_8_wire_logic_cluster/lc_6/out
T_6_8_sp4_h_l_1
T_5_4_sp4_v_t_43
T_4_7_lc_trk_g3_3
T_4_7_wire_logic_cluster/lc_5/in_3

T_6_8_wire_logic_cluster/lc_6/out
T_6_8_sp4_h_l_1
T_9_8_sp4_v_t_43
T_9_9_lc_trk_g3_3
T_9_9_wire_logic_cluster/lc_3/in_1

T_6_8_wire_logic_cluster/lc_6/out
T_6_8_lc_trk_g2_6
T_6_8_input_2_6
T_6_8_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.mem0.g2_0
T_6_11_wire_logic_cluster/lc_0/out
T_6_10_lc_trk_g0_0
T_6_10_wire_logic_cluster/lc_4/in_0

End 

Net : uu2.w_addr_displayingZ0Z_2
T_7_9_wire_logic_cluster/lc_5/out
T_6_10_lc_trk_g1_5
T_6_10_wire_logic_cluster/lc_3/in_1

T_7_9_wire_logic_cluster/lc_5/out
T_7_8_sp4_v_t_42
T_4_8_sp4_h_l_1
T_4_8_lc_trk_g1_4
T_4_8_input_2_7
T_4_8_wire_logic_cluster/lc_7/in_2

T_7_9_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g3_5
T_7_9_wire_logic_cluster/lc_6/in_0

T_7_9_wire_logic_cluster/lc_5/out
T_7_7_sp4_v_t_39
T_4_7_sp4_h_l_8
T_4_7_lc_trk_g1_5
T_4_7_wire_logic_cluster/lc_3/in_3

T_7_9_wire_logic_cluster/lc_5/out
T_8_9_sp4_h_l_10
T_9_9_lc_trk_g3_2
T_9_9_wire_logic_cluster/lc_1/in_0

T_7_9_wire_logic_cluster/lc_5/out
T_8_9_sp4_h_l_10
T_9_9_lc_trk_g3_2
T_9_9_wire_logic_cluster/lc_6/in_3

T_7_9_wire_logic_cluster/lc_5/out
T_7_8_sp4_v_t_42
T_7_11_lc_trk_g1_2
T_7_11_wire_logic_cluster/lc_1/in_0

T_7_9_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g0_5
T_7_9_input_2_5
T_7_9_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.mem0.g1_0_5
T_5_8_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g3_4
T_4_8_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.mem0.N_4_i
T_4_8_wire_logic_cluster/lc_3/out
T_4_8_lc_trk_g3_3
T_4_8_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.mem0.g1_0_6_cascade_
T_4_8_wire_logic_cluster/lc_2/ltout
T_4_8_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_53
T_5_9_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g2_5
T_4_8_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.mem0.g0_i_5
T_5_9_wire_logic_cluster/lc_2/out
T_4_8_lc_trk_g3_2
T_4_8_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.mem0.g0_i_5_1
T_8_9_wire_logic_cluster/lc_5/out
T_6_9_sp4_h_l_7
T_5_9_lc_trk_g0_7
T_5_9_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT_dspStr_cnt_2
T_9_6_wire_logic_cluster/lc_3/out
T_8_5_lc_trk_g2_3
T_8_5_wire_logic_cluster/lc_3/in_0

T_9_6_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g3_3
T_8_6_wire_logic_cluster/lc_5/in_3

T_9_6_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g3_3
T_8_6_wire_logic_cluster/lc_0/in_0

T_9_6_wire_logic_cluster/lc_3/out
T_9_3_sp4_v_t_46
T_8_5_lc_trk_g0_0
T_8_5_input_2_0
T_8_5_wire_logic_cluster/lc_0/in_2

T_9_6_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g3_3
T_8_6_wire_logic_cluster/lc_1/in_3

T_9_6_wire_logic_cluster/lc_3/out
T_8_5_lc_trk_g2_3
T_8_5_wire_logic_cluster/lc_7/in_0

T_9_6_wire_logic_cluster/lc_3/out
T_9_3_sp4_v_t_46
T_6_7_sp4_h_l_4
T_5_7_sp4_v_t_41
T_5_8_lc_trk_g3_1
T_5_8_wire_logic_cluster/lc_7/in_1

T_9_6_wire_logic_cluster/lc_3/out
T_7_6_sp4_h_l_3
T_6_6_sp4_v_t_38
T_6_10_lc_trk_g1_3
T_6_10_wire_logic_cluster/lc_1/in_1

T_9_6_wire_logic_cluster/lc_3/out
T_7_6_sp4_h_l_3
T_6_6_sp4_v_t_38
T_6_10_lc_trk_g1_3
T_6_10_wire_logic_cluster/lc_0/in_0

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_lc_trk_g0_3
T_9_6_wire_logic_cluster/lc_2/in_1

T_9_6_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g0_3
T_9_5_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.un21_w_addr_displaying_i_cascade_
T_8_8_wire_logic_cluster/lc_5/ltout
T_8_8_wire_logic_cluster/lc_6/in_2

End 

Net : rst
T_4_8_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_37
T_6_5_sp4_h_l_5
T_8_5_lc_trk_g2_0
T_8_5_wire_logic_cluster/lc_1/in_1

T_4_8_wire_logic_cluster/lc_6/out
T_3_8_sp4_h_l_4
T_6_8_sp4_v_t_41
T_7_12_sp4_h_l_10
T_8_12_lc_trk_g2_2
T_8_12_wire_logic_cluster/lc_4/in_0

T_4_8_wire_logic_cluster/lc_6/out
T_3_8_sp4_h_l_4
T_6_8_sp4_v_t_41
T_7_12_sp4_h_l_10
T_7_12_lc_trk_g0_7
T_7_12_wire_logic_cluster/lc_2/in_3

T_4_8_wire_logic_cluster/lc_6/out
T_3_8_sp4_h_l_4
T_6_8_sp4_v_t_41
T_7_12_sp4_h_l_10
T_8_12_lc_trk_g2_2
T_8_12_wire_logic_cluster/lc_5/in_3

T_4_8_wire_logic_cluster/lc_6/out
T_3_8_sp4_h_l_4
T_6_8_sp4_v_t_41
T_7_12_sp4_h_l_10
T_8_12_lc_trk_g2_2
T_8_12_wire_logic_cluster/lc_7/in_3

T_4_8_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_37
T_5_9_lc_trk_g1_0
T_5_9_wire_logic_cluster/lc_7/in_0

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_18_cascade_
T_6_8_wire_logic_cluster/lc_4/ltout
T_6_8_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.mem0.g0_8_0_cascade_
T_7_8_wire_logic_cluster/lc_0/ltout
T_7_8_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.mem0.w_data_5
T_6_8_wire_logic_cluster/lc_3/out
T_4_8_sp4_h_l_3
T_3_8_lc_trk_g0_3
T_3_8_wire_bram/ram/WDATA_10

End 

Net : uu2.mem0.N_10_0_0
T_5_8_wire_logic_cluster/lc_5/out
T_5_8_lc_trk_g1_5
T_5_8_wire_logic_cluster/lc_1/in_1

End 

Net : uu2.Z_decfrac105_7_3
T_6_8_wire_logic_cluster/lc_0/out
T_6_8_lc_trk_g1_0
T_6_8_wire_logic_cluster/lc_4/in_1

T_6_8_wire_logic_cluster/lc_0/out
T_6_8_lc_trk_g1_0
T_6_8_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.w_addr_displayingZ0Z_1
T_7_9_wire_logic_cluster/lc_7/out
T_6_9_sp4_h_l_6
T_5_9_lc_trk_g1_6
T_5_9_wire_logic_cluster/lc_5/in_0

T_7_9_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g2_7
T_7_9_wire_logic_cluster/lc_6/in_1

T_7_9_wire_logic_cluster/lc_7/out
T_6_9_sp4_h_l_6
T_5_5_sp4_v_t_43
T_4_7_lc_trk_g1_6
T_4_7_wire_logic_cluster/lc_2/in_3

T_7_9_wire_logic_cluster/lc_7/out
T_6_9_sp4_h_l_6
T_10_9_sp4_h_l_9
T_9_9_lc_trk_g1_1
T_9_9_wire_logic_cluster/lc_1/in_1

T_7_9_wire_logic_cluster/lc_7/out
T_6_9_sp4_h_l_6
T_10_9_sp4_h_l_9
T_9_9_lc_trk_g1_1
T_9_9_wire_logic_cluster/lc_6/in_0

T_7_9_wire_logic_cluster/lc_7/out
T_8_8_sp4_v_t_47
T_7_11_lc_trk_g3_7
T_7_11_wire_logic_cluster/lc_1/in_1

T_7_9_wire_logic_cluster/lc_7/out
T_8_8_sp4_v_t_47
T_7_11_lc_trk_g3_7
T_7_11_wire_logic_cluster/lc_4/in_0

T_7_9_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g2_7
T_7_9_wire_logic_cluster/lc_7/in_0

T_7_9_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g2_7
T_7_9_wire_logic_cluster/lc_5/in_0

T_7_9_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g2_7
T_7_9_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.mem0.N_19_cascade_
T_5_9_wire_logic_cluster/lc_3/ltout
T_5_9_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_17_cascade_
T_6_8_wire_logic_cluster/lc_2/ltout
T_6_8_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.mem0.g0_0_a3_0
T_5_10_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_43
T_2_8_sp4_h_l_0
T_4_8_lc_trk_g3_5
T_4_8_input_2_0
T_4_8_wire_logic_cluster/lc_0/in_2

End 

Net : uu2.mem0.g0_i_5_1_0
T_6_10_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g3_7
T_5_9_input_2_2
T_5_9_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.mem0.w_data_6
T_6_8_wire_logic_cluster/lc_1/out
T_2_8_sp12_h_l_1
T_3_8_lc_trk_g0_5
T_3_8_wire_bram/ram/WDATA_12

End 

Net : uu2.un4_w_user_data_rdyZ0Z_0
T_8_8_wire_logic_cluster/lc_0/out
T_9_6_sp4_v_t_44
T_6_10_sp4_h_l_9
T_5_10_lc_trk_g0_1
T_5_10_input_2_7
T_5_10_wire_logic_cluster/lc_7/in_2

T_8_8_wire_logic_cluster/lc_0/out
T_9_6_sp4_v_t_44
T_6_10_sp4_h_l_9
T_5_6_sp4_v_t_44
T_4_8_lc_trk_g0_2
T_4_8_wire_logic_cluster/lc_3/in_1

T_8_8_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g3_0
T_7_8_wire_logic_cluster/lc_2/in_1

T_8_8_wire_logic_cluster/lc_0/out
T_9_6_sp4_v_t_44
T_6_10_sp4_h_l_9
T_5_6_sp4_v_t_44
T_4_7_lc_trk_g3_4
T_4_7_wire_logic_cluster/lc_3/in_0

T_8_8_wire_logic_cluster/lc_0/out
T_9_4_sp4_v_t_36
T_9_6_lc_trk_g3_1
T_9_6_wire_logic_cluster/lc_7/in_3

T_8_8_wire_logic_cluster/lc_0/out
T_8_5_sp4_v_t_40
T_5_9_sp4_h_l_5
T_6_9_lc_trk_g3_5
T_6_9_wire_logic_cluster/lc_6/in_0

T_8_8_wire_logic_cluster/lc_0/out
T_9_6_sp4_v_t_44
T_6_6_sp4_h_l_9
T_6_6_lc_trk_g0_4
T_6_6_wire_logic_cluster/lc_5/in_1

T_8_8_wire_logic_cluster/lc_0/out
T_5_8_sp12_h_l_0
T_6_8_lc_trk_g1_4
T_6_8_wire_logic_cluster/lc_5/in_0

T_8_8_wire_logic_cluster/lc_0/out
T_8_5_sp4_v_t_40
T_7_6_lc_trk_g3_0
T_7_6_wire_logic_cluster/lc_4/in_1

T_8_8_wire_logic_cluster/lc_0/out
T_9_6_sp4_v_t_44
T_6_10_sp4_h_l_9
T_5_6_sp4_v_t_44
T_4_7_lc_trk_g3_4
T_4_7_wire_logic_cluster/lc_7/in_0

T_8_8_wire_logic_cluster/lc_0/out
T_9_6_sp4_v_t_44
T_6_10_sp4_h_l_9
T_5_6_sp4_v_t_44
T_4_7_lc_trk_g3_4
T_4_7_wire_logic_cluster/lc_5/in_0

T_8_8_wire_logic_cluster/lc_0/out
T_9_6_sp4_v_t_44
T_6_10_sp4_h_l_9
T_5_6_sp4_v_t_44
T_4_7_lc_trk_g3_4
T_4_7_wire_logic_cluster/lc_1/in_0

T_8_8_wire_logic_cluster/lc_0/out
T_9_6_sp4_v_t_44
T_6_10_sp4_h_l_9
T_5_6_sp4_v_t_44
T_4_8_lc_trk_g0_2
T_4_8_wire_logic_cluster/lc_4/in_0

T_8_8_wire_logic_cluster/lc_0/out
T_9_6_sp4_v_t_44
T_6_10_sp4_h_l_9
T_5_6_sp4_v_t_44
T_4_7_lc_trk_g3_4
T_4_7_wire_logic_cluster/lc_2/in_1

T_8_8_wire_logic_cluster/lc_0/out
T_9_6_sp4_v_t_44
T_6_10_sp4_h_l_9
T_5_6_sp4_v_t_44
T_4_7_lc_trk_g3_4
T_4_7_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_0/out
T_5_8_sp12_h_l_0
T_6_8_lc_trk_g1_4
T_6_8_wire_logic_cluster/lc_3/in_0

T_8_8_wire_logic_cluster/lc_0/out
T_7_8_sp4_h_l_8
T_6_8_lc_trk_g0_0
T_6_8_wire_logic_cluster/lc_1/in_1

T_8_8_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g2_0
T_7_7_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.mem0.g0_i_a2_3_cascade_
T_5_8_wire_logic_cluster/lc_2/ltout
T_5_8_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.mem0.g2_1_0_0_cascade_
T_5_8_wire_logic_cluster/lc_0/ltout
T_5_8_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.mem0.N_14_0
T_4_8_wire_logic_cluster/lc_7/out
T_4_8_lc_trk_g2_7
T_4_8_wire_logic_cluster/lc_0/in_1

End 

Net : buart.Z_rx.bitcounte_0_i_2
T_5_10_wire_logic_cluster/lc_5/out
T_0_10_span12_horz_9
T_3_10_sp4_h_l_6
T_6_6_sp4_v_t_43
T_6_2_sp4_v_t_39
T_6_6_lc_trk_g0_2
T_6_6_wire_logic_cluster/lc_2/cen

T_5_10_wire_logic_cluster/lc_5/out
T_0_10_span12_horz_9
T_3_10_sp4_h_l_6
T_6_6_sp4_v_t_43
T_6_2_sp4_v_t_39
T_6_6_lc_trk_g0_2
T_6_6_wire_logic_cluster/lc_2/cen

T_5_10_wire_logic_cluster/lc_5/out
T_0_10_span12_horz_9
T_3_10_sp4_h_l_6
T_6_6_sp4_v_t_43
T_6_2_sp4_v_t_39
T_6_6_lc_trk_g0_2
T_6_6_wire_logic_cluster/lc_2/cen

T_5_10_wire_logic_cluster/lc_5/out
T_0_10_span12_horz_9
T_3_10_sp4_h_l_6
T_6_6_sp4_v_t_43
T_6_2_sp4_v_t_43
T_6_5_lc_trk_g1_3
T_6_5_wire_logic_cluster/lc_7/cen

T_5_10_wire_logic_cluster/lc_5/out
T_0_10_span12_horz_9
T_3_10_sp4_h_l_6
T_6_6_sp4_v_t_43
T_6_7_lc_trk_g3_3
T_6_7_wire_logic_cluster/lc_5/cen

End 

Net : buart.Z_rx.bitcountZ0Z_4
T_6_5_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_40
T_6_7_lc_trk_g1_0
T_6_7_wire_logic_cluster/lc_4/in_1

T_6_5_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_40
T_6_7_lc_trk_g1_0
T_6_7_wire_logic_cluster/lc_0/in_1

T_6_5_wire_logic_cluster/lc_4/out
T_6_5_lc_trk_g1_4
T_6_5_wire_logic_cluster/lc_4/in_1

End 

Net : buart.Z_rx.startbit
T_5_11_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g1_1
T_5_10_wire_logic_cluster/lc_5/in_1

T_5_11_wire_logic_cluster/lc_1/out
T_6_9_sp4_v_t_46
T_6_5_sp4_v_t_39
T_7_5_sp4_h_l_7
T_6_5_lc_trk_g1_7
T_6_5_input_2_4
T_6_5_wire_logic_cluster/lc_4/in_2

T_5_11_wire_logic_cluster/lc_1/out
T_6_9_sp4_v_t_46
T_6_5_sp4_v_t_39
T_6_6_lc_trk_g3_7
T_6_6_wire_logic_cluster/lc_2/in_0

T_5_11_wire_logic_cluster/lc_1/out
T_6_9_sp4_v_t_46
T_6_5_sp4_v_t_39
T_6_7_lc_trk_g2_2
T_6_7_wire_logic_cluster/lc_7/in_3

T_5_11_wire_logic_cluster/lc_1/out
T_6_9_sp4_v_t_46
T_6_5_sp4_v_t_39
T_6_6_lc_trk_g3_7
T_6_6_wire_logic_cluster/lc_1/in_3

T_5_11_wire_logic_cluster/lc_1/out
T_6_9_sp4_v_t_46
T_6_5_sp4_v_t_39
T_6_6_lc_trk_g3_7
T_6_6_wire_logic_cluster/lc_3/in_3

T_5_11_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g1_1
T_5_10_wire_logic_cluster/lc_2/in_0

T_5_11_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g1_1
T_5_10_wire_logic_cluster/lc_6/in_0

T_5_11_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g1_1
T_5_10_wire_logic_cluster/lc_4/in_0

T_5_11_wire_logic_cluster/lc_1/out
T_5_11_lc_trk_g3_1
T_5_11_wire_logic_cluster/lc_0/in_0

T_5_11_wire_logic_cluster/lc_1/out
T_5_11_lc_trk_g3_1
T_5_11_wire_logic_cluster/lc_7/in_1

End 

Net : N_87_cascade_
T_6_7_wire_logic_cluster/lc_4/ltout
T_6_7_wire_logic_cluster/lc_5/in_2

End 

Net : buart.Z_rx.N_91
T_6_7_wire_logic_cluster/lc_5/out
T_6_6_sp4_v_t_42
T_6_10_sp4_v_t_38
T_5_11_lc_trk_g2_6
T_5_11_wire_logic_cluster/lc_1/in_3

T_6_7_wire_logic_cluster/lc_5/out
T_6_6_sp4_v_t_42
T_5_10_lc_trk_g1_7
T_5_10_wire_logic_cluster/lc_5/in_3

End 

Net : L3_tx_data_0
T_8_8_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g3_3
T_8_8_input_2_0
T_8_8_wire_logic_cluster/lc_0/in_2

T_8_8_wire_logic_cluster/lc_3/out
T_9_5_sp4_v_t_47
T_6_9_sp4_h_l_3
T_6_9_lc_trk_g0_6
T_6_9_wire_logic_cluster/lc_1/in_1

End 

Net : uu2.mem0.w_addr_7
T_7_6_wire_logic_cluster/lc_4/out
T_5_6_sp4_h_l_5
T_4_6_sp4_v_t_46
T_3_7_lc_trk_g3_6
T_3_7_input0_7
T_3_7_wire_bram/ram/WADDR_7

End 

Net : uu2.un448_ci_5
T_7_7_wire_logic_cluster/lc_3/out
T_8_4_sp4_v_t_47
T_8_8_sp4_v_t_43
T_8_11_lc_trk_g0_3
T_8_11_input_2_3
T_8_11_wire_logic_cluster/lc_3/in_2

T_7_7_wire_logic_cluster/lc_3/out
T_8_4_sp4_v_t_47
T_8_8_sp4_v_t_43
T_8_11_lc_trk_g1_3
T_8_11_wire_logic_cluster/lc_7/in_1

T_7_7_wire_logic_cluster/lc_3/out
T_8_4_sp4_v_t_47
T_8_8_sp4_v_t_43
T_8_11_lc_trk_g0_3
T_8_11_input_2_1
T_8_11_wire_logic_cluster/lc_1/in_2

T_7_7_wire_logic_cluster/lc_3/out
T_8_7_sp4_h_l_6
T_7_7_sp4_v_t_37
T_6_11_lc_trk_g1_0
T_6_11_input_2_1
T_6_11_wire_logic_cluster/lc_1/in_2

T_7_7_wire_logic_cluster/lc_3/out
T_8_4_sp4_v_t_47
T_8_8_sp4_v_t_43
T_8_11_lc_trk_g1_3
T_8_11_wire_logic_cluster/lc_5/in_1

T_7_7_wire_logic_cluster/lc_3/out
T_8_7_sp4_h_l_6
T_7_7_sp4_v_t_37
T_6_11_lc_trk_g1_0
T_6_11_input_2_5
T_6_11_wire_logic_cluster/lc_5/in_2

T_7_7_wire_logic_cluster/lc_3/out
T_8_4_sp4_v_t_47
T_8_8_sp4_v_t_43
T_8_11_lc_trk_g1_3
T_8_11_input_2_6
T_8_11_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.un15_w_data_displaying
T_8_11_wire_logic_cluster/lc_3/out
T_8_7_sp4_v_t_43
T_8_8_lc_trk_g2_3
T_8_8_wire_logic_cluster/lc_4/in_3

T_8_11_wire_logic_cluster/lc_3/out
T_8_2_sp12_v_t_22
T_8_8_lc_trk_g3_5
T_8_8_wire_logic_cluster/lc_5/in_1

T_8_11_wire_logic_cluster/lc_3/out
T_8_7_sp4_v_t_43
T_8_8_lc_trk_g2_3
T_8_8_wire_logic_cluster/lc_6/in_1

T_8_11_wire_logic_cluster/lc_3/out
T_8_7_sp4_v_t_43
T_7_8_lc_trk_g3_3
T_7_8_wire_logic_cluster/lc_7/in_1

End 

Net : buart.Z_rx.bitcountZ0Z_1
T_6_7_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g2_7
T_6_7_wire_logic_cluster/lc_4/in_3

T_6_7_wire_logic_cluster/lc_7/out
T_6_4_sp4_v_t_38
T_6_5_lc_trk_g2_6
T_6_5_wire_logic_cluster/lc_1/in_1

T_6_7_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g1_7
T_6_7_input_2_0
T_6_7_wire_logic_cluster/lc_0/in_2

T_6_7_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g2_7
T_6_7_wire_logic_cluster/lc_7/in_0

End 

Net : bu_rx_data_rdy
T_6_7_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_36
T_3_10_sp4_h_l_1
T_5_10_lc_trk_g3_4
T_5_10_wire_logic_cluster/lc_5/in_0

T_6_7_wire_logic_cluster/lc_2/out
T_6_7_sp4_h_l_9
T_9_7_sp4_v_t_39
T_9_9_lc_trk_g2_2
T_9_9_wire_logic_cluster/lc_4/in_0

T_6_7_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g3_2
T_6_7_wire_logic_cluster/lc_6/in_3

End 

Net : N_87
T_6_7_wire_logic_cluster/lc_4/out
T_6_7_lc_trk_g2_4
T_6_7_wire_logic_cluster/lc_2/in_0

T_6_7_wire_logic_cluster/lc_4/out
T_6_7_lc_trk_g2_4
T_6_7_wire_logic_cluster/lc_3/in_3

T_6_7_wire_logic_cluster/lc_4/out
T_7_7_sp4_h_l_8
T_10_3_sp4_v_t_39
T_9_6_lc_trk_g2_7
T_9_6_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.secuu0.un4_l_count_18
T_4_6_wire_logic_cluster/lc_1/out
T_5_3_sp4_v_t_43
T_5_4_lc_trk_g2_3
T_5_4_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.secuu0.un11_l_count_i_g
T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_6_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_6_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_6_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_6_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_6_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_5_wire_logic_cluster/lc_4/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_5_wire_logic_cluster/lc_4/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_5_wire_logic_cluster/lc_4/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/cen

End 

Net : Lab_UT.secuu0.un4_l_count_0_cascade_
T_5_4_wire_logic_cluster/lc_6/ltout
T_5_4_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.secuu0.un4_l_count_0_8
T_4_6_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g0_2
T_4_6_wire_logic_cluster/lc_1/in_3

T_4_6_wire_logic_cluster/lc_2/out
T_4_5_lc_trk_g0_2
T_4_5_wire_logic_cluster/lc_3/in_3

T_4_6_wire_logic_cluster/lc_2/out
T_4_5_lc_trk_g0_2
T_4_5_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.secuu0.l_countZ0Z_12
T_4_6_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g1_4
T_4_6_wire_logic_cluster/lc_2/in_3

T_4_6_wire_logic_cluster/lc_4/out
T_4_5_lc_trk_g1_4
T_4_5_wire_logic_cluster/lc_0/in_3

T_4_6_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g2_4
T_4_6_input_2_4
T_4_6_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.secuu0.un11_l_count_i
T_5_4_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_46
T_2_7_sp4_h_l_4
T_0_7_span4_horz_37
T_0_7_span4_vert_t_14
T_0_9_lc_trk_g1_2
T_0_9_wire_gbuf/in

End 

Net : Lab_UT.secuu0.l_countZ0Z_13
T_4_6_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g0_5
T_4_6_wire_logic_cluster/lc_2/in_1

T_4_6_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g0_5
T_4_6_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.w_addr_displayingZ0Z_0
T_9_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_46
T_7_8_sp4_h_l_11
T_6_8_lc_trk_g1_3
T_6_8_wire_logic_cluster/lc_4/in_0

T_9_10_wire_logic_cluster/lc_1/out
T_8_10_sp4_h_l_10
T_7_6_sp4_v_t_38
T_7_9_lc_trk_g0_6
T_7_9_input_2_6
T_7_9_wire_logic_cluster/lc_6/in_2

T_9_10_wire_logic_cluster/lc_1/out
T_9_0_span12_vert_21
T_9_6_lc_trk_g2_2
T_9_6_wire_logic_cluster/lc_7/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g0_1
T_9_9_input_2_1
T_9_9_wire_logic_cluster/lc_1/in_2

T_9_10_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g0_1
T_9_9_wire_logic_cluster/lc_6/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_8_10_sp4_h_l_10
T_7_10_sp4_v_t_41
T_7_11_lc_trk_g2_1
T_7_11_input_2_1
T_7_11_wire_logic_cluster/lc_1/in_2

T_9_10_wire_logic_cluster/lc_1/out
T_8_10_sp4_h_l_10
T_7_6_sp4_v_t_38
T_7_9_lc_trk_g0_6
T_7_9_wire_logic_cluster/lc_7/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_8_10_sp4_h_l_10
T_7_10_sp4_v_t_41
T_7_11_lc_trk_g3_1
T_7_11_wire_logic_cluster/lc_3/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_8_10_sp4_h_l_10
T_7_6_sp4_v_t_38
T_7_9_lc_trk_g0_6
T_7_9_wire_logic_cluster/lc_5/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_8_10_sp4_h_l_10
T_7_6_sp4_v_t_38
T_7_9_lc_trk_g0_6
T_7_9_input_2_4
T_7_9_wire_logic_cluster/lc_4/in_2

T_9_10_wire_logic_cluster/lc_1/out
T_8_10_sp4_h_l_10
T_7_10_sp4_v_t_41
T_7_11_lc_trk_g2_1
T_7_11_wire_logic_cluster/lc_4/in_3

T_9_10_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g3_1
T_9_10_wire_logic_cluster/lc_1/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g3_1
T_8_10_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.un2_w_addr_user_5
T_7_5_wire_logic_cluster/lc_6/out
T_7_4_sp4_v_t_44
T_7_7_lc_trk_g1_4
T_7_7_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.w_addr_userZ0Z_5
T_7_7_wire_logic_cluster/lc_5/out
T_7_0_span12_vert_22
T_7_5_lc_trk_g2_6
T_7_5_input_2_6
T_7_5_wire_logic_cluster/lc_6/in_2

T_7_7_wire_logic_cluster/lc_5/out
T_5_7_sp4_h_l_7
T_4_7_lc_trk_g0_7
T_4_7_input_2_5
T_4_7_wire_logic_cluster/lc_5/in_2

T_7_7_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g2_5
T_7_7_wire_logic_cluster/lc_0/in_3

T_7_7_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g2_5
T_7_7_input_2_5
T_7_7_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.un2_w_addr_user
T_7_7_wire_logic_cluster/lc_2/out
T_8_6_sp4_v_t_37
T_8_2_sp4_v_t_38
T_8_5_lc_trk_g1_6
T_8_5_wire_logic_cluster/lc_1/in_0

T_7_7_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g2_2
T_8_6_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.mem0.g0_i_a11_1_0
T_8_9_wire_logic_cluster/lc_0/out
T_8_9_sp4_h_l_5
T_4_9_sp4_h_l_8
T_5_9_lc_trk_g3_0
T_5_9_input_2_1
T_5_9_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT_di_Sones_2
T_7_12_wire_logic_cluster/lc_2/out
T_7_9_sp4_v_t_44
T_8_9_sp4_h_l_9
T_8_9_lc_trk_g1_4
T_8_9_wire_logic_cluster/lc_0/in_1

T_7_12_wire_logic_cluster/lc_2/out
T_7_9_sp4_v_t_44
T_8_9_sp4_h_l_9
T_9_9_lc_trk_g2_1
T_9_9_wire_logic_cluster/lc_7/in_0

T_7_12_wire_logic_cluster/lc_2/out
T_7_9_sp4_v_t_44
T_8_9_sp4_h_l_9
T_8_9_lc_trk_g1_4
T_8_9_input_2_3
T_8_9_wire_logic_cluster/lc_3/in_2

T_7_12_wire_logic_cluster/lc_2/out
T_7_12_lc_trk_g0_2
T_7_12_wire_logic_cluster/lc_7/in_3

T_7_12_wire_logic_cluster/lc_2/out
T_7_12_lc_trk_g0_2
T_7_12_wire_logic_cluster/lc_0/in_0

T_7_12_wire_logic_cluster/lc_2/out
T_7_9_sp4_v_t_44
T_8_9_sp4_h_l_9
T_8_9_lc_trk_g1_4
T_8_9_input_2_1
T_8_9_wire_logic_cluster/lc_1/in_2

T_7_12_wire_logic_cluster/lc_2/out
T_8_12_lc_trk_g1_2
T_8_12_wire_logic_cluster/lc_2/in_1

T_7_12_wire_logic_cluster/lc_2/out
T_7_12_lc_trk_g0_2
T_7_12_wire_logic_cluster/lc_1/in_1

T_7_12_wire_logic_cluster/lc_2/out
T_7_9_sp4_v_t_44
T_8_9_sp4_h_l_9
T_11_9_sp4_v_t_44
T_11_11_lc_trk_g2_1
T_11_11_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.mem0.g0_i_a11_2_0
T_9_9_wire_logic_cluster/lc_7/out
T_9_9_sp4_h_l_3
T_8_9_lc_trk_g1_3
T_8_9_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.un15_w_data_displaying_5
T_7_9_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_40
T_8_11_lc_trk_g0_5
T_8_11_wire_logic_cluster/lc_3/in_0

T_7_9_wire_logic_cluster/lc_6/out
T_0_9_span12_horz_7
T_9_0_span12_vert_16
T_9_9_lc_trk_g3_0
T_9_9_wire_logic_cluster/lc_3/in_0

T_7_9_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_40
T_8_11_lc_trk_g0_5
T_8_11_input_2_7
T_8_11_wire_logic_cluster/lc_7/in_2

T_7_9_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_40
T_5_11_sp4_h_l_5
T_6_11_lc_trk_g2_5
T_6_11_wire_logic_cluster/lc_1/in_0

T_7_9_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_40
T_5_11_sp4_h_l_5
T_6_11_lc_trk_g2_5
T_6_11_wire_logic_cluster/lc_5/in_0

T_7_9_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_40
T_8_11_lc_trk_g0_5
T_8_11_wire_logic_cluster/lc_1/in_0

T_7_9_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_40
T_5_11_sp4_h_l_5
T_6_11_lc_trk_g2_5
T_6_11_input_2_7
T_6_11_wire_logic_cluster/lc_7/in_2

T_7_9_wire_logic_cluster/lc_6/out
T_7_6_sp4_v_t_36
T_8_10_sp4_h_l_7
T_9_10_lc_trk_g3_7
T_9_10_input_2_0
T_9_10_wire_logic_cluster/lc_0/in_2

T_7_9_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_40
T_5_11_sp4_h_l_5
T_7_11_lc_trk_g3_0
T_7_11_wire_logic_cluster/lc_6/in_3

T_7_9_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_40
T_8_11_lc_trk_g1_5
T_8_11_wire_logic_cluster/lc_6/in_0

T_7_9_wire_logic_cluster/lc_6/out
T_7_6_sp4_v_t_36
T_6_8_lc_trk_g1_1
T_6_8_wire_logic_cluster/lc_7/in_1

T_7_9_wire_logic_cluster/lc_6/out
T_7_6_sp4_v_t_36
T_6_8_lc_trk_g0_1
T_6_8_wire_logic_cluster/lc_6/in_1

T_7_9_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_40
T_8_11_lc_trk_g0_5
T_8_11_input_2_5
T_8_11_wire_logic_cluster/lc_5/in_2

T_7_9_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g0_6
T_7_8_wire_logic_cluster/lc_3/in_1

End 

Net : buart__rx_bitcount_2
T_6_6_wire_logic_cluster/lc_3/out
T_6_7_lc_trk_g0_3
T_6_7_wire_logic_cluster/lc_5/in_0

T_6_6_wire_logic_cluster/lc_3/out
T_6_7_lc_trk_g0_3
T_6_7_wire_logic_cluster/lc_2/in_3

T_6_6_wire_logic_cluster/lc_3/out
T_6_7_lc_trk_g0_3
T_6_7_wire_logic_cluster/lc_0/in_3

T_6_6_wire_logic_cluster/lc_3/out
T_6_7_lc_trk_g0_3
T_6_7_wire_logic_cluster/lc_3/in_0

T_6_6_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g0_3
T_6_5_wire_logic_cluster/lc_2/in_1

T_6_6_wire_logic_cluster/lc_3/out
T_7_6_sp4_h_l_6
T_9_6_lc_trk_g3_3
T_9_6_input_2_0
T_9_6_wire_logic_cluster/lc_0/in_2

T_6_6_wire_logic_cluster/lc_3/out
T_6_6_lc_trk_g0_3
T_6_6_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.dspStr.un1_cnt_3_cry_1
T_9_5_wire_logic_cluster/lc_1/cout
T_9_5_wire_logic_cluster/lc_2/in_3

Net : Lab_UT.dspStr.cnt11_0_i
T_8_5_wire_logic_cluster/lc_4/out
T_7_5_sp4_h_l_0
T_9_5_lc_trk_g3_5
T_9_5_input_2_0
T_9_5_wire_logic_cluster/lc_0/in_2

T_8_5_wire_logic_cluster/lc_4/out
T_9_5_lc_trk_g1_4
T_9_5_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.dspStr.cnt11_1
T_8_6_wire_logic_cluster/lc_1/out
T_8_5_lc_trk_g0_1
T_8_5_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT_l_oneSecPluse
T_4_4_wire_logic_cluster/lc_0/out
T_5_2_sp4_v_t_44
T_6_6_sp4_h_l_3
T_8_6_lc_trk_g3_6
T_8_6_wire_logic_cluster/lc_1/in_0

T_4_4_wire_logic_cluster/lc_0/out
T_5_2_sp4_v_t_44
T_6_6_sp4_h_l_3
T_5_6_sp4_v_t_38
T_6_10_sp4_h_l_3
T_6_10_lc_trk_g1_6
T_6_10_wire_logic_cluster/lc_5/in_0

T_4_4_wire_logic_cluster/lc_0/out
T_5_2_sp4_v_t_44
T_6_6_sp4_h_l_3
T_5_6_sp4_v_t_38
T_6_10_sp4_h_l_3
T_6_10_lc_trk_g1_6
T_6_10_input_2_7
T_6_10_wire_logic_cluster/lc_7/in_2

T_4_4_wire_logic_cluster/lc_0/out
T_5_2_sp4_v_t_44
T_6_6_sp4_h_l_3
T_9_6_sp4_v_t_38
T_9_9_lc_trk_g1_6
T_9_9_wire_logic_cluster/lc_5/in_0

T_4_4_wire_logic_cluster/lc_0/out
T_0_4_span12_horz_0
T_9_4_lc_trk_g0_3
T_9_4_wire_logic_cluster/lc_6/in_3

T_4_4_wire_logic_cluster/lc_0/out
T_4_4_lc_trk_g1_0
T_4_4_wire_logic_cluster/lc_0/in_3

T_4_4_wire_logic_cluster/lc_0/out
T_0_4_span12_horz_0
T_8_4_sp4_h_l_9
T_11_4_sp4_v_t_39
T_11_8_sp4_v_t_40
T_11_9_lc_trk_g3_0
T_11_9_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.dspStr.un1_cnt_3_cry_1_c_RNIUB8EZ0
T_9_5_wire_logic_cluster/lc_2/out
T_9_3_sp12_v_t_23
T_9_5_sp4_v_t_43
T_8_7_lc_trk_g0_6
T_8_7_wire_logic_cluster/lc_3/in_3

T_9_5_wire_logic_cluster/lc_2/out
T_9_3_sp12_v_t_23
T_9_7_lc_trk_g2_0
T_9_7_wire_logic_cluster/lc_7/in_3

T_9_5_wire_logic_cluster/lc_2/out
T_9_6_lc_trk_g0_2
T_9_6_wire_logic_cluster/lc_3/in_3

End 

Net : buart__rx_bitcount_3
T_6_6_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g0_2
T_6_7_wire_logic_cluster/lc_5/in_1

T_6_6_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g0_2
T_6_7_input_2_2
T_6_7_wire_logic_cluster/lc_2/in_2

T_6_6_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g0_2
T_6_7_wire_logic_cluster/lc_0/in_0

T_6_6_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g1_2
T_6_7_input_2_3
T_6_7_wire_logic_cluster/lc_3/in_2

T_6_6_wire_logic_cluster/lc_2/out
T_6_5_lc_trk_g0_2
T_6_5_wire_logic_cluster/lc_3/in_1

T_6_6_wire_logic_cluster/lc_2/out
T_7_6_sp4_h_l_4
T_9_6_lc_trk_g2_1
T_9_6_wire_logic_cluster/lc_0/in_1

T_6_6_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g3_2
T_6_6_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT_di_Sones_1
T_8_12_wire_logic_cluster/lc_7/out
T_8_7_sp12_v_t_22
T_8_9_lc_trk_g3_5
T_8_9_wire_logic_cluster/lc_0/in_0

T_8_12_wire_logic_cluster/lc_7/out
T_9_9_sp4_v_t_39
T_10_9_sp4_h_l_2
T_9_9_lc_trk_g0_2
T_9_9_wire_logic_cluster/lc_7/in_1

T_8_12_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g2_7
T_7_12_input_2_7
T_7_12_wire_logic_cluster/lc_7/in_2

T_8_12_wire_logic_cluster/lc_7/out
T_8_7_sp12_v_t_22
T_8_9_lc_trk_g3_5
T_8_9_wire_logic_cluster/lc_3/in_3

T_8_12_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g2_7
T_7_12_wire_logic_cluster/lc_0/in_1

T_8_12_wire_logic_cluster/lc_7/out
T_8_7_sp12_v_t_22
T_8_9_lc_trk_g3_5
T_8_9_wire_logic_cluster/lc_4/in_0

T_8_12_wire_logic_cluster/lc_7/out
T_8_7_sp12_v_t_22
T_8_9_lc_trk_g3_5
T_8_9_wire_logic_cluster/lc_1/in_3

T_8_12_wire_logic_cluster/lc_7/out
T_8_12_lc_trk_g3_7
T_8_12_wire_logic_cluster/lc_1/in_1

T_8_12_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g2_7
T_7_12_input_2_1
T_7_12_wire_logic_cluster/lc_1/in_2

T_8_12_wire_logic_cluster/lc_7/out
T_6_12_sp12_h_l_1
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT_di_Sones_0
T_8_12_wire_logic_cluster/lc_5/out
T_7_12_sp4_h_l_2
T_10_8_sp4_v_t_45
T_9_9_lc_trk_g3_5
T_9_9_wire_logic_cluster/lc_7/in_3

T_8_12_wire_logic_cluster/lc_5/out
T_7_12_lc_trk_g2_5
T_7_12_wire_logic_cluster/lc_7/in_0

T_8_12_wire_logic_cluster/lc_5/out
T_8_5_sp12_v_t_22
T_8_9_lc_trk_g2_1
T_8_9_wire_logic_cluster/lc_0/in_3

T_8_12_wire_logic_cluster/lc_5/out
T_8_5_sp12_v_t_22
T_8_9_lc_trk_g2_1
T_8_9_wire_logic_cluster/lc_3/in_0

T_8_12_wire_logic_cluster/lc_5/out
T_7_12_lc_trk_g2_5
T_7_12_wire_logic_cluster/lc_0/in_3

T_8_12_wire_logic_cluster/lc_5/out
T_8_5_sp12_v_t_22
T_8_9_lc_trk_g2_1
T_8_9_wire_logic_cluster/lc_4/in_3

T_8_12_wire_logic_cluster/lc_5/out
T_8_5_sp12_v_t_22
T_8_9_lc_trk_g2_1
T_8_9_wire_logic_cluster/lc_1/in_0

T_8_12_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g0_5
T_8_12_wire_logic_cluster/lc_0/in_1

T_8_12_wire_logic_cluster/lc_5/out
T_7_12_lc_trk_g2_5
T_7_12_wire_logic_cluster/lc_1/in_0

T_8_12_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.mem0.w_addr_2
T_4_7_wire_logic_cluster/lc_3/out
T_4_7_sp4_h_l_11
T_3_7_lc_trk_g1_3
T_3_7_input0_2
T_3_7_wire_bram/ram/WADDR_2

End 

Net : Lab_UT.sec_clkD
T_9_4_wire_logic_cluster/lc_6/out
T_9_2_sp4_v_t_41
T_6_6_sp4_h_l_4
T_8_6_lc_trk_g2_1
T_8_6_input_2_1
T_8_6_wire_logic_cluster/lc_1/in_2

T_9_4_wire_logic_cluster/lc_6/out
T_9_2_sp4_v_t_41
T_9_6_sp4_v_t_37
T_9_9_lc_trk_g1_5
T_9_9_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.mem0.g0_i_a11_3_1
T_8_9_wire_logic_cluster/lc_3/out
T_2_9_sp12_h_l_1
T_5_9_lc_trk_g1_1
T_5_9_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.dspStr.un1_cnt_3_cry_2
T_9_5_wire_logic_cluster/lc_2/cout
T_9_5_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.dspStr.un1_cnt_3_cry_2_c_RNI0F9EZ0
T_9_5_wire_logic_cluster/lc_3/out
T_10_5_sp4_h_l_6
T_9_5_sp4_v_t_37
T_8_7_lc_trk_g1_0
T_8_7_wire_logic_cluster/lc_4/in_3

T_9_5_wire_logic_cluster/lc_3/out
T_9_6_lc_trk_g1_3
T_9_6_wire_logic_cluster/lc_4/in_0

T_9_5_wire_logic_cluster/lc_3/out
T_9_6_lc_trk_g1_3
T_9_6_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.mem0.w_addr_0
T_9_6_wire_logic_cluster/lc_7/out
T_9_3_sp4_v_t_38
T_6_7_sp4_h_l_8
T_2_7_sp4_h_l_11
T_3_7_lc_trk_g3_3
T_3_7_input0_0
T_3_7_wire_bram/ram/WADDR_0

End 

Net : Lab_UT_di_Sones_3
T_8_12_wire_logic_cluster/lc_4/out
T_8_4_sp12_v_t_23
T_8_9_lc_trk_g3_7
T_8_9_input_2_0
T_8_9_wire_logic_cluster/lc_0/in_2

T_8_12_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g2_4
T_7_12_wire_logic_cluster/lc_7/in_1

T_8_12_wire_logic_cluster/lc_4/out
T_8_4_sp12_v_t_23
T_8_9_lc_trk_g3_7
T_8_9_wire_logic_cluster/lc_3/in_1

T_8_12_wire_logic_cluster/lc_4/out
T_9_8_sp4_v_t_44
T_9_9_lc_trk_g3_4
T_9_9_input_2_7
T_9_9_wire_logic_cluster/lc_7/in_2

T_8_12_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g2_4
T_7_12_input_2_0
T_7_12_wire_logic_cluster/lc_0/in_2

T_8_12_wire_logic_cluster/lc_4/out
T_8_4_sp12_v_t_23
T_8_9_lc_trk_g3_7
T_8_9_input_2_4
T_8_9_wire_logic_cluster/lc_4/in_2

T_8_12_wire_logic_cluster/lc_4/out
T_8_4_sp12_v_t_23
T_8_9_lc_trk_g3_7
T_8_9_wire_logic_cluster/lc_1/in_1

T_8_12_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g2_4
T_7_12_wire_logic_cluster/lc_1/in_3

T_8_12_wire_logic_cluster/lc_4/out
T_8_12_lc_trk_g0_4
T_8_12_wire_logic_cluster/lc_3/in_1

T_8_12_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_40
T_9_11_sp4_h_l_5
T_11_11_lc_trk_g2_0
T_11_11_wire_logic_cluster/lc_3/in_3

End 

Net : buart__rx_bitcount_0
T_6_6_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g1_1
T_6_7_wire_logic_cluster/lc_5/in_3

T_6_6_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g0_1
T_6_7_wire_logic_cluster/lc_2/in_1

T_6_6_wire_logic_cluster/lc_1/out
T_7_6_sp4_h_l_2
T_9_6_lc_trk_g3_7
T_9_6_wire_logic_cluster/lc_1/in_3

T_6_6_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g0_1
T_6_5_wire_logic_cluster/lc_0/in_1

T_6_6_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g1_1
T_6_7_wire_logic_cluster/lc_1/in_3

T_6_6_wire_logic_cluster/lc_1/out
T_7_6_sp4_h_l_2
T_9_6_lc_trk_g3_7
T_9_6_wire_logic_cluster/lc_0/in_0

T_6_6_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g0_1
T_6_6_wire_logic_cluster/lc_1/in_0

End 

Net : uu2.Z_decfrac105_7_3_cascade_
T_6_8_wire_logic_cluster/lc_0/ltout
T_6_8_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.g0_3Z0Z_0
T_7_12_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g3_7
T_6_11_wire_logic_cluster/lc_4/in_0

End 

Net : uu2.un1_w_user_cr_0_0_cascade_
T_6_9_wire_logic_cluster/lc_1/ltout
T_6_9_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.vram_wr_en_0_iZ0
T_6_9_wire_logic_cluster/lc_2/out
T_4_9_sp4_h_l_1
T_0_9_span4_horz_17
T_4_9_sp4_h_l_0
T_3_5_sp4_v_t_40
T_3_7_lc_trk_g3_5
T_3_7_wire_bram/ram/WE

T_6_9_wire_logic_cluster/lc_2/out
T_4_9_sp4_h_l_1
T_0_9_span4_horz_17
T_3_5_sp4_v_t_47
T_3_7_lc_trk_g2_2
T_3_7_wire_bram/ram/WCLKE

End 

Net : uu2.mem0.w_data_7
T_6_6_wire_logic_cluster/lc_5/out
T_6_4_sp4_v_t_39
T_3_8_sp4_h_l_7
T_3_8_lc_trk_g1_2
T_3_8_wire_bram/ram/WDATA_14

End 

Net : uu2.un1_w_user_cr_0_0
T_6_9_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g3_1
T_6_9_input_2_0
T_6_9_wire_logic_cluster/lc_0/in_2

End 

Net : uu2.mem0.w_data_2
T_6_9_wire_logic_cluster/lc_0/out
T_5_9_sp4_h_l_8
T_4_5_sp4_v_t_36
T_3_7_lc_trk_g0_1
T_3_7_wire_bram/ram/WDATA_4

End 

Net : uu2.vbuf_tx_data_rdy_0
T_4_10_wire_logic_cluster/lc_3/out
T_2_10_sp4_h_l_3
T_5_10_sp4_v_t_38
T_5_12_lc_trk_g3_3
T_5_12_wire_logic_cluster/lc_0/cen

T_4_10_wire_logic_cluster/lc_3/out
T_2_10_sp4_h_l_3
T_5_10_sp4_v_t_38
T_5_12_lc_trk_g3_3
T_5_12_wire_logic_cluster/lc_0/cen

T_4_10_wire_logic_cluster/lc_3/out
T_2_10_sp4_h_l_3
T_5_10_sp4_v_t_38
T_5_12_lc_trk_g3_3
T_5_12_wire_logic_cluster/lc_0/cen

T_4_10_wire_logic_cluster/lc_3/out
T_2_10_sp4_h_l_3
T_5_10_sp4_v_t_38
T_5_12_lc_trk_g3_3
T_5_12_wire_logic_cluster/lc_0/cen

T_4_10_wire_logic_cluster/lc_3/out
T_2_10_sp4_h_l_3
T_5_10_sp4_v_t_38
T_5_12_lc_trk_g3_3
T_5_12_wire_logic_cluster/lc_0/cen

T_4_10_wire_logic_cluster/lc_3/out
T_2_10_sp4_h_l_3
T_5_10_sp4_v_t_38
T_5_12_lc_trk_g3_3
T_5_12_wire_logic_cluster/lc_0/cen

T_4_10_wire_logic_cluster/lc_3/out
T_2_10_sp4_h_l_3
T_5_10_sp4_v_t_38
T_5_12_lc_trk_g3_3
T_5_12_wire_logic_cluster/lc_0/cen

T_4_10_wire_logic_cluster/lc_3/out
T_2_10_sp4_h_l_3
T_5_10_sp4_v_t_38
T_5_12_lc_trk_g3_3
T_5_12_wire_logic_cluster/lc_0/cen

T_4_10_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g1_3
T_4_9_wire_logic_cluster/lc_1/cen

T_4_10_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g1_3
T_4_9_wire_logic_cluster/lc_1/cen

T_4_10_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g1_3
T_4_9_wire_logic_cluster/lc_1/cen

T_4_10_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g1_3
T_4_9_wire_logic_cluster/lc_1/cen

End 

Net : uu2.vbuf_tx_data_rdy
T_4_12_wire_logic_cluster/lc_3/out
T_4_9_sp4_v_t_46
T_4_10_lc_trk_g2_6
T_4_10_wire_logic_cluster/lc_3/in_3

T_4_12_wire_logic_cluster/lc_3/out
T_4_8_sp4_v_t_43
T_5_8_sp4_h_l_11
T_0_8_span4_horz_7
T_3_8_lc_trk_g2_2
T_3_8_wire_bram/ram/RCLKE

T_4_12_wire_logic_cluster/lc_3/out
T_4_8_sp4_v_t_43
T_0_8_span4_horz_0
T_3_8_lc_trk_g3_5
T_3_8_wire_bram/ram/RE

T_4_12_wire_logic_cluster/lc_3/out
T_4_9_sp4_v_t_46
T_4_10_lc_trk_g2_6
T_4_10_wire_logic_cluster/lc_2/in_0

T_4_12_wire_logic_cluster/lc_3/out
T_4_9_sp4_v_t_46
T_4_10_lc_trk_g2_6
T_4_10_wire_logic_cluster/lc_4/in_0

T_4_12_wire_logic_cluster/lc_3/out
T_4_9_sp4_v_t_46
T_4_10_lc_trk_g2_6
T_4_10_wire_logic_cluster/lc_0/in_0

T_4_12_wire_logic_cluster/lc_3/out
T_4_9_sp4_v_t_46
T_4_10_lc_trk_g2_6
T_4_10_wire_logic_cluster/lc_1/in_3

T_4_12_wire_logic_cluster/lc_3/out
T_4_9_sp4_v_t_46
T_4_10_lc_trk_g2_6
T_4_10_wire_logic_cluster/lc_5/in_3

End 

Net : buart.Z_tx.bitcountZ0Z_2
T_8_12_wire_logic_cluster/lc_6/out
T_8_11_sp4_v_t_44
T_8_13_lc_trk_g2_1
T_8_13_wire_logic_cluster/lc_5/in_0

T_8_12_wire_logic_cluster/lc_6/out
T_8_11_sp4_v_t_44
T_8_13_lc_trk_g3_1
T_8_13_input_2_2
T_8_13_wire_logic_cluster/lc_2/in_2

T_8_12_wire_logic_cluster/lc_6/out
T_8_11_sp4_v_t_44
T_8_13_lc_trk_g3_1
T_8_13_wire_logic_cluster/lc_4/in_0

End 

Net : buart__tx_uart_busy_0
T_8_13_wire_logic_cluster/lc_5/out
T_8_12_sp4_v_t_42
T_5_12_sp4_h_l_1
T_4_12_lc_trk_g1_1
T_4_12_wire_logic_cluster/lc_3/in_3

T_8_13_wire_logic_cluster/lc_5/out
T_7_13_lc_trk_g2_5
T_7_13_wire_logic_cluster/lc_3/in_0

T_8_13_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g2_5
T_8_13_wire_logic_cluster/lc_4/in_1

T_8_13_wire_logic_cluster/lc_5/out
T_7_13_lc_trk_g2_5
T_7_13_wire_logic_cluster/lc_4/in_3

T_8_13_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g2_5
T_8_13_input_2_7
T_8_13_wire_logic_cluster/lc_7/in_2

T_8_13_wire_logic_cluster/lc_5/out
T_8_12_sp4_v_t_42
T_5_12_sp4_h_l_1
T_4_12_lc_trk_g1_1
T_4_12_wire_logic_cluster/lc_0/in_0

T_8_13_wire_logic_cluster/lc_5/out
T_8_12_sp4_v_t_42
T_5_12_sp4_h_l_1
T_4_12_lc_trk_g1_1
T_4_12_wire_logic_cluster/lc_6/in_0

T_8_13_wire_logic_cluster/lc_5/out
T_8_12_sp4_v_t_42
T_5_12_sp4_h_l_1
T_4_12_lc_trk_g1_1
T_4_12_wire_logic_cluster/lc_7/in_3

T_8_13_wire_logic_cluster/lc_5/out
T_6_13_sp4_h_l_7
T_5_13_lc_trk_g1_7
T_5_13_wire_logic_cluster/lc_6/in_0

T_8_13_wire_logic_cluster/lc_5/out
T_6_13_sp4_h_l_7
T_5_13_lc_trk_g1_7
T_5_13_wire_logic_cluster/lc_2/in_0

T_8_13_wire_logic_cluster/lc_5/out
T_6_13_sp4_h_l_7
T_5_13_lc_trk_g1_7
T_5_13_wire_logic_cluster/lc_0/in_0

T_8_13_wire_logic_cluster/lc_5/out
T_6_13_sp4_h_l_7
T_5_13_lc_trk_g0_7
T_5_13_input_2_1
T_5_13_wire_logic_cluster/lc_1/in_2

T_8_13_wire_logic_cluster/lc_5/out
T_6_13_sp4_h_l_7
T_5_13_lc_trk_g1_7
T_5_13_wire_logic_cluster/lc_5/in_3

T_8_13_wire_logic_cluster/lc_5/out
T_6_13_sp4_h_l_7
T_6_13_lc_trk_g1_2
T_6_13_wire_logic_cluster/lc_0/in_3

T_8_13_wire_logic_cluster/lc_5/out
T_6_13_sp4_h_l_7
T_6_13_lc_trk_g1_2
T_6_13_wire_logic_cluster/lc_4/in_3

T_8_13_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g2_5
T_8_13_wire_logic_cluster/lc_3/in_0

T_8_13_wire_logic_cluster/lc_5/out
T_7_13_lc_trk_g2_5
T_7_13_wire_logic_cluster/lc_7/in_0

T_8_13_wire_logic_cluster/lc_5/out
T_7_13_lc_trk_g2_5
T_7_13_wire_logic_cluster/lc_6/in_1

T_8_13_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g1_5
T_8_12_input_2_6
T_8_12_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.secuu0.l_precountZ0Z_0
T_4_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_37
T_4_6_lc_trk_g2_5
T_4_6_wire_logic_cluster/lc_1/in_0

T_4_4_wire_logic_cluster/lc_2/out
T_4_4_lc_trk_g3_2
T_4_4_input_2_7
T_4_4_wire_logic_cluster/lc_7/in_2

T_4_4_wire_logic_cluster/lc_2/out
T_4_4_lc_trk_g3_2
T_4_4_input_2_5
T_4_4_wire_logic_cluster/lc_5/in_2

T_4_4_wire_logic_cluster/lc_2/out
T_4_4_lc_trk_g3_2
T_4_4_input_2_3
T_4_4_wire_logic_cluster/lc_3/in_2

T_4_4_wire_logic_cluster/lc_2/out
T_4_4_lc_trk_g3_2
T_4_4_wire_logic_cluster/lc_2/in_3

T_4_4_wire_logic_cluster/lc_2/out
T_4_4_lc_trk_g3_2
T_4_4_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.w_addr_userZ0Z_0
T_8_4_wire_logic_cluster/lc_0/out
T_9_2_sp4_v_t_44
T_9_6_lc_trk_g0_1
T_9_6_wire_logic_cluster/lc_7/in_0

T_8_4_wire_logic_cluster/lc_0/out
T_7_5_lc_trk_g1_0
T_7_5_wire_logic_cluster/lc_6/in_3

T_8_4_wire_logic_cluster/lc_0/out
T_7_5_lc_trk_g1_0
T_7_5_wire_logic_cluster/lc_0/in_3

T_8_4_wire_logic_cluster/lc_0/out
T_7_5_lc_trk_g1_0
T_7_5_wire_logic_cluster/lc_2/in_3

T_8_4_wire_logic_cluster/lc_0/out
T_7_5_lc_trk_g1_0
T_7_5_wire_logic_cluster/lc_7/in_0

T_8_4_wire_logic_cluster/lc_0/out
T_7_5_lc_trk_g1_0
T_7_5_wire_logic_cluster/lc_1/in_0

T_8_4_wire_logic_cluster/lc_0/out
T_8_4_lc_trk_g1_0
T_8_4_wire_logic_cluster/lc_0/in_1

End 

Net : uu2.w_addr_userZ0Z_3
T_7_5_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g1_3
T_7_5_wire_logic_cluster/lc_6/in_0

T_7_5_wire_logic_cluster/lc_3/out
T_5_5_sp4_h_l_3
T_4_5_sp4_v_t_44
T_4_7_lc_trk_g3_1
T_4_7_wire_logic_cluster/lc_7/in_1

T_7_5_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g1_3
T_7_5_input_2_0
T_7_5_wire_logic_cluster/lc_0/in_2

T_7_5_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g1_3
T_7_5_input_2_2
T_7_5_wire_logic_cluster/lc_2/in_2

T_7_5_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g1_3
T_7_5_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.secuu0.l_countZ0Z_10
T_4_6_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g2_6
T_4_6_wire_logic_cluster/lc_0/in_0

T_4_6_wire_logic_cluster/lc_6/out
T_4_5_lc_trk_g1_6
T_4_5_wire_logic_cluster/lc_2/in_1

T_4_6_wire_logic_cluster/lc_6/out
T_4_5_lc_trk_g0_6
T_4_5_wire_logic_cluster/lc_1/in_3

T_4_6_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g1_6
T_4_6_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.secuu0.un4_l_count_14_cascade_
T_4_6_wire_logic_cluster/lc_0/ltout
T_4_6_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.secuu0.l_countZ0Z_8
T_4_6_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g2_7
T_4_6_wire_logic_cluster/lc_0/in_1

T_4_6_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g0_7
T_4_5_wire_logic_cluster/lc_2/in_3

T_4_6_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g0_7
T_4_5_wire_logic_cluster/lc_1/in_0

T_4_6_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g2_7
T_4_6_wire_logic_cluster/lc_7/in_0

T_4_6_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g2_7
T_4_6_wire_logic_cluster/lc_6/in_3

T_4_6_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g0_7
T_4_5_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.w_addr_userZ1Z_1
T_7_5_wire_logic_cluster/lc_7/out
T_7_5_lc_trk_g2_7
T_7_5_wire_logic_cluster/lc_6/in_1

T_7_5_wire_logic_cluster/lc_7/out
T_8_3_sp4_v_t_42
T_5_7_sp4_h_l_0
T_4_7_lc_trk_g0_0
T_4_7_wire_logic_cluster/lc_2/in_0

T_7_5_wire_logic_cluster/lc_7/out
T_7_5_lc_trk_g1_7
T_7_5_wire_logic_cluster/lc_0/in_0

T_7_5_wire_logic_cluster/lc_7/out
T_7_5_lc_trk_g1_7
T_7_5_wire_logic_cluster/lc_2/in_0

T_7_5_wire_logic_cluster/lc_7/out
T_7_5_lc_trk_g1_7
T_7_5_wire_logic_cluster/lc_7/in_1

T_7_5_wire_logic_cluster/lc_7/out
T_7_5_lc_trk_g1_7
T_7_5_wire_logic_cluster/lc_1/in_1

End 

Net : buart.Z_tx.un1_uart_wr_i_0_i
T_7_13_wire_logic_cluster/lc_4/out
T_6_13_sp4_h_l_0
T_2_13_sp4_h_l_0
T_5_9_sp4_v_t_43
T_4_12_lc_trk_g3_3
T_4_12_wire_logic_cluster/lc_5/cen

T_7_13_wire_logic_cluster/lc_4/out
T_6_13_sp4_h_l_0
T_2_13_sp4_h_l_0
T_5_9_sp4_v_t_43
T_4_12_lc_trk_g3_3
T_4_12_wire_logic_cluster/lc_5/cen

T_7_13_wire_logic_cluster/lc_4/out
T_6_13_sp4_h_l_0
T_2_13_sp4_h_l_0
T_5_9_sp4_v_t_43
T_4_12_lc_trk_g3_3
T_4_12_wire_logic_cluster/lc_5/cen

T_7_13_wire_logic_cluster/lc_4/out
T_8_9_sp4_v_t_44
T_5_13_sp4_h_l_2
T_6_13_lc_trk_g2_2
T_6_13_wire_logic_cluster/lc_0/cen

T_7_13_wire_logic_cluster/lc_4/out
T_8_9_sp4_v_t_44
T_5_13_sp4_h_l_2
T_6_13_lc_trk_g2_2
T_6_13_wire_logic_cluster/lc_0/cen

T_7_13_wire_logic_cluster/lc_4/out
T_8_13_sp4_h_l_8
T_4_13_sp4_h_l_11
T_5_13_lc_trk_g3_3
T_5_13_wire_logic_cluster/lc_0/cen

T_7_13_wire_logic_cluster/lc_4/out
T_8_13_sp4_h_l_8
T_4_13_sp4_h_l_11
T_5_13_lc_trk_g3_3
T_5_13_wire_logic_cluster/lc_0/cen

T_7_13_wire_logic_cluster/lc_4/out
T_8_13_sp4_h_l_8
T_4_13_sp4_h_l_11
T_5_13_lc_trk_g3_3
T_5_13_wire_logic_cluster/lc_0/cen

T_7_13_wire_logic_cluster/lc_4/out
T_8_13_sp4_h_l_8
T_4_13_sp4_h_l_11
T_5_13_lc_trk_g3_3
T_5_13_wire_logic_cluster/lc_0/cen

T_7_13_wire_logic_cluster/lc_4/out
T_8_13_sp4_h_l_8
T_4_13_sp4_h_l_11
T_5_13_lc_trk_g3_3
T_5_13_wire_logic_cluster/lc_0/cen

End 

Net : Lab_UT.secuu0.l_countZ0Z_14
T_4_6_wire_logic_cluster/lc_3/out
T_4_6_lc_trk_g1_3
T_4_6_input_2_0
T_4_6_wire_logic_cluster/lc_0/in_2

T_4_6_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g1_3
T_4_5_wire_logic_cluster/lc_3/in_1

T_4_6_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g1_3
T_4_5_wire_logic_cluster/lc_5/in_1

T_4_6_wire_logic_cluster/lc_3/out
T_4_6_lc_trk_g1_3
T_4_6_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.un3_r_clk_en_7
T_4_12_wire_logic_cluster/lc_5/out
T_4_12_lc_trk_g2_5
T_4_12_wire_logic_cluster/lc_2/in_1

End 

Net : uu2_un3_r_clk_en_0
T_4_12_wire_logic_cluster/lc_2/out
T_4_9_sp4_v_t_44
T_5_13_sp4_h_l_9
T_7_13_lc_trk_g3_4
T_7_13_wire_logic_cluster/lc_4/in_1

T_4_12_wire_logic_cluster/lc_2/out
T_4_9_sp4_v_t_44
T_5_13_sp4_h_l_9
T_9_13_sp4_h_l_5
T_8_13_lc_trk_g0_5
T_8_13_input_2_3
T_8_13_wire_logic_cluster/lc_3/in_2

T_4_12_wire_logic_cluster/lc_2/out
T_4_9_sp4_v_t_44
T_5_13_sp4_h_l_9
T_7_13_lc_trk_g2_4
T_7_13_wire_logic_cluster/lc_6/in_0

T_4_12_wire_logic_cluster/lc_2/out
T_4_9_sp4_v_t_44
T_5_13_sp4_h_l_9
T_6_13_lc_trk_g2_1
T_6_13_wire_logic_cluster/lc_0/in_1

T_4_12_wire_logic_cluster/lc_2/out
T_4_9_sp4_v_t_44
T_5_13_sp4_h_l_9
T_6_13_lc_trk_g2_1
T_6_13_wire_logic_cluster/lc_4/in_1

T_4_12_wire_logic_cluster/lc_2/out
T_4_9_sp4_v_t_44
T_5_13_sp4_h_l_9
T_7_13_lc_trk_g3_4
T_7_13_input_2_7
T_7_13_wire_logic_cluster/lc_7/in_2

T_4_12_wire_logic_cluster/lc_2/out
T_0_12_span12_horz_4
T_8_12_lc_trk_g1_4
T_8_12_wire_logic_cluster/lc_6/in_3

T_4_12_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g1_2
T_4_13_wire_logic_cluster/lc_1/in_0

T_4_12_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g1_2
T_4_13_wire_logic_cluster/lc_7/in_0

T_4_12_wire_logic_cluster/lc_2/out
T_4_11_lc_trk_g1_2
T_4_11_wire_logic_cluster/lc_5/in_0

T_4_12_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g2_2
T_4_12_wire_logic_cluster/lc_7/in_1

T_4_12_wire_logic_cluster/lc_2/out
T_5_13_lc_trk_g2_2
T_5_13_wire_logic_cluster/lc_5/in_1

T_4_12_wire_logic_cluster/lc_2/out
T_5_13_lc_trk_g2_2
T_5_13_wire_logic_cluster/lc_1/in_1

T_4_12_wire_logic_cluster/lc_2/out
T_4_11_lc_trk_g1_2
T_4_11_wire_logic_cluster/lc_2/in_1

T_4_12_wire_logic_cluster/lc_2/out
T_4_11_lc_trk_g1_2
T_4_11_input_2_3
T_4_11_wire_logic_cluster/lc_3/in_2

T_4_12_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g2_2
T_4_12_input_2_0
T_4_12_wire_logic_cluster/lc_0/in_2

T_4_12_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g2_2
T_4_12_input_2_6
T_4_12_wire_logic_cluster/lc_6/in_2

T_4_12_wire_logic_cluster/lc_2/out
T_5_13_lc_trk_g3_2
T_5_13_wire_logic_cluster/lc_6/in_3

T_4_12_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g1_2
T_4_13_wire_logic_cluster/lc_6/in_3

T_4_12_wire_logic_cluster/lc_2/out
T_5_13_lc_trk_g3_2
T_5_13_wire_logic_cluster/lc_2/in_3

T_4_12_wire_logic_cluster/lc_2/out
T_5_13_lc_trk_g3_2
T_5_13_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.l_countZ0Z_6
T_4_13_wire_logic_cluster/lc_5/out
T_4_11_sp4_v_t_39
T_4_12_lc_trk_g2_7
T_4_12_wire_logic_cluster/lc_5/in_0

T_4_13_wire_logic_cluster/lc_5/out
T_5_9_sp4_v_t_46
T_4_11_lc_trk_g2_3
T_4_11_wire_logic_cluster/lc_6/in_1

T_4_13_wire_logic_cluster/lc_5/out
T_4_13_lc_trk_g2_5
T_4_13_wire_logic_cluster/lc_3/in_0

T_4_13_wire_logic_cluster/lc_5/out
T_4_13_lc_trk_g2_5
T_4_13_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.mem0.un1_segment4_0_i_i_a5_0_0
T_7_12_wire_logic_cluster/lc_0/out
T_7_11_lc_trk_g0_0
T_7_11_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.mem0.w_addr_3
T_4_7_wire_logic_cluster/lc_7/out
T_3_7_lc_trk_g2_7
T_3_7_input0_3
T_3_7_wire_bram/ram/WADDR_3

End 

Net : uu2.mem0.w_addr_5
T_4_7_wire_logic_cluster/lc_5/out
T_3_7_lc_trk_g2_5
T_3_7_input0_5
T_3_7_wire_bram/ram/WADDR_5

End 

Net : uu2.mem0.w_addr_8
T_4_7_wire_logic_cluster/lc_1/out
T_3_7_lc_trk_g3_1
T_3_7_input2_0
T_3_7_wire_bram/ram/WADDR_8

End 

Net : uu2.mem0.w_addr_6
T_4_8_wire_logic_cluster/lc_4/out
T_3_7_lc_trk_g2_4
T_3_7_input0_6
T_3_7_wire_bram/ram/WADDR_6

End 

Net : Lab_UT.secuu0.l_countZ0Z_2
T_5_6_wire_logic_cluster/lc_3/out
T_4_6_lc_trk_g2_3
T_4_6_wire_logic_cluster/lc_0/in_3

T_5_6_wire_logic_cluster/lc_3/out
T_5_6_lc_trk_g0_3
T_5_6_wire_logic_cluster/lc_4/in_1

T_5_6_wire_logic_cluster/lc_3/out
T_5_6_lc_trk_g0_3
T_5_6_wire_logic_cluster/lc_3/in_0

T_5_6_wire_logic_cluster/lc_3/out
T_5_6_lc_trk_g0_3
T_5_6_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.mem0.w_addr_1
T_4_7_wire_logic_cluster/lc_2/out
T_3_7_lc_trk_g3_2
T_3_7_input0_1
T_3_7_wire_bram/ram/WADDR_1

End 

Net : Lab_UT.dspStr.un1_cnt_3_cry_0
T_9_5_wire_logic_cluster/lc_0/cout
T_9_5_wire_logic_cluster/lc_1/in_3

Net : Lab_UT.dspStr.un1_cnt_3_cry_0_c_RNIS87EZ0
T_9_5_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_47
T_8_7_lc_trk_g2_2
T_8_7_wire_logic_cluster/lc_2/in_0

T_9_5_wire_logic_cluster/lc_1/out
T_10_3_sp4_v_t_46
T_9_7_lc_trk_g2_3
T_9_7_wire_logic_cluster/lc_4/in_3

T_9_5_wire_logic_cluster/lc_1/out
T_9_5_lc_trk_g2_1
T_9_5_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.secuu0.un4_l_count_13
T_5_4_wire_logic_cluster/lc_0/out
T_5_4_lc_trk_g0_0
T_5_4_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.secuu0.l_countZ0Z_16
T_5_5_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_46
T_5_4_lc_trk_g3_3
T_5_4_wire_logic_cluster/lc_0/in_0

T_5_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g1_3
T_5_5_wire_logic_cluster/lc_5/in_3

T_5_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g1_3
T_5_5_wire_logic_cluster/lc_4/in_0

T_5_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g1_3
T_5_5_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.secuu0.un4_l_count_11_cascade_
T_5_4_wire_logic_cluster/lc_4/ltout
T_5_4_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.secuu0.l_countZ0Z_5
T_2_5_wire_logic_cluster/lc_0/out
T_2_5_sp4_h_l_5
T_5_1_sp4_v_t_40
T_5_4_lc_trk_g1_0
T_5_4_wire_logic_cluster/lc_4/in_1

T_2_5_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g0_0
T_2_6_wire_logic_cluster/lc_1/in_1

T_2_5_wire_logic_cluster/lc_0/out
T_2_5_sp4_h_l_5
T_2_5_lc_trk_g1_0
T_2_5_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.secuu0.un4_l_count_16_cascade_
T_5_4_wire_logic_cluster/lc_5/ltout
T_5_4_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.mem0.N_1476_0_0_0
T_8_5_wire_logic_cluster/lc_7/out
T_8_5_sp4_h_l_3
T_7_5_sp4_v_t_44
T_7_8_lc_trk_g0_4
T_7_8_wire_logic_cluster/lc_2/in_0

End 

Net : uu2_un3_r_clk_en_0_cascade_
T_4_12_wire_logic_cluster/lc_2/ltout
T_4_12_wire_logic_cluster/lc_3/in_2

End 

Net : led_c_0_4_cascade_
T_6_10_wire_logic_cluster/lc_5/ltout
T_6_10_wire_logic_cluster/lc_6/in_2

End 

Net : buart.Z_tx.bitcountZ0Z_1
T_7_13_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g0_6
T_8_13_wire_logic_cluster/lc_5/in_1

T_7_13_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g1_6
T_8_13_input_2_1
T_8_13_wire_logic_cluster/lc_1/in_2

T_7_13_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g0_6
T_8_13_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.secuu0.l_countZ0Z_4
T_4_5_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g1_7
T_4_6_wire_logic_cluster/lc_1/in_1

T_4_5_wire_logic_cluster/lc_7/out
T_4_2_sp4_v_t_38
T_0_6_span4_horz_3
T_2_6_lc_trk_g3_3
T_2_6_wire_logic_cluster/lc_1/in_3

T_4_5_wire_logic_cluster/lc_7/out
T_3_5_sp4_h_l_6
T_2_5_lc_trk_g1_6
T_2_5_wire_logic_cluster/lc_0/in_1

T_4_5_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g1_7
T_4_5_wire_logic_cluster/lc_7/in_3

End 

Net : buart.Z_tx.bitcountZ0Z_3
T_8_13_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g2_3
T_8_13_input_2_5
T_8_13_wire_logic_cluster/lc_5/in_2

T_8_13_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g1_3
T_8_13_wire_logic_cluster/lc_7/in_3

End 

Net : buart.Z_tx.bitcountZ0Z_0
T_7_13_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g1_7
T_8_13_wire_logic_cluster/lc_5/in_3

T_7_13_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g1_7
T_8_13_input_2_0
T_8_13_wire_logic_cluster/lc_0/in_2

T_7_13_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g3_7
T_7_13_wire_logic_cluster/lc_7/in_1

T_7_13_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g3_7
T_7_13_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.l_countZ0Z_2
T_4_11_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g0_2
T_4_12_wire_logic_cluster/lc_5/in_1

T_4_11_wire_logic_cluster/lc_2/out
T_4_11_lc_trk_g0_2
T_4_11_input_2_4
T_4_11_wire_logic_cluster/lc_4/in_2

T_4_11_wire_logic_cluster/lc_2/out
T_4_11_lc_trk_g0_2
T_4_11_wire_logic_cluster/lc_2/in_0

T_4_11_wire_logic_cluster/lc_2/out
T_4_11_lc_trk_g0_2
T_4_11_wire_logic_cluster/lc_1/in_1

End 

Net : buart.Z_tx.un1_bitcount_cry_1
T_8_13_wire_logic_cluster/lc_1/cout
T_8_13_wire_logic_cluster/lc_2/in_3

Net : buart.Z_tx.un1_bitcount_cry_0_c_RNOZ0
T_7_13_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g0_3
T_8_13_wire_logic_cluster/lc_0/in_1

End 

Net : buart.Z_tx.Z_baudgen.ser_clk_4
T_7_14_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g2_6
T_7_14_wire_logic_cluster/lc_7/in_3

End 

Net : buart.Z_tx.ser_clk
T_7_14_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g1_7
T_7_13_wire_logic_cluster/lc_3/in_3

T_7_14_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g2_7
T_8_13_wire_logic_cluster/lc_6/in_3

T_7_14_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g2_7
T_8_13_wire_logic_cluster/lc_4/in_3

T_7_14_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g1_7
T_7_13_wire_logic_cluster/lc_4/in_0

T_7_14_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g2_7
T_8_13_wire_logic_cluster/lc_7/in_0

T_7_14_wire_logic_cluster/lc_7/out
T_7_14_lc_trk_g1_7
T_7_14_wire_logic_cluster/lc_2/in_0

T_7_14_wire_logic_cluster/lc_7/out
T_7_14_lc_trk_g1_7
T_7_14_wire_logic_cluster/lc_4/in_0

T_7_14_wire_logic_cluster/lc_7/out
T_7_14_lc_trk_g1_7
T_7_14_wire_logic_cluster/lc_5/in_1

T_7_14_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g1_7
T_7_13_wire_logic_cluster/lc_7/in_3

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_5
T_7_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g0_4
T_7_14_wire_logic_cluster/lc_6/in_0

T_7_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g0_4
T_7_14_input_2_4
T_7_14_wire_logic_cluster/lc_4/in_2

End 

Net : buart.Z_tx.bitcount_RNO_0Z0Z_2
T_8_13_wire_logic_cluster/lc_2/out
T_8_12_lc_trk_g0_2
T_8_12_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.l_countZ0Z_8
T_4_13_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g1_2
T_4_12_input_2_5
T_4_12_wire_logic_cluster/lc_5/in_2

T_4_13_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g3_2
T_4_13_wire_logic_cluster/lc_0/in_1

T_4_13_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g3_2
T_4_13_wire_logic_cluster/lc_4/in_1

T_4_13_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g3_2
T_4_13_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.un3_r_clk_en_0_0
T_4_12_wire_logic_cluster/lc_4/out
T_4_12_lc_trk_g1_4
T_4_12_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.l_countZ0Z_5
T_4_13_wire_logic_cluster/lc_6/out
T_4_12_lc_trk_g1_6
T_4_12_wire_logic_cluster/lc_4/in_3

T_4_13_wire_logic_cluster/lc_6/out
T_4_10_sp4_v_t_36
T_4_11_lc_trk_g3_4
T_4_11_wire_logic_cluster/lc_6/in_3

T_4_13_wire_logic_cluster/lc_6/out
T_4_13_lc_trk_g2_6
T_4_13_wire_logic_cluster/lc_3/in_3

T_4_13_wire_logic_cluster/lc_6/out
T_4_13_lc_trk_g2_6
T_4_13_wire_logic_cluster/lc_6/in_0

T_4_13_wire_logic_cluster/lc_6/out
T_4_13_lc_trk_g2_6
T_4_13_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.Lab3U00.bu_rx_data_rdy_0
T_9_9_wire_logic_cluster/lc_4/out
T_9_1_sp12_v_t_23
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_2/cen

T_9_9_wire_logic_cluster/lc_4/out
T_9_1_sp12_v_t_23
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_2/cen

T_9_9_wire_logic_cluster/lc_4/out
T_9_1_sp12_v_t_23
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_2/cen

T_9_9_wire_logic_cluster/lc_4/out
T_9_1_sp12_v_t_23
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_2/cen

T_9_9_wire_logic_cluster/lc_4/out
T_9_1_sp12_v_t_23
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_2/cen

T_9_9_wire_logic_cluster/lc_4/out
T_9_1_sp12_v_t_23
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_2/cen

T_9_9_wire_logic_cluster/lc_4/out
T_9_1_sp12_v_t_23
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_2/cen

T_9_9_wire_logic_cluster/lc_4/out
T_9_1_sp12_v_t_23
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_2/cen

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_4
T_7_14_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g2_3
T_7_14_wire_logic_cluster/lc_6/in_1

T_7_14_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g2_3
T_7_14_input_2_3
T_7_14_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.l_countZ0Z_0
T_4_11_wire_logic_cluster/lc_3/out
T_4_12_lc_trk_g1_3
T_4_12_wire_logic_cluster/lc_5/in_3

T_4_11_wire_logic_cluster/lc_3/out
T_4_11_lc_trk_g0_3
T_4_11_wire_logic_cluster/lc_4/in_1

T_4_11_wire_logic_cluster/lc_3/out
T_4_11_lc_trk_g0_3
T_4_11_wire_logic_cluster/lc_3/in_0

T_4_11_wire_logic_cluster/lc_3/out
T_4_11_lc_trk_g0_3
T_4_11_wire_logic_cluster/lc_0/in_1

T_4_11_wire_logic_cluster/lc_3/out
T_4_11_lc_trk_g1_3
T_4_11_input_2_2
T_4_11_wire_logic_cluster/lc_2/in_2

T_4_11_wire_logic_cluster/lc_3/out
T_4_11_lc_trk_g0_3
T_4_11_input_2_1
T_4_11_wire_logic_cluster/lc_1/in_2

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_6
T_7_14_wire_logic_cluster/lc_5/out
T_7_14_lc_trk_g1_5
T_7_14_input_2_6
T_7_14_wire_logic_cluster/lc_6/in_2

T_7_14_wire_logic_cluster/lc_5/out
T_7_14_lc_trk_g2_5
T_7_14_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.l_countZ0Z_10
T_4_13_wire_logic_cluster/lc_1/out
T_4_12_lc_trk_g0_1
T_4_12_wire_logic_cluster/lc_4/in_1

T_4_13_wire_logic_cluster/lc_1/out
T_4_13_lc_trk_g3_1
T_4_13_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.secuu0.un4_l_count_12
T_5_5_wire_logic_cluster/lc_7/out
T_5_4_lc_trk_g0_7
T_5_4_wire_logic_cluster/lc_6/in_1

End 

Net : resetGen.rst_isoZ0
T_1_8_wire_logic_cluster/lc_0/out
T_0_8_lc_trk_g1_0
T_0_8_wire_gbuf/in

End 

Net : resetGen_rst_iso_g
T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_10_glb2local_0
T_4_10_lc_trk_g0_4
T_4_10_wire_logic_cluster/lc_3/in_1

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_9_glb2local_3
T_9_9_lc_trk_g0_7
T_9_9_wire_logic_cluster/lc_4/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_10_glb2local_0
T_4_10_lc_trk_g0_4
T_4_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_10_glb2local_0
T_4_10_lc_trk_g0_4
T_4_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_10_glb2local_0
T_4_10_lc_trk_g0_4
T_4_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_10_glb2local_0
T_4_10_lc_trk_g0_4
T_4_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_10_glb2local_0
T_4_10_lc_trk_g0_4
T_4_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

End 

Net : Lab_UT.secuu0.l_countZ0Z_9
T_4_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g1_4
T_5_5_wire_logic_cluster/lc_7/in_0

T_4_5_wire_logic_cluster/lc_4/out
T_4_5_lc_trk_g0_4
T_4_5_input_2_2
T_4_5_wire_logic_cluster/lc_2/in_2

T_4_5_wire_logic_cluster/lc_4/out
T_4_5_lc_trk_g0_4
T_4_5_wire_logic_cluster/lc_1/in_1

T_4_5_wire_logic_cluster/lc_4/out
T_4_5_lc_trk_g0_4
T_4_5_wire_logic_cluster/lc_4/in_0

T_4_5_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g0_4
T_4_6_input_2_6
T_4_6_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.w_addr_userZ0Z_2
T_7_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_47
T_7_7_lc_trk_g0_2
T_7_7_wire_logic_cluster/lc_1/in_3

T_7_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_47
T_4_7_sp4_h_l_10
T_4_7_lc_trk_g1_7
T_4_7_wire_logic_cluster/lc_3/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_7_5_lc_trk_g2_1
T_7_5_wire_logic_cluster/lc_0/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_7_5_lc_trk_g2_1
T_7_5_wire_logic_cluster/lc_2/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_7_5_lc_trk_g2_1
T_7_5_input_2_1
T_7_5_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.w_addr_userZ0Z_8
T_7_6_wire_logic_cluster/lc_7/out
T_7_4_sp4_v_t_43
T_7_7_lc_trk_g0_3
T_7_7_wire_logic_cluster/lc_1/in_0

T_7_6_wire_logic_cluster/lc_7/out
T_7_3_sp4_v_t_38
T_4_7_sp4_h_l_3
T_4_7_lc_trk_g0_6
T_4_7_wire_logic_cluster/lc_1/in_1

T_7_6_wire_logic_cluster/lc_7/out
T_7_6_lc_trk_g2_7
T_7_6_wire_logic_cluster/lc_6/in_3

T_7_6_wire_logic_cluster/lc_7/out
T_7_6_lc_trk_g2_7
T_7_6_wire_logic_cluster/lc_7/in_0

End 

Net : uu2.un2_w_addr_user_4_cascade_
T_7_7_wire_logic_cluster/lc_1/ltout
T_7_7_wire_logic_cluster/lc_2/in_2

End 

Net : buart.Z_tx.bitcount_RNIL4O32Z0Z_1
T_8_13_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g2_6
T_8_13_wire_logic_cluster/lc_1/in_1

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_3
T_7_14_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g3_2
T_7_14_wire_logic_cluster/lc_6/in_3

T_7_14_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g3_2
T_7_14_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.secuu0.l_countZ0Z_0
T_5_5_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g0_1
T_5_4_wire_logic_cluster/lc_0/in_1

T_5_5_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g1_1
T_5_6_input_2_4
T_5_6_wire_logic_cluster/lc_4/in_2

T_5_5_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g1_1
T_5_6_wire_logic_cluster/lc_2/in_0

T_5_5_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g3_1
T_5_5_wire_logic_cluster/lc_1/in_3

T_5_5_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g1_1
T_5_6_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.secuu0.l_countZ0Z_3
T_5_6_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g0_0
T_5_5_wire_logic_cluster/lc_7/in_1

T_5_6_wire_logic_cluster/lc_0/out
T_5_6_lc_trk_g0_0
T_5_6_wire_logic_cluster/lc_4/in_0

T_5_6_wire_logic_cluster/lc_0/out
T_5_6_lc_trk_g0_0
T_5_6_wire_logic_cluster/lc_0/in_0

End 

Net : uu2.un3_r_clk_en_6_cascade_
T_4_12_wire_logic_cluster/lc_1/ltout
T_4_12_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.l_countZ0Z_3
T_4_11_wire_logic_cluster/lc_1/out
T_4_0_span12_vert_22
T_4_12_lc_trk_g2_1
T_4_12_input_2_1
T_4_12_wire_logic_cluster/lc_1/in_2

T_4_11_wire_logic_cluster/lc_1/out
T_4_11_lc_trk_g3_1
T_4_11_wire_logic_cluster/lc_4/in_0

T_4_11_wire_logic_cluster/lc_1/out
T_4_11_lc_trk_g3_1
T_4_11_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.secuu0.l_precountZ0Z_2
T_4_4_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g1_5
T_5_4_input_2_0
T_5_4_wire_logic_cluster/lc_0/in_2

T_4_4_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g2_5
T_4_4_wire_logic_cluster/lc_7/in_0

T_4_4_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g2_5
T_4_4_wire_logic_cluster/lc_5/in_0

T_4_4_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g2_5
T_4_4_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.secuu0.l_countZ0Z_17
T_5_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g3_4
T_5_5_input_2_7
T_5_5_wire_logic_cluster/lc_7/in_2

T_5_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g3_4
T_5_5_wire_logic_cluster/lc_5/in_0

T_5_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g3_4
T_5_5_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.mem0.w_addr_4
T_7_7_wire_logic_cluster/lc_7/out
T_0_7_span12_horz_9
T_3_7_lc_trk_g0_6
T_3_7_input0_4
T_3_7_wire_bram/ram/WADDR_4

End 

Net : Lab_UT.secuu0.l_countZ0Z_1
T_5_6_wire_logic_cluster/lc_1/out
T_5_3_sp4_v_t_42
T_5_4_lc_trk_g3_2
T_5_4_wire_logic_cluster/lc_4/in_3

T_5_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g2_1
T_5_6_wire_logic_cluster/lc_4/in_3

T_5_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g2_1
T_5_6_wire_logic_cluster/lc_2/in_3

T_5_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g2_1
T_5_6_wire_logic_cluster/lc_1/in_0

End 

Net : Lab_UT.secuu0.l_countZ0Z_11
T_5_5_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g1_2
T_5_4_wire_logic_cluster/lc_0/in_3

T_5_5_wire_logic_cluster/lc_2/out
T_4_5_lc_trk_g2_2
T_4_5_wire_logic_cluster/lc_2/in_0

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g3_2
T_5_5_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.secuu0.l_countZ0Z_7
T_5_6_wire_logic_cluster/lc_7/out
T_5_5_lc_trk_g1_7
T_5_5_wire_logic_cluster/lc_7/in_3

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g1_7
T_5_6_wire_logic_cluster/lc_5/in_3

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g0_7
T_5_6_input_2_7
T_5_6_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT_L3_tx_data_0_6
T_9_6_wire_logic_cluster/lc_2/out
T_7_6_sp4_h_l_1
T_3_6_sp4_h_l_4
T_6_6_sp4_v_t_44
T_6_8_lc_trk_g3_1
T_6_8_wire_logic_cluster/lc_1/in_3

End 

Net : buart.Z_tx.un1_bitcount_cry_0
T_8_13_wire_logic_cluster/lc_0/cout
T_8_13_wire_logic_cluster/lc_1/in_3

Net : buart.Z_tx.bitcount_RNO_0Z0Z_1
T_8_13_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g2_1
T_7_13_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.mem0.g0_i_a11_7_1_cascade_
T_8_9_wire_logic_cluster/lc_4/ltout
T_8_9_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.un437_ci
T_9_9_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_38
T_6_8_sp4_h_l_3
T_7_8_lc_trk_g2_3
T_7_8_input_2_7
T_7_8_wire_logic_cluster/lc_7/in_2

T_9_9_wire_logic_cluster/lc_3/out
T_9_6_sp4_v_t_46
T_8_8_lc_trk_g0_0
T_8_8_wire_logic_cluster/lc_6/in_0

T_9_9_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_38
T_8_11_lc_trk_g2_6
T_8_11_wire_logic_cluster/lc_4/in_0

End 

Net : uu2.w_addr_userZ0Z_6
T_7_6_wire_logic_cluster/lc_2/out
T_8_5_sp4_v_t_37
T_7_7_lc_trk_g0_0
T_7_7_wire_logic_cluster/lc_2/in_0

T_7_6_wire_logic_cluster/lc_2/out
T_5_6_sp4_h_l_1
T_4_6_sp4_v_t_36
T_4_8_lc_trk_g2_1
T_4_8_wire_logic_cluster/lc_4/in_1

T_7_6_wire_logic_cluster/lc_2/out
T_7_6_lc_trk_g2_2
T_7_6_wire_logic_cluster/lc_5/in_1

T_7_6_wire_logic_cluster/lc_2/out
T_7_6_lc_trk_g2_2
T_7_6_input_2_0
T_7_6_wire_logic_cluster/lc_0/in_2

T_7_6_wire_logic_cluster/lc_2/out
T_7_6_lc_trk_g2_2
T_7_6_input_2_2
T_7_6_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.l_countZ0Z_4
T_4_13_wire_logic_cluster/lc_7/out
T_4_8_sp12_v_t_22
T_4_12_lc_trk_g3_1
T_4_12_wire_logic_cluster/lc_2/in_0

T_4_13_wire_logic_cluster/lc_7/out
T_4_8_sp12_v_t_22
T_4_11_lc_trk_g2_2
T_4_11_wire_logic_cluster/lc_6/in_0

T_4_13_wire_logic_cluster/lc_7/out
T_4_13_lc_trk_g2_7
T_4_13_input_2_3
T_4_13_wire_logic_cluster/lc_3/in_2

T_4_13_wire_logic_cluster/lc_7/out
T_4_13_lc_trk_g2_7
T_4_13_wire_logic_cluster/lc_6/in_1

T_4_13_wire_logic_cluster/lc_7/out
T_4_13_lc_trk_g2_7
T_4_13_input_2_7
T_4_13_wire_logic_cluster/lc_7/in_2

T_4_13_wire_logic_cluster/lc_7/out
T_4_13_lc_trk_g2_7
T_4_13_input_2_5
T_4_13_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.secuu0.l_precountZ0Z_1
T_4_4_wire_logic_cluster/lc_6/out
T_5_4_lc_trk_g0_6
T_5_4_wire_logic_cluster/lc_4/in_0

T_4_4_wire_logic_cluster/lc_6/out
T_4_4_lc_trk_g2_6
T_4_4_wire_logic_cluster/lc_6/in_0

T_4_4_wire_logic_cluster/lc_6/out
T_4_4_lc_trk_g2_6
T_4_4_wire_logic_cluster/lc_7/in_3

T_4_4_wire_logic_cluster/lc_6/out
T_4_4_lc_trk_g2_6
T_4_4_wire_logic_cluster/lc_5/in_3

T_4_4_wire_logic_cluster/lc_6/out
T_4_4_lc_trk_g2_6
T_4_4_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.mem0.g3_0_cascade_
T_8_9_wire_logic_cluster/lc_1/ltout
T_8_9_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.w_addr_userZ0Z_7
T_7_6_wire_logic_cluster/lc_1/out
T_7_7_lc_trk_g1_1
T_7_7_wire_logic_cluster/lc_1/in_1

T_7_6_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g3_1
T_7_6_wire_logic_cluster/lc_4/in_0

T_7_6_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g3_1
T_7_6_wire_logic_cluster/lc_5/in_3

T_7_6_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g3_1
T_7_6_wire_logic_cluster/lc_0/in_0

T_7_6_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g3_1
T_7_6_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.secuu0.l_precountZ0Z_3
T_4_4_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g1_3
T_5_4_input_2_4
T_5_4_wire_logic_cluster/lc_4/in_2

T_4_4_wire_logic_cluster/lc_3/out
T_4_4_lc_trk_g1_3
T_4_4_wire_logic_cluster/lc_7/in_1

T_4_4_wire_logic_cluster/lc_3/out
T_4_4_lc_trk_g1_3
T_4_4_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.mem0.g1_2
T_5_8_wire_logic_cluster/lc_7/out
T_5_7_sp4_v_t_46
T_4_8_lc_trk_g3_6
T_4_8_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.secuu0.l_countZ0Z_6
T_5_6_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_36
T_5_4_lc_trk_g2_4
T_5_4_wire_logic_cluster/lc_5/in_3

T_5_6_wire_logic_cluster/lc_6/out
T_3_6_sp4_h_l_9
T_2_6_lc_trk_g0_1
T_2_6_wire_logic_cluster/lc_2/in_1

T_5_6_wire_logic_cluster/lc_6/out
T_5_6_lc_trk_g2_6
T_5_6_wire_logic_cluster/lc_5/in_1

T_5_6_wire_logic_cluster/lc_6/out
T_5_6_lc_trk_g2_6
T_5_6_wire_logic_cluster/lc_6/in_0

End 

Net : buart.Z_tx.bitcount_RNIM5O32Z0Z_2
T_8_13_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g3_4
T_8_13_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.didpuu0.clkSecStrbZ0
T_9_9_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_42
T_8_12_lc_trk_g1_7
T_8_12_input_2_0
T_8_12_wire_logic_cluster/lc_0/in_2

T_9_9_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_42
T_6_12_sp4_h_l_0
T_8_12_lc_trk_g2_5
T_8_12_wire_logic_cluster/lc_0/in_3

T_9_9_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_42
T_6_12_sp4_h_l_0
T_7_12_lc_trk_g3_0
T_7_12_wire_logic_cluster/lc_2/in_1

T_9_9_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_42
T_6_12_sp4_h_l_0
T_8_12_lc_trk_g2_5
T_8_12_wire_logic_cluster/lc_4/in_3

T_9_9_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_42
T_8_12_lc_trk_g1_7
T_8_12_wire_logic_cluster/lc_5/in_1

T_9_9_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_42
T_8_12_lc_trk_g1_7
T_8_12_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.didpuu0.didpsones.un1_q_cry_1
T_8_12_wire_logic_cluster/lc_1/cout
T_8_12_wire_logic_cluster/lc_2/in_3

Net : Lab_UT.didpuu0.didpsones.q_RNO_0Z0Z_2
T_8_12_wire_logic_cluster/lc_2/out
T_7_12_lc_trk_g2_2
T_7_12_wire_logic_cluster/lc_2/in_0

End 

Net : uu2.l_countZ0Z_7
T_4_11_wire_logic_cluster/lc_5/out
T_4_12_lc_trk_g0_5
T_4_12_wire_logic_cluster/lc_1/in_0

T_4_11_wire_logic_cluster/lc_5/out
T_4_10_sp4_v_t_42
T_4_13_lc_trk_g0_2
T_4_13_wire_logic_cluster/lc_3/in_1

T_4_11_wire_logic_cluster/lc_5/out
T_4_11_lc_trk_g1_5
T_4_11_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.l_countZ0Z_1
T_4_11_wire_logic_cluster/lc_0/out
T_4_12_lc_trk_g0_0
T_4_12_wire_logic_cluster/lc_1/in_1

T_4_11_wire_logic_cluster/lc_0/out
T_4_11_lc_trk_g1_0
T_4_11_wire_logic_cluster/lc_4/in_3

T_4_11_wire_logic_cluster/lc_0/out
T_4_11_lc_trk_g1_0
T_4_11_wire_logic_cluster/lc_1/in_0

T_4_11_wire_logic_cluster/lc_0/out
T_4_11_lc_trk_g1_0
T_4_11_wire_logic_cluster/lc_0/in_3

T_4_11_wire_logic_cluster/lc_0/out
T_4_11_lc_trk_g1_0
T_4_11_wire_logic_cluster/lc_2/in_3

End 

Net : buart.Z_rx.hhZ0Z_0
T_2_11_wire_logic_cluster/lc_5/out
T_3_11_sp4_h_l_10
T_5_11_lc_trk_g3_7
T_5_11_wire_logic_cluster/lc_1/in_1

T_2_11_wire_logic_cluster/lc_5/out
T_3_11_sp4_h_l_10
T_5_11_lc_trk_g3_7
T_5_11_wire_logic_cluster/lc_3/in_3

End 

Net : buart.Z_rx.Z_baudgen.ser_clk_3_cascade_
T_5_11_wire_logic_cluster/lc_5/ltout
T_5_11_wire_logic_cluster/lc_6/in_2

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_3
T_5_10_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g1_2
T_5_11_wire_logic_cluster/lc_5/in_0

T_5_10_wire_logic_cluster/lc_2/out
T_5_10_lc_trk_g3_2
T_5_10_wire_logic_cluster/lc_2/in_1

End 

Net : buart.Z_rx.ser_clk
T_5_11_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g1_6
T_5_10_input_2_5
T_5_10_wire_logic_cluster/lc_5/in_2

T_5_11_wire_logic_cluster/lc_6/out
T_6_10_sp4_v_t_45
T_6_6_sp4_v_t_45
T_6_7_lc_trk_g3_5
T_6_7_wire_logic_cluster/lc_1/in_1

T_5_11_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g1_6
T_5_10_wire_logic_cluster/lc_4/in_1

T_5_11_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g1_6
T_5_10_wire_logic_cluster/lc_6/in_3

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_4
T_5_10_wire_logic_cluster/lc_6/out
T_5_11_lc_trk_g0_6
T_5_11_wire_logic_cluster/lc_5/in_1

T_5_10_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g2_6
T_5_10_wire_logic_cluster/lc_3/in_1

T_5_10_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g2_6
T_5_10_input_2_6
T_5_10_wire_logic_cluster/lc_6/in_2

End 

Net : buart.Z_rx.N_57_i
T_6_7_wire_logic_cluster/lc_1/out
T_7_7_sp4_h_l_2
T_11_7_sp4_h_l_10
T_10_7_sp4_v_t_47
T_9_11_lc_trk_g2_2
T_9_11_wire_logic_cluster/lc_2/cen

T_6_7_wire_logic_cluster/lc_1/out
T_7_7_sp4_h_l_2
T_11_7_sp4_h_l_10
T_10_7_sp4_v_t_47
T_9_11_lc_trk_g2_2
T_9_11_wire_logic_cluster/lc_2/cen

T_6_7_wire_logic_cluster/lc_1/out
T_7_7_sp4_h_l_2
T_11_7_sp4_h_l_10
T_10_7_sp4_v_t_47
T_9_11_lc_trk_g2_2
T_9_11_wire_logic_cluster/lc_2/cen

T_6_7_wire_logic_cluster/lc_1/out
T_7_7_sp4_h_l_2
T_11_7_sp4_h_l_10
T_10_7_sp4_v_t_47
T_9_11_lc_trk_g2_2
T_9_11_wire_logic_cluster/lc_2/cen

T_6_7_wire_logic_cluster/lc_1/out
T_7_7_sp4_h_l_2
T_11_7_sp4_h_l_10
T_10_7_sp4_v_t_47
T_9_11_lc_trk_g2_2
T_9_11_wire_logic_cluster/lc_2/cen

T_6_7_wire_logic_cluster/lc_1/out
T_7_7_sp4_h_l_2
T_11_7_sp4_h_l_10
T_10_7_sp4_v_t_47
T_9_11_lc_trk_g2_2
T_9_11_wire_logic_cluster/lc_2/cen

T_6_7_wire_logic_cluster/lc_1/out
T_7_7_sp4_h_l_2
T_11_7_sp4_h_l_10
T_10_7_sp4_v_t_47
T_9_11_lc_trk_g2_2
T_9_11_wire_logic_cluster/lc_2/cen

T_6_7_wire_logic_cluster/lc_1/out
T_6_4_sp4_v_t_42
T_6_8_sp4_v_t_47
T_6_12_lc_trk_g0_2
T_6_12_wire_logic_cluster/lc_1/cen

End 

Net : Lab_UT.didpuu0.didpsones.un1_q_cry_0
T_8_12_wire_logic_cluster/lc_0/cout
T_8_12_wire_logic_cluster/lc_1/in_3

Net : buart.Z_rx.Z_baudgen.counterZ0Z_5
T_5_10_wire_logic_cluster/lc_4/out
T_5_11_lc_trk_g1_4
T_5_11_input_2_5
T_5_11_wire_logic_cluster/lc_5/in_2

T_5_10_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g0_4
T_5_10_input_2_4
T_5_10_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.didpuu0.didpsones.q_RNO_0Z0Z_1
T_8_12_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g2_1
T_8_12_wire_logic_cluster/lc_7/in_0

End 

Net : uu2.l_countZ0Z_9
T_4_13_wire_logic_cluster/lc_4/out
T_4_12_lc_trk_g0_4
T_4_12_wire_logic_cluster/lc_1/in_3

T_4_13_wire_logic_cluster/lc_4/out
T_4_13_lc_trk_g1_4
T_4_13_wire_logic_cluster/lc_0/in_3

T_4_13_wire_logic_cluster/lc_4/out
T_4_13_lc_trk_g1_4
T_4_13_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_22
T_6_10_wire_logic_cluster/lc_1/out
T_6_6_sp4_v_t_39
T_6_8_lc_trk_g2_2
T_6_8_wire_logic_cluster/lc_5/in_1

End 

Net : buart.Z_rx.N_29_0_i_2
T_6_7_wire_logic_cluster/lc_6/out
T_6_4_sp4_v_t_36
T_6_5_lc_trk_g2_4
T_6_5_wire_logic_cluster/lc_4/in_0

T_6_7_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g0_6
T_6_6_wire_logic_cluster/lc_1/in_1

T_6_7_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g0_6
T_6_6_wire_logic_cluster/lc_3/in_1

T_6_7_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g1_6
T_6_6_wire_logic_cluster/lc_2/in_3

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_1
T_5_11_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g0_2
T_5_11_wire_logic_cluster/lc_5/in_3

T_5_11_wire_logic_cluster/lc_2/out
T_5_10_lc_trk_g1_2
T_5_10_wire_logic_cluster/lc_0/in_1

T_5_11_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g0_2
T_5_11_wire_logic_cluster/lc_2/in_0

End 

Net : Lab_UT.secuu0.l_countZ0Z_18
T_5_5_wire_logic_cluster/lc_6/out
T_5_4_lc_trk_g1_6
T_5_4_wire_logic_cluster/lc_5/in_0

T_5_5_wire_logic_cluster/lc_6/out
T_5_5_lc_trk_g3_6
T_5_5_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.secuu0.l_countZ0Z_15
T_4_5_wire_logic_cluster/lc_6/out
T_5_4_lc_trk_g2_6
T_5_4_wire_logic_cluster/lc_5/in_1

T_4_5_wire_logic_cluster/lc_6/out
T_4_5_lc_trk_g3_6
T_4_5_wire_logic_cluster/lc_3/in_0

T_4_5_wire_logic_cluster/lc_6/out
T_4_5_lc_trk_g3_6
T_4_5_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.w_addr_userZ0Z_4
T_7_7_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g1_6
T_7_7_wire_logic_cluster/lc_2/in_1

T_7_7_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g1_6
T_7_7_wire_logic_cluster/lc_7/in_0

T_7_7_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g1_6
T_7_7_wire_logic_cluster/lc_0/in_1

T_7_7_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g1_6
T_7_7_wire_logic_cluster/lc_6/in_1

T_7_7_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g0_6
T_7_7_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.didpuu0.didpsones.q_RNO_0Z0Z_0
T_8_12_wire_logic_cluster/lc_0/out
T_8_12_lc_trk_g1_0
T_8_12_wire_logic_cluster/lc_5/in_0

End 

Net : resetGen.un3_reset_count_i_a3Z0Z_7
T_6_7_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g3_3
T_5_7_wire_logic_cluster/lc_3/in_3

End 

Net : resetGen.N_104
T_5_7_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g0_3
T_5_7_wire_logic_cluster/lc_1/in_0

T_5_7_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g0_3
T_5_7_wire_logic_cluster/lc_7/in_0

T_5_7_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g0_3
T_5_7_wire_logic_cluster/lc_2/in_3

T_5_7_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g0_3
T_5_7_wire_logic_cluster/lc_0/in_3

End 

Net : bu_rx_data_5
T_9_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g1_3
T_9_11_wire_logic_cluster/lc_0/in_0

T_9_11_wire_logic_cluster/lc_3/out
T_9_2_sp12_v_t_22
T_9_8_lc_trk_g3_5
T_9_8_wire_logic_cluster/lc_5/in_3

T_9_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g1_3
T_9_11_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.dspStr.cntZ0Z_0
T_9_5_wire_logic_cluster/lc_0/out
T_8_5_lc_trk_g3_0
T_8_5_wire_logic_cluster/lc_4/in_3

T_9_5_wire_logic_cluster/lc_0/out
T_9_5_lc_trk_g1_0
T_9_5_wire_logic_cluster/lc_0/in_1

T_9_5_wire_logic_cluster/lc_0/out
T_8_5_sp4_h_l_8
T_4_5_sp4_h_l_8
T_7_5_sp4_v_t_36
T_6_9_lc_trk_g1_1
T_6_9_wire_logic_cluster/lc_3/in_3

End 

Net : resetGen.un3_reset_count_i_a3Z0Z_5
T_9_11_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_37
T_6_7_sp4_h_l_6
T_6_7_lc_trk_g1_3
T_6_7_wire_logic_cluster/lc_3/in_1

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_1
T_7_13_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g1_0
T_7_14_wire_logic_cluster/lc_7/in_0

T_7_13_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g0_0
T_7_14_input_2_0
T_7_14_wire_logic_cluster/lc_0/in_2

T_7_13_wire_logic_cluster/lc_0/out
T_7_13_lc_trk_g1_0
T_7_13_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.secuu0.un4_l_count_0
T_5_4_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_44
T_5_6_lc_trk_g1_4
T_5_6_wire_logic_cluster/lc_7/in_0

T_5_4_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_44
T_4_5_lc_trk_g2_1
T_4_5_wire_logic_cluster/lc_7/in_0

T_5_4_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_44
T_4_5_lc_trk_g2_1
T_4_5_wire_logic_cluster/lc_6/in_1

T_5_4_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_44
T_4_6_lc_trk_g3_4
T_4_6_wire_logic_cluster/lc_4/in_1

T_5_4_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_44
T_5_6_lc_trk_g1_4
T_5_6_wire_logic_cluster/lc_0/in_1

T_5_4_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_44
T_4_6_lc_trk_g3_4
T_4_6_input_2_5
T_4_6_wire_logic_cluster/lc_5/in_2

T_5_4_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_44
T_5_6_lc_trk_g1_4
T_5_6_wire_logic_cluster/lc_6/in_3

T_5_4_wire_logic_cluster/lc_6/out
T_5_5_lc_trk_g0_6
T_5_5_wire_logic_cluster/lc_2/in_0

T_5_4_wire_logic_cluster/lc_6/out
T_5_5_lc_trk_g0_6
T_5_5_wire_logic_cluster/lc_6/in_0

T_5_4_wire_logic_cluster/lc_6/out
T_5_5_lc_trk_g0_6
T_5_5_wire_logic_cluster/lc_1/in_1

T_5_4_wire_logic_cluster/lc_6/out
T_5_5_lc_trk_g0_6
T_5_5_wire_logic_cluster/lc_3/in_1

T_5_4_wire_logic_cluster/lc_6/out
T_4_4_lc_trk_g3_6
T_4_4_wire_logic_cluster/lc_0/in_1

End 

Net : buart.Z_rx.hhZ0Z_1
T_5_11_wire_logic_cluster/lc_3/out
T_5_11_lc_trk_g0_3
T_5_11_wire_logic_cluster/lc_1/in_0

T_5_11_wire_logic_cluster/lc_3/out
T_6_12_lc_trk_g2_3
T_6_12_wire_logic_cluster/lc_0/in_3

End 

Net : bu_rx_data_1
T_9_11_wire_logic_cluster/lc_2/out
T_9_11_lc_trk_g3_2
T_9_11_wire_logic_cluster/lc_0/in_1

T_9_11_wire_logic_cluster/lc_2/out
T_9_7_sp4_v_t_41
T_9_8_lc_trk_g3_1
T_9_8_wire_logic_cluster/lc_1/in_3

T_9_11_wire_logic_cluster/lc_2/out
T_9_11_lc_trk_g3_2
T_9_11_wire_logic_cluster/lc_1/in_0

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_0
T_7_13_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g1_1
T_7_14_wire_logic_cluster/lc_7/in_1

T_7_13_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g0_1
T_7_14_wire_logic_cluster/lc_0/in_1

T_7_13_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g3_1
T_7_13_wire_logic_cluster/lc_0/in_0

T_7_13_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g3_1
T_7_13_wire_logic_cluster/lc_1/in_3

End 

Net : bu_rx_data_6
T_9_11_wire_logic_cluster/lc_4/out
T_9_11_lc_trk_g0_4
T_9_11_input_2_0
T_9_11_wire_logic_cluster/lc_0/in_2

T_9_11_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_45
T_9_8_lc_trk_g2_5
T_9_8_wire_logic_cluster/lc_6/in_3

T_9_11_wire_logic_cluster/lc_4/out
T_9_11_lc_trk_g0_4
T_9_11_wire_logic_cluster/lc_3/in_3

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_0
T_5_11_wire_logic_cluster/lc_0/out
T_5_11_lc_trk_g1_0
T_5_11_wire_logic_cluster/lc_6/in_3

T_5_11_wire_logic_cluster/lc_0/out
T_5_10_lc_trk_g0_0
T_5_10_input_2_0
T_5_10_wire_logic_cluster/lc_0/in_2

T_5_11_wire_logic_cluster/lc_0/out
T_5_11_lc_trk_g1_0
T_5_11_wire_logic_cluster/lc_0/in_1

T_5_11_wire_logic_cluster/lc_0/out
T_5_11_lc_trk_g1_0
T_5_11_wire_logic_cluster/lc_2/in_3

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_2
T_7_14_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g2_1
T_7_14_input_2_7
T_7_14_wire_logic_cluster/lc_7/in_2

T_7_14_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g2_1
T_7_14_input_2_1
T_7_14_wire_logic_cluster/lc_1/in_2

End 

Net : buart.Z_tx.un1_bitcount_cry_2
T_8_13_wire_logic_cluster/lc_2/cout
T_8_13_wire_logic_cluster/lc_3/in_3

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_2
T_5_11_wire_logic_cluster/lc_7/out
T_5_11_lc_trk_g2_7
T_5_11_wire_logic_cluster/lc_6/in_1

T_5_11_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g0_7
T_5_10_input_2_1
T_5_10_wire_logic_cluster/lc_1/in_2

T_5_11_wire_logic_cluster/lc_7/out
T_5_11_lc_trk_g2_7
T_5_11_wire_logic_cluster/lc_7/in_0

End 

Net : bu_rx_data_0
T_9_11_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g2_1
T_9_11_wire_logic_cluster/lc_0/in_3

T_9_11_wire_logic_cluster/lc_1/out
T_10_7_sp4_v_t_38
T_9_8_lc_trk_g2_6
T_9_8_wire_logic_cluster/lc_0/in_0

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_21
T_6_10_wire_logic_cluster/lc_0/out
T_6_6_sp12_v_t_23
T_6_8_lc_trk_g2_4
T_6_8_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT_dicRun
T_5_9_wire_logic_cluster/lc_7/out
T_3_9_sp12_h_l_1
T_9_9_lc_trk_g0_6
T_9_9_wire_logic_cluster/lc_5/in_3

T_5_9_wire_logic_cluster/lc_7/out
T_6_10_lc_trk_g3_7
T_6_10_wire_logic_cluster/lc_5/in_3

T_5_9_wire_logic_cluster/lc_7/out
T_6_10_lc_trk_g3_7
T_6_10_wire_logic_cluster/lc_7/in_1

T_5_9_wire_logic_cluster/lc_7/out
T_3_9_sp12_h_l_1
T_11_9_lc_trk_g0_2
T_11_9_wire_logic_cluster/lc_6/in_0

End 

Net : bu_rx_data_4
T_9_11_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_47
T_9_3_sp4_v_t_36
T_9_6_lc_trk_g1_4
T_9_6_wire_logic_cluster/lc_1/in_0

T_9_11_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_47
T_9_8_lc_trk_g2_7
T_9_8_wire_logic_cluster/lc_4/in_3

T_9_11_wire_logic_cluster/lc_5/out
T_9_11_lc_trk_g2_5
T_9_11_wire_logic_cluster/lc_6/in_3

End 

Net : resetGen.un3_reset_count_i_a3Z0Z_4
T_9_6_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_42
T_6_7_sp4_h_l_0
T_5_7_lc_trk_g0_0
T_5_7_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.w_addr_displaying_4_fast_8
T_8_11_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g2_7
T_9_10_wire_logic_cluster/lc_2/in_1

End 

Net : bu_rx_data_3
T_9_11_wire_logic_cluster/lc_6/out
T_10_9_sp4_v_t_40
T_10_5_sp4_v_t_36
T_9_6_lc_trk_g2_4
T_9_6_wire_logic_cluster/lc_1/in_1

T_9_11_wire_logic_cluster/lc_6/out
T_10_9_sp4_v_t_40
T_10_5_sp4_v_t_36
T_9_8_lc_trk_g2_4
T_9_8_wire_logic_cluster/lc_3/in_3

T_9_11_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g2_6
T_9_11_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.didpuu0.didpsones.q_RNO_0Z0Z_3_cascade_
T_8_12_wire_logic_cluster/lc_3/ltout
T_8_12_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.didpuu0.didpsones.un1_q_cry_2
T_8_12_wire_logic_cluster/lc_2/cout
T_8_12_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.secuu0.un153_ci
T_5_6_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g1_5
T_5_5_wire_logic_cluster/lc_5/in_1

T_5_6_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g3_5
T_4_6_wire_logic_cluster/lc_4/in_0

T_5_6_wire_logic_cluster/lc_5/out
T_4_5_lc_trk_g3_5
T_4_5_wire_logic_cluster/lc_6/in_0

T_5_6_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g3_5
T_4_6_wire_logic_cluster/lc_6/in_0

T_5_6_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g0_5
T_5_5_wire_logic_cluster/lc_2/in_1

T_5_6_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g3_5
T_4_6_wire_logic_cluster/lc_3/in_1

T_5_6_wire_logic_cluster/lc_5/out
T_4_5_lc_trk_g2_5
T_4_5_wire_logic_cluster/lc_4/in_1

T_5_6_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g0_5
T_5_5_input_2_3
T_5_5_wire_logic_cluster/lc_3/in_2

T_5_6_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g1_5
T_5_5_input_2_4
T_5_5_wire_logic_cluster/lc_4/in_2

T_5_6_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g3_5
T_4_6_wire_logic_cluster/lc_7/in_3

T_5_6_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g3_5
T_4_6_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.secuu0.un131_ci_3
T_2_6_wire_logic_cluster/lc_1/out
T_3_6_sp4_h_l_2
T_5_6_lc_trk_g2_7
T_5_6_wire_logic_cluster/lc_5/in_0

T_2_6_wire_logic_cluster/lc_1/out
T_3_6_sp4_h_l_2
T_5_6_lc_trk_g2_7
T_5_6_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.secuu0.un263_ci_cascade_
T_5_5_wire_logic_cluster/lc_5/ltout
T_5_5_wire_logic_cluster/lc_6/in_2

End 

Net : buart__tx_uart_busy_0_cascade_
T_8_13_wire_logic_cluster/lc_5/ltout
T_8_13_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT_dspStr_un36_dOut
T_8_7_wire_logic_cluster/lc_6/out
T_8_6_sp4_v_t_44
T_5_6_sp4_h_l_3
T_6_6_lc_trk_g2_3
T_6_6_wire_logic_cluster/lc_5/in_0

End 

Net : Lab_UT.secuu0.delay_lineZ0Z_0
T_4_4_wire_logic_cluster/lc_7/out
T_5_4_lc_trk_g1_7
T_5_4_wire_logic_cluster/lc_7/in_3

T_4_4_wire_logic_cluster/lc_7/out
T_4_4_lc_trk_g1_7
T_4_4_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.secuu0.delay_lineZ0Z_1
T_4_4_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g1_1
T_5_4_wire_logic_cluster/lc_7/in_1

End 

Net : buart.Z_tx.un1_bitcount_axb_3
T_8_13_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g3_7
T_8_13_wire_logic_cluster/lc_3/in_1

End 

Net : resetGen.N_104_cascade_
T_5_7_wire_logic_cluster/lc_3/ltout
T_5_7_wire_logic_cluster/lc_4/in_2

End 

Net : buart.Z_rx.startbit_cascade_
T_5_11_wire_logic_cluster/lc_1/ltout
T_5_11_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.w_addr_displaying_4_8_cascade_
T_8_11_wire_logic_cluster/lc_1/ltout
T_8_11_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.un15_w_data_displaying_cascade_
T_8_11_wire_logic_cluster/lc_3/ltout
T_8_11_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.w_addr_displaying_4_rep1_8_cascade_
T_6_11_wire_logic_cluster/lc_1/ltout
T_6_11_wire_logic_cluster/lc_2/in_2

End 

Net : buart.Z_rx.N_29_0_i_2_cascade_
T_6_7_wire_logic_cluster/lc_6/ltout
T_6_7_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.w_addr_displaying_4_3
T_9_9_wire_logic_cluster/lc_1/out
T_9_9_sp4_h_l_7
T_5_9_sp4_h_l_10
T_8_5_sp4_v_t_47
T_7_8_lc_trk_g3_7
T_7_8_wire_logic_cluster/lc_6/in_0

End 

Net : buart.Z_rx.N_103_cascade_
T_6_7_wire_logic_cluster/lc_0/ltout
T_6_7_wire_logic_cluster/lc_1/in_2

End 

Net : buart.Z_rx.N_91_cascade_
T_6_7_wire_logic_cluster/lc_5/ltout
T_6_7_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.r_data_wire_2
T_3_7_wire_bram/ram/RDATA_4
T_2_7_sp4_h_l_0
T_5_7_sp4_v_t_37
T_5_11_sp4_v_t_38
T_5_12_lc_trk_g3_6
T_5_12_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.r_data_wire_5
T_3_8_wire_bram/ram/RDATA_10
T_4_8_sp4_h_l_4
T_3_8_sp4_v_t_47
T_4_12_sp4_h_l_4
T_5_12_lc_trk_g2_4
T_5_12_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.r_data_wire_1
T_3_7_wire_bram/ram/RDATA_2
T_3_4_sp4_v_t_44
T_3_8_sp4_v_t_37
T_4_12_sp4_h_l_6
T_5_12_lc_trk_g2_6
T_5_12_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.r_data_wire_0
T_3_7_wire_bram/ram/RDATA_0
T_3_4_sp4_v_t_40
T_3_8_sp4_v_t_36
T_4_12_sp4_h_l_1
T_5_12_lc_trk_g2_1
T_5_12_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.secuu0.un142_ci_0
T_2_6_wire_logic_cluster/lc_2/out
T_0_6_span12_horz_8
T_5_6_lc_trk_g1_3
T_5_6_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.secuu0.un131_ci_3_cascade_
T_2_6_wire_logic_cluster/lc_1/ltout
T_2_6_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.r_data_wire_6
T_3_8_wire_bram/ram/RDATA_12
T_3_0_span12_vert_23
T_4_12_sp12_h_l_0
T_5_12_lc_trk_g1_4
T_5_12_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.r_data_wire_3
T_3_7_wire_bram/ram/RDATA_6
T_0_7_span12_horz_15
T_5_7_sp12_v_t_23
T_5_12_lc_trk_g3_7
T_5_12_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.secuu0.un241_ci_2
T_4_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g0_3
T_5_5_input_2_5
T_5_5_wire_logic_cluster/lc_5/in_2

T_4_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g0_3
T_5_5_wire_logic_cluster/lc_3/in_0

T_4_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g0_3
T_5_5_wire_logic_cluster/lc_4/in_1

End 

Net : buart.Z_rx.bitcount_cry_2
T_6_5_wire_logic_cluster/lc_2/cout
T_6_5_wire_logic_cluster/lc_3/in_3

Net : buart.Z_rx.bitcount_cry_2_THRU_CO
T_6_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_47
T_6_6_lc_trk_g2_2
T_6_6_input_2_2
T_6_6_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.r_data_wire_4
T_3_8_wire_bram/ram/RDATA_8
T_2_8_sp4_h_l_8
T_5_8_sp4_v_t_45
T_5_12_lc_trk_g1_0
T_5_12_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.r_data_wire_7
T_3_8_wire_bram/ram/RDATA_14
T_2_8_sp4_h_l_4
T_5_8_sp4_v_t_41
T_5_12_lc_trk_g0_4
T_5_12_wire_logic_cluster/lc_7/in_3

End 

Net : bu_rx_data_2
T_9_11_wire_logic_cluster/lc_7/out
T_9_10_sp4_v_t_46
T_6_10_sp4_h_l_5
T_5_6_sp4_v_t_47
T_5_7_lc_trk_g2_7
T_5_7_wire_logic_cluster/lc_3/in_0

T_9_11_wire_logic_cluster/lc_7/out
T_9_10_sp4_v_t_46
T_9_6_sp4_v_t_42
T_9_8_lc_trk_g3_7
T_9_8_wire_logic_cluster/lc_2/in_0

T_9_11_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g2_7
T_9_11_wire_logic_cluster/lc_2/in_3

End 

Net : buart.Z_rx.bitcount_cry_0
T_6_5_wire_logic_cluster/lc_0/cout
T_6_5_wire_logic_cluster/lc_1/in_3

Net : buart.Z_rx.bitcount_cry_0_THRU_CO
T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_4_7_sp4_h_l_4
T_6_7_lc_trk_g3_1
T_6_7_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.w_addr_displaying_4_fast_3
T_9_9_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_36
T_8_10_lc_trk_g1_1
T_8_10_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.secuu0.un197_ci_9
T_4_5_wire_logic_cluster/lc_2/out
T_4_5_lc_trk_g3_2
T_4_5_wire_logic_cluster/lc_0/in_1

T_4_5_wire_logic_cluster/lc_2/out
T_4_5_lc_trk_g3_2
T_4_5_wire_logic_cluster/lc_5/in_0

T_4_5_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g1_2
T_4_6_wire_logic_cluster/lc_3/in_0

T_4_5_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g1_2
T_4_6_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.secuu0.un208_ci_0
T_4_5_wire_logic_cluster/lc_0/out
T_4_6_lc_trk_g0_0
T_4_6_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.un415_ci
T_7_5_wire_logic_cluster/lc_0/out
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_45
T_7_7_lc_trk_g3_5
T_7_7_wire_logic_cluster/lc_6/in_0

T_7_5_wire_logic_cluster/lc_0/out
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_45
T_7_7_lc_trk_g3_5
T_7_7_wire_logic_cluster/lc_5/in_1

T_7_5_wire_logic_cluster/lc_0/out
T_7_6_lc_trk_g1_0
T_7_6_wire_logic_cluster/lc_6/in_1

T_7_5_wire_logic_cluster/lc_0/out
T_7_6_lc_trk_g1_0
T_7_6_wire_logic_cluster/lc_0/in_3

T_7_5_wire_logic_cluster/lc_0/out
T_7_6_lc_trk_g1_0
T_7_6_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.secuu0.un109_ci
T_5_6_wire_logic_cluster/lc_4/out
T_6_5_sp4_v_t_41
T_3_5_sp4_h_l_4
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_0/in_0

T_5_6_wire_logic_cluster/lc_4/out
T_4_5_lc_trk_g2_4
T_4_5_wire_logic_cluster/lc_7/in_1

T_5_6_wire_logic_cluster/lc_4/out
T_5_6_lc_trk_g0_4
T_5_6_input_2_6
T_5_6_wire_logic_cluster/lc_6/in_2

T_5_6_wire_logic_cluster/lc_4/out
T_5_6_lc_trk_g0_4
T_5_6_wire_logic_cluster/lc_7/in_3

End 

Net : buart.Z_rx.bitcount_cry_1_THRU_CO
T_6_5_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g1_2
T_6_6_input_2_3
T_6_6_wire_logic_cluster/lc_3/in_2

End 

Net : buart.Z_rx.bitcount_cry_1
T_6_5_wire_logic_cluster/lc_1/cout
T_6_5_wire_logic_cluster/lc_2/in_3

Net : uu2.un415_ci_0
T_4_11_wire_logic_cluster/lc_7/out
T_4_8_sp4_v_t_38
T_4_9_lc_trk_g2_6
T_4_9_wire_logic_cluster/lc_4/in_0

T_4_11_wire_logic_cluster/lc_7/out
T_4_8_sp4_v_t_38
T_4_9_lc_trk_g2_6
T_4_9_wire_logic_cluster/lc_1/in_3

T_4_11_wire_logic_cluster/lc_7/out
T_4_8_sp4_v_t_38
T_4_9_lc_trk_g2_6
T_4_9_wire_logic_cluster/lc_3/in_3

T_4_11_wire_logic_cluster/lc_7/out
T_4_10_lc_trk_g0_7
T_4_10_wire_logic_cluster/lc_5/in_0

T_4_11_wire_logic_cluster/lc_7/out
T_4_10_lc_trk_g0_7
T_4_10_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.r_addrZ0Z_3
T_4_9_wire_logic_cluster/lc_0/out
T_5_7_sp4_v_t_44
T_4_11_lc_trk_g2_1
T_4_11_input_2_7
T_4_11_wire_logic_cluster/lc_7/in_2

T_4_9_wire_logic_cluster/lc_0/out
T_4_9_lc_trk_g2_0
T_4_9_input_2_0
T_4_9_wire_logic_cluster/lc_0/in_2

T_4_9_wire_logic_cluster/lc_0/out
T_3_8_lc_trk_g3_0
T_3_8_input0_3
T_3_8_wire_bram/ram/RADDR_3

End 

Net : bu_rx_data_7
T_6_12_wire_logic_cluster/lc_0/out
T_6_9_sp4_v_t_40
T_6_5_sp4_v_t_36
T_5_7_lc_trk_g0_1
T_5_7_input_2_3
T_5_7_wire_logic_cluster/lc_3/in_2

T_6_12_wire_logic_cluster/lc_0/out
T_6_12_sp4_h_l_5
T_9_8_sp4_v_t_40
T_10_8_sp4_h_l_5
T_9_8_lc_trk_g1_5
T_9_8_wire_logic_cluster/lc_7/in_3

T_6_12_wire_logic_cluster/lc_0/out
T_6_12_sp4_h_l_5
T_9_8_sp4_v_t_40
T_9_11_lc_trk_g1_0
T_9_11_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.un306_ci
T_4_11_wire_logic_cluster/lc_4/out
T_4_10_sp4_v_t_40
T_4_13_lc_trk_g0_0
T_4_13_wire_logic_cluster/lc_0/in_0

T_4_11_wire_logic_cluster/lc_4/out
T_4_10_sp4_v_t_40
T_4_13_lc_trk_g0_0
T_4_13_wire_logic_cluster/lc_2/in_0

T_4_11_wire_logic_cluster/lc_4/out
T_4_10_sp4_v_t_40
T_4_13_lc_trk_g0_0
T_4_13_wire_logic_cluster/lc_4/in_0

T_4_11_wire_logic_cluster/lc_4/out
T_4_10_sp4_v_t_40
T_4_13_lc_trk_g0_0
T_4_13_wire_logic_cluster/lc_7/in_1

T_4_11_wire_logic_cluster/lc_4/out
T_4_10_sp4_v_t_40
T_4_13_lc_trk_g0_0
T_4_13_wire_logic_cluster/lc_5/in_1

T_4_11_wire_logic_cluster/lc_4/out
T_4_10_sp4_v_t_40
T_4_13_lc_trk_g0_0
T_4_13_input_2_6
T_4_13_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.un372_ci_cascade_
T_4_13_wire_logic_cluster/lc_0/ltout
T_4_13_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.r_addrZ0Z_0
T_4_10_wire_logic_cluster/lc_2/out
T_4_7_sp4_v_t_44
T_4_11_lc_trk_g1_1
T_4_11_wire_logic_cluster/lc_7/in_3

T_4_10_wire_logic_cluster/lc_2/out
T_4_8_sp12_v_t_23
T_0_8_span12_horz_16
T_3_8_lc_trk_g1_7
T_3_8_input0_0
T_3_8_wire_bram/ram/RADDR_0

T_4_10_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g3_2
T_4_10_wire_logic_cluster/lc_1/in_0

T_4_10_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g3_2
T_4_10_wire_logic_cluster/lc_2/in_3

T_4_10_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g3_2
T_4_10_wire_logic_cluster/lc_0/in_3

T_4_10_wire_logic_cluster/lc_2/out
T_4_9_lc_trk_g1_2
T_4_9_wire_logic_cluster/lc_0/in_3

End 

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_3_THRU_CO
T_5_10_wire_logic_cluster/lc_3/out
T_5_10_lc_trk_g0_3
T_5_10_wire_logic_cluster/lc_6/in_1

End 

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_3
T_5_10_wire_logic_cluster/lc_2/cout
T_5_10_wire_logic_cluster/lc_3/in_3

Net : Lab_UT.secuu0.un109_ci_cascade_
T_5_6_wire_logic_cluster/lc_4/ltout
T_5_6_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.o_adder_vbuf_w_addr_user_7_cascade_
T_7_6_wire_logic_cluster/lc_0/ltout
T_7_6_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.un437_ci_3
T_7_7_wire_logic_cluster/lc_0/out
T_7_5_sp4_v_t_45
T_7_6_lc_trk_g2_5
T_7_6_wire_logic_cluster/lc_0/in_1

T_7_7_wire_logic_cluster/lc_0/out
T_7_5_sp4_v_t_45
T_7_6_lc_trk_g2_5
T_7_6_wire_logic_cluster/lc_2/in_1

T_7_7_wire_logic_cluster/lc_0/out
T_7_6_lc_trk_g0_0
T_7_6_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.secuu0.un197_ci_9_cascade_
T_4_5_wire_logic_cluster/lc_2/ltout
T_4_5_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.vbuf_count.un372_ci_8_1
T_4_13_wire_logic_cluster/lc_3/out
T_4_13_lc_trk_g1_3
T_4_13_input_2_0
T_4_13_wire_logic_cluster/lc_0/in_2

T_4_13_wire_logic_cluster/lc_3/out
T_4_13_lc_trk_g1_3
T_4_13_input_2_2
T_4_13_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.un339_ci_0
T_4_11_wire_logic_cluster/lc_6/out
T_4_11_lc_trk_g2_6
T_4_11_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.r_addrZ0Z_1
T_4_10_wire_logic_cluster/lc_1/out
T_4_11_lc_trk_g0_1
T_4_11_wire_logic_cluster/lc_7/in_0

T_4_10_wire_logic_cluster/lc_1/out
T_4_7_sp4_v_t_42
T_3_8_lc_trk_g3_2
T_3_8_input0_1
T_3_8_wire_bram/ram/RADDR_1

T_4_10_wire_logic_cluster/lc_1/out
T_4_10_lc_trk_g3_1
T_4_10_wire_logic_cluster/lc_1/in_1

T_4_10_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g0_1
T_4_9_wire_logic_cluster/lc_0/in_1

T_4_10_wire_logic_cluster/lc_1/out
T_4_10_lc_trk_g3_1
T_4_10_input_2_0
T_4_10_wire_logic_cluster/lc_0/in_2

End 

Net : uu2.r_addrZ0Z_2
T_4_10_wire_logic_cluster/lc_0/out
T_4_11_lc_trk_g0_0
T_4_11_wire_logic_cluster/lc_7/in_1

T_4_10_wire_logic_cluster/lc_0/out
T_4_6_sp4_v_t_37
T_3_8_lc_trk_g0_0
T_3_8_input0_2
T_3_8_wire_bram/ram/RADDR_2

T_4_10_wire_logic_cluster/lc_0/out
T_4_9_lc_trk_g0_0
T_4_9_wire_logic_cluster/lc_0/in_0

T_4_10_wire_logic_cluster/lc_0/out
T_4_10_lc_trk_g3_0
T_4_10_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.secuu0.un230_ci_1_cascade_
T_4_5_wire_logic_cluster/lc_5/ltout
T_4_5_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.o_adder_vbuf_w_addr_user_8_cascade_
T_7_6_wire_logic_cluster/lc_6/ltout
T_7_6_wire_logic_cluster/lc_7/in_2

End 

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_1
T_5_10_wire_logic_cluster/lc_0/cout
T_5_10_wire_logic_cluster/lc_1/in_3

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_1_THRU_CO
T_5_10_wire_logic_cluster/lc_1/out
T_5_11_lc_trk_g1_1
T_5_11_wire_logic_cluster/lc_7/in_3

End 

Net : resetGen.reset_countZ0Z_0
T_5_7_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g0_2
T_5_7_wire_logic_cluster/lc_5/in_3

T_5_7_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g0_2
T_5_7_wire_logic_cluster/lc_6/in_0

T_5_7_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g0_2
T_5_7_wire_logic_cluster/lc_2/in_0

T_5_7_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g0_2
T_5_7_wire_logic_cluster/lc_4/in_0

End 

Net : resetGen.reset_countZ0Z_1
T_5_7_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g1_4
T_5_7_wire_logic_cluster/lc_5/in_0

T_5_7_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g1_4
T_5_7_wire_logic_cluster/lc_6/in_1

T_5_7_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g1_4
T_5_7_wire_logic_cluster/lc_4/in_3

End 

Net : resetGen.N_84
T_5_7_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g3_5
T_5_7_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.didpuu0.didpsones.q13_0
T_7_12_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g0_1
T_8_12_wire_logic_cluster/lc_4/in_1

T_7_12_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g0_1
T_8_12_input_2_5
T_8_12_wire_logic_cluster/lc_5/in_2

T_7_12_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g0_1
T_8_12_input_2_7
T_8_12_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.vbuf_raddr.un437_ci_3
T_4_10_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g0_6
T_4_9_wire_logic_cluster/lc_3/in_1

T_4_10_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g0_6
T_4_9_input_2_4
T_4_9_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.r_addrZ0Z_4
T_4_10_wire_logic_cluster/lc_4/out
T_4_10_lc_trk_g1_4
T_4_10_wire_logic_cluster/lc_6/in_3

T_4_10_wire_logic_cluster/lc_4/out
T_4_6_sp4_v_t_45
T_3_8_lc_trk_g2_0
T_3_8_input0_4
T_3_8_wire_bram/ram/RADDR_4

T_4_10_wire_logic_cluster/lc_4/out
T_4_10_lc_trk_g1_4
T_4_10_wire_logic_cluster/lc_4/in_1

T_4_10_wire_logic_cluster/lc_4/out
T_4_9_lc_trk_g0_4
T_4_9_wire_logic_cluster/lc_1/in_1

T_4_10_wire_logic_cluster/lc_4/out
T_4_10_lc_trk_g1_4
T_4_10_input_2_5
T_4_10_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.secuu0.un186_ci_0
T_4_5_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g1_1
T_5_5_input_2_2
T_5_5_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.secuu0.un87_ci
T_5_6_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g0_2
T_5_6_input_2_0
T_5_6_wire_logic_cluster/lc_0/in_2

End 

Net : buart.Z_rx.bitcount_cry_3
T_6_5_wire_logic_cluster/lc_3/cout
T_6_5_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.r_addrZ0Z_5
T_4_10_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g2_5
T_4_10_wire_logic_cluster/lc_6/in_1

T_4_10_wire_logic_cluster/lc_5/out
T_4_6_sp4_v_t_47
T_3_8_lc_trk_g0_1
T_3_8_input0_5
T_3_8_wire_bram/ram/RADDR_5

T_4_10_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g0_5
T_4_9_wire_logic_cluster/lc_1/in_0

T_4_10_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g1_5
T_4_10_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.w_addr_displaying_4_rep1_3_cascade_
T_7_11_wire_logic_cluster/lc_1/ltout
T_7_11_wire_logic_cluster/lc_2/in_2

End 

Net : resetGen.reset_countZ0Z_2
T_5_7_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g1_0
T_5_7_wire_logic_cluster/lc_6/in_3

T_5_7_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g2_0
T_5_7_input_2_0
T_5_7_wire_logic_cluster/lc_0/in_2

End 

Net : resetGen.N_86
T_5_7_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g2_6
T_5_7_wire_logic_cluster/lc_1/in_3

End 

Net : buart.Z_tx.Z_baudgen.un2_counter_cry_5
T_7_14_wire_logic_cluster/lc_4/cout
T_7_14_wire_logic_cluster/lc_5/in_3

End 

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_4
T_5_10_wire_logic_cluster/lc_3/cout
T_5_10_wire_logic_cluster/lc_4/in_3

End 

Net : buart.Z_tx.Z_baudgen.un2_counter_cry_4
T_7_14_wire_logic_cluster/lc_3/cout
T_7_14_wire_logic_cluster/lc_4/in_3

Net : buart.Z_rx.ser_clk_cascade_
T_5_11_wire_logic_cluster/lc_6/ltout
T_5_11_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.vbuf_w_addr_user.un459_ci_0_cascade_
T_7_6_wire_logic_cluster/lc_5/ltout
T_7_6_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.vbuf_count.un372_ci_8_1_cascade_
T_4_13_wire_logic_cluster/lc_3/ltout
T_4_13_wire_logic_cluster/lc_4/in_2

End 

Net : buart.Z_tx.Z_baudgen.un2_counter_cry_3
T_7_14_wire_logic_cluster/lc_2/cout
T_7_14_wire_logic_cluster/lc_3/in_3

Net : resetGen.reset_countZ0Z_4
T_5_7_wire_logic_cluster/lc_7/out
T_5_4_sp4_v_t_38
T_2_8_sp4_h_l_3
T_1_8_lc_trk_g0_3
T_1_8_wire_logic_cluster/lc_0/in_3

T_5_7_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g0_7
T_5_7_wire_logic_cluster/lc_2/in_1

T_5_7_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g0_7
T_5_7_wire_logic_cluster/lc_4/in_1

T_5_7_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g0_7
T_5_7_wire_logic_cluster/lc_0/in_1

T_5_7_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g0_7
T_5_7_input_2_1
T_5_7_wire_logic_cluster/lc_1/in_2

T_5_7_wire_logic_cluster/lc_7/out
T_4_8_lc_trk_g0_7
T_4_8_wire_logic_cluster/lc_6/in_3

T_5_7_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g1_7
T_5_7_wire_logic_cluster/lc_7/in_3

End 

Net : latticehx1k_pll_inst_PLLOUTCORE_i
T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_20
T_6_9_lc_trk_g2_4
T_6_9_wire_logic_cluster/lc_2/in_0

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_20
T_6_11_sp12_v_t_23
T_6_17_lc_trk_g1_4
T_6_17_wire_gbuf/in

End 

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_2
T_5_10_wire_logic_cluster/lc_1/cout
T_5_10_wire_logic_cluster/lc_2/in_3

Net : buart.Z_tx.Z_baudgen.un2_counter_cry_2
T_7_14_wire_logic_cluster/lc_1/cout
T_7_14_wire_logic_cluster/lc_2/in_3

Net : vbuf_tx_data_7
T_5_12_wire_logic_cluster/lc_7/out
T_5_12_sp4_h_l_3
T_4_12_lc_trk_g0_3
T_4_12_wire_logic_cluster/lc_7/in_0

End 

Net : buart.Z_tx.Z_baudgen.un2_counter_cry_1
T_7_14_wire_logic_cluster/lc_0/cout
T_7_14_wire_logic_cluster/lc_1/in_3

Net : buart.Z_tx.shifterZ0Z_7
T_4_12_wire_logic_cluster/lc_6/out
T_3_12_sp4_h_l_4
T_4_12_lc_trk_g3_4
T_4_12_wire_logic_cluster/lc_0/in_1

End 

Net : resetGen.N_86_cascade_
T_5_7_wire_logic_cluster/lc_6/ltout
T_5_7_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.secuu0.un87_ci_cascade_
T_5_6_wire_logic_cluster/lc_2/ltout
T_5_6_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.didpuu0.didpsones.q13_0_cascade_
T_7_12_wire_logic_cluster/lc_1/ltout
T_7_12_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.secuu0.un4_l_count_0_8_cascade_
T_4_6_wire_logic_cluster/lc_2/ltout
T_4_6_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.un306_ci_cascade_
T_4_11_wire_logic_cluster/lc_4/ltout
T_4_11_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.r_addrZ0Z_6
T_4_9_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g2_1
T_4_9_wire_logic_cluster/lc_2/in_3

T_4_9_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g2_1
T_4_9_input_2_1
T_4_9_wire_logic_cluster/lc_1/in_2

T_4_9_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g2_1
T_4_9_wire_logic_cluster/lc_4/in_3

T_4_9_wire_logic_cluster/lc_1/out
T_3_8_lc_trk_g3_1
T_3_8_input0_6
T_3_8_wire_bram/ram/RADDR_6

End 

Net : uu2.vbuf_raddr.un459_ci_0_cascade_
T_4_9_wire_logic_cluster/lc_2/ltout
T_4_9_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.o_adder_vbuf_w_addr_user_3_cascade_
T_7_5_wire_logic_cluster/lc_2/ltout
T_7_5_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.r_addrZ0Z_7
T_4_9_wire_logic_cluster/lc_4/out
T_4_9_lc_trk_g1_4
T_4_9_wire_logic_cluster/lc_2/in_1

T_4_9_wire_logic_cluster/lc_4/out
T_4_9_lc_trk_g1_4
T_4_9_wire_logic_cluster/lc_4/in_1

T_4_9_wire_logic_cluster/lc_4/out
T_3_8_lc_trk_g3_4
T_3_8_input0_7
T_3_8_wire_bram/ram/RADDR_7

End 

Net : vbuf_tx_data_5
T_5_12_wire_logic_cluster/lc_5/out
T_5_11_sp4_v_t_42
T_4_12_lc_trk_g3_2
T_4_12_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.r_addrZ0Z_8
T_4_9_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g0_3
T_4_9_wire_logic_cluster/lc_3/in_0

T_4_9_wire_logic_cluster/lc_3/out
T_3_8_lc_trk_g3_3
T_3_8_input2_0
T_3_8_wire_bram/ram/RADDR_8

End 

Net : buart.Z_tx.shifterZ0Z_1
T_6_13_wire_logic_cluster/lc_0/out
T_5_13_lc_trk_g3_0
T_5_13_wire_logic_cluster/lc_5/in_0

End 

Net : vbuf_tx_data_0
T_5_12_wire_logic_cluster/lc_0/out
T_6_13_lc_trk_g2_0
T_6_13_wire_logic_cluster/lc_0/in_0

End 

Net : vbuf_tx_data_1
T_5_12_wire_logic_cluster/lc_1/out
T_6_13_lc_trk_g3_1
T_6_13_wire_logic_cluster/lc_4/in_0

End 

Net : vbuf_tx_data_4
T_5_12_wire_logic_cluster/lc_4/out
T_5_13_lc_trk_g1_4
T_5_13_wire_logic_cluster/lc_1/in_0

End 

Net : buart.Z_tx.shifterZ0Z_0
T_5_13_wire_logic_cluster/lc_5/out
T_5_13_lc_trk_g2_5
T_5_13_wire_logic_cluster/lc_6/in_1

End 

Net : vbuf_tx_data_2
T_5_12_wire_logic_cluster/lc_2/out
T_5_13_lc_trk_g1_2
T_5_13_wire_logic_cluster/lc_2/in_1

End 

Net : vbuf_tx_data_3
T_5_12_wire_logic_cluster/lc_3/out
T_5_13_lc_trk_g0_3
T_5_13_wire_logic_cluster/lc_0/in_1

End 

Net : buart.Z_tx.shifterZ0Z_8
T_4_12_wire_logic_cluster/lc_7/out
T_4_12_lc_trk_g0_7
T_4_12_wire_logic_cluster/lc_6/in_1

End 

Net : resetGen.reset_countZ0Z_3
T_5_7_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g3_1
T_5_7_wire_logic_cluster/lc_1/in_1

T_5_7_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g3_1
T_5_7_wire_logic_cluster/lc_7/in_1

End 

Net : buart.Z_tx.shifterZ0Z_5
T_5_13_wire_logic_cluster/lc_1/out
T_5_13_lc_trk_g3_1
T_5_13_input_2_0
T_5_13_wire_logic_cluster/lc_0/in_2

End 

Net : buart.Z_tx.shifterZ0Z_4
T_5_13_wire_logic_cluster/lc_0/out
T_5_13_lc_trk_g0_0
T_5_13_input_2_2
T_5_13_wire_logic_cluster/lc_2/in_2

End 

Net : buart.Z_tx.shifterZ0Z_3
T_5_13_wire_logic_cluster/lc_2/out
T_6_13_lc_trk_g0_2
T_6_13_input_2_4
T_6_13_wire_logic_cluster/lc_4/in_2

End 

Net : buart.Z_tx.shifterZ0Z_2
T_6_13_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g0_4
T_6_13_input_2_0
T_6_13_wire_logic_cluster/lc_0/in_2

End 

Net : buart.Z_tx.shifterZ0Z_6
T_4_12_wire_logic_cluster/lc_0/out
T_5_13_lc_trk_g2_0
T_5_13_wire_logic_cluster/lc_1/in_3

End 

Net : vbuf_tx_data_6
T_5_12_wire_logic_cluster/lc_6/out
T_4_12_lc_trk_g3_6
T_4_12_wire_logic_cluster/lc_6/in_3

End 

Net : uart_RXD
T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span4_horz_4
T_2_11_lc_trk_g2_4
T_2_11_wire_logic_cluster/lc_5/in_3

End 

Net : led_c_4
T_11_9_wire_logic_cluster/lc_6/out
T_11_9_sp4_h_l_1
T_13_9_lc_trk_g0_1
T_13_9_wire_io_cluster/io_1/D_OUT_0

End 

Net : Lab_UT.rx_data_rdy
T_9_6_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g2_0
T_8_6_wire_logic_cluster/lc_3/in_1

End 

Net : led_c_2
T_11_11_wire_logic_cluster/lc_2/out
T_11_11_sp4_h_l_9
T_13_11_lc_trk_g0_1
T_13_11_wire_io_cluster/io_1/D_OUT_0

End 

Net : led_c_1
T_11_12_wire_logic_cluster/lc_1/out
T_11_12_sp4_h_l_7
T_13_12_lc_trk_g1_7
T_13_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : led_c_0
T_9_12_wire_logic_cluster/lc_5/out
T_9_12_sp12_h_l_1
T_13_12_lc_trk_g0_1
T_13_12_wire_io_cluster/io_1/D_OUT_0

End 

Net : clk_in_c
T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_4_span4_vert_t_14
T_0_1_span4_vert_b_14
T_0_1_lc_trk_g1_6
T_6_0_wire_pll/REFERENCECLK

End 

Net : CONSTANT_ONE_NET
T_6_3_wire_logic_cluster/lc_5/out
T_7_3_sp4_h_l_10
T_3_3_sp4_h_l_10
T_2_0_span4_vert_27
T_2_0_lc_trk_g0_3
T_6_0_wire_pll/RESET

T_6_3_wire_logic_cluster/lc_5/out
T_6_2_sp4_v_t_42
T_6_6_lc_trk_g0_7
T_6_6_input_2_1
T_6_6_wire_logic_cluster/lc_1/in_2

T_6_3_wire_logic_cluster/lc_5/out
T_6_2_sp4_v_t_42
T_7_6_sp4_h_l_7
T_8_6_lc_trk_g3_7
T_8_6_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.dictrluu0.dek.det_NZ0Z_4
T_8_6_wire_logic_cluster/lc_3/out
T_8_5_lc_trk_g0_3
T_8_5_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.dicSelectLEDdisp
T_8_5_wire_logic_cluster/lc_6/out
T_7_5_sp4_h_l_4
T_10_5_sp4_v_t_41
T_10_9_sp4_v_t_37
T_9_12_lc_trk_g2_5
T_9_12_wire_logic_cluster/lc_5/in_0

T_8_5_wire_logic_cluster/lc_6/out
T_8_0_span12_vert_20
T_9_11_sp12_h_l_0
T_11_11_lc_trk_g0_7
T_11_11_wire_logic_cluster/lc_2/in_1

T_8_5_wire_logic_cluster/lc_6/out
T_8_0_span12_vert_20
T_9_11_sp12_h_l_0
T_11_11_lc_trk_g0_7
T_11_11_wire_logic_cluster/lc_3/in_0

T_8_5_wire_logic_cluster/lc_6/out
T_8_0_span12_vert_20
T_9_11_sp12_h_l_0
T_8_11_sp4_h_l_1
T_11_11_sp4_v_t_36
T_11_12_lc_trk_g3_4
T_11_12_wire_logic_cluster/lc_1/in_0

End 

Net : o_serial_data_c
T_5_13_wire_logic_cluster/lc_6/out
T_5_13_sp4_h_l_1
T_0_13_span4_horz_1
T_0_9_span4_vert_t_12
T_0_12_lc_trk_g0_4
T_0_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : Lab_UT.dictrluu0.dek.det_NZ0Z_5_cascade_
T_8_5_wire_logic_cluster/lc_5/ltout
T_8_5_wire_logic_cluster/lc_6/in_2

End 

Net : led_c_3
T_11_11_wire_logic_cluster/lc_3/out
T_11_11_sp4_h_l_11
T_13_11_lc_trk_g1_3
T_13_11_wire_io_cluster/io_0/D_OUT_0

End 

Net : clk_g
T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_0_11_wire_io_cluster/io_1/inclk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_7_wire_bram/ram/WCLK

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_8_wire_bram/ram/RCLK

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_4_wire_logic_cluster/lc_3/clk

End 

