#!/bin/sh
Name='<b>perl-Verilog-CodeGen</b>'
Comment='<span size="xx-large">Verilog code generator</span>'
Comment3='
Provides an object-oriented environment to generate Verilog code for
modules and testbenches. The VerilogCodeGen module provides two
functions, one to create a code template and another to create a Perl
module which contains the device library. This module ,
DeviceLibsYourDesign, provides the class methods and contains the objects
for every Verilog module; the objects are created based on a fixed
template. The purpose of this module is to allow the generation of
customized Verilog modules. A Verilog module can have a large number of
parameters like input and output bus width, buffer depth, signal delay etc.
The code generator allows to create an object that will generate the
'
License='GPL+ or Artistic'
Screenshot=''
Url='http://search.cpan.org/dist/Verilog-CodeGen/'
export Comment
export Name
export Comment3
export License
export Screenshot
export Url
