{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734765139793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734765139801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 15:12:19 2024 " "Processing started: Sat Dec 21 15:12:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734765139801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734765139801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleCPU -c SingleCycleCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleCPU -c SingleCycleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734765139801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1734765140140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enterextend.v 1 1 " "Found 1 design units, including 1 entities, in source file enterextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 EnterExtend " "Found entity 1: EnterExtend" {  } { { "EnterExtend.v" "" { Text "E:/Project/QuartusProject/test/EnterExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765147131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765147131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enterinteger.v 1 1 " "Found 1 design units, including 1 entities, in source file enterinteger.v" { { "Info" "ISGN_ENTITY_NAME" "1 EnterInteger " "Found entity 1: EnterInteger" {  } { { "EnterInteger.v" "" { Text "E:/Project/QuartusProject/test/EnterInteger.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765147133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765147133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output.v 1 1 " "Found 1 design units, including 1 entities, in source file output.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output " "Found entity 1: Output" {  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765147135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765147135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Found entity 1: ShiftLeft2" {  } { { "ShiftLeft2.v" "" { Text "E:/Project/QuartusProject/test/ShiftLeft2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765147137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765147137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1_5 " "Found entity 1: Mux2to1_5" {  } { { "Mux2to1_5.v" "" { Text "E:/Project/QuartusProject/test/Mux2to1_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765147139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765147139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "E:/Project/QuartusProject/test/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765147141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765147141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypc.v 1 1 " "Found 1 design units, including 1 entities, in source file mypc.v" { { "Info" "ISGN_ENTITY_NAME" "1 myPC " "Found entity 1: myPC" {  } { { "myPC.v" "" { Text "E:/Project/QuartusProject/test/myPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765147143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765147143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/test/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765147145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765147145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecyclecpu.v 1 1 " "Found 1 design units, including 1 entities, in source file singlecyclecpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SingleCycleCPU " "Found entity 1: SingleCycleCPU" {  } { { "SingleCycleCPU.v" "" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765147147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765147147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.v" "" { Text "E:/Project/QuartusProject/test/RegFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765147149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765147149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myalu.v 1 1 " "Found 1 design units, including 1 entities, in source file myalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyALU " "Found entity 1: MyALU" {  } { { "MyALU.v" "" { Text "E:/Project/QuartusProject/test/MyALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765147151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765147151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMem " "Found entity 1: InstructionMem" {  } { { "InstructionMem.v" "" { Text "E:/Project/QuartusProject/test/InstructionMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765147153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765147153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructioncut.v 1 1 " "Found 1 design units, including 1 entities, in source file instructioncut.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionCut " "Found entity 1: InstructionCut" {  } { { "InstructionCut.v" "" { Text "E:/Project/QuartusProject/test/InstructionCut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765147155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765147155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "Extend.v" "" { Text "E:/Project/QuartusProject/test/Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765147157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765147157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765147158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765147158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add " "Found entity 1: Add" {  } { { "Add.v" "" { Text "E:/Project/QuartusProject/test/Add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765147160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765147160 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycleCPU " "Elaborating entity \"SingleCycleCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734765147217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyALU MyALU:ALUUnit " "Elaborating entity \"MyALU\" for hierarchy \"MyALU:ALUUnit\"" {  } { { "SingleCycleCPU.v" "ALUUnit" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765147233 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MyALU.v(88) " "Verilog HDL assignment warning at MyALU.v(88): truncated value with size 32 to match size of target (1)" {  } { { "MyALU.v" "" { Text "E:/Project/QuartusProject/test/MyALU.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734765147235 "|SingleCycleCPU|MyALU:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MyALU.v(90) " "Verilog HDL assignment warning at MyALU.v(90): truncated value with size 32 to match size of target (1)" {  } { { "MyALU.v" "" { Text "E:/Project/QuartusProject/test/MyALU.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734765147235 "|SingleCycleCPU|MyALU:b2v_inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMem DataMem:DataMemory " "Elaborating entity \"DataMem\" for hierarchy \"DataMem:DataMemory\"" {  } { { "SingleCycleCPU.v" "DataMemory" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765147235 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mout DataMem.v(21) " "Verilog HDL Always Construct warning at DataMem.v(21): inferring latch(es) for variable \"Mout\", which holds its previous value in one or more paths through the always construct" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1734765147239 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[31\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[31\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147239 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[31\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[31\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147239 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[31\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[31\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147239 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[31\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[31\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147239 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[31\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[31\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147239 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[31\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[31\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147239 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[31\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[31\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147239 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[31\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[31\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147239 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[30\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[30\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147239 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[30\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[30\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147239 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[30\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[30\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147239 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[30\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[30\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147239 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[30\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[30\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147239 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[30\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[30\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[30\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[30\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[30\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[30\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[29\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[29\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[29\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[29\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[29\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[29\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[29\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[29\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[29\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[29\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[29\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[29\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[29\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[29\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[29\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[29\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[28\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[28\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[28\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[28\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[28\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[28\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[28\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[28\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[28\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[28\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[28\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[28\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[28\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[28\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[28\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[28\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[27\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[27\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[27\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[27\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[27\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[27\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[27\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[27\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[27\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[27\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[27\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[27\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[27\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[27\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[27\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[27\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[26\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[26\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[26\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[26\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[26\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[26\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[26\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[26\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[26\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[26\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[26\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[26\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[26\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[26\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[26\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[26\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[25\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[25\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[25\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[25\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[25\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[25\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[25\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[25\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[25\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[25\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[25\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[25\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[25\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[25\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[25\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[25\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[24\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[24\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[24\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[24\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[24\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[24\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[24\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[24\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[24\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[24\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[24\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[24\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[24\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[24\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[24\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[24\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[23\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[23\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[23\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[23\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147240 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[23\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[23\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[23\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[23\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[23\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[23\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[23\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[23\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[23\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[23\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[23\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[23\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[22\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[22\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[22\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[22\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[22\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[22\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[22\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[22\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[22\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[22\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[22\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[22\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[22\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[22\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[22\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[22\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[21\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[21\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[21\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[21\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[21\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[21\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[21\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[21\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[21\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[21\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[21\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[21\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[21\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[21\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[21\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[21\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[20\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[20\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[20\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[20\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[20\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[20\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[20\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[20\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[20\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[20\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[20\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[20\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[20\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[20\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[20\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[20\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[19\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[19\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[19\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[19\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[19\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[19\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[19\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[19\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[19\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[19\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[19\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[19\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[19\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[19\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[19\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[19\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[18\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[18\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[18\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[18\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[18\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[18\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[18\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[18\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[18\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[18\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[18\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[18\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[18\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[18\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[18\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[18\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[17\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[17\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[17\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[17\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[17\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[17\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[17\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[17\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[17\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[17\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[17\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[17\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147241 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[17\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[17\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[17\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[17\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[16\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[16\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[16\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[16\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[16\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[16\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[16\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[16\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[16\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[16\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[16\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[16\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[16\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[16\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[16\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[16\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[15\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[15\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[15\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[15\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[15\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[15\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[15\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[15\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[15\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[15\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[15\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[15\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[15\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[15\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[15\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[15\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[14\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[14\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[14\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[14\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[14\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[14\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[14\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[14\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[14\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[14\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[14\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[14\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[14\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[14\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[14\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[14\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[13\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[13\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[13\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[13\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[13\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[13\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[13\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[13\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[13\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[13\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[13\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[13\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[13\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[13\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[13\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[13\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[12\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[12\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[12\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[12\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[12\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[12\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[12\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[12\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[12\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[12\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[12\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[12\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[12\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[12\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[12\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[12\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[11\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[11\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[11\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[11\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[11\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[11\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[11\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[11\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[11\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[11\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[11\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[11\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[11\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[11\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[11\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[11\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147242 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[10\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[10\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[10\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[10\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[10\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[10\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[10\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[10\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[10\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[10\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[10\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[10\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[10\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[10\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[10\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[10\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[9\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[9\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[9\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[9\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[9\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[9\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[9\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[9\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[9\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[9\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[9\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[9\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[9\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[9\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[9\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[9\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[8\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[8\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[8\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[8\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[8\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[8\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[8\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[8\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[8\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[8\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[8\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[8\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[8\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[8\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[8\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[8\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[7\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[7\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[7\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[7\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[7\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[7\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[7\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[7\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[7\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[7\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[7\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[7\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[7\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[7\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[7\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[7\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[6\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[6\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[6\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[6\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[6\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[6\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[6\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[6\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[6\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[6\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[6\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[6\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[6\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[6\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[6\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[6\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[5\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[5\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[5\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[5\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[5\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[5\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[5\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[5\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[5\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[5\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[5\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[5\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[5\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[5\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[5\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[5\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[4\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[4\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[4\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[4\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[4\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[4\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[4\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[4\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147243 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[4\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[4\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[4\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[4\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[4\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[4\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[4\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[4\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[3\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[3\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[3\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[3\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[3\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[3\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[3\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[3\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[3\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[3\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[3\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[3\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[3\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[3\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[3\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[3\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[2\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[2\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[2\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[2\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[2\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[2\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[2\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[2\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[2\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[2\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[2\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[2\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[2\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[2\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[2\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[2\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[1\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[1\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[1\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[1\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[1\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[1\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[1\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[1\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[1\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[1\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[1\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[1\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[1\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[1\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[1\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[1\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[0\]\[0\] DataMem.v(34) " "Inferred latch for \"Ram\[0\]\[0\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[0\]\[1\] DataMem.v(34) " "Inferred latch for \"Ram\[0\]\[1\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[0\]\[2\] DataMem.v(34) " "Inferred latch for \"Ram\[0\]\[2\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[0\]\[3\] DataMem.v(34) " "Inferred latch for \"Ram\[0\]\[3\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[0\]\[4\] DataMem.v(34) " "Inferred latch for \"Ram\[0\]\[4\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[0\]\[5\] DataMem.v(34) " "Inferred latch for \"Ram\[0\]\[5\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[0\]\[6\] DataMem.v(34) " "Inferred latch for \"Ram\[0\]\[6\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ram\[0\]\[7\] DataMem.v(34) " "Inferred latch for \"Ram\[0\]\[7\]\" at DataMem.v(34)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[0\] DataMem.v(24) " "Inferred latch for \"Mout\[0\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[1\] DataMem.v(24) " "Inferred latch for \"Mout\[1\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[2\] DataMem.v(24) " "Inferred latch for \"Mout\[2\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[3\] DataMem.v(24) " "Inferred latch for \"Mout\[3\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[4\] DataMem.v(24) " "Inferred latch for \"Mout\[4\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[5\] DataMem.v(24) " "Inferred latch for \"Mout\[5\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[6\] DataMem.v(24) " "Inferred latch for \"Mout\[6\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[7\] DataMem.v(24) " "Inferred latch for \"Mout\[7\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[8\] DataMem.v(24) " "Inferred latch for \"Mout\[8\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[9\] DataMem.v(24) " "Inferred latch for \"Mout\[9\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147244 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[10\] DataMem.v(24) " "Inferred latch for \"Mout\[10\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147245 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[11\] DataMem.v(24) " "Inferred latch for \"Mout\[11\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147245 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[12\] DataMem.v(24) " "Inferred latch for \"Mout\[12\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147245 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[13\] DataMem.v(24) " "Inferred latch for \"Mout\[13\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147245 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[14\] DataMem.v(24) " "Inferred latch for \"Mout\[14\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147245 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[15\] DataMem.v(24) " "Inferred latch for \"Mout\[15\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147245 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[16\] DataMem.v(24) " "Inferred latch for \"Mout\[16\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147245 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[17\] DataMem.v(24) " "Inferred latch for \"Mout\[17\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147245 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[18\] DataMem.v(24) " "Inferred latch for \"Mout\[18\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147245 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[19\] DataMem.v(24) " "Inferred latch for \"Mout\[19\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147245 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[20\] DataMem.v(24) " "Inferred latch for \"Mout\[20\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147245 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[21\] DataMem.v(24) " "Inferred latch for \"Mout\[21\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147245 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[22\] DataMem.v(24) " "Inferred latch for \"Mout\[22\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147245 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[23\] DataMem.v(24) " "Inferred latch for \"Mout\[23\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147245 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[24\] DataMem.v(24) " "Inferred latch for \"Mout\[24\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147245 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[25\] DataMem.v(24) " "Inferred latch for \"Mout\[25\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147245 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[26\] DataMem.v(24) " "Inferred latch for \"Mout\[26\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147245 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[27\] DataMem.v(24) " "Inferred latch for \"Mout\[27\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147245 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[28\] DataMem.v(24) " "Inferred latch for \"Mout\[28\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147245 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[29\] DataMem.v(24) " "Inferred latch for \"Mout\[29\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147245 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[30\] DataMem.v(24) " "Inferred latch for \"Mout\[30\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147245 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mout\[31\] DataMem.v(24) " "Inferred latch for \"Mout\[31\]\" at DataMem.v(24)" {  } { { "DataMem.v" "" { Text "E:/Project/QuartusProject/test/DataMem.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147245 "|SingleCycleCPU|DataMem:b2v_inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:MemALUMux " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:MemALUMux\"" {  } { { "SingleCycleCPU.v" "MemALUMux" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765147246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMem InstructionMem:InstrMemory " "Elaborating entity \"InstructionMem\" for hierarchy \"InstructionMem:InstrMemory\"" {  } { { "SingleCycleCPU.v" "InstrMemory" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765147247 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram\[128..28\] 0 InstructionMem.v(10) " "Net \"ram\[128..28\]\" at InstructionMem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMem.v" "" { Text "E:/Project/QuartusProject/test/InstructionMem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1734765147252 "|SingleCycleCPU|InstructionMem:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EnterInteger EnterInteger:RandomInput " "Elaborating entity \"EnterInteger\" for hierarchy \"EnterInteger:RandomInput\"" {  } { { "SingleCycleCPU.v" "RandomInput" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765147253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EnterExtend EnterExtend:RandomExtend " "Elaborating entity \"EnterExtend\" for hierarchy \"EnterExtend:RandomExtend\"" {  } { { "SingleCycleCPU.v" "RandomExtend" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765147254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output Output:DisplayResult " "Elaborating entity \"Output\" for hierarchy \"Output:DisplayResult\"" {  } { { "SingleCycleCPU.v" "DisplayResult" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765147256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Output.v(51) " "Verilog HDL assignment warning at Output.v(51): truncated value with size 32 to match size of target (4)" {  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734765147258 "|SingleCycleCPU|Output:Bresult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Output.v(53) " "Verilog HDL assignment warning at Output.v(53): truncated value with size 32 to match size of target (4)" {  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734765147258 "|SingleCycleCPU|Output:Bresult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Output.v(55) " "Verilog HDL assignment warning at Output.v(55): truncated value with size 32 to match size of target (4)" {  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734765147258 "|SingleCycleCPU|Output:Bresult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Output.v(57) " "Verilog HDL assignment warning at Output.v(57): truncated value with size 32 to match size of target (4)" {  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734765147258 "|SingleCycleCPU|Output:Bresult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Output.v(59) " "Verilog HDL assignment warning at Output.v(59): truncated value with size 32 to match size of target (4)" {  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734765147258 "|SingleCycleCPU|Output:Bresult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Output.v(61) " "Verilog HDL assignment warning at Output.v(61): truncated value with size 32 to match size of target (4)" {  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734765147258 "|SingleCycleCPU|Output:Bresult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Output.v(63) " "Verilog HDL assignment warning at Output.v(63): truncated value with size 32 to match size of target (4)" {  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734765147258 "|SingleCycleCPU|Output:Bresult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Output.v(64) " "Verilog HDL assignment warning at Output.v(64): truncated value with size 32 to match size of target (4)" {  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734765147258 "|SingleCycleCPU|Output:Bresult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ControlUnitInst " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ControlUnitInst\"" {  } { { "SingleCycleCPU.v" "ControlUnitInst" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765147258 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(23) " "Verilog HDL assignment warning at ControlUnit.v(23): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/test/ControlUnit.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734765147260 "|SingleCycleCPU|ControlUnit:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(26) " "Verilog HDL assignment warning at ControlUnit.v(26): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/test/ControlUnit.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734765147260 "|SingleCycleCPU|ControlUnit:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(29) " "Verilog HDL assignment warning at ControlUnit.v(29): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/test/ControlUnit.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734765147260 "|SingleCycleCPU|ControlUnit:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(32) " "Verilog HDL assignment warning at ControlUnit.v(32): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/test/ControlUnit.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734765147260 "|SingleCycleCPU|ControlUnit:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(35) " "Verilog HDL assignment warning at ControlUnit.v(35): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/test/ControlUnit.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734765147260 "|SingleCycleCPU|ControlUnit:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(38) " "Verilog HDL assignment warning at ControlUnit.v(38): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/test/ControlUnit.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734765147260 "|SingleCycleCPU|ControlUnit:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(41) " "Verilog HDL assignment warning at ControlUnit.v(41): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/test/ControlUnit.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734765147260 "|SingleCycleCPU|ControlUnit:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(44) " "Verilog HDL assignment warning at ControlUnit.v(44): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/test/ControlUnit.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734765147260 "|SingleCycleCPU|ControlUnit:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(47) " "Verilog HDL assignment warning at ControlUnit.v(47): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/test/ControlUnit.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734765147260 "|SingleCycleCPU|ControlUnit:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(51) " "Verilog HDL Case Statement warning at ControlUnit.v(51): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/test/ControlUnit.v" 51 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1734765147260 "|SingleCycleCPU|ControlUnit:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(70) " "Verilog HDL Case Statement warning at ControlUnit.v(70): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/test/ControlUnit.v" 70 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1734765147260 "|SingleCycleCPU|ControlUnit:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp ControlUnit.v(21) " "Verilog HDL Always Construct warning at ControlUnit.v(21): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/test/ControlUnit.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1734765147260 "|SingleCycleCPU|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] ControlUnit.v(70) " "Inferred latch for \"ALUOp\[0\]\" at ControlUnit.v(70)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/test/ControlUnit.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147260 "|SingleCycleCPU|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] ControlUnit.v(70) " "Inferred latch for \"ALUOp\[1\]\" at ControlUnit.v(70)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/test/ControlUnit.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147260 "|SingleCycleCPU|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] ControlUnit.v(70) " "Inferred latch for \"ALUOp\[2\]\" at ControlUnit.v(70)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/test/ControlUnit.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147260 "|SingleCycleCPU|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[3\] ControlUnit.v(70) " "Inferred latch for \"ALUOp\[3\]\" at ControlUnit.v(70)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/test/ControlUnit.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147260 "|SingleCycleCPU|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[4\] ControlUnit.v(70) " "Inferred latch for \"ALUOp\[4\]\" at ControlUnit.v(70)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/test/ControlUnit.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734765147260 "|SingleCycleCPU|ControlUnit:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1_5 Mux2to1_5:RegFileMux " "Elaborating entity \"Mux2to1_5\" for hierarchy \"Mux2to1_5:RegFileMux\"" {  } { { "SingleCycleCPU.v" "RegFileMux" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765147261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend Extend:ImmediateExtend " "Elaborating entity \"Extend\" for hierarchy \"Extend:ImmediateExtend\"" {  } { { "SingleCycleCPU.v" "ImmediateExtend" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765147262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add Add:Adder " "Elaborating entity \"Add\" for hierarchy \"Add:Adder\"" {  } { { "SingleCycleCPU.v" "Adder" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765147264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2 ShiftLeft2:LeftShift2 " "Elaborating entity \"ShiftLeft2\" for hierarchy \"ShiftLeft2:LeftShift2\"" {  } { { "SingleCycleCPU.v" "LeftShift2" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765147265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myPC myPC:ProgramCounter " "Elaborating entity \"myPC\" for hierarchy \"myPC:ProgramCounter\"" {  } { { "SingleCycleCPU.v" "ProgramCounter" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765147266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionCut InstructionCut:InstructionParser " "Elaborating entity \"InstructionCut\" for hierarchy \"InstructionCut:InstructionParser\"" {  } { { "SingleCycleCPU.v" "InstructionParser" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765147268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:RegisterFile " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:RegisterFile\"" {  } { { "SingleCycleCPU.v" "RegisterFile" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765147269 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Output:DisplayResult\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Output:DisplayResult\|Mod0\"" {  } { { "Output.v" "Mod0" { Text "E:/Project/QuartusProject/test/Output.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765148311 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Output:DisplayResult\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Output:DisplayResult\|Mod1\"" {  } { { "Output.v" "Mod1" { Text "E:/Project/QuartusProject/test/Output.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765148311 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Output:DisplayResult\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Output:DisplayResult\|Mod2\"" {  } { { "Output.v" "Mod2" { Text "E:/Project/QuartusProject/test/Output.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765148311 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Output:DisplayResult\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Output:DisplayResult\|Mod3\"" {  } { { "Output.v" "Mod3" { Text "E:/Project/QuartusProject/test/Output.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765148311 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Output:DisplayResult\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Output:DisplayResult\|Mod4\"" {  } { { "Output.v" "Mod4" { Text "E:/Project/QuartusProject/test/Output.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765148311 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Output:DisplayResult\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Output:DisplayResult\|Mod5\"" {  } { { "Output.v" "Mod5" { Text "E:/Project/QuartusProject/test/Output.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765148311 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Output:DisplayResult\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Output:DisplayResult\|Mod6\"" {  } { { "Output.v" "Mod6" { Text "E:/Project/QuartusProject/test/Output.v" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765148311 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Output:DisplayResult\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Output:DisplayResult\|Div6\"" {  } { { "Output.v" "Div6" { Text "E:/Project/QuartusProject/test/Output.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765148311 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Output:DisplayResult\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Output:DisplayResult\|Div5\"" {  } { { "Output.v" "Div5" { Text "E:/Project/QuartusProject/test/Output.v" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765148311 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Output:DisplayResult\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Output:DisplayResult\|Div4\"" {  } { { "Output.v" "Div4" { Text "E:/Project/QuartusProject/test/Output.v" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765148311 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Output:DisplayResult\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Output:DisplayResult\|Div3\"" {  } { { "Output.v" "Div3" { Text "E:/Project/QuartusProject/test/Output.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765148311 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Output:DisplayResult\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Output:DisplayResult\|Div2\"" {  } { { "Output.v" "Div2" { Text "E:/Project/QuartusProject/test/Output.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765148311 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Output:DisplayResult\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Output:DisplayResult\|Div1\"" {  } { { "Output.v" "Div1" { Text "E:/Project/QuartusProject/test/Output.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765148311 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Output:DisplayResult\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Output:DisplayResult\|Div0\"" {  } { { "Output.v" "Div0" { Text "E:/Project/QuartusProject/test/Output.v" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765148311 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1734765148311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Output:DisplayResult\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Output:DisplayResult\|lpm_divide:Mod0\"" {  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765148342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Output:DisplayResult\|lpm_divide:Mod0 " "Instantiated megafunction \"Output:DisplayResult\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148345 ""}  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734765148345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_75m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_75m " "Found entity 1: lpm_divide_75m" {  } { { "db/lpm_divide_75m.tdf" "" { Text "E:/Project/QuartusProject/test/db/lpm_divide_75m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765148376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765148376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "E:/Project/QuartusProject/test/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765148387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765148387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "E:/Project/QuartusProject/test/db/alt_u_div_q2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765148445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765148445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Output:DisplayResult\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Output:DisplayResult\|lpm_divide:Mod1\"" {  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765148465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Output:DisplayResult\|lpm_divide:Mod1 " "Instantiated megafunction \"Output:DisplayResult\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148468 ""}  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734765148468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "E:/Project/QuartusProject/test/db/lpm_divide_45m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765148501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765148501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "E:/Project/QuartusProject/test/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765148513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765148513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "E:/Project/QuartusProject/test/db/alt_u_div_k2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765148553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765148553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Output:DisplayResult\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Output:DisplayResult\|lpm_divide:Mod2\"" {  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765148566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Output:DisplayResult\|lpm_divide:Mod2 " "Instantiated megafunction \"Output:DisplayResult\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148569 ""}  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734765148569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "E:/Project/QuartusProject/test/db/lpm_divide_65m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765148601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765148601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "E:/Project/QuartusProject/test/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765148613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765148613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "E:/Project/QuartusProject/test/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765148642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765148642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Output:DisplayResult\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"Output:DisplayResult\|lpm_divide:Mod3\"" {  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765148655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Output:DisplayResult\|lpm_divide:Mod3 " "Instantiated megafunction \"Output:DisplayResult\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148658 ""}  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734765148658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_95m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_95m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_95m " "Found entity 1: lpm_divide_95m" {  } { { "db/lpm_divide_95m.tdf" "" { Text "E:/Project/QuartusProject/test/db/lpm_divide_95m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765148692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765148692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "E:/Project/QuartusProject/test/db/sign_div_unsign_cnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765148703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765148703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u2f " "Found entity 1: alt_u_div_u2f" {  } { { "db/alt_u_div_u2f.tdf" "" { Text "E:/Project/QuartusProject/test/db/alt_u_div_u2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765148728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765148728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Output:DisplayResult\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"Output:DisplayResult\|lpm_divide:Mod4\"" {  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765148739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Output:DisplayResult\|lpm_divide:Mod4 " "Instantiated megafunction \"Output:DisplayResult\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148741 ""}  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734765148741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "E:/Project/QuartusProject/test/db/lpm_divide_25m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765148774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765148774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "E:/Project/QuartusProject/test/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765148785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765148785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "E:/Project/QuartusProject/test/db/alt_u_div_g2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765148804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765148804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Output:DisplayResult\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"Output:DisplayResult\|lpm_divide:Mod5\"" {  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765148812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Output:DisplayResult\|lpm_divide:Mod5 " "Instantiated megafunction \"Output:DisplayResult\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148815 ""}  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734765148815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3m " "Found entity 1: lpm_divide_k3m" {  } { { "db/lpm_divide_k3m.tdf" "" { Text "E:/Project/QuartusProject/test/db/lpm_divide_k3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765148849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765148849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "E:/Project/QuartusProject/test/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765148860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765148860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "E:/Project/QuartusProject/test/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765148873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765148873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Output:DisplayResult\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"Output:DisplayResult\|lpm_divide:Mod6\"" {  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765148881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Output:DisplayResult\|lpm_divide:Mod6 " "Instantiated megafunction \"Output:DisplayResult\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148884 ""}  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734765148884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "E:/Project/QuartusProject/test/db/lpm_divide_72m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765148916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765148916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "E:/Project/QuartusProject/test/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765148926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765148926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "E:/Project/QuartusProject/test/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765148938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765148938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Output:DisplayResult\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"Output:DisplayResult\|lpm_divide:Div6\"" {  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765148945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Output:DisplayResult\|lpm_divide:Div6 " "Instantiated megafunction \"Output:DisplayResult\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148948 ""}  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734765148948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "E:/Project/QuartusProject/test/db/lpm_divide_4am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765148981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765148981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Output:DisplayResult\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"Output:DisplayResult\|lpm_divide:Div5\"" {  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765148987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Output:DisplayResult\|lpm_divide:Div5 " "Instantiated megafunction \"Output:DisplayResult\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765148990 ""}  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734765148990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "E:/Project/QuartusProject/test/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765149022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765149022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Output:DisplayResult\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"Output:DisplayResult\|lpm_divide:Div4\"" {  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765149028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Output:DisplayResult\|lpm_divide:Div4 " "Instantiated megafunction \"Output:DisplayResult\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765149031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765149031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765149031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765149031 ""}  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734765149031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "E:/Project/QuartusProject/test/db/lpm_divide_vcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765149063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765149063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Output:DisplayResult\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"Output:DisplayResult\|lpm_divide:Div3\"" {  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765149070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Output:DisplayResult\|lpm_divide:Div3 " "Instantiated megafunction \"Output:DisplayResult\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765149072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765149072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765149072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765149072 ""}  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734765149072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6dm " "Found entity 1: lpm_divide_6dm" {  } { { "db/lpm_divide_6dm.tdf" "" { Text "E:/Project/QuartusProject/test/db/lpm_divide_6dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765149106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765149106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Output:DisplayResult\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Output:DisplayResult\|lpm_divide:Div2\"" {  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765149112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Output:DisplayResult\|lpm_divide:Div2 " "Instantiated megafunction \"Output:DisplayResult\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765149115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765149115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765149115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765149115 ""}  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734765149115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "E:/Project/QuartusProject/test/db/lpm_divide_3dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765149148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765149148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Output:DisplayResult\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Output:DisplayResult\|lpm_divide:Div1\"" {  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765149155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Output:DisplayResult\|lpm_divide:Div1 " "Instantiated megafunction \"Output:DisplayResult\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765149158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765149158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765149158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765149158 ""}  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734765149158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "E:/Project/QuartusProject/test/db/lpm_divide_1dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765149191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765149191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Output:DisplayResult\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Output:DisplayResult\|lpm_divide:Div0\"" {  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765149199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Output:DisplayResult\|lpm_divide:Div0 " "Instantiated megafunction \"Output:DisplayResult\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765149201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765149201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765149201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734765149201 ""}  } { { "Output.v" "" { Text "E:/Project/QuartusProject/test/Output.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734765149201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "E:/Project/QuartusProject/test/db/lpm_divide_4dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734765149235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734765149235 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1734765149818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnitInst\|ALUOp\[1\] " "Latch ControlUnit:ControlUnitInst\|ALUOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myPC:ProgramCounter\|curPc\[6\] " "Ports D and ENA on the latch are fed by the same signal myPC:ProgramCounter\|curPc\[6\]" {  } { { "myPC.v" "" { Text "E:/Project/QuartusProject/test/myPC.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734765149871 ""}  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/test/ControlUnit.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734765149871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnitInst\|ALUOp\[0\] " "Latch ControlUnit:ControlUnitInst\|ALUOp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myPC:ProgramCounter\|curPc\[6\] " "Ports D and ENA on the latch are fed by the same signal myPC:ProgramCounter\|curPc\[6\]" {  } { { "myPC.v" "" { Text "E:/Project/QuartusProject/test/myPC.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734765149872 ""}  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/test/ControlUnit.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734765149872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnitInst\|ALUOp\[2\] " "Latch ControlUnit:ControlUnitInst\|ALUOp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myPC:ProgramCounter\|curPc\[6\] " "Ports D and ENA on the latch are fed by the same signal myPC:ProgramCounter\|curPc\[6\]" {  } { { "myPC.v" "" { Text "E:/Project/QuartusProject/test/myPC.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734765149872 ""}  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/test/ControlUnit.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734765149872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnitInst\|ALUOp\[3\] " "Latch ControlUnit:ControlUnitInst\|ALUOp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myPC:ProgramCounter\|curPc\[6\] " "Ports D and ENA on the latch are fed by the same signal myPC:ProgramCounter\|curPc\[6\]" {  } { { "myPC.v" "" { Text "E:/Project/QuartusProject/test/myPC.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734765149873 ""}  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/test/ControlUnit.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734765149873 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ExtendedRandomNumber\[8\] GND " "Pin \"ExtendedRandomNumber\[8\]\" is stuck at GND" {  } { { "SingleCycleCPU.v" "" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734765158071 "|SingleCycleCPU|ExtendedRandomNumber[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExtendedRandomNumber\[9\] GND " "Pin \"ExtendedRandomNumber\[9\]\" is stuck at GND" {  } { { "SingleCycleCPU.v" "" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734765158071 "|SingleCycleCPU|ExtendedRandomNumber[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExtendedRandomNumber\[10\] GND " "Pin \"ExtendedRandomNumber\[10\]\" is stuck at GND" {  } { { "SingleCycleCPU.v" "" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734765158071 "|SingleCycleCPU|ExtendedRandomNumber[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExtendedRandomNumber\[11\] GND " "Pin \"ExtendedRandomNumber\[11\]\" is stuck at GND" {  } { { "SingleCycleCPU.v" "" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734765158071 "|SingleCycleCPU|ExtendedRandomNumber[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExtendedRandomNumber\[12\] GND " "Pin \"ExtendedRandomNumber\[12\]\" is stuck at GND" {  } { { "SingleCycleCPU.v" "" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734765158071 "|SingleCycleCPU|ExtendedRandomNumber[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExtendedRandomNumber\[13\] GND " "Pin \"ExtendedRandomNumber\[13\]\" is stuck at GND" {  } { { "SingleCycleCPU.v" "" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734765158071 "|SingleCycleCPU|ExtendedRandomNumber[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExtendedRandomNumber\[14\] GND " "Pin \"ExtendedRandomNumber\[14\]\" is stuck at GND" {  } { { "SingleCycleCPU.v" "" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734765158071 "|SingleCycleCPU|ExtendedRandomNumber[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExtendedRandomNumber\[15\] GND " "Pin \"ExtendedRandomNumber\[15\]\" is stuck at GND" {  } { { "SingleCycleCPU.v" "" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734765158071 "|SingleCycleCPU|ExtendedRandomNumber[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExtendedRandomNumber\[16\] GND " "Pin \"ExtendedRandomNumber\[16\]\" is stuck at GND" {  } { { "SingleCycleCPU.v" "" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734765158071 "|SingleCycleCPU|ExtendedRandomNumber[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExtendedRandomNumber\[17\] GND " "Pin \"ExtendedRandomNumber\[17\]\" is stuck at GND" {  } { { "SingleCycleCPU.v" "" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734765158071 "|SingleCycleCPU|ExtendedRandomNumber[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExtendedRandomNumber\[18\] GND " "Pin \"ExtendedRandomNumber\[18\]\" is stuck at GND" {  } { { "SingleCycleCPU.v" "" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734765158071 "|SingleCycleCPU|ExtendedRandomNumber[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExtendedRandomNumber\[19\] GND " "Pin \"ExtendedRandomNumber\[19\]\" is stuck at GND" {  } { { "SingleCycleCPU.v" "" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734765158071 "|SingleCycleCPU|ExtendedRandomNumber[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExtendedRandomNumber\[20\] GND " "Pin \"ExtendedRandomNumber\[20\]\" is stuck at GND" {  } { { "SingleCycleCPU.v" "" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734765158071 "|SingleCycleCPU|ExtendedRandomNumber[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExtendedRandomNumber\[21\] GND " "Pin \"ExtendedRandomNumber\[21\]\" is stuck at GND" {  } { { "SingleCycleCPU.v" "" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734765158071 "|SingleCycleCPU|ExtendedRandomNumber[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExtendedRandomNumber\[22\] GND " "Pin \"ExtendedRandomNumber\[22\]\" is stuck at GND" {  } { { "SingleCycleCPU.v" "" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734765158071 "|SingleCycleCPU|ExtendedRandomNumber[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExtendedRandomNumber\[23\] GND " "Pin \"ExtendedRandomNumber\[23\]\" is stuck at GND" {  } { { "SingleCycleCPU.v" "" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734765158071 "|SingleCycleCPU|ExtendedRandomNumber[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExtendedRandomNumber\[24\] GND " "Pin \"ExtendedRandomNumber\[24\]\" is stuck at GND" {  } { { "SingleCycleCPU.v" "" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734765158071 "|SingleCycleCPU|ExtendedRandomNumber[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExtendedRandomNumber\[25\] GND " "Pin \"ExtendedRandomNumber\[25\]\" is stuck at GND" {  } { { "SingleCycleCPU.v" "" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734765158071 "|SingleCycleCPU|ExtendedRandomNumber[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExtendedRandomNumber\[26\] GND " "Pin \"ExtendedRandomNumber\[26\]\" is stuck at GND" {  } { { "SingleCycleCPU.v" "" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734765158071 "|SingleCycleCPU|ExtendedRandomNumber[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExtendedRandomNumber\[27\] GND " "Pin \"ExtendedRandomNumber\[27\]\" is stuck at GND" {  } { { "SingleCycleCPU.v" "" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734765158071 "|SingleCycleCPU|ExtendedRandomNumber[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExtendedRandomNumber\[28\] GND " "Pin \"ExtendedRandomNumber\[28\]\" is stuck at GND" {  } { { "SingleCycleCPU.v" "" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734765158071 "|SingleCycleCPU|ExtendedRandomNumber[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExtendedRandomNumber\[29\] GND " "Pin \"ExtendedRandomNumber\[29\]\" is stuck at GND" {  } { { "SingleCycleCPU.v" "" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734765158071 "|SingleCycleCPU|ExtendedRandomNumber[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExtendedRandomNumber\[30\] GND " "Pin \"ExtendedRandomNumber\[30\]\" is stuck at GND" {  } { { "SingleCycleCPU.v" "" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734765158071 "|SingleCycleCPU|ExtendedRandomNumber[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ExtendedRandomNumber\[31\] GND " "Pin \"ExtendedRandomNumber\[31\]\" is stuck at GND" {  } { { "SingleCycleCPU.v" "" { Text "E:/Project/QuartusProject/test/SingleCycleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734765158071 "|SingleCycleCPU|ExtendedRandomNumber[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1734765158071 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1734765158213 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "792 " "792 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1734765159417 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1734765159812 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734765159812 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3398 " "Implemented 3398 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1734765159984 ""} { "Info" "ICUT_CUT_TM_OPINS" "160 " "Implemented 160 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1734765159984 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3225 " "Implemented 3225 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1734765159984 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1734765159984 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1734765159984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5021 " "Peak virtual memory: 5021 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734765160110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 15:12:40 2024 " "Processing ended: Sat Dec 21 15:12:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734765160110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734765160110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734765160110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734765160110 ""}
