

================================================================
== Vitis HLS Report for 'histoframe_0_9_720_2560_720_1280_1_2_2_s'
================================================================
* Date:           Fri Sep  6 14:01:33 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histoframe_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.842 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                               |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                           |                        Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_fu_46  |histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|     292|     356|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      71|    -|
|Register         |        -|     -|     134|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     426|     429|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                           |                        Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |grp_histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_fu_46  |histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2  |        0|   0|  127|  307|    0|
    |mul_32ns_32ns_64_2_1_U73                                       |mul_32ns_32ns_64_2_1                                 |        0|   3|  165|   49|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                          |                                                     |        0|   3|  292|  356|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  26|          5|    1|          5|
    |ap_done              |   9|          2|    1|          2|
    |in_mat_data1_read    |   9|          2|    1|          2|
    |out_mat_data2_write  |   9|          2|    1|          2|
    |p_src_cols_blk_n     |   9|          2|    1|          2|
    |p_src_rows_blk_n     |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  71|         15|    6|         15|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                   |   4|   0|    4|          0|
    |ap_done_reg                                                                 |   1|   0|    1|          0|
    |bound_reg_90                                                                |  64|   0|   64|          0|
    |cols_reg_69                                                                 |  32|   0|   32|          0|
    |grp_histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_fu_46_ap_start_reg  |   1|   0|    1|          0|
    |rows_reg_75                                                                 |  32|   0|   32|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 134|   0|  134|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>|  return value|
|p_src_rows_dout               |   in|   32|     ap_fifo|                                       p_src_rows|       pointer|
|p_src_rows_num_data_valid     |   in|    2|     ap_fifo|                                       p_src_rows|       pointer|
|p_src_rows_fifo_cap           |   in|    2|     ap_fifo|                                       p_src_rows|       pointer|
|p_src_rows_empty_n            |   in|    1|     ap_fifo|                                       p_src_rows|       pointer|
|p_src_rows_read               |  out|    1|     ap_fifo|                                       p_src_rows|       pointer|
|p_src_cols_dout               |   in|   32|     ap_fifo|                                       p_src_cols|       pointer|
|p_src_cols_num_data_valid     |   in|    2|     ap_fifo|                                       p_src_cols|       pointer|
|p_src_cols_fifo_cap           |   in|    2|     ap_fifo|                                       p_src_cols|       pointer|
|p_src_cols_empty_n            |   in|    1|     ap_fifo|                                       p_src_cols|       pointer|
|p_src_cols_read               |  out|    1|     ap_fifo|                                       p_src_cols|       pointer|
|in_mat_data1_dout             |   in|    8|     ap_fifo|                                     in_mat_data1|       pointer|
|in_mat_data1_num_data_valid   |   in|    2|     ap_fifo|                                     in_mat_data1|       pointer|
|in_mat_data1_fifo_cap         |   in|    2|     ap_fifo|                                     in_mat_data1|       pointer|
|in_mat_data1_empty_n          |   in|    1|     ap_fifo|                                     in_mat_data1|       pointer|
|in_mat_data1_read             |  out|    1|     ap_fifo|                                     in_mat_data1|       pointer|
|out_mat_data2_din             |  out|   24|     ap_fifo|                                    out_mat_data2|       pointer|
|out_mat_data2_num_data_valid  |   in|    2|     ap_fifo|                                    out_mat_data2|       pointer|
|out_mat_data2_fifo_cap        |   in|    2|     ap_fifo|                                    out_mat_data2|       pointer|
|out_mat_data2_full_n          |   in|    1|     ap_fifo|                                    out_mat_data2|       pointer|
|out_mat_data2_write           |  out|    1|     ap_fifo|                                    out_mat_data2|       pointer|
+------------------------------+-----+-----+------------+-------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 5 [1/1] (1.21ns)   --->   "%cols = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %p_src_cols"   --->   Operation 5 'read' 'cols' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (1.21ns)   --->   "%rows = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %p_src_rows"   --->   Operation 6 'read' 'rows' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 2.36>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%cast = zext i32 %rows"   --->   Operation 7 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %cols"   --->   Operation 8 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [2/2] (2.36ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 9 'mul' 'bound' <Predicate = true> <Delay = 2.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 10 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.36>
ST_3 : Operation 11 [1/2] (2.36ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 11 'mul' 'bound' <Predicate = true> <Delay = 2.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2, i32 %cols, i64 %bound, i8 %in_mat_data1, i24 %out_mat_data2"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_src_cols, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_src_rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_mat_data2, void @empty_11, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_mat_data1, void @empty_11, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln0 = call void @histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2, i32 %cols, i64 %bound, i8 %in_mat_data1, i24 %out_mat_data2"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln50 = ret" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp:50]   --->   Operation 18 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_mat_data1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_mat_data2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols              (read         ) [ 00111]
rows              (read         ) [ 00100]
cast              (zext         ) [ 00010]
cast1             (zext         ) [ 00010]
empty             (wait         ) [ 00000]
bound             (mul          ) [ 00001]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
call_ln0          (call         ) [ 00000]
ret_ln50          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_mat_data1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_mat_data1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_mat_data2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_mat_data2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="cols_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="rows_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="2"/>
<pin id="49" dir="0" index="2" bw="64" slack="0"/>
<pin id="50" dir="0" index="3" bw="8" slack="0"/>
<pin id="51" dir="0" index="4" bw="24" slack="0"/>
<pin id="52" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="cast_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="1"/>
<pin id="58" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="cast1_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="1"/>
<pin id="61" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="69" class="1005" name="cols_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="1"/>
<pin id="71" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols "/>
</bind>
</comp>

<comp id="75" class="1005" name="rows_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="1"/>
<pin id="77" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows "/>
</bind>
</comp>

<comp id="80" class="1005" name="cast_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="1"/>
<pin id="82" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="85" class="1005" name="cast1_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="64" slack="1"/>
<pin id="87" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="90" class="1005" name="bound_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="1"/>
<pin id="92" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="53"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="46" pin=3"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="46" pin=4"/></net>

<net id="66"><net_src comp="62" pin="2"/><net_sink comp="46" pin=2"/></net>

<net id="67"><net_src comp="56" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="59" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="34" pin="2"/><net_sink comp="69" pin=0"/></net>

<net id="73"><net_src comp="69" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="74"><net_src comp="69" pin="1"/><net_sink comp="46" pin=1"/></net>

<net id="78"><net_src comp="40" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="79"><net_src comp="75" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="83"><net_src comp="56" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="88"><net_src comp="59" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="93"><net_src comp="62" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="46" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_mat_data2 | {3 4 }
 - Input state : 
	Port: histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2> : p_src_rows | {1 }
	Port: histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2> : p_src_cols | {1 }
	Port: histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2> : in_mat_data1 | {3 4 }
  - Chain level:
	State 1
	State 2
		bound : 1
	State 3
		call_ln0 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|
| Operation|                        Functional Unit                        |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   call   | grp_histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_fu_46 |    0    |   217   |   220   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|    mul   |                           grp_fu_62                           |    3    |   165   |    49   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   read   |                        cols_read_fu_34                        |    0    |    0    |    0    |
|          |                        rows_read_fu_40                        |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   zext   |                           cast_fu_56                          |    0    |    0    |    0    |
|          |                          cast1_fu_59                          |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                               |    3    |   382   |   269   |
|----------|---------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|bound_reg_90|   64   |
|cast1_reg_85|   64   |
| cast_reg_80|   64   |
| cols_reg_69|   32   |
| rows_reg_75|   32   |
+------------+--------+
|    Total   |   256  |
+------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_fu_46 |  p2  |   2  |  64  |   128  ||    9    |
|                           grp_fu_62                           |  p0  |   2  |  32  |   64   ||    9    |
|                           grp_fu_62                           |  p1  |   2  |  32  |   64   ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                             |      |      |      |   256  ||  1.281  ||    27   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   382  |   269  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   256  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   638  |   296  |
+-----------+--------+--------+--------+--------+
