<?xml version="1.0" encoding="UTF-8"?>
<Module name="top" Register="1532" Alu="279" Lut="2838" MULTALU27X18="1" Bsram="128" T_Register="4936(1532)" T_Alu="1527(279)" T_Lut="4040(2838)" T_MULTALU27X18="1(1)" T_Bsram="131(128)">
 <SubModule name="integer_division" Register="2810" Alu="1093" Lut="300" T_Register="2810(2810)" T_Alu="1093(1093)" T_Lut="300(300)"/>
 <SubModule name="uart_rx_inst" Register="44" Alu="19" Lut="34" T_Register="44(44)" T_Alu="19(19)" T_Lut="34(34)"/>
 <SubModule name="uart_tx_inst" Register="62" Alu="21" Lut="102" Bsram="1" T_Register="62(62)" T_Alu="21(21)" T_Lut="102(102)" T_Bsram="1(1)"/>
 <SubModule name="sdhd_inst" Register="426" Alu="94" Lut="665" Bsram="1" T_Register="426(426)" T_Alu="94(94)" T_Lut="665(665)" T_Bsram="1(1)"/>
 <SubModule name="uart_tx_inst_dbg" Register="62" Alu="21" Lut="101" Bsram="1" T_Register="62(62)" T_Alu="21(21)" T_Lut="101(101)" T_Bsram="1(1)"/>
</Module>
