#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fc1c10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fc1da0 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x1fb9040 .functor NOT 1, L_0x1fede60, C4<0>, C4<0>, C4<0>;
L_0x1faefe0 .functor XOR 2, L_0x1fedb60, L_0x1fedc00, C4<00>, C4<00>;
L_0x1fc26d0 .functor XOR 2, L_0x1faefe0, L_0x1fedcf0, C4<00>, C4<00>;
v0x1feb9a0_0 .net *"_ivl_10", 1 0, L_0x1fedcf0;  1 drivers
v0x1febaa0_0 .net *"_ivl_12", 1 0, L_0x1fc26d0;  1 drivers
v0x1febb80_0 .net *"_ivl_2", 1 0, L_0x1fedac0;  1 drivers
v0x1febc40_0 .net *"_ivl_4", 1 0, L_0x1fedb60;  1 drivers
v0x1febd20_0 .net *"_ivl_6", 1 0, L_0x1fedc00;  1 drivers
v0x1febe50_0 .net *"_ivl_8", 1 0, L_0x1faefe0;  1 drivers
v0x1febf30_0 .var "clk", 0 0;
v0x1febfd0_0 .net "in", 2 0, v0x1fea730_0;  1 drivers
v0x1fec070_0 .net "out_dut", 1 0, L_0x1fed8e0;  1 drivers
v0x1fec1c0_0 .net "out_ref", 1 0, L_0x1fecf60;  1 drivers
v0x1fec290_0 .var/2u "stats1", 159 0;
v0x1fec350_0 .var/2u "strobe", 0 0;
v0x1fec410_0 .net "tb_match", 0 0, L_0x1fede60;  1 drivers
v0x1fec4d0_0 .net "tb_mismatch", 0 0, L_0x1fb9040;  1 drivers
v0x1fec590_0 .net "wavedrom_enable", 0 0, v0x1fea7f0_0;  1 drivers
v0x1fec660_0 .net "wavedrom_title", 511 0, v0x1fea890_0;  1 drivers
L_0x1fedac0 .concat [ 2 0 0 0], L_0x1fecf60;
L_0x1fedb60 .concat [ 2 0 0 0], L_0x1fecf60;
L_0x1fedc00 .concat [ 2 0 0 0], L_0x1fed8e0;
L_0x1fedcf0 .concat [ 2 0 0 0], L_0x1fecf60;
L_0x1fede60 .cmp/eeq 2, L_0x1fedac0, L_0x1fc26d0;
S_0x1fc1f30 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x1fc1da0;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 2 "out";
v0x1fb92b0_0 .net *"_ivl_1", 0 0, L_0x1fec790;  1 drivers
L_0x7f61456c6060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1fb9350_0 .net *"_ivl_11", 0 0, L_0x7f61456c6060;  1 drivers
v0x1faf0b0_0 .net *"_ivl_12", 1 0, L_0x1fecc00;  1 drivers
v0x1fe9660_0 .net *"_ivl_15", 0 0, L_0x1fecd40;  1 drivers
v0x1fe9740_0 .net *"_ivl_16", 1 0, L_0x1fece20;  1 drivers
L_0x7f61456c60a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1fe9870_0 .net *"_ivl_19", 0 0, L_0x7f61456c60a8;  1 drivers
v0x1fe9950_0 .net *"_ivl_2", 1 0, L_0x1fec8f0;  1 drivers
L_0x7f61456c6018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1fe9a30_0 .net *"_ivl_5", 0 0, L_0x7f61456c6018;  1 drivers
v0x1fe9b10_0 .net *"_ivl_7", 0 0, L_0x1fec9c0;  1 drivers
v0x1fe9bf0_0 .net *"_ivl_8", 1 0, L_0x1feca60;  1 drivers
v0x1fe9cd0_0 .net "in", 2 0, v0x1fea730_0;  alias, 1 drivers
v0x1fe9db0_0 .net "out", 1 0, L_0x1fecf60;  alias, 1 drivers
L_0x1fec790 .part v0x1fea730_0, 0, 1;
L_0x1fec8f0 .concat [ 1 1 0 0], L_0x1fec790, L_0x7f61456c6018;
L_0x1fec9c0 .part v0x1fea730_0, 1, 1;
L_0x1feca60 .concat [ 1 1 0 0], L_0x1fec9c0, L_0x7f61456c6060;
L_0x1fecc00 .arith/sum 2, L_0x1fec8f0, L_0x1feca60;
L_0x1fecd40 .part v0x1fea730_0, 2, 1;
L_0x1fece20 .concat [ 1 1 0 0], L_0x1fecd40, L_0x7f61456c60a8;
L_0x1fecf60 .arith/sum 2, L_0x1fecc00, L_0x1fece20;
S_0x1fe9ef0 .scope module, "stim1" "stimulus_gen" 3 84, 3 14 0, S_0x1fc1da0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x1fea670_0 .net "clk", 0 0, v0x1febf30_0;  1 drivers
v0x1fea730_0 .var "in", 2 0;
v0x1fea7f0_0 .var "wavedrom_enable", 0 0;
v0x1fea890_0 .var "wavedrom_title", 511 0;
E_0x1fbe050/0 .event negedge, v0x1fea670_0;
E_0x1fbe050/1 .event posedge, v0x1fea670_0;
E_0x1fbe050 .event/or E_0x1fbe050/0, E_0x1fbe050/1;
E_0x1fbdcc0 .event negedge, v0x1fea670_0;
E_0x1fbe090 .event posedge, v0x1fea670_0;
S_0x1fea170 .scope task, "wavedrom_start" "wavedrom_start" 3 25, 3 25 0, S_0x1fe9ef0;
 .timescale -12 -12;
v0x1fea370_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1fea470 .scope task, "wavedrom_stop" "wavedrom_stop" 3 28, 3 28 0, S_0x1fe9ef0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1fea9d0 .scope module, "top_module1" "top_module" 3 92, 4 1 0, S_0x1fc1da0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 2 "out";
v0x1feac00_0 .net *"_ivl_1", 0 0, L_0x1fed140;  1 drivers
L_0x7f61456c6138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1fead00_0 .net *"_ivl_11", 0 0, L_0x7f61456c6138;  1 drivers
v0x1feade0_0 .net *"_ivl_12", 1 0, L_0x1fed580;  1 drivers
v0x1feaea0_0 .net *"_ivl_15", 0 0, L_0x1fed6c0;  1 drivers
v0x1feaf80_0 .net *"_ivl_16", 1 0, L_0x1fed7a0;  1 drivers
L_0x7f61456c6180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1feb0b0_0 .net *"_ivl_19", 0 0, L_0x7f61456c6180;  1 drivers
v0x1feb190_0 .net *"_ivl_2", 1 0, L_0x1fed1e0;  1 drivers
L_0x7f61456c60f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1feb270_0 .net *"_ivl_5", 0 0, L_0x7f61456c60f0;  1 drivers
v0x1feb350_0 .net *"_ivl_7", 0 0, L_0x1fed320;  1 drivers
v0x1feb4c0_0 .net *"_ivl_8", 1 0, L_0x1fed3c0;  1 drivers
v0x1feb5a0_0 .net "in", 2 0, v0x1fea730_0;  alias, 1 drivers
v0x1feb660_0 .net "out", 1 0, L_0x1fed8e0;  alias, 1 drivers
L_0x1fed140 .part v0x1fea730_0, 0, 1;
L_0x1fed1e0 .concat [ 1 1 0 0], L_0x1fed140, L_0x7f61456c60f0;
L_0x1fed320 .part v0x1fea730_0, 1, 1;
L_0x1fed3c0 .concat [ 1 1 0 0], L_0x1fed320, L_0x7f61456c6138;
L_0x1fed580 .arith/sum 2, L_0x1fed1e0, L_0x1fed3c0;
L_0x1fed6c0 .part v0x1fea730_0, 2, 1;
L_0x1fed7a0 .concat [ 1 1 0 0], L_0x1fed6c0, L_0x7f61456c6180;
L_0x1fed8e0 .arith/sum 2, L_0x1fed580, L_0x1fed7a0;
S_0x1feb7a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 98, 3 98 0, S_0x1fc1da0;
 .timescale -12 -12;
E_0x1fa99f0 .event anyedge, v0x1fec350_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fec350_0;
    %nor/r;
    %assign/vec4 v0x1fec350_0, 0;
    %wait E_0x1fa99f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fe9ef0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1fea730_0, 0;
    %wait E_0x1fbdcc0;
    %pushi/vec4 9, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fbe090;
    %load/vec4 v0x1fea730_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1fea730_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1fbdcc0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1fea470;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fbe050;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0x1fea730_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1fc1da0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1febf30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fec350_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1fc1da0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1febf30_0;
    %inv;
    %store/vec4 v0x1febf30_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1fc1da0;
T_6 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fea670_0, v0x1fec4d0_0, v0x1febfd0_0, v0x1fec1c0_0, v0x1fec070_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1fc1da0;
T_7 ;
    %load/vec4 v0x1fec290_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1fec290_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fec290_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1fec290_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fec290_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 111 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fec290_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fec290_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1fc1da0;
T_8 ;
    %wait E_0x1fbe050;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fec290_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fec290_0, 4, 32;
    %load/vec4 v0x1fec410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1fec290_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 123 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fec290_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fec290_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fec290_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1fec1c0_0;
    %load/vec4 v0x1fec1c0_0;
    %load/vec4 v0x1fec070_0;
    %xor;
    %load/vec4 v0x1fec1c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1fec290_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 127 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fec290_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1fec290_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fec290_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/popcount3/popcount3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/popcount3/iter0/response15/top_module.sv";
