// Seed: 3006741817
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial $display(id_1 + id_1);
  rnmos (1, id_3);
  tri id_4 = id_3 & id_3;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input wire id_2,
    output supply0 id_3,
    input wand id_4,
    input tri id_5,
    input tri1 id_6,
    input supply1 id_7,
    input wand id_8,
    output tri0 id_9,
    input supply1 id_10,
    output supply0 id_11,
    output supply1 id_12,
    output tri0 id_13,
    input tri0 id_14,
    inout tri1 id_15,
    input tri0 id_16,
    input tri id_17
);
  wire id_19;
  nor primCall (
      id_12, id_1, id_7, id_8, id_16, id_19, id_0, id_17, id_15, id_4, id_5, id_10, id_2, id_14
  );
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19
  );
  assign modCall_1.type_5 = 0;
endmodule
