
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Mon Nov 11 22:52:35 2024
| Design       : LA_test
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                         
****************************************************************************************************************************************************************************************
                                                                                                                 Clock   Non-clock                                                      
 Clock                                                     Period       Waveform       Type                      Loads       Loads  Sources                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 LA_test|clk                                               1000.000     {0 500}        Declared                     68           3  {clk}                                               
   LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred           200.000      {0 100}        Generated (LA_test|clk)     801           0  {pll_250/u_pll_e3/goppll/CLKOUT0}                   
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1             1000.000     {0 500}        Declared                    312           0  {u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1}    
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2             1000.000     {0 500}        Declared                    312           0  {u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2}    
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3             1000.000     {0 500}        Declared                    312           0  {u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3}    
 ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0  1000.000     {0 500}        Declared                     26           0  {u_Signal_generators/u_pll/u_pll_e3/goppll/CLKOUT0} 
 DebugCore_JCLK                                            50.000       {0 25}         Declared                    296           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER}     
 DebugCore_CAPTURE                                         100.000      {25 75}        Declared                     11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}        
========================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               LA_test|clk                               
 Inferred_clock_group_1        asynchronous               PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
 Inferred_clock_group_2        asynchronous               PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
 Inferred_clock_group_3        asynchronous               PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
 Inferred_clock_group_4        asynchronous               ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 LA_test|clk                  1.000 MHz     307.692 MHz       1000.000          3.250        996.750
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
                              1.000 MHz     183.520 MHz       1000.000          5.449        994.551
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
                              1.000 MHz     183.520 MHz       1000.000          5.449        994.551
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
                              1.000 MHz     183.520 MHz       1000.000          5.449        994.551
 ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0
                              1.000 MHz     247.831 MHz       1000.000          4.035        995.965
 DebugCore_JCLK              20.000 MHz     101.543 MHz         50.000          9.848         40.152
 LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                              5.000 MHz     302.572 MHz        200.000          3.305        196.695
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 LA_test|clk            LA_test|clk                498.492       0.000              0            196
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
                        PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
                                                   499.021       0.000              0           2056
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
                        PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
                                                   498.935       0.000              0           2056
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
                        PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
                                                   499.068       0.000              0           2056
 ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0
                        ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0
                                                   498.020       0.000              0            146
 DebugCore_JCLK         DebugCore_JCLK              23.730       0.000              0           1126
 DebugCore_CAPTURE      DebugCore_JCLK              20.842       0.000              0            136
 DebugCore_JCLK         DebugCore_CAPTURE           47.689       0.000              0             16
 LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                        LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                                                   196.695       0.000              0           1646
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 LA_test|clk            LA_test|clk                  0.379       0.000              0            196
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
                        PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
                                                     0.259       0.000              0           2056
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
                        PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
                                                     0.259       0.000              0           2056
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
                        PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
                                                     0.259       0.000              0           2056
 ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0
                        ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0
                                                     0.407       0.000              0            146
 DebugCore_JCLK         DebugCore_JCLK               0.316       0.000              0           1126
 DebugCore_CAPTURE      DebugCore_JCLK              24.644       0.000              0            136
 DebugCore_JCLK         DebugCore_CAPTURE            0.367       0.000              0             16
 LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                        LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                                                     0.313       0.000              0           1646
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                        LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                                                   196.800       0.000              0            588
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                        LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                                                     0.712       0.000              0            588
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 LA_test|clk                                       499.380       0.000              0             68
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1     498.100       0.000              0            312
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2     498.100       0.000              0            312
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3     498.100       0.000              0            312
 ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0
                                                   499.102       0.000              0             26
 DebugCore_JCLK                                     24.102       0.000              0            296
 DebugCore_CAPTURE                                  49.380       0.000              0             11
 LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred      99.102       0.000              0            801
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 LA_test|clk            LA_test|clk                498.896       0.000              0            196
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
                        PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
                                                   499.295       0.000              0           2056
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
                        PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
                                                   499.252       0.000              0           2056
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
                        PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
                                                   499.312       0.000              0           2056
 ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0
                        ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0
                                                   498.559       0.000              0            146
 DebugCore_JCLK         DebugCore_JCLK              24.104       0.000              0           1126
 DebugCore_CAPTURE      DebugCore_JCLK              22.056       0.000              0            136
 DebugCore_JCLK         DebugCore_CAPTURE           48.250       0.000              0             16
 LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                        LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                                                   197.558       0.000              0           1646
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 LA_test|clk            LA_test|clk                  0.306       0.000              0            196
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
                        PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
                                                     0.215       0.000              0           2056
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
                        PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
                                                     0.215       0.000              0           2056
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
                        PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
                                                     0.215       0.000              0           2056
 ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0
                        ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0
                                                     0.321       0.000              0            146
 DebugCore_JCLK         DebugCore_JCLK               0.253       0.000              0           1126
 DebugCore_CAPTURE      DebugCore_JCLK              24.897       0.000              0            136
 DebugCore_JCLK         DebugCore_CAPTURE            0.518       0.000              0             16
 LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                        LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                                                     0.251       0.000              0           1646
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                        LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                                                   197.696       0.000              0            588
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                        LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
                                                     0.540       0.000              0            588
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 LA_test|clk                                       499.504       0.000              0             68
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1     498.480       0.000              0            312
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2     498.480       0.000              0            312
 PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3     498.480       0.000              0            312
 ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0
                                                   499.282       0.000              0             26
 DebugCore_JCLK                                     24.282       0.000              0            296
 DebugCore_CAPTURE                                  49.504       0.000              0             11
 LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred      99.282       0.000              0            801
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_Signal_generators/u_key_5/key_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Signal_generators/mode_5_frq[0]/opit_0_inv_L5Q_perm/CE
Path Group  : LA_test|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.762
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.436

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         ntclkbufg_2      
 CLMS_218_117/CLK                                                          r       u_Signal_generators/u_key_5/key_flag/opit_0_inv_L5Q_perm/CLK

 CLMS_218_117/Q1                   tco                   0.291       7.494 r       u_Signal_generators/u_key_5/key_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.250       7.744         u_Signal_generators/key_5_en
 CLMA_218_116/Y1                   td                    0.197       7.941 f       u_Signal_generators/N82/gateop_perm/Z
                                   net (fanout=2)        0.098       8.039         u_Signal_generators/N82
 CLMA_218_116/CE                                                           f       u_Signal_generators/mode_5_frq[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.039         Logic Levels: 1  
                                                                                   Logic: 0.488ns(58.373%), Route: 0.348ns(41.627%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (falling edge)                      500.000     500.000 f                        
 P20                                                     0.000     500.000 f       clk (port)       
                                   net (fanout=1)        0.074     500.074         clk              
 IOBS_LR_328_209/DIN               td                    2.692     502.766 f       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     502.766         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     502.814 f       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.396     505.210         _N0              
 USCM_84_109/CLK_USCM              td                    0.000     505.210 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.552     506.762         ntclkbufg_2      
 CLMA_218_116/CLK                                                          f       u_Signal_generators/mode_5_frq[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.436     507.198                          
 clock uncertainty                                      -0.050     507.148                          

 Setup time                                             -0.617     506.531                          

 Data required time                                                506.531                          
----------------------------------------------------------------------------------------------------
 Data required time                                                506.531                          
 Data arrival time                                                   8.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.492                          
====================================================================================================

====================================================================================================

Startpoint  : u_Signal_generators/u_key_5/key_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Signal_generators/mode_5_frq[1]/opit_0_inv_L5Q_perm/CE
Path Group  : LA_test|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.762
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.436

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         ntclkbufg_2      
 CLMS_218_117/CLK                                                          r       u_Signal_generators/u_key_5/key_flag/opit_0_inv_L5Q_perm/CLK

 CLMS_218_117/Q1                   tco                   0.291       7.494 r       u_Signal_generators/u_key_5/key_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.250       7.744         u_Signal_generators/key_5_en
 CLMA_218_116/Y1                   td                    0.197       7.941 f       u_Signal_generators/N82/gateop_perm/Z
                                   net (fanout=2)        0.098       8.039         u_Signal_generators/N82
 CLMA_218_116/CE                                                           f       u_Signal_generators/mode_5_frq[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.039         Logic Levels: 1  
                                                                                   Logic: 0.488ns(58.373%), Route: 0.348ns(41.627%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (falling edge)                      500.000     500.000 f                        
 P20                                                     0.000     500.000 f       clk (port)       
                                   net (fanout=1)        0.074     500.074         clk              
 IOBS_LR_328_209/DIN               td                    2.692     502.766 f       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     502.766         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     502.814 f       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.396     505.210         _N0              
 USCM_84_109/CLK_USCM              td                    0.000     505.210 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.552     506.762         ntclkbufg_2      
 CLMA_218_116/CLK                                                          f       u_Signal_generators/mode_5_frq[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.436     507.198                          
 clock uncertainty                                      -0.050     507.148                          

 Setup time                                             -0.617     506.531                          

 Data required time                                                506.531                          
----------------------------------------------------------------------------------------------------
 Data required time                                                506.531                          
 Data arrival time                                                   8.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.492                          
====================================================================================================

====================================================================================================

Startpoint  : u_Signal_generators/u_key_4/key_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Signal_generators/mode_4_wave[0]/opit_0_inv_L5Q_perm/CE
Path Group  : LA_test|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.762
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         ntclkbufg_2      
 CLMA_226_112/CLK                                                          r       u_Signal_generators/u_key_4/key_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_226_112/Q2                   tco                   0.289       7.492 f       u_Signal_generators/u_key_4/key_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.394       7.886         u_Signal_generators/key_4_en
 CLMS_222_113/CE                                                           f       u_Signal_generators/mode_4_wave[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.886         Logic Levels: 0  
                                                                                   Logic: 0.289ns(42.313%), Route: 0.394ns(57.687%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (falling edge)                      500.000     500.000 f                        
 P20                                                     0.000     500.000 f       clk (port)       
                                   net (fanout=1)        0.074     500.074         clk              
 IOBS_LR_328_209/DIN               td                    2.692     502.766 f       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     502.766         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     502.814 f       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.396     505.210         _N0              
 USCM_84_109/CLK_USCM              td                    0.000     505.210 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.552     506.762         ntclkbufg_2      
 CLMS_222_113/CLK                                                          f       u_Signal_generators/mode_4_wave[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.428     507.190                          
 clock uncertainty                                      -0.050     507.140                          

 Setup time                                             -0.617     506.523                          

 Data required time                                                506.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                506.523                          
 Data arrival time                                                   7.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.637                          
====================================================================================================

====================================================================================================

Startpoint  : u_Signal_generators/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Signal_generators/u_key_5/cnt_20ms[1]/opit_0_inv_L5Q_perm/L0
Path Group  : LA_test|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.366

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       2.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       5.277         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       6.808         ntclkbufg_2      
 CLMA_218_112/CLK                                                          r       u_Signal_generators/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_218_112/Q0                   tco                   0.222       7.030 f       u_Signal_generators/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.092       7.122         u_Signal_generators/u_key_5/cnt_20ms [0]
 CLMS_218_113/A0                                                           f       u_Signal_generators/u_key_5/cnt_20ms[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   7.122         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.701%), Route: 0.092ns(29.299%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         ntclkbufg_2      
 CLMS_218_113/CLK                                                          r       u_Signal_generators/u_key_5/cnt_20ms[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.366       6.837                          
 clock uncertainty                                       0.000       6.837                          

 Hold time                                              -0.094       6.743                          

 Data required time                                                  6.743                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.743                          
 Data arrival time                                                   7.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_key_2/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_logic_analyzer/u_key_2/cnt_20ms[5]/opit_0_inv_L5Q_perm/L0
Path Group  : LA_test|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       2.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       5.277         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       6.808         ntclkbufg_2      
 CLMA_210_133/CLK                                                          r       u_logic_analyzer/u_key_2/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_210_133/Q1                   tco                   0.224       7.032 f       u_logic_analyzer/u_key_2/cnt_20ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.090       7.122         u_logic_analyzer/u_key_2/cnt_20ms [0]
 CLMA_210_133/C0                                                           f       u_logic_analyzer/u_key_2/cnt_20ms[5]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   7.122         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.338%), Route: 0.090ns(28.662%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         ntclkbufg_2      
 CLMA_210_133/CLK                                                          r       u_logic_analyzer/u_key_2/cnt_20ms[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.395       6.808                          
 clock uncertainty                                       0.000       6.808                          

 Hold time                                              -0.093       6.715                          

 Data required time                                                  6.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.715                          
 Data arrival time                                                   7.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.407                          
====================================================================================================

====================================================================================================

Startpoint  : u_Signal_generators/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Signal_generators/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/L0
Path Group  : LA_test|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       2.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       5.277         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       5.277 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       6.808         ntclkbufg_2      
 CLMA_218_112/CLK                                                          r       u_Signal_generators/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_218_112/Q0                   tco                   0.222       7.030 f       u_Signal_generators/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.092       7.122         u_Signal_generators/u_key_5/cnt_20ms [0]
 CLMA_218_112/A0                                                           f       u_Signal_generators/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   7.122         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.701%), Route: 0.092ns(29.299%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       5.618 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         ntclkbufg_2      
 CLMA_218_112/CLK                                                          r       u_Signal_generators/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.395       6.808                          
 clock uncertainty                                       0.000       6.808                          

 Hold time                                              -0.094       6.714                          

 Data required time                                                  6.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.714                          
 Data arrival time                                                   7.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.408                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_glitch_free/ck_sel1_r2/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_glitch_free/ck_sel1_neg/opit_0_inv/D
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.611
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.039

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_1
 USCM_84_112/CLK_USCM              td                    0.000       1.078 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=3)        1.585       2.663         ntclkbufg_6      
 CLMA_214_160/CLK                                                          r       u_logic_analyzer/u_glitch_free/ck_sel1_r2/opit_0_inv/CLK

 CLMA_214_160/Q1                   tco                   0.291       2.954 r       u_logic_analyzer/u_glitch_free/ck_sel1_r2/opit_0_inv/Q
                                   net (fanout=1)        0.465       3.419         u_logic_analyzer/u_glitch_free/ck_sel1_r2
 CLMA_210_148/M0                                                           r       u_logic_analyzer/u_glitch_free/ck_sel1_neg/opit_0_inv/D

 Data arrival time                                                   3.419         Logic Levels: 0  
                                                                                   Logic: 0.291ns(38.492%), Route: 0.465ns(61.508%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_179/CLK_OUT1                                    0.000     500.000 f       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     501.059         u_logic_analyzer/clkout_1
 USCM_84_112/CLK_USCM              td                    0.000     501.059 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=3)        1.552     502.611         ntclkbufg_6      
 CLMA_210_148/CLK                                                          f       u_logic_analyzer/u_glitch_free/ck_sel1_neg/opit_0_inv/CLK
 clock pessimism                                         0.039     502.650                          
 clock uncertainty                                      -0.150     502.500                          

 Setup time                                             -0.060     502.440                          

 Data required time                                                502.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.440                          
 Data arrival time                                                   3.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       499.021                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CE
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.596
  Launch Clock Delay      :  3.933
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_1
 USCM_84_152/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.814       2.892         ntR498           
 CLMA_214_156/Y1                   td                    0.304       3.196 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.737       3.933         u_logic_analyzer/clkout_4
 CLMS_202_169/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK

 CLMS_202_169/Q0                   tco                   0.289       4.222 r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.461       4.683         u_logic_analyzer/addrq [9]
 CLMA_194_164/Y0                   td                    0.320       5.003 r       u_logic_analyzer/N59_3/gateop_perm/Z
                                   net (fanout=9)        0.451       5.454         u_logic_analyzer/_N1226
 CLMA_186_164/Y0                   td                    0.341       5.795 f       u_logic_analyzer/N59_17/gateop_perm/Z
                                   net (fanout=1)        0.670       6.465         u_logic_analyzer/_N1576
 CLMA_186_164/Y1                   td                    0.460       6.925 r       u_logic_analyzer/N59_21/gateop_perm/Z
                                   net (fanout=12)       0.599       7.524         u_logic_analyzer/begin_read
 CLMA_198_160/Y0                   td                    0.210       7.734 r       u_logic_analyzer/u_sampler/N4216/gateop_perm/Z
                                   net (fanout=3)        0.401       8.135         u_logic_analyzer/u_sampler/N4216
 CLMS_202_161/CECO                 td                    0.184       8.319 r       u_logic_analyzer/u_sampler/addrq[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.319         ntR210           
 CLMS_202_165/CECO                 td                    0.184       8.503 r       u_logic_analyzer/u_sampler/addrq[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       8.503         ntR209           
 CLMS_202_169/CECI                                                         r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   8.503         Logic Levels: 6  
                                                                                   Logic: 1.988ns(43.501%), Route: 2.582ns(56.499%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000    1000.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    1001.059         u_logic_analyzer/clkout_1
 USCM_84_152/CLK_USCM              td                    0.000    1001.059 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.710    1002.769         ntR498           
 CLMA_214_156/Y1                   td                    0.219    1002.988 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.608    1003.596         u_logic_analyzer/clkout_4
 CLMS_202_169/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.337    1003.933                          
 clock uncertainty                                      -0.150    1003.783                          

 Setup time                                             -0.729    1003.054                          

 Data required time                                               1003.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.054                          
 Data arrival time                                                   8.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.551                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CE
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.494
  Launch Clock Delay      :  3.933
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_1
 USCM_84_152/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.814       2.892         ntR498           
 CLMA_214_156/Y1                   td                    0.304       3.196 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.737       3.933         u_logic_analyzer/clkout_4
 CLMS_202_169/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK

 CLMS_202_169/Q0                   tco                   0.289       4.222 r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.461       4.683         u_logic_analyzer/addrq [9]
 CLMA_194_164/Y0                   td                    0.320       5.003 r       u_logic_analyzer/N59_3/gateop_perm/Z
                                   net (fanout=9)        0.451       5.454         u_logic_analyzer/_N1226
 CLMA_186_164/Y0                   td                    0.341       5.795 f       u_logic_analyzer/N59_17/gateop_perm/Z
                                   net (fanout=1)        0.670       6.465         u_logic_analyzer/_N1576
 CLMA_186_164/Y1                   td                    0.460       6.925 r       u_logic_analyzer/N59_21/gateop_perm/Z
                                   net (fanout=12)       0.599       7.524         u_logic_analyzer/begin_read
 CLMA_198_160/Y0                   td                    0.210       7.734 r       u_logic_analyzer/u_sampler/N4216/gateop_perm/Z
                                   net (fanout=3)        0.401       8.135         u_logic_analyzer/u_sampler/N4216
 CLMS_202_161/CECO                 td                    0.184       8.319 r       u_logic_analyzer/u_sampler/addrq[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.319         ntR210           
 CLMS_202_165/CECI                                                         r       u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   8.319         Logic Levels: 5  
                                                                                   Logic: 1.804ns(41.131%), Route: 2.582ns(58.869%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000    1000.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    1001.059         u_logic_analyzer/clkout_1
 USCM_84_152/CLK_USCM              td                    0.000    1001.059 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.710    1002.769         ntR498           
 CLMA_214_156/Y1                   td                    0.219    1002.988 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.506    1003.494         u_logic_analyzer/clkout_4
 CLMS_202_165/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.264    1003.758                          
 clock uncertainty                                      -0.150    1003.608                          

 Setup time                                             -0.729    1002.879                          

 Data required time                                               1002.879                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.879                          
 Data arrival time                                                   8.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.560                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_5/ram32x1dp/WD
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.799  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.499
  Launch Clock Delay      :  3.492
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       1.059         u_logic_analyzer/clkout_1
 USCM_84_152/CLK_USCM              td                    0.000       1.059 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.710       2.769         ntR498           
 CLMA_214_156/Y1                   td                    0.219       2.988 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.504       3.492         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/CLK

 CLMA_198_160/Q3                   tco                   0.221       3.713 f       u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/Q
                                   net (fanout=34)       1.217       4.930         u_logic_analyzer/data_q [5]
 CLMS_170_193/AD                                                           f       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_5/ram32x1dp/WD

 Data arrival time                                                   4.930         Logic Levels: 0  
                                                                                   Logic: 0.221ns(15.369%), Route: 1.217ns(84.631%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_1
 USCM_84_152/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.814       2.892         ntR498           
 CLMA_214_156/Y1                   td                    0.304       3.196 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      1.303       4.499         u_logic_analyzer/clkout_4
 CLMS_170_193/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_5/ram32x1dp/WCLK
 clock pessimism                                        -0.208       4.291                          
 clock uncertainty                                       0.000       4.291                          

 Hold time                                               0.380       4.671                          

 Data required time                                                  4.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.671                          
 Data arrival time                                                   4.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_logic_analyzer/read_cnt[9]/opit_0_inv_AQ_perm/Cin
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.457  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.399
  Launch Clock Delay      :  3.674
  Clock Pessimism Removal :  -0.268

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       1.059         u_logic_analyzer/clkout_1
 USCM_84_152/CLK_USCM              td                    0.000       1.059 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.710       2.769         ntR498           
 CLMA_214_156/Y1                   td                    0.219       2.988 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.686       3.674         u_logic_analyzer/clkout_4
 CLMA_190_168/CLK                                                          r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_190_168/Q2                   tco                   0.224       3.898 f       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=35)       0.191       4.089         u_logic_analyzer/rd_addr [7]
 CLMA_190_168/COUT                 td                    0.241       4.330 f       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.330         u_logic_analyzer/_N540
 CLMA_190_172/CIN                                                          f       u_logic_analyzer/read_cnt[9]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   4.330         Logic Levels: 1  
                                                                                   Logic: 0.465ns(70.884%), Route: 0.191ns(29.116%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_1
 USCM_84_152/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.814       2.892         ntR498           
 CLMA_214_156/Y1                   td                    0.304       3.196 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      1.203       4.399         u_logic_analyzer/clkout_4
 CLMA_190_172/CLK                                                          r       u_logic_analyzer/read_cnt[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.268       4.131                          
 clock uncertainty                                       0.000       4.131                          

 Hold time                                              -0.082       4.049                          

 Data required time                                                  4.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.049                          
 Data arrival time                                                   4.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/Q[4]/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_4/ram32x1dp/WD
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.781  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.481
  Launch Clock Delay      :  3.492
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       1.059         u_logic_analyzer/clkout_1
 USCM_84_152/CLK_USCM              td                    0.000       1.059 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.710       2.769         ntR498           
 CLMA_214_156/Y1                   td                    0.219       2.988 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.504       3.492         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_sampler/Q[4]/opit_0_inv/CLK

 CLMA_198_160/Q1                   tco                   0.224       3.716 f       u_logic_analyzer/u_sampler/Q[4]/opit_0_inv/Q
                                   net (fanout=34)       1.219       4.935         u_logic_analyzer/data_q [4]
 CLMS_174_193/AD                                                           f       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_4/ram32x1dp/WD

 Data arrival time                                                   4.935         Logic Levels: 0  
                                                                                   Logic: 0.224ns(15.523%), Route: 1.219ns(84.477%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_1
 USCM_84_152/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.814       2.892         ntR498           
 CLMA_214_156/Y1                   td                    0.304       3.196 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      1.285       4.481         u_logic_analyzer/clkout_4
 CLMS_174_193/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_4/ram32x1dp/WCLK
 clock pessimism                                        -0.208       4.273                          
 clock uncertainty                                       0.000       4.273                          

 Hold time                                               0.380       4.653                          

 Data required time                                                  4.653                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.653                          
 Data arrival time                                                   4.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_glitch_free/ck_sel2_r2/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_glitch_free/ck_sel2_neg/opit_0_inv/D
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.611
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.047

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_2
 USCM_84_111/CLK_USCM              td                    0.000       1.078 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=3)        1.585       2.663         ntclkbufg_5      
 CLMA_210_168/CLK                                                          r       u_logic_analyzer/u_glitch_free/ck_sel2_r2/opit_0_inv/CLK

 CLMA_210_168/Q1                   tco                   0.291       2.954 r       u_logic_analyzer/u_glitch_free/ck_sel2_r2/opit_0_inv/Q
                                   net (fanout=1)        0.559       3.513         u_logic_analyzer/u_glitch_free/ck_sel2_r2
 CLMA_210_172/M0                                                           r       u_logic_analyzer/u_glitch_free/ck_sel2_neg/opit_0_inv/D

 Data arrival time                                                   3.513         Logic Levels: 0  
                                                                                   Logic: 0.291ns(34.235%), Route: 0.559ns(65.765%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_179/CLK_OUT2                                    0.000     500.000 f       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     501.059         u_logic_analyzer/clkout_2
 USCM_84_111/CLK_USCM              td                    0.000     501.059 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=3)        1.552     502.611         ntclkbufg_5      
 CLMA_210_172/CLK                                                          f       u_logic_analyzer/u_glitch_free/ck_sel2_neg/opit_0_inv/CLK
 clock pessimism                                         0.047     502.658                          
 clock uncertainty                                      -0.150     502.508                          

 Setup time                                             -0.060     502.448                          

 Data required time                                                502.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.448                          
 Data arrival time                                                   3.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.935                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CE
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.575
  Launch Clock Delay      :  3.917
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_2
 USCM_84_153/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.814       2.892         ntR499           
 CLMA_214_156/Y1                   td                    0.288       3.180 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.737       3.917         u_logic_analyzer/clkout_4
 CLMS_202_169/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK

 CLMS_202_169/Q0                   tco                   0.289       4.206 r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.461       4.667         u_logic_analyzer/addrq [9]
 CLMA_194_164/Y0                   td                    0.320       4.987 r       u_logic_analyzer/N59_3/gateop_perm/Z
                                   net (fanout=9)        0.451       5.438         u_logic_analyzer/_N1226
 CLMA_186_164/Y0                   td                    0.341       5.779 f       u_logic_analyzer/N59_17/gateop_perm/Z
                                   net (fanout=1)        0.670       6.449         u_logic_analyzer/_N1576
 CLMA_186_164/Y1                   td                    0.460       6.909 r       u_logic_analyzer/N59_21/gateop_perm/Z
                                   net (fanout=12)       0.599       7.508         u_logic_analyzer/begin_read
 CLMA_198_160/Y0                   td                    0.210       7.718 r       u_logic_analyzer/u_sampler/N4216/gateop_perm/Z
                                   net (fanout=3)        0.401       8.119         u_logic_analyzer/u_sampler/N4216
 CLMS_202_161/CECO                 td                    0.184       8.303 r       u_logic_analyzer/u_sampler/addrq[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.303         ntR210           
 CLMS_202_165/CECO                 td                    0.184       8.487 r       u_logic_analyzer/u_sampler/addrq[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       8.487         ntR209           
 CLMS_202_169/CECI                                                         r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   8.487         Logic Levels: 6  
                                                                                   Logic: 1.988ns(43.501%), Route: 2.582ns(56.499%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000    1000.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059    1001.059         u_logic_analyzer/clkout_2
 USCM_84_153/CLK_USCM              td                    0.000    1001.059 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.710    1002.769         ntR499           
 CLMA_214_156/Y1                   td                    0.198    1002.967 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.608    1003.575         u_logic_analyzer/clkout_4
 CLMS_202_169/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.342    1003.917                          
 clock uncertainty                                      -0.150    1003.767                          

 Setup time                                             -0.729    1003.038                          

 Data required time                                               1003.038                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.038                          
 Data arrival time                                                   8.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.551                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CE
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.473
  Launch Clock Delay      :  3.917
  Clock Pessimism Removal :  0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_2
 USCM_84_153/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.814       2.892         ntR499           
 CLMA_214_156/Y1                   td                    0.288       3.180 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.737       3.917         u_logic_analyzer/clkout_4
 CLMS_202_169/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK

 CLMS_202_169/Q0                   tco                   0.289       4.206 r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.461       4.667         u_logic_analyzer/addrq [9]
 CLMA_194_164/Y0                   td                    0.320       4.987 r       u_logic_analyzer/N59_3/gateop_perm/Z
                                   net (fanout=9)        0.451       5.438         u_logic_analyzer/_N1226
 CLMA_186_164/Y0                   td                    0.341       5.779 f       u_logic_analyzer/N59_17/gateop_perm/Z
                                   net (fanout=1)        0.670       6.449         u_logic_analyzer/_N1576
 CLMA_186_164/Y1                   td                    0.460       6.909 r       u_logic_analyzer/N59_21/gateop_perm/Z
                                   net (fanout=12)       0.599       7.508         u_logic_analyzer/begin_read
 CLMA_198_160/Y0                   td                    0.210       7.718 r       u_logic_analyzer/u_sampler/N4216/gateop_perm/Z
                                   net (fanout=3)        0.401       8.119         u_logic_analyzer/u_sampler/N4216
 CLMS_202_161/CECO                 td                    0.184       8.303 r       u_logic_analyzer/u_sampler/addrq[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.303         ntR210           
 CLMS_202_165/CECI                                                         r       u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   8.303         Logic Levels: 5  
                                                                                   Logic: 1.804ns(41.131%), Route: 2.582ns(58.869%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000    1000.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059    1001.059         u_logic_analyzer/clkout_2
 USCM_84_153/CLK_USCM              td                    0.000    1001.059 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.710    1002.769         ntR499           
 CLMA_214_156/Y1                   td                    0.198    1002.967 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.506    1003.473         u_logic_analyzer/clkout_4
 CLMS_202_165/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.269    1003.742                          
 clock uncertainty                                      -0.150    1003.592                          

 Setup time                                             -0.729    1002.863                          

 Data required time                                               1002.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.863                          
 Data arrival time                                                   8.303                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.560                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_5/ram32x1dp/WD
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.799  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.483
  Launch Clock Delay      :  3.471
  Clock Pessimism Removal :  -0.213

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       1.059         u_logic_analyzer/clkout_2
 USCM_84_153/CLK_USCM              td                    0.000       1.059 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.710       2.769         ntR499           
 CLMA_214_156/Y1                   td                    0.198       2.967 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.504       3.471         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/CLK

 CLMA_198_160/Q3                   tco                   0.221       3.692 f       u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/Q
                                   net (fanout=34)       1.217       4.909         u_logic_analyzer/data_q [5]
 CLMS_170_193/AD                                                           f       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_5/ram32x1dp/WD

 Data arrival time                                                   4.909         Logic Levels: 0  
                                                                                   Logic: 0.221ns(15.369%), Route: 1.217ns(84.631%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_2
 USCM_84_153/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.814       2.892         ntR499           
 CLMA_214_156/Y1                   td                    0.288       3.180 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      1.303       4.483         u_logic_analyzer/clkout_4
 CLMS_170_193/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_5/ram32x1dp/WCLK
 clock pessimism                                        -0.213       4.270                          
 clock uncertainty                                       0.000       4.270                          

 Hold time                                               0.380       4.650                          

 Data required time                                                  4.650                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.650                          
 Data arrival time                                                   4.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_logic_analyzer/read_cnt[9]/opit_0_inv_AQ_perm/Cin
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.457  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.383
  Launch Clock Delay      :  3.653
  Clock Pessimism Removal :  -0.273

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       1.059         u_logic_analyzer/clkout_2
 USCM_84_153/CLK_USCM              td                    0.000       1.059 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.710       2.769         ntR499           
 CLMA_214_156/Y1                   td                    0.198       2.967 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.686       3.653         u_logic_analyzer/clkout_4
 CLMA_190_168/CLK                                                          r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_190_168/Q2                   tco                   0.224       3.877 f       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=35)       0.191       4.068         u_logic_analyzer/rd_addr [7]
 CLMA_190_168/COUT                 td                    0.241       4.309 f       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.309         u_logic_analyzer/_N540
 CLMA_190_172/CIN                                                          f       u_logic_analyzer/read_cnt[9]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   4.309         Logic Levels: 1  
                                                                                   Logic: 0.465ns(70.884%), Route: 0.191ns(29.116%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_2
 USCM_84_153/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.814       2.892         ntR499           
 CLMA_214_156/Y1                   td                    0.288       3.180 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      1.203       4.383         u_logic_analyzer/clkout_4
 CLMA_190_172/CLK                                                          r       u_logic_analyzer/read_cnt[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.273       4.110                          
 clock uncertainty                                       0.000       4.110                          

 Hold time                                              -0.082       4.028                          

 Data required time                                                  4.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.028                          
 Data arrival time                                                   4.309                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/Q[4]/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_4/ram32x1dp/WD
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.781  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.465
  Launch Clock Delay      :  3.471
  Clock Pessimism Removal :  -0.213

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       1.059         u_logic_analyzer/clkout_2
 USCM_84_153/CLK_USCM              td                    0.000       1.059 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.710       2.769         ntR499           
 CLMA_214_156/Y1                   td                    0.198       2.967 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.504       3.471         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_sampler/Q[4]/opit_0_inv/CLK

 CLMA_198_160/Q1                   tco                   0.224       3.695 f       u_logic_analyzer/u_sampler/Q[4]/opit_0_inv/Q
                                   net (fanout=34)       1.219       4.914         u_logic_analyzer/data_q [4]
 CLMS_174_193/AD                                                           f       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_4/ram32x1dp/WD

 Data arrival time                                                   4.914         Logic Levels: 0  
                                                                                   Logic: 0.224ns(15.523%), Route: 1.219ns(84.477%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_2
 USCM_84_153/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.814       2.892         ntR499           
 CLMA_214_156/Y1                   td                    0.288       3.180 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      1.285       4.465         u_logic_analyzer/clkout_4
 CLMS_174_193/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_4/ram32x1dp/WCLK
 clock pessimism                                        -0.213       4.252                          
 clock uncertainty                                       0.000       4.252                          

 Hold time                                               0.380       4.632                          

 Data required time                                                  4.632                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.632                          
 Data arrival time                                                   4.914                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_glitch_free/ck_sel3_r2/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_glitch_free/ck_sel3_neg/opit_0_inv/D
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.611
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.039

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_3
 USCM_84_113/CLK_USCM              td                    0.000       1.078 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=3)        1.585       2.663         ntclkbufg_7      
 CLMA_214_152/CLK                                                          r       u_logic_analyzer/u_glitch_free/ck_sel3_r2/opit_0_inv/CLK

 CLMA_214_152/Q1                   tco                   0.291       2.954 r       u_logic_analyzer/u_glitch_free/ck_sel3_r2/opit_0_inv/Q
                                   net (fanout=1)        0.418       3.372         u_logic_analyzer/u_glitch_free/ck_sel3_r2
 CLMA_210_153/M0                                                           r       u_logic_analyzer/u_glitch_free/ck_sel3_neg/opit_0_inv/D

 Data arrival time                                                   3.372         Logic Levels: 0  
                                                                                   Logic: 0.291ns(41.044%), Route: 0.418ns(58.956%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_179/CLK_OUT3                                    0.000     500.000 f       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059     501.059         u_logic_analyzer/clkout_3
 USCM_84_113/CLK_USCM              td                    0.000     501.059 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=3)        1.552     502.611         ntclkbufg_7      
 CLMA_210_153/CLK                                                          f       u_logic_analyzer/u_glitch_free/ck_sel3_neg/opit_0_inv/CLK
 clock pessimism                                         0.039     502.650                          
 clock uncertainty                                      -0.150     502.500                          

 Setup time                                             -0.060     502.440                          

 Data required time                                                502.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.440                          
 Data arrival time                                                   3.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       499.068                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CE
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.325
  Launch Clock Delay      :  4.858
  Clock Pessimism Removal :  0.533

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_3
 USCM_84_154/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.814       2.892         ntR497           
 CLMA_210_164/Y3                   td                    0.210       3.102 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.551       3.653         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_214_156/Y1                   td                    0.468       4.121 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.737       4.858         u_logic_analyzer/clkout_4
 CLMS_202_169/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK

 CLMS_202_169/Q0                   tco                   0.289       5.147 r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.461       5.608         u_logic_analyzer/addrq [9]
 CLMA_194_164/Y0                   td                    0.320       5.928 r       u_logic_analyzer/N59_3/gateop_perm/Z
                                   net (fanout=9)        0.451       6.379         u_logic_analyzer/_N1226
 CLMA_186_164/Y0                   td                    0.341       6.720 f       u_logic_analyzer/N59_17/gateop_perm/Z
                                   net (fanout=1)        0.670       7.390         u_logic_analyzer/_N1576
 CLMA_186_164/Y1                   td                    0.460       7.850 r       u_logic_analyzer/N59_21/gateop_perm/Z
                                   net (fanout=12)       0.599       8.449         u_logic_analyzer/begin_read
 CLMA_198_160/Y0                   td                    0.210       8.659 r       u_logic_analyzer/u_sampler/N4216/gateop_perm/Z
                                   net (fanout=3)        0.401       9.060         u_logic_analyzer/u_sampler/N4216
 CLMS_202_161/CECO                 td                    0.184       9.244 r       u_logic_analyzer/u_sampler/addrq[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.244         ntR210           
 CLMS_202_165/CECO                 td                    0.184       9.428 r       u_logic_analyzer/u_sampler/addrq[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       9.428         ntR209           
 CLMS_202_169/CECI                                                         r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   9.428         Logic Levels: 6  
                                                                                   Logic: 1.988ns(43.501%), Route: 2.582ns(56.499%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000    1000.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059    1001.059         u_logic_analyzer/clkout_3
 USCM_84_154/CLK_USCM              td                    0.000    1001.059 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.710    1002.769         ntR497           
 CLMA_210_164/Y3                   td                    0.162    1002.931 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.449    1003.380         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_214_156/Y1                   td                    0.337    1003.717 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.608    1004.325         u_logic_analyzer/clkout_4
 CLMS_202_169/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.533    1004.858                          
 clock uncertainty                                      -0.150    1004.708                          

 Setup time                                             -0.729    1003.979                          

 Data required time                                               1003.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.979                          
 Data arrival time                                                   9.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.551                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CE
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.223
  Launch Clock Delay      :  4.858
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_3
 USCM_84_154/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.814       2.892         ntR497           
 CLMA_210_164/Y3                   td                    0.210       3.102 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.551       3.653         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_214_156/Y1                   td                    0.468       4.121 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.737       4.858         u_logic_analyzer/clkout_4
 CLMS_202_169/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK

 CLMS_202_169/Q0                   tco                   0.289       5.147 r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.461       5.608         u_logic_analyzer/addrq [9]
 CLMA_194_164/Y0                   td                    0.320       5.928 r       u_logic_analyzer/N59_3/gateop_perm/Z
                                   net (fanout=9)        0.451       6.379         u_logic_analyzer/_N1226
 CLMA_186_164/Y0                   td                    0.341       6.720 f       u_logic_analyzer/N59_17/gateop_perm/Z
                                   net (fanout=1)        0.670       7.390         u_logic_analyzer/_N1576
 CLMA_186_164/Y1                   td                    0.460       7.850 r       u_logic_analyzer/N59_21/gateop_perm/Z
                                   net (fanout=12)       0.599       8.449         u_logic_analyzer/begin_read
 CLMA_198_160/Y0                   td                    0.210       8.659 r       u_logic_analyzer/u_sampler/N4216/gateop_perm/Z
                                   net (fanout=3)        0.401       9.060         u_logic_analyzer/u_sampler/N4216
 CLMS_202_161/CECO                 td                    0.184       9.244 r       u_logic_analyzer/u_sampler/addrq[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.244         ntR210           
 CLMS_202_165/CECI                                                         r       u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   9.244         Logic Levels: 5  
                                                                                   Logic: 1.804ns(41.131%), Route: 2.582ns(58.869%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000    1000.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059    1001.059         u_logic_analyzer/clkout_3
 USCM_84_154/CLK_USCM              td                    0.000    1001.059 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.710    1002.769         ntR497           
 CLMA_210_164/Y3                   td                    0.162    1002.931 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.449    1003.380         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_214_156/Y1                   td                    0.337    1003.717 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.506    1004.223         u_logic_analyzer/clkout_4
 CLMS_202_165/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.460    1004.683                          
 clock uncertainty                                      -0.150    1004.533                          

 Setup time                                             -0.729    1003.804                          

 Data required time                                               1003.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.804                          
 Data arrival time                                                   9.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.560                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_5/ram32x1dp/WD
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.799  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.424
  Launch Clock Delay      :  4.221
  Clock Pessimism Removal :  -0.404

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       1.059         u_logic_analyzer/clkout_3
 USCM_84_154/CLK_USCM              td                    0.000       1.059 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.710       2.769         ntR497           
 CLMA_210_164/Y3                   td                    0.162       2.931 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.449       3.380         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_214_156/Y1                   td                    0.337       3.717 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.504       4.221         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/CLK

 CLMA_198_160/Q3                   tco                   0.221       4.442 f       u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/Q
                                   net (fanout=34)       1.217       5.659         u_logic_analyzer/data_q [5]
 CLMS_170_193/AD                                                           f       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_5/ram32x1dp/WD

 Data arrival time                                                   5.659         Logic Levels: 0  
                                                                                   Logic: 0.221ns(15.369%), Route: 1.217ns(84.631%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_3
 USCM_84_154/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.814       2.892         ntR497           
 CLMA_210_164/Y3                   td                    0.210       3.102 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.551       3.653         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_214_156/Y1                   td                    0.468       4.121 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      1.303       5.424         u_logic_analyzer/clkout_4
 CLMS_170_193/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_5/ram32x1dp/WCLK
 clock pessimism                                        -0.404       5.020                          
 clock uncertainty                                       0.000       5.020                          

 Hold time                                               0.380       5.400                          

 Data required time                                                  5.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.400                          
 Data arrival time                                                   5.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_logic_analyzer/read_cnt[9]/opit_0_inv_AQ_perm/Cin
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.457  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.324
  Launch Clock Delay      :  4.403
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       1.059         u_logic_analyzer/clkout_3
 USCM_84_154/CLK_USCM              td                    0.000       1.059 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.710       2.769         ntR497           
 CLMA_210_164/Y3                   td                    0.162       2.931 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.449       3.380         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_214_156/Y1                   td                    0.337       3.717 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.686       4.403         u_logic_analyzer/clkout_4
 CLMA_190_168/CLK                                                          r       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_190_168/Q2                   tco                   0.224       4.627 f       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=35)       0.191       4.818         u_logic_analyzer/rd_addr [7]
 CLMA_190_168/COUT                 td                    0.241       5.059 f       u_logic_analyzer/read_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.059         u_logic_analyzer/_N540
 CLMA_190_172/CIN                                                          f       u_logic_analyzer/read_cnt[9]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   5.059         Logic Levels: 1  
                                                                                   Logic: 0.465ns(70.884%), Route: 0.191ns(29.116%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_3
 USCM_84_154/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.814       2.892         ntR497           
 CLMA_210_164/Y3                   td                    0.210       3.102 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.551       3.653         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_214_156/Y1                   td                    0.468       4.121 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      1.203       5.324         u_logic_analyzer/clkout_4
 CLMA_190_172/CLK                                                          r       u_logic_analyzer/read_cnt[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.464       4.860                          
 clock uncertainty                                       0.000       4.860                          

 Hold time                                              -0.082       4.778                          

 Data required time                                                  4.778                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.778                          
 Data arrival time                                                   5.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/Q[4]/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_4/ram32x1dp/WD
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.781  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.406
  Launch Clock Delay      :  4.221
  Clock Pessimism Removal :  -0.404

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       1.059         u_logic_analyzer/clkout_3
 USCM_84_154/CLK_USCM              td                    0.000       1.059 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.710       2.769         ntR497           
 CLMA_210_164/Y3                   td                    0.162       2.931 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.449       3.380         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_214_156/Y1                   td                    0.337       3.717 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.504       4.221         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_sampler/Q[4]/opit_0_inv/CLK

 CLMA_198_160/Q1                   tco                   0.224       4.445 f       u_logic_analyzer/u_sampler/Q[4]/opit_0_inv/Q
                                   net (fanout=34)       1.219       5.664         u_logic_analyzer/data_q [4]
 CLMS_174_193/AD                                                           f       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_4/ram32x1dp/WD

 Data arrival time                                                   5.664         Logic Levels: 0  
                                                                                   Logic: 0.224ns(15.523%), Route: 1.219ns(84.477%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       1.078         u_logic_analyzer/clkout_3
 USCM_84_154/CLK_USCM              td                    0.000       1.078 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.814       2.892         ntR497           
 CLMA_210_164/Y3                   td                    0.210       3.102 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.551       3.653         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_214_156/Y1                   td                    0.468       4.121 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      1.285       5.406         u_logic_analyzer/clkout_4
 CLMS_174_193/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_4/ram32x1dp/WCLK
 clock pessimism                                        -0.404       5.002                          
 clock uncertainty                                       0.000       5.002                          

 Hold time                                               0.380       5.382                          

 Data required time                                                  5.382                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.382                          
 Data arrival time                                                   5.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : u_Signal_generators/rom_addr[0]/opit_0_inv_A2Q1/CLK
Endpoint    : u_Signal_generators/u_rom_tri/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[3]
Path Group  : ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.688
  Clock Pessimism Removal :  0.035

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_Signal_generators/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078     501.078         u_Signal_generators/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     501.078 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.610     502.688         ntclkbufg_3      
 CLMA_230_52/CLK                                                           f       u_Signal_generators/rom_addr[0]/opit_0_inv_A2Q1/CLK

 CLMA_230_52/Q1                    tco                   0.289     502.977 f       u_Signal_generators/rom_addr[0]/opit_0_inv_A2Q1/Q
                                   net (fanout=11)       1.442     504.419         u_Signal_generators/rom_addr [0]
 DRM_178_44/ADB0[3]                                                        f       u_Signal_generators/u_rom_tri/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[3]

 Data arrival time                                                 504.419         Logic Levels: 0  
                                                                                   Logic: 0.289ns(16.696%), Route: 1.442ns(83.304%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_75/CLK_OUT0                                     0.000    1000.000 r       u_Signal_generators/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059    1001.059         u_Signal_generators/da_clk
 USCM_84_110/CLK_USCM              td                    0.000    1001.059 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531    1002.590         ntclkbufg_3      
 DRM_178_44/CLKB[0]                                                        r       u_Signal_generators/u_rom_tri/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                         0.035    1002.625                          
 clock uncertainty                                      -0.150    1002.475                          

 Setup time                                             -0.036    1002.439                          

 Data required time                                               1002.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.439                          
 Data arrival time                                                 504.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.020                          
====================================================================================================

====================================================================================================

Startpoint  : u_Signal_generators/rom_addr[6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_Signal_generators/u_rom_saw/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[9]
Path Group  : ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.688
  Clock Pessimism Removal :  0.035

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_Signal_generators/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078     501.078         u_Signal_generators/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     501.078 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.610     502.688         ntclkbufg_3      
 CLMA_230_56/CLK                                                           f       u_Signal_generators/rom_addr[6]/opit_0_inv_A2Q21/CLK

 CLMA_230_56/Q3                    tco                   0.286     502.974 f       u_Signal_generators/rom_addr[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=10)       1.436     504.410         u_Signal_generators/rom_addr [6]
 DRM_178_68/ADB0[9]                                                        f       u_Signal_generators/u_rom_saw/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[9]

 Data arrival time                                                 504.410         Logic Levels: 0  
                                                                                   Logic: 0.286ns(16.609%), Route: 1.436ns(83.391%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_75/CLK_OUT0                                     0.000    1000.000 r       u_Signal_generators/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059    1001.059         u_Signal_generators/da_clk
 USCM_84_110/CLK_USCM              td                    0.000    1001.059 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531    1002.590         ntclkbufg_3      
 DRM_178_68/CLKB[0]                                                        r       u_Signal_generators/u_rom_saw/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                         0.035    1002.625                          
 clock uncertainty                                      -0.150    1002.475                          

 Setup time                                             -0.036    1002.439                          

 Data required time                                               1002.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.439                          
 Data arrival time                                                 504.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.029                          
====================================================================================================

====================================================================================================

Startpoint  : u_Signal_generators/rom_addr[6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_Signal_generators/u_rom_squ/U_ipml_rom_rom_square_wave/U_ipml_spram_rom_square_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[9]
Path Group  : ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.688
  Clock Pessimism Removal :  0.035

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_Signal_generators/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078     501.078         u_Signal_generators/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     501.078 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.610     502.688         ntclkbufg_3      
 CLMA_230_56/CLK                                                           f       u_Signal_generators/rom_addr[6]/opit_0_inv_A2Q21/CLK

 CLMA_230_56/Q3                    tco                   0.286     502.974 f       u_Signal_generators/rom_addr[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=10)       1.436     504.410         u_Signal_generators/rom_addr [6]
 DRM_178_68/ADB1[9]                                                        f       u_Signal_generators/u_rom_squ/U_ipml_rom_rom_square_wave/U_ipml_spram_rom_square_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[9]

 Data arrival time                                                 504.410         Logic Levels: 0  
                                                                                   Logic: 0.286ns(16.609%), Route: 1.436ns(83.391%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_75/CLK_OUT0                                     0.000    1000.000 r       u_Signal_generators/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059    1001.059         u_Signal_generators/da_clk
 USCM_84_110/CLK_USCM              td                    0.000    1001.059 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531    1002.590         ntclkbufg_3      
 DRM_178_68/CLKB[1]                                                        r       u_Signal_generators/u_rom_squ/U_ipml_rom_rom_square_wave/U_ipml_spram_rom_square_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                         0.035    1002.625                          
 clock uncertainty                                      -0.150    1002.475                          

 Setup time                                             -0.036    1002.439                          

 Data required time                                               1002.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.439                          
 Data arrival time                                                 504.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.029                          
====================================================================================================

====================================================================================================

Startpoint  : u_Signal_generators/rom_addr[11]/opit_0_inv_AQ/CLK
Endpoint    : u_Signal_generators/rom_addr[11]/opit_0_inv_AQ/I1
Path Group  : ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.688
  Launch Clock Delay      :  2.611
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_Signal_generators/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     501.059         u_Signal_generators/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     501.059 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.552     502.611         ntclkbufg_3      
 CLMA_230_68/CLK                                                           f       u_Signal_generators/rom_addr[11]/opit_0_inv_AQ/CLK

 CLMA_230_68/Q0                    tco                   0.222     502.833 f       u_Signal_generators/rom_addr[11]/opit_0_inv_AQ/Q
                                   net (fanout=2)        0.085     502.918         u_Signal_generators/rom_addr [11]
 CLMA_230_68/A1                                                            f       u_Signal_generators/rom_addr[11]/opit_0_inv_AQ/I1

 Data arrival time                                                 502.918         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_Signal_generators/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078     501.078         u_Signal_generators/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     501.078 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.610     502.688         ntclkbufg_3      
 CLMA_230_68/CLK                                                           f       u_Signal_generators/rom_addr[11]/opit_0_inv_AQ/CLK
 clock pessimism                                        -0.077     502.611                          
 clock uncertainty                                       0.000     502.611                          

 Hold time                                              -0.100     502.511                          

 Data required time                                                502.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.511                          
 Data arrival time                                                 502.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.407                          
====================================================================================================

====================================================================================================

Startpoint  : u_Signal_generators/rom_addr[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_Signal_generators/rom_addr[8]/opit_0_inv_A2Q21/I01
Path Group  : ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.688
  Launch Clock Delay      :  2.611
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_Signal_generators/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     501.059         u_Signal_generators/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     501.059 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.552     502.611         ntclkbufg_3      
 CLMA_230_60/CLK                                                           f       u_Signal_generators/rom_addr[8]/opit_0_inv_A2Q21/CLK

 CLMA_230_60/Q0                    tco                   0.222     502.833 f       u_Signal_generators/rom_addr[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=10)       0.087     502.920         u_Signal_generators/rom_addr [7]
 CLMA_230_60/A1                                                            f       u_Signal_generators/rom_addr[8]/opit_0_inv_A2Q21/I01

 Data arrival time                                                 502.920         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_Signal_generators/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078     501.078         u_Signal_generators/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     501.078 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.610     502.688         ntclkbufg_3      
 CLMA_230_60/CLK                                                           f       u_Signal_generators/rom_addr[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.077     502.611                          
 clock uncertainty                                       0.000     502.611                          

 Hold time                                              -0.100     502.511                          

 Data required time                                                502.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.511                          
 Data arrival time                                                 502.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.409                          
====================================================================================================

====================================================================================================

Startpoint  : u_Signal_generators/rom_addr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_Signal_generators/rom_addr[4]/opit_0_inv_A2Q21/I01
Path Group  : ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.688
  Launch Clock Delay      :  2.611
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_Signal_generators/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     501.059         u_Signal_generators/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     501.059 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.552     502.611         ntclkbufg_3      
 CLMA_230_56/CLK                                                           f       u_Signal_generators/rom_addr[4]/opit_0_inv_A2Q21/CLK

 CLMA_230_56/Q0                    tco                   0.222     502.833 f       u_Signal_generators/rom_addr[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=10)       0.088     502.921         u_Signal_generators/rom_addr [3]
 CLMA_230_56/A1                                                            f       u_Signal_generators/rom_addr[4]/opit_0_inv_A2Q21/I01

 Data arrival time                                                 502.921         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_Signal_generators/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078     501.078         u_Signal_generators/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     501.078 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.610     502.688         ntclkbufg_3      
 CLMA_230_56/CLK                                                           f       u_Signal_generators/rom_addr[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.077     502.611                          
 clock uncertainty                                       0.000     502.611                          

 Hold time                                              -0.100     502.511                          

 Data required time                                                502.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.511                          
 Data arrival time                                                 502.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.410                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.585       5.326         ntclkbufg_1      
 CLMS_242_185/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMS_242_185/Q0                   tco                   0.289       5.615 r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.760       6.375         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_226_200/B0                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.375         Logic Levels: 0  
                                                                                   Logic: 0.289ns(27.550%), Route: 0.760ns(72.450%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      28.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.552      30.012         ntclkbufg_1      
 CLMA_226_200/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.313                          
 clock uncertainty                                      -0.050      30.263                          

 Setup time                                             -0.158      30.105                          

 Data required time                                                 30.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.105                          
 Data arrival time                                                   6.375                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.730                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.585       5.326         ntclkbufg_1      
 CLMA_230_185/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK

 CLMA_230_185/Q3                   tco                   0.288       5.614 r       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.484       6.098         u_CORES/u_jtag_hub/shift_data [7]
 CLMA_226_200/B2                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.098         Logic Levels: 0  
                                                                                   Logic: 0.288ns(37.306%), Route: 0.484ns(62.694%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      28.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.552      30.012         ntclkbufg_1      
 CLMA_226_200/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.313                          
 clock uncertainty                                      -0.050      30.263                          

 Setup time                                             -0.329      29.934                          

 Data required time                                                 29.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.934                          
 Data arrival time                                                   6.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.585       5.326         ntclkbufg_1      
 CLMA_230_181/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_230_181/Q0                   tco                   0.287       5.613 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.468       6.081         u_CORES/u_jtag_hub/data_ctrl
 CLMA_226_200/B3                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.081         Logic Levels: 0  
                                                                                   Logic: 0.287ns(38.013%), Route: 0.468ns(61.987%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      28.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.552      30.012         ntclkbufg_1      
 CLMA_226_200/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.313                          
 clock uncertainty                                      -0.050      30.263                          

 Setup time                                             -0.346      29.917                          

 Data required time                                                 29.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.917                          
 Data arrival time                                                   6.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[140]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[139]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.531       4.833         ntclkbufg_1      
 CLMA_226_152/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[140]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_152/Q2                   tco                   0.224       5.057 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[140]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.143         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [140]
 CLMS_226_153/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[139]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.143         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.585       5.326         ntclkbufg_1      
 CLMS_226_153/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[139]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.464       4.862                          
 clock uncertainty                                       0.000       4.862                          

 Hold time                                              -0.035       4.827                          

 Data required time                                                  4.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.827                          
 Data arrival time                                                   5.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[85]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[84]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.531       4.833         ntclkbufg_1      
 CLMA_218_152/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[85]/opit_0_inv_L5Q_perm/CLK

 CLMA_218_152/Q0                   tco                   0.222       5.055 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[85]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.141         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [85]
 CLMA_218_152/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[84]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.141         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.585       5.326         ntclkbufg_1      
 CLMA_218_152/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[84]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       4.833                          
 clock uncertainty                                       0.000       4.833                          

 Hold time                                              -0.035       4.798                          

 Data required time                                                  4.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.798                          
 Data arrival time                                                   5.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[142]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[141]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.531       4.833         ntclkbufg_1      
 CLMA_230_153/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[142]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_153/Q0                   tco                   0.222       5.055 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[142]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.141         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [142]
 CLMA_230_153/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[141]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.141         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.585       5.326         ntclkbufg_1      
 CLMA_230_153/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[141]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       4.833                          
 clock uncertainty                                       0.000       4.833                          

 Hold time                                              -0.035       4.798                          

 Data required time                                                  4.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.798                          
 Data arrival time                                                   5.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.246  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  5.079
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.494      28.494         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000      28.494 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.079         ntclkbufg_4      
 CLMS_222_209/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_222_209/Q0                   tco                   0.289      30.368 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=21)       0.771      31.139         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_218_197/Y0                   td                    0.210      31.349 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_8/gateop_perm/Z
                                   net (fanout=2)        0.267      31.616         u_CORES/u_debug_core_0/u_hub_data_decode/_N2927
 CLMS_218_201/Y2                   td                    0.322      31.938 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.125      32.063         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_218_201/Y3                   td                    0.287      32.350 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N43_5/gateop_perm/Z
                                   net (fanout=2)        0.121      32.471         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3819
 CLMS_218_201/Y1                   td                    0.288      32.759 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N490/gateop_perm/Z
                                   net (fanout=9)        0.269      33.028         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_214_205/CECO                 td                    0.184      33.212 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      33.212         ntR207           
 CLMS_214_209/CECI                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.212         Logic Levels: 5  
                                                                                   Logic: 1.580ns(50.431%), Route: 1.553ns(49.569%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      53.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.531      54.833         ntclkbufg_1      
 CLMS_214_209/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.729      54.054                          

 Data required time                                                 54.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.054                          
 Data arrival time                                                  33.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.246  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  5.079
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.494      28.494         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000      28.494 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.079         ntclkbufg_4      
 CLMS_222_209/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_222_209/Q0                   tco                   0.289      30.368 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=21)       0.771      31.139         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_218_197/Y0                   td                    0.210      31.349 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_8/gateop_perm/Z
                                   net (fanout=2)        0.267      31.616         u_CORES/u_debug_core_0/u_hub_data_decode/_N2927
 CLMS_218_201/Y2                   td                    0.322      31.938 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.125      32.063         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_218_201/Y3                   td                    0.287      32.350 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N43_5/gateop_perm/Z
                                   net (fanout=2)        0.121      32.471         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3819
 CLMS_218_201/Y1                   td                    0.288      32.759 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N490/gateop_perm/Z
                                   net (fanout=9)        0.269      33.028         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_214_205/CECO                 td                    0.184      33.212 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      33.212         ntR207           
 CLMS_214_209/CECI                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.212         Logic Levels: 5  
                                                                                   Logic: 1.580ns(50.431%), Route: 1.553ns(49.569%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      53.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.531      54.833         ntclkbufg_1      
 CLMS_214_209/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.729      54.054                          

 Data required time                                                 54.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.054                          
 Data arrival time                                                  33.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.246  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  5.079
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.494      28.494         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000      28.494 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.079         ntclkbufg_4      
 CLMS_222_209/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_222_209/Q0                   tco                   0.289      30.368 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=21)       0.771      31.139         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_218_197/Y0                   td                    0.210      31.349 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_8/gateop_perm/Z
                                   net (fanout=2)        0.267      31.616         u_CORES/u_debug_core_0/u_hub_data_decode/_N2927
 CLMS_218_201/Y2                   td                    0.322      31.938 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.125      32.063         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_218_201/Y3                   td                    0.287      32.350 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N43_5/gateop_perm/Z
                                   net (fanout=2)        0.121      32.471         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3819
 CLMS_218_201/Y1                   td                    0.288      32.759 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N490/gateop_perm/Z
                                   net (fanout=9)        0.269      33.028         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_214_205/CECO                 td                    0.184      33.212 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      33.212         ntR207           
 CLMS_214_209/CECI                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.212         Logic Levels: 5  
                                                                                   Logic: 1.580ns(50.431%), Route: 1.553ns(49.569%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      53.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.531      54.833         ntclkbufg_1      
 CLMS_214_209/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.729      54.054                          

 Data required time                                                 54.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.054                          
 Data arrival time                                                  33.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.661  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.665
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.134      28.134         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000      28.134 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.665         ntclkbufg_4      
 CLMA_222_200/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_222_200/Q3                   tco                   0.221      29.886 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=21)       0.100      29.986         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_222_201/D4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.986         Logic Levels: 0  
                                                                                   Logic: 0.221ns(68.847%), Route: 0.100ns(31.153%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.585       5.326         ntclkbufg_1      
 CLMS_222_201/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.034       5.342                          

 Data required time                                                  5.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.342                          
 Data arrival time                                                  29.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.644                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.661  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.665
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.134      28.134         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000      28.134 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.665         ntclkbufg_4      
 CLMA_222_200/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_222_200/Q3                   tco                   0.221      29.886 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=21)       0.100      29.986         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_222_201/B0                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  29.986         Logic Levels: 0  
                                                                                   Logic: 0.221ns(68.847%), Route: 0.100ns(31.153%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.585       5.326         ntclkbufg_1      
 CLMS_222_201/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.080       5.296                          

 Data required time                                                  5.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.296                          
 Data arrival time                                                  29.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.690                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.661  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.665
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.134      28.134         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000      28.134 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.665         ntclkbufg_4      
 CLMA_222_200/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_222_200/Q3                   tco                   0.221      29.886 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=21)       0.100      29.986         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_222_201/C1                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  29.986         Logic Levels: 0  
                                                                                   Logic: 0.221ns(68.847%), Route: 0.100ns(31.153%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.585       5.326         ntclkbufg_1      
 CLMS_222_201/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.121       5.255                          

 Data required time                                                  5.255                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.255                          
 Data arrival time                                                  29.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.731                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.774  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.665
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      78.829 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.610      80.439         ntclkbufg_1      
 CLMA_226_200/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_200/Q1                   tco                   0.289      80.728 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.581      81.309         u_CORES/conf_sel [0]
 CLMS_222_209/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.309         Logic Levels: 0  
                                                                                   Logic: 0.289ns(33.218%), Route: 0.581ns(66.782%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.134     128.134         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000     128.134 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.665         ntclkbufg_4      
 CLMS_222_209/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.665                          
 clock uncertainty                                      -0.050     129.615                          

 Setup time                                             -0.617     128.998                          

 Data required time                                                128.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.998                          
 Data arrival time                                                  81.309                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.689                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.774  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.665
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      78.829 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.610      80.439         ntclkbufg_1      
 CLMA_226_200/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_200/Q1                   tco                   0.289      80.728 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.407      81.135         u_CORES/conf_sel [0]
 CLMA_222_200/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.135         Logic Levels: 0  
                                                                                   Logic: 0.289ns(41.523%), Route: 0.407ns(58.477%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.134     128.134         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000     128.134 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.665         ntclkbufg_4      
 CLMA_222_200/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.665                          
 clock uncertainty                                      -0.050     129.615                          

 Setup time                                             -0.617     128.998                          

 Data required time                                                128.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.998                          
 Data arrival time                                                  81.135                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.863                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.774  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.665
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      78.829 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.610      80.439         ntclkbufg_1      
 CLMA_226_200/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_200/Q1                   tco                   0.289      80.728 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.407      81.135         u_CORES/conf_sel [0]
 CLMA_222_200/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.135         Logic Levels: 0  
                                                                                   Logic: 0.289ns(41.523%), Route: 0.407ns(58.477%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.134     128.134         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000     128.134 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.665         ntclkbufg_4      
 CLMA_222_200/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.665                          
 clock uncertainty                                      -0.050     129.615                          

 Setup time                                             -0.617     128.998                          

 Data required time                                                128.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.998                          
 Data arrival time                                                  81.135                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.863                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000     128.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.552     130.012         ntclkbufg_1      
 CLMS_226_193/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_193/Q0                   tco                   0.222     130.234 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.315     130.549         u_CORES/id_o [3] 
 CLMS_222_197/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 130.549         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.341%), Route: 0.315ns(58.659%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.494     128.494         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000     128.494 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.079         ntclkbufg_4      
 CLMS_222_197/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.079                          
 clock uncertainty                                       0.050     130.129                          

 Hold time                                               0.053     130.182                          

 Data required time                                                130.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.182                          
 Data arrival time                                                 130.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.367                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000     128.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.552     130.012         ntclkbufg_1      
 CLMS_226_193/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_193/Q0                   tco                   0.222     130.234 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.351     130.585         u_CORES/id_o [3] 
 CLMA_222_200/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 130.585         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.743%), Route: 0.351ns(61.257%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.494     128.494         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000     128.494 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.079         ntclkbufg_4      
 CLMA_222_200/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.079                          
 clock uncertainty                                       0.050     130.129                          

 Hold time                                              -0.024     130.105                          

 Data required time                                                130.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.105                          
 Data arrival time                                                 130.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.480                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000     128.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      1.552     130.012         ntclkbufg_1      
 CLMS_226_193/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_193/Q3                   tco                   0.250     130.262 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.339     130.601         u_CORES/id_o [2] 
 CLMA_222_200/M3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 130.601         Logic Levels: 0  
                                                                                   Logic: 0.250ns(42.445%), Route: 0.339ns(57.555%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.494     128.494         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000     128.494 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.079         ntclkbufg_4      
 CLMA_222_200/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.079                          
 clock uncertainty                                       0.050     130.129                          

 Hold time                                              -0.014     130.115                          

 Data required time                                                130.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.115                          
 Data arrival time                                                 130.601                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.486                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CE
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.632
  Launch Clock Delay      :  10.126
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.618 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.738       7.356         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.107       7.463 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       8.541         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.541 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.585      10.126         ntclkbufg_0      
 CLMS_222_225/CLK                                                          r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_225/Q3                   tco                   0.288      10.414 r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.605      11.019         u_CORES/u_debug_core_0/rst_trig [1]
 CLMS_226_245/Y0                   td                    0.487      11.506 r       u_CORES/u_debug_core_0/u_Storage_Condition/N434_3/gateop_perm/Z
                                   net (fanout=3)        0.458      11.964         u_CORES/u_debug_core_0/u_Storage_Condition/N434
 CLMA_226_232/CECO                 td                    0.184      12.148 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      12.148         ntR206           
 CLMA_226_236/CECO                 td                    0.184      12.332 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      12.332         ntR205           
 CLMA_226_240/CECO                 td                    0.184      12.516 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      12.516         ntR204           
 CLMA_226_244/CECI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  12.516         Logic Levels: 4  
                                                                                   Logic: 1.327ns(55.523%), Route: 1.063ns(44.477%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       clk (port)       
                                   net (fanout=1)        0.074     200.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760     202.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     202.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     202.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395     205.277         _N0              
 USCM_84_119/CLK_USCM              td                    0.000     205.277 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.665     206.942         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.100     207.042 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     208.101         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000     208.101 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.531     209.632         ntclkbufg_0      
 CLMA_226_244/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.458     210.090                          
 clock uncertainty                                      -0.150     209.940                          

 Setup time                                             -0.729     209.211                          

 Data required time                                                209.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                                209.211                          
 Data arrival time                                                  12.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       196.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.632
  Launch Clock Delay      :  10.126
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.618 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.738       7.356         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.107       7.463 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       8.541         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.541 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.585      10.126         ntclkbufg_0      
 CLMS_222_225/CLK                                                          r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_225/Q3                   tco                   0.288      10.414 r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.605      11.019         u_CORES/u_debug_core_0/rst_trig [1]
 CLMS_226_245/Y0                   td                    0.487      11.506 r       u_CORES/u_debug_core_0/u_Storage_Condition/N434_3/gateop_perm/Z
                                   net (fanout=3)        0.458      11.964         u_CORES/u_debug_core_0/u_Storage_Condition/N434
 CLMA_226_232/CECO                 td                    0.184      12.148 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      12.148         ntR206           
 CLMA_226_236/CECO                 td                    0.184      12.332 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      12.332         ntR205           
 CLMA_226_240/CECO                 td                    0.184      12.516 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      12.516         ntR204           
 CLMA_226_244/CECI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  12.516         Logic Levels: 4  
                                                                                   Logic: 1.327ns(55.523%), Route: 1.063ns(44.477%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       clk (port)       
                                   net (fanout=1)        0.074     200.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760     202.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     202.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     202.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395     205.277         _N0              
 USCM_84_119/CLK_USCM              td                    0.000     205.277 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.665     206.942         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.100     207.042 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     208.101         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000     208.101 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.531     209.632         ntclkbufg_0      
 CLMA_226_244/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.458     210.090                          
 clock uncertainty                                      -0.150     209.940                          

 Setup time                                             -0.729     209.211                          

 Data required time                                                209.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                                209.211                          
 Data arrival time                                                  12.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       196.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CE
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.632
  Launch Clock Delay      :  10.126
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.618 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.738       7.356         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.107       7.463 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       8.541         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.541 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.585      10.126         ntclkbufg_0      
 CLMS_222_225/CLK                                                          r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_225/Q3                   tco                   0.288      10.414 r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.605      11.019         u_CORES/u_debug_core_0/rst_trig [1]
 CLMS_226_245/Y0                   td                    0.487      11.506 r       u_CORES/u_debug_core_0/u_Storage_Condition/N434_3/gateop_perm/Z
                                   net (fanout=3)        0.458      11.964         u_CORES/u_debug_core_0/u_Storage_Condition/N434
 CLMA_226_232/CECO                 td                    0.184      12.148 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      12.148         ntR206           
 CLMA_226_236/CECO                 td                    0.184      12.332 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      12.332         ntR205           
 CLMA_226_240/CECI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  12.332         Logic Levels: 3  
                                                                                   Logic: 1.143ns(51.813%), Route: 1.063ns(48.187%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       clk (port)       
                                   net (fanout=1)        0.074     200.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760     202.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     202.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     202.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395     205.277         _N0              
 USCM_84_119/CLK_USCM              td                    0.000     205.277 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.665     206.942         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.100     207.042 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     208.101         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000     208.101 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.531     209.632         ntclkbufg_0      
 CLMA_226_240/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.458     210.090                          
 clock uncertainty                                      -0.150     209.940                          

 Setup time                                             -0.729     209.211                          

 Data required time                                                209.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                                209.211                          
 Data arrival time                                                  12.332                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       196.879                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[2][20]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][20]/opit_0_inv_L5Q_perm/L4
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.249
  Launch Clock Delay      :  9.753
  Clock Pessimism Removal :  -0.467

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       2.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       5.277         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.277 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.665       6.942         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.100       7.042 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       8.101         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.101 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.652       9.753         ntclkbufg_0      
 CLMA_174_300/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][20]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_300/Q1                   tco                   0.224       9.977 f       u_CORES/u_debug_core_0/data_pipe[2][20]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084      10.061         u_CORES/u_debug_core_0/data_pipe[2] [20]
 CLMS_174_301/C4                                                           f       u_CORES/u_debug_core_0/data_pipe[3][20]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.061         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.618 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.738       7.356         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.107       7.463 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       8.541         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.541 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.708      10.249         ntclkbufg_0      
 CLMS_174_301/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.467       9.782                          
 clock uncertainty                                       0.000       9.782                          

 Hold time                                              -0.034       9.748                          

 Data required time                                                  9.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.748                          
 Data arrival time                                                  10.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][38]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][38]/opit_0_inv_L5Q_perm/L4
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.249
  Launch Clock Delay      :  9.753
  Clock Pessimism Removal :  -0.467

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       2.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       5.277         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.277 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.665       6.942         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.100       7.042 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       8.101         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.101 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.652       9.753         ntclkbufg_0      
 CLMA_174_280/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][38]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_280/Q2                   tco                   0.224       9.977 f       u_CORES/u_debug_core_0/data_pipe[0][38]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084      10.061         u_CORES/u_debug_core_0/data_pipe[0] [38]
 CLMS_174_281/A4                                                           f       u_CORES/u_debug_core_0/data_pipe[1][38]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.061         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.618 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.738       7.356         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.107       7.463 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       8.541         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.541 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.708      10.249         ntclkbufg_0      
 CLMS_174_281/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][38]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.467       9.782                          
 clock uncertainty                                       0.000       9.782                          

 Hold time                                              -0.035       9.747                          

 Data required time                                                  9.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.747                          
 Data arrival time                                                  10.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][50]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/D
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.126
  Launch Clock Delay      :  9.632
  Clock Pessimism Removal :  -0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       2.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       5.277         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.277 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.665       6.942         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.100       7.042 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       8.101         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.101 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.531       9.632         ntclkbufg_0      
 CLMA_210_180/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][50]/opit_0_inv/CLK

 CLMA_210_180/Q2                   tco                   0.224       9.856 f       u_CORES/u_debug_core_0/TRIG0_ff[1][50]/opit_0_inv/Q
                                   net (fanout=2)        0.187      10.043         u_CORES/u_debug_core_0/TRIG0_ff[1] [50]
 CLMA_210_181/CD                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/D

 Data arrival time                                                  10.043         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.501%), Route: 0.187ns(45.499%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.618 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.738       7.356         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.107       7.463 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       8.541         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.541 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.585      10.126         ntclkbufg_0      
 CLMA_210_181/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/CLK
 clock pessimism                                        -0.465       9.661                          
 clock uncertainty                                       0.000       9.661                          

 Hold time                                               0.053       9.714                          

 Data required time                                                  9.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.714                          
 Data arrival time                                                  10.043                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.329                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][45]/opit_0_inv_L5Q_perm/RS
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.632
  Launch Clock Delay      :  10.126
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.618 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.738       7.356         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.107       7.463 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       8.541         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.541 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.585      10.126         ntclkbufg_0      
 CLMA_210_185/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_185/Y2                   tco                   0.375      10.501 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=278)      1.169      11.670         u_CORES/u_debug_core_0/resetn
 CLMA_242_148/RSCO                 td                    0.147      11.817 f       u_CORES/u_debug_core_0/data_pipe[4][51]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.817         ntR95            
 CLMA_242_152/RSCO                 td                    0.147      11.964 f       u_CORES/u_debug_core_0/data_pipe[4][52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.964         ntR94            
 CLMA_242_156/RSCO                 td                    0.147      12.111 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.111         ntR93            
 CLMA_242_160/RSCO                 td                    0.147      12.258 f       u_CORES/u_debug_core_0/data_pipe[1][52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      12.258         ntR92            
 CLMA_242_164/RSCO                 td                    0.147      12.405 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[37]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      12.405         ntR91            
 CLMA_242_168/RSCO                 td                    0.147      12.552 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[38]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.552         ntR90            
 CLMA_242_172/RSCO                 td                    0.147      12.699 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.699         ntR89            
 CLMA_242_176/RSCO                 td                    0.147      12.846 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[62]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.846         ntR88            
 CLMA_242_180/RSCO                 td                    0.147      12.993 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[162]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.993         ntR87            
 CLMA_242_184/RSCO                 td                    0.147      13.140 f       u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.140         ntR86            
 CLMA_242_192/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[0][45]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  13.140         Logic Levels: 10 
                                                                                   Logic: 1.845ns(61.214%), Route: 1.169ns(38.786%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       clk (port)       
                                   net (fanout=1)        0.074     200.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760     202.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     202.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     202.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395     205.277         _N0              
 USCM_84_119/CLK_USCM              td                    0.000     205.277 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.665     206.942         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.100     207.042 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     208.101         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000     208.101 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.531     209.632         ntclkbufg_0      
 CLMA_242_192/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][45]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.458     210.090                          
 clock uncertainty                                      -0.150     209.940                          

 Recovery time                                           0.000     209.940                          

 Data required time                                                209.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                209.940                          
 Data arrival time                                                  13.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       196.800                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][46]/opit_0_inv_L5Q_perm/RS
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.632
  Launch Clock Delay      :  10.126
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.618 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.738       7.356         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.107       7.463 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       8.541         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.541 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.585      10.126         ntclkbufg_0      
 CLMA_210_185/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_185/Y2                   tco                   0.375      10.501 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=278)      1.169      11.670         u_CORES/u_debug_core_0/resetn
 CLMA_242_148/RSCO                 td                    0.147      11.817 f       u_CORES/u_debug_core_0/data_pipe[4][51]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.817         ntR95            
 CLMA_242_152/RSCO                 td                    0.147      11.964 f       u_CORES/u_debug_core_0/data_pipe[4][52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.964         ntR94            
 CLMA_242_156/RSCO                 td                    0.147      12.111 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.111         ntR93            
 CLMA_242_160/RSCO                 td                    0.147      12.258 f       u_CORES/u_debug_core_0/data_pipe[1][52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      12.258         ntR92            
 CLMA_242_164/RSCO                 td                    0.147      12.405 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[37]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      12.405         ntR91            
 CLMA_242_168/RSCO                 td                    0.147      12.552 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[38]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.552         ntR90            
 CLMA_242_172/RSCO                 td                    0.147      12.699 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.699         ntR89            
 CLMA_242_176/RSCO                 td                    0.147      12.846 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[62]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.846         ntR88            
 CLMA_242_180/RSCO                 td                    0.147      12.993 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[162]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.993         ntR87            
 CLMA_242_184/RSCO                 td                    0.147      13.140 f       u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.140         ntR86            
 CLMA_242_192/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[1][46]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  13.140         Logic Levels: 10 
                                                                                   Logic: 1.845ns(61.214%), Route: 1.169ns(38.786%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       clk (port)       
                                   net (fanout=1)        0.074     200.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760     202.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     202.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     202.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395     205.277         _N0              
 USCM_84_119/CLK_USCM              td                    0.000     205.277 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.665     206.942         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.100     207.042 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     208.101         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000     208.101 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.531     209.632         ntclkbufg_0      
 CLMA_242_192/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][46]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.458     210.090                          
 clock uncertainty                                      -0.150     209.940                          

 Recovery time                                           0.000     209.940                          

 Data required time                                                209.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                209.940                          
 Data arrival time                                                  13.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       196.800                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][24]/opit_0_inv_L5Q_perm/RS
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.632
  Launch Clock Delay      :  10.126
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.618 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.738       7.356         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.107       7.463 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       8.541         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.541 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.585      10.126         ntclkbufg_0      
 CLMA_210_185/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_185/Y2                   tco                   0.375      10.501 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=278)      1.169      11.670         u_CORES/u_debug_core_0/resetn
 CLMA_242_148/RSCO                 td                    0.147      11.817 f       u_CORES/u_debug_core_0/data_pipe[4][51]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.817         ntR95            
 CLMA_242_152/RSCO                 td                    0.147      11.964 f       u_CORES/u_debug_core_0/data_pipe[4][52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.964         ntR94            
 CLMA_242_156/RSCO                 td                    0.147      12.111 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.111         ntR93            
 CLMA_242_160/RSCO                 td                    0.147      12.258 f       u_CORES/u_debug_core_0/data_pipe[1][52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      12.258         ntR92            
 CLMA_242_164/RSCO                 td                    0.147      12.405 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[37]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      12.405         ntR91            
 CLMA_242_168/RSCO                 td                    0.147      12.552 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[38]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.552         ntR90            
 CLMA_242_172/RSCO                 td                    0.147      12.699 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.699         ntR89            
 CLMA_242_176/RSCO                 td                    0.147      12.846 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[62]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.846         ntR88            
 CLMA_242_180/RSCO                 td                    0.147      12.993 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[162]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.993         ntR87            
 CLMA_242_184/RSCO                 td                    0.147      13.140 f       u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.140         ntR86            
 CLMA_242_192/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[3][24]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  13.140         Logic Levels: 10 
                                                                                   Logic: 1.845ns(61.214%), Route: 1.169ns(38.786%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       clk (port)       
                                   net (fanout=1)        0.074     200.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760     202.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     202.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     202.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395     205.277         _N0              
 USCM_84_119/CLK_USCM              td                    0.000     205.277 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.665     206.942         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.100     207.042 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     208.101         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000     208.101 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.531     209.632         ntclkbufg_0      
 CLMA_242_192/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][24]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.458     210.090                          
 clock uncertainty                                      -0.150     209.940                          

 Recovery time                                           0.000     209.940                          

 Data required time                                                209.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                209.940                          
 Data arrival time                                                  13.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       196.800                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][49]/opit_0_inv/RS
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.126
  Launch Clock Delay      :  9.632
  Clock Pessimism Removal :  -0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       2.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       5.277         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.277 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.665       6.942         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.100       7.042 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       8.101         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.101 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.531       9.632         ntclkbufg_0      
 CLMA_210_185/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_185/Y2                   tco                   0.284       9.916 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=278)      0.352      10.268         u_CORES/u_debug_core_0/resetn
 CLMA_210_176/RSCO                 td                    0.105      10.373 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[132]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.373         ntR6             
 CLMA_210_180/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[1][49]/opit_0_inv/RS

 Data arrival time                                                  10.373         Logic Levels: 1  
                                                                                   Logic: 0.389ns(52.497%), Route: 0.352ns(47.503%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.618 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.738       7.356         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.107       7.463 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       8.541         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.541 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.585      10.126         ntclkbufg_0      
 CLMA_210_180/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][49]/opit_0_inv/CLK
 clock pessimism                                        -0.465       9.661                          
 clock uncertainty                                       0.000       9.661                          

 Removal time                                            0.000       9.661                          

 Data required time                                                  9.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.661                          
 Data arrival time                                                  10.373                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.712                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][50]/opit_0_inv/RS
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.126
  Launch Clock Delay      :  9.632
  Clock Pessimism Removal :  -0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       2.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       5.277         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.277 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.665       6.942         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.100       7.042 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       8.101         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.101 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.531       9.632         ntclkbufg_0      
 CLMA_210_185/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_185/Y2                   tco                   0.284       9.916 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=278)      0.352      10.268         u_CORES/u_debug_core_0/resetn
 CLMA_210_176/RSCO                 td                    0.105      10.373 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[132]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.373         ntR6             
 CLMA_210_180/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[1][50]/opit_0_inv/RS

 Data arrival time                                                  10.373         Logic Levels: 1  
                                                                                   Logic: 0.389ns(52.497%), Route: 0.352ns(47.503%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.618 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.738       7.356         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.107       7.463 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       8.541         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.541 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.585      10.126         ntclkbufg_0      
 CLMA_210_180/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][50]/opit_0_inv/CLK
 clock pessimism                                        -0.465       9.661                          
 clock uncertainty                                       0.000       9.661                          

 Removal time                                            0.000       9.661                          

 Data required time                                                  9.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.661                          
 Data arrival time                                                  10.373                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.712                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][18]/opit_0_inv_L5Q_perm/RS
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.126
  Launch Clock Delay      :  9.632
  Clock Pessimism Removal :  -0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       2.882 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       5.277         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.277 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.665       6.942         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.100       7.042 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       8.101         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.101 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.531       9.632         ntclkbufg_0      
 CLMA_210_185/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_185/Y2                   tco                   0.284       9.916 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=278)      0.352      10.268         u_CORES/u_debug_core_0/resetn
 CLMA_210_176/RSCO                 td                    0.105      10.373 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[132]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.373         ntR6             
 CLMA_210_180/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[0][18]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.373         Logic Levels: 1  
                                                                                   Logic: 0.389ns(52.497%), Route: 0.352ns(47.503%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       3.180 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       5.618         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       5.618 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.738       7.356         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.107       7.463 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       8.541         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       8.541 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.585      10.126         ntclkbufg_0      
 CLMA_210_180/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.465       9.661                          
 clock uncertainty                                       0.000       9.661                          

 Removal time                                            0.000       9.661                          

 Data required time                                                  9.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.661                          
 Data arrival time                                                  10.373                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.712                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_logic_analyzer/u_glitch_free/ck_sel2_neg/opit_0_inv/RS
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H17                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.068       0.068         rst              
 IOBS_LR_328_364/DIN               td                    3.057       3.125 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.125         rst_ibuf/ntD     
 IOL_327_365/RX_DATA_DD            td                    0.127       3.252 f       rst_ibuf/opit_1/OUT
                                   net (fanout=28)       3.467       6.719         nt_rst           
 CLMA_210_132/RSCO                 td                    0.137       6.856 r       u_logic_analyzer/u_key_2/cnt_20ms[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.856         ntR16            
 CLMA_210_136/RSCO                 td                    0.137       6.993 r       u_logic_analyzer/u_key_2/cnt_20ms[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.993         ntR15            
 CLMA_210_140/RSCO                 td                    0.137       7.130 r       u_logic_analyzer/u_key_2/cnt_20ms[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.130         ntR14            
 CLMA_210_144/RSCO                 td                    0.137       7.267 r       u_logic_analyzer/u_key_2/cnt_20ms[19]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000       7.267         ntR13            
 CLMA_210_148/RSCO                 td                    0.137       7.404 r       u_logic_analyzer/u_glitch_free/ck_sel1_neg/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.404         ntR12            
 CLMA_210_152/RSCO                 td                    0.137       7.541 r       u_logic_analyzer/u_key_1/cnt_20ms[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.541         ntR11            
 CLMA_210_156/RSCO                 td                    0.137       7.678 r       u_logic_analyzer/u_key_1/cnt_20ms[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.678         ntR10            
 CLMA_210_160/RSCO                 td                    0.137       7.815 r       u_logic_analyzer/u_key_1/cnt_20ms[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.815         ntR9             
 CLMA_210_164/RSCO                 td                    0.137       7.952 r       u_logic_analyzer/u_key_1/cnt_20ms[19]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000       7.952         ntR8             
 CLMA_210_168/RSCO                 td                    0.137       8.089 r       u_logic_analyzer/u_glitch_free/ck_sel2_r2/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       8.089         ntR7             
 CLMA_210_172/RSCI                                                         r       u_logic_analyzer/u_glitch_free/ck_sel2_neg/opit_0_inv/RS

 Data arrival time                                                   8.089         Logic Levels: 12 
                                                                                   Logic: 4.554ns(56.299%), Route: 3.535ns(43.701%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_logic_analyzer/u_glitch_free/ck_sel2_r1/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H17                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.068       0.068         rst              
 IOBS_LR_328_364/DIN               td                    3.057       3.125 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.125         rst_ibuf/ntD     
 IOL_327_365/RX_DATA_DD            td                    0.127       3.252 f       rst_ibuf/opit_1/OUT
                                   net (fanout=28)       3.467       6.719         nt_rst           
 CLMA_210_132/RSCO                 td                    0.137       6.856 r       u_logic_analyzer/u_key_2/cnt_20ms[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.856         ntR16            
 CLMA_210_136/RSCO                 td                    0.137       6.993 r       u_logic_analyzer/u_key_2/cnt_20ms[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.993         ntR15            
 CLMA_210_140/RSCO                 td                    0.137       7.130 r       u_logic_analyzer/u_key_2/cnt_20ms[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.130         ntR14            
 CLMA_210_144/RSCO                 td                    0.137       7.267 r       u_logic_analyzer/u_key_2/cnt_20ms[19]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000       7.267         ntR13            
 CLMA_210_148/RSCO                 td                    0.137       7.404 r       u_logic_analyzer/u_glitch_free/ck_sel1_neg/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.404         ntR12            
 CLMA_210_152/RSCO                 td                    0.137       7.541 r       u_logic_analyzer/u_key_1/cnt_20ms[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.541         ntR11            
 CLMA_210_156/RSCO                 td                    0.137       7.678 r       u_logic_analyzer/u_key_1/cnt_20ms[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.678         ntR10            
 CLMA_210_160/RSCO                 td                    0.137       7.815 r       u_logic_analyzer/u_key_1/cnt_20ms[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.815         ntR9             
 CLMA_210_164/RSCO                 td                    0.137       7.952 r       u_logic_analyzer/u_key_1/cnt_20ms[19]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000       7.952         ntR8             
 CLMA_210_168/RSCI                                                         r       u_logic_analyzer/u_glitch_free/ck_sel2_r1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.952         Logic Levels: 11 
                                                                                   Logic: 4.417ns(55.546%), Route: 3.535ns(44.454%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_logic_analyzer/u_glitch_free/ck_sel2_r2/opit_0_inv/RS
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H17                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.068       0.068         rst              
 IOBS_LR_328_364/DIN               td                    3.057       3.125 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.125         rst_ibuf/ntD     
 IOL_327_365/RX_DATA_DD            td                    0.127       3.252 f       rst_ibuf/opit_1/OUT
                                   net (fanout=28)       3.467       6.719         nt_rst           
 CLMA_210_132/RSCO                 td                    0.137       6.856 r       u_logic_analyzer/u_key_2/cnt_20ms[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.856         ntR16            
 CLMA_210_136/RSCO                 td                    0.137       6.993 r       u_logic_analyzer/u_key_2/cnt_20ms[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.993         ntR15            
 CLMA_210_140/RSCO                 td                    0.137       7.130 r       u_logic_analyzer/u_key_2/cnt_20ms[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.130         ntR14            
 CLMA_210_144/RSCO                 td                    0.137       7.267 r       u_logic_analyzer/u_key_2/cnt_20ms[19]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000       7.267         ntR13            
 CLMA_210_148/RSCO                 td                    0.137       7.404 r       u_logic_analyzer/u_glitch_free/ck_sel1_neg/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.404         ntR12            
 CLMA_210_152/RSCO                 td                    0.137       7.541 r       u_logic_analyzer/u_key_1/cnt_20ms[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.541         ntR11            
 CLMA_210_156/RSCO                 td                    0.137       7.678 r       u_logic_analyzer/u_key_1/cnt_20ms[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.678         ntR10            
 CLMA_210_160/RSCO                 td                    0.137       7.815 r       u_logic_analyzer/u_key_1/cnt_20ms[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.815         ntR9             
 CLMA_210_164/RSCO                 td                    0.137       7.952 r       u_logic_analyzer/u_key_1/cnt_20ms[19]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000       7.952         ntR8             
 CLMA_210_168/RSCI                                                         r       u_logic_analyzer/u_glitch_free/ck_sel2_r2/opit_0_inv/RS

 Data arrival time                                                   7.952         Logic Levels: 11 
                                                                                   Logic: 4.417ns(55.546%), Route: 3.535ns(44.454%)
====================================================================================================

====================================================================================================

Startpoint  : key_4_wave (port)
Endpoint    : u_Signal_generators/u_key_4/cnt_20ms[10]/opit_0_inv_A2Q21/I02
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K16                                                     0.000       0.000 r       key_4_wave (port)
                                   net (fanout=1)        0.155       0.155         key_4_wave       
 IOBS_LR_328_132/DIN               td                    2.760       2.915 r       key_4_wave_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.915         key_4_wave_ibuf/ntD
 IOL_327_133/RX_DATA_DD            td                    0.082       2.997 r       key_4_wave_ibuf/opit_1/OUT
                                   net (fanout=20)       1.223       4.220         nt_key_4_wave    
 CLMS_226_117/A2                                                           r       u_Signal_generators/u_key_4/cnt_20ms[10]/opit_0_inv_A2Q21/I02

 Data arrival time                                                   4.220         Logic Levels: 2  
                                                                                   Logic: 2.842ns(67.346%), Route: 1.378ns(32.654%)
====================================================================================================

====================================================================================================

Startpoint  : key_4_wave (port)
Endpoint    : u_Signal_generators/u_key_4/cnt_20ms[12]/opit_0_inv_A2Q21/I02
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K16                                                     0.000       0.000 r       key_4_wave (port)
                                   net (fanout=1)        0.155       0.155         key_4_wave       
 IOBS_LR_328_132/DIN               td                    2.760       2.915 r       key_4_wave_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.915         key_4_wave_ibuf/ntD
 IOL_327_133/RX_DATA_DD            td                    0.082       2.997 r       key_4_wave_ibuf/opit_1/OUT
                                   net (fanout=20)       1.223       4.220         nt_key_4_wave    
 CLMS_226_117/C2                                                           r       u_Signal_generators/u_key_4/cnt_20ms[12]/opit_0_inv_A2Q21/I02

 Data arrival time                                                   4.220         Logic Levels: 2  
                                                                                   Logic: 2.842ns(67.346%), Route: 1.378ns(32.654%)
====================================================================================================

====================================================================================================

Startpoint  : key_4_wave (port)
Endpoint    : u_Signal_generators/u_key_4/cnt_20ms[5]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K16                                                     0.000       0.000 r       key_4_wave (port)
                                   net (fanout=1)        0.155       0.155         key_4_wave       
 IOBS_LR_328_132/DIN               td                    2.760       2.915 r       key_4_wave_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.915         key_4_wave_ibuf/ntD
 IOL_327_133/RX_DATA_DD            td                    0.082       2.997 r       key_4_wave_ibuf/opit_1/OUT
                                   net (fanout=20)       1.230       4.227         nt_key_4_wave    
 CLMA_226_112/A2                                                           r       u_Signal_generators/u_key_4/cnt_20ms[5]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   4.227         Logic Levels: 2  
                                                                                   Logic: 2.842ns(67.234%), Route: 1.385ns(32.766%)
====================================================================================================

{LA_test|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width  CLMS_222_113/CLK        u_Signal_generators/mode_4_wave[0]/opit_0_inv_L5Q_perm/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_222_113/CLK        u_Signal_generators/mode_4_wave[0]/opit_0_inv_L5Q_perm/CLK
 499.380     500.000         0.620           High Pulse Width  CLMS_222_113/CLK        u_Signal_generators/mode_4_wave[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           High Pulse Width  CLMS_190_169/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0/ram32x1dp/WCLK
 498.100     500.000         1.900           Low Pulse Width   CLMS_190_169/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0/ram32x1dp/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_190_153/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           Low Pulse Width   CLMS_190_169/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0/ram32x1dp/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_190_169/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0/ram32x1dp/WCLK
 498.100     500.000         1.900           Low Pulse Width   CLMS_190_153/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           Low Pulse Width   CLMS_190_169/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0/ram32x1dp/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_190_169/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0/ram32x1dp/WCLK
 498.100     500.000         1.900           Low Pulse Width   CLMS_190_153/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_178_68/CLKA[0]      u_Signal_generators/u_rom_saw/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.102     500.000         0.898           Low Pulse Width   DRM_178_68/CLKA[0]      u_Signal_generators/u_rom_saw/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.102     500.000         0.898           High Pulse Width  DRM_178_68/CLKB[0]      u_Signal_generators/u_rom_saw/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_178_252/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_178_252/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_234_168/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           High Pulse Width  CLMS_222_209/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_222_209/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_222_197/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
====================================================================================================

{LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 99.102      100.000         0.898           Low Pulse Width   DRM_178_252/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 99.102      100.000         0.898           High Pulse Width  DRM_178_252/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 99.102      100.000         0.898           High Pulse Width  DRM_234_168/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_Signal_generators/u_key_5/key_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Signal_generators/mode_5_frq[0]/opit_0_inv_L5Q_perm/CE
Path Group  : LA_test|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.735
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.496

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         ntclkbufg_2      
 CLMS_218_117/CLK                                                          r       u_Signal_generators/u_key_5/key_flag/opit_0_inv_L5Q_perm/CLK

 CLMS_218_117/Q1                   tco                   0.223       5.440 f       u_Signal_generators/u_key_5/key_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.152       5.592         u_Signal_generators/key_5_en
 CLMA_218_116/Y1                   td                    0.151       5.743 f       u_Signal_generators/N82/gateop_perm/Z
                                   net (fanout=2)        0.066       5.809         u_Signal_generators/N82
 CLMA_218_116/CE                                                           f       u_Signal_generators/mode_5_frq[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.809         Logic Levels: 1  
                                                                                   Logic: 0.374ns(63.176%), Route: 0.218ns(36.824%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (falling edge)                      500.000     500.000 f                        
 P20                                                     0.000     500.000 f       clk (port)       
                                   net (fanout=1)        0.074     500.074         clk              
 IOBS_LR_328_209/DIN               td                    2.297     502.371 f       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     502.371         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     502.409 f       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.408     503.817         _N0              
 USCM_84_109/CLK_USCM              td                    0.000     503.817 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.918     504.735         ntclkbufg_2      
 CLMA_218_116/CLK                                                          f       u_Signal_generators/mode_5_frq[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.496     505.231                          
 clock uncertainty                                      -0.050     505.181                          

 Setup time                                             -0.476     504.705                          

 Data required time                                                504.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                504.705                          
 Data arrival time                                                   5.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.896                          
====================================================================================================

====================================================================================================

Startpoint  : u_Signal_generators/u_key_5/key_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Signal_generators/mode_5_frq[1]/opit_0_inv_L5Q_perm/CE
Path Group  : LA_test|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.735
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.496

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         ntclkbufg_2      
 CLMS_218_117/CLK                                                          r       u_Signal_generators/u_key_5/key_flag/opit_0_inv_L5Q_perm/CLK

 CLMS_218_117/Q1                   tco                   0.223       5.440 f       u_Signal_generators/u_key_5/key_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.152       5.592         u_Signal_generators/key_5_en
 CLMA_218_116/Y1                   td                    0.151       5.743 f       u_Signal_generators/N82/gateop_perm/Z
                                   net (fanout=2)        0.066       5.809         u_Signal_generators/N82
 CLMA_218_116/CE                                                           f       u_Signal_generators/mode_5_frq[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.809         Logic Levels: 1  
                                                                                   Logic: 0.374ns(63.176%), Route: 0.218ns(36.824%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (falling edge)                      500.000     500.000 f                        
 P20                                                     0.000     500.000 f       clk (port)       
                                   net (fanout=1)        0.074     500.074         clk              
 IOBS_LR_328_209/DIN               td                    2.297     502.371 f       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     502.371         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     502.409 f       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.408     503.817         _N0              
 USCM_84_109/CLK_USCM              td                    0.000     503.817 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.918     504.735         ntclkbufg_2      
 CLMA_218_116/CLK                                                          f       u_Signal_generators/mode_5_frq[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.496     505.231                          
 clock uncertainty                                      -0.050     505.181                          

 Setup time                                             -0.476     504.705                          

 Data required time                                                504.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                504.705                          
 Data arrival time                                                   5.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.896                          
====================================================================================================

====================================================================================================

Startpoint  : u_Signal_generators/u_key_4/key_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Signal_generators/mode_4_wave[0]/opit_0_inv_L5Q_perm/CE
Path Group  : LA_test|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.735
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         ntclkbufg_2      
 CLMA_226_112/CLK                                                          r       u_Signal_generators/u_key_4/key_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_226_112/Q2                   tco                   0.223       5.440 f       u_Signal_generators/u_key_4/key_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.262       5.702         u_Signal_generators/key_4_en
 CLMS_222_113/CE                                                           f       u_Signal_generators/mode_4_wave[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.702         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.979%), Route: 0.262ns(54.021%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (falling edge)                      500.000     500.000 f                        
 P20                                                     0.000     500.000 f       clk (port)       
                                   net (fanout=1)        0.074     500.074         clk              
 IOBS_LR_328_209/DIN               td                    2.297     502.371 f       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     502.371         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     502.409 f       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.408     503.817         _N0              
 USCM_84_109/CLK_USCM              td                    0.000     503.817 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.918     504.735         ntclkbufg_2      
 CLMS_222_113/CLK                                                          f       u_Signal_generators/mode_4_wave[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.485     505.220                          
 clock uncertainty                                      -0.050     505.170                          

 Setup time                                             -0.476     504.694                          

 Data required time                                                504.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                                504.694                          
 Data arrival time                                                   5.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.992                          
====================================================================================================

====================================================================================================

Startpoint  : u_Signal_generators/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Signal_generators/u_key_5/cnt_20ms[1]/opit_0_inv_L5Q_perm/L0
Path Group  : LA_test|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.320

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       2.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       3.987         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       4.882         ntclkbufg_2      
 CLMA_218_112/CLK                                                          r       u_Signal_generators/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_218_112/Q0                   tco                   0.179       5.061 f       u_Signal_generators/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.064       5.125         u_Signal_generators/u_key_5/cnt_20ms [0]
 CLMS_218_113/A0                                                           f       u_Signal_generators/u_key_5/cnt_20ms[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.125         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.663%), Route: 0.064ns(26.337%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         ntclkbufg_2      
 CLMS_218_113/CLK                                                          r       u_Signal_generators/u_key_5/cnt_20ms[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.320       4.897                          
 clock uncertainty                                       0.000       4.897                          

 Hold time                                              -0.078       4.819                          

 Data required time                                                  4.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.819                          
 Data arrival time                                                   5.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_key_2/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_logic_analyzer/u_key_2/cnt_20ms[5]/opit_0_inv_L5Q_perm/L0
Path Group  : LA_test|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       2.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       3.987         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       4.882         ntclkbufg_2      
 CLMA_210_133/CLK                                                          r       u_logic_analyzer/u_key_2/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_210_133/Q1                   tco                   0.180       5.062 f       u_logic_analyzer/u_key_2/cnt_20ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.063       5.125         u_logic_analyzer/u_key_2/cnt_20ms [0]
 CLMA_210_133/C0                                                           f       u_logic_analyzer/u_key_2/cnt_20ms[5]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.125         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.074%), Route: 0.063ns(25.926%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         ntclkbufg_2      
 CLMA_210_133/CLK                                                          r       u_logic_analyzer/u_key_2/cnt_20ms[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.334       4.883                          
 clock uncertainty                                       0.000       4.883                          

 Hold time                                              -0.077       4.806                          

 Data required time                                                  4.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.806                          
 Data arrival time                                                   5.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
====================================================================================================

====================================================================================================

Startpoint  : u_Signal_generators/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Signal_generators/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/L0
Path Group  : LA_test|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       2.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       3.987         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       3.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       4.882         ntclkbufg_2      
 CLMA_218_112/CLK                                                          r       u_Signal_generators/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_218_112/Q0                   tco                   0.179       5.061 f       u_Signal_generators/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.064       5.125         u_Signal_generators/u_key_5/cnt_20ms [0]
 CLMA_218_112/A0                                                           f       u_Signal_generators/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.125         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.663%), Route: 0.064ns(26.337%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_109/CLK_USCM              td                    0.000       4.292 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         ntclkbufg_2      
 CLMA_218_112/CLK                                                          r       u_Signal_generators/u_key_5/cnt_20ms[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.335       4.882                          
 clock uncertainty                                       0.000       4.882                          

 Hold time                                              -0.078       4.804                          

 Data required time                                                  4.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.804                          
 Data arrival time                                                   5.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_glitch_free/ck_sel1_r2/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_glitch_free/ck_sel1_neg/opit_0_inv/D
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.515
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.027

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_1
 USCM_84_112/CLK_USCM              td                    0.000       0.614 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.925       1.539         ntclkbufg_6      
 CLMA_214_160/CLK                                                          r       u_logic_analyzer/u_glitch_free/ck_sel1_r2/opit_0_inv/CLK

 CLMA_214_160/Q1                   tco                   0.223       1.762 f       u_logic_analyzer/u_glitch_free/ck_sel1_r2/opit_0_inv/Q
                                   net (fanout=1)        0.295       2.057         u_logic_analyzer/u_glitch_free/ck_sel1_r2
 CLMA_210_148/M0                                                           f       u_logic_analyzer/u_glitch_free/ck_sel1_neg/opit_0_inv/D

 Data arrival time                                                   2.057         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.050%), Route: 0.295ns(56.950%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_179/CLK_OUT1                                    0.000     500.000 f       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.597     500.597         u_logic_analyzer/clkout_1
 USCM_84_112/CLK_USCM              td                    0.000     500.597 f       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.918     501.515         ntclkbufg_6      
 CLMA_210_148/CLK                                                          f       u_logic_analyzer/u_glitch_free/ck_sel1_neg/opit_0_inv/CLK
 clock pessimism                                         0.027     501.542                          
 clock uncertainty                                      -0.150     501.392                          

 Setup time                                             -0.040     501.352                          

 Data required time                                                501.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.352                          
 Data arrival time                                                   2.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       499.295                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CE
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.156
  Launch Clock Delay      :  2.343
  Clock Pessimism Removal :  0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_1
 USCM_84_152/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.057       1.671         ntR498           
 CLMA_214_156/Y1                   td                    0.234       1.905 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.438       2.343         u_logic_analyzer/clkout_4
 CLMS_202_169/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK

 CLMS_202_169/Q0                   tco                   0.221       2.564 f       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.291       2.855         u_logic_analyzer/addrq [9]
 CLMA_194_164/Y0                   td                    0.264       3.119 f       u_logic_analyzer/N59_3/gateop_perm/Z
                                   net (fanout=9)        0.275       3.394         u_logic_analyzer/_N1226
 CLMA_186_164/Y0                   td                    0.264       3.658 f       u_logic_analyzer/N59_17/gateop_perm/Z
                                   net (fanout=1)        0.447       4.105         u_logic_analyzer/_N1576
 CLMA_186_164/Y1                   td                    0.359       4.464 f       u_logic_analyzer/N59_21/gateop_perm/Z
                                   net (fanout=12)       0.372       4.836         u_logic_analyzer/begin_read
 CLMA_198_160/Y0                   td                    0.162       4.998 r       u_logic_analyzer/u_sampler/N4216/gateop_perm/Z
                                   net (fanout=3)        0.238       5.236         u_logic_analyzer/u_sampler/N4216
 CLMS_202_161/CECO                 td                    0.141       5.377 r       u_logic_analyzer/u_sampler/addrq[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.377         ntR210           
 CLMS_202_165/CECO                 td                    0.141       5.518 r       u_logic_analyzer/u_sampler/addrq[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       5.518         ntR209           
 CLMS_202_169/CECI                                                         r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   5.518         Logic Levels: 6  
                                                                                   Logic: 1.552ns(48.882%), Route: 1.623ns(51.118%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000    1000.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    1000.603         u_logic_analyzer/clkout_1
 USCM_84_152/CLK_USCM              td                    0.000    1000.603 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.002    1001.605         ntR498           
 CLMA_214_156/Y1                   td                    0.177    1001.782 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.374    1002.156         u_logic_analyzer/clkout_4
 CLMS_202_169/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.187    1002.343                          
 clock uncertainty                                      -0.150    1002.193                          

 Setup time                                             -0.563    1001.630                          

 Data required time                                               1001.630                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.630                          
 Data arrival time                                                   5.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CE
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.095
  Launch Clock Delay      :  2.343
  Clock Pessimism Removal :  0.150

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_1
 USCM_84_152/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.057       1.671         ntR498           
 CLMA_214_156/Y1                   td                    0.234       1.905 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.438       2.343         u_logic_analyzer/clkout_4
 CLMS_202_169/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK

 CLMS_202_169/Q0                   tco                   0.221       2.564 f       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.291       2.855         u_logic_analyzer/addrq [9]
 CLMA_194_164/Y0                   td                    0.264       3.119 f       u_logic_analyzer/N59_3/gateop_perm/Z
                                   net (fanout=9)        0.275       3.394         u_logic_analyzer/_N1226
 CLMA_186_164/Y0                   td                    0.264       3.658 f       u_logic_analyzer/N59_17/gateop_perm/Z
                                   net (fanout=1)        0.447       4.105         u_logic_analyzer/_N1576
 CLMA_186_164/Y1                   td                    0.359       4.464 f       u_logic_analyzer/N59_21/gateop_perm/Z
                                   net (fanout=12)       0.372       4.836         u_logic_analyzer/begin_read
 CLMA_198_160/Y0                   td                    0.150       4.986 f       u_logic_analyzer/u_sampler/N4216/gateop_perm/Z
                                   net (fanout=3)        0.253       5.239         u_logic_analyzer/u_sampler/N4216
 CLMS_202_161/CECO                 td                    0.132       5.371 f       u_logic_analyzer/u_sampler/addrq[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.371         ntR210           
 CLMS_202_165/CECI                                                         f       u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   5.371         Logic Levels: 5  
                                                                                   Logic: 1.390ns(45.905%), Route: 1.638ns(54.095%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000    1000.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    1000.603         u_logic_analyzer/clkout_1
 USCM_84_152/CLK_USCM              td                    0.000    1000.603 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.002    1001.605         ntR498           
 CLMA_214_156/Y1                   td                    0.177    1001.782 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.313    1002.095         u_logic_analyzer/clkout_4
 CLMS_202_165/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.150    1002.245                          
 clock uncertainty                                      -0.150    1002.095                          

 Setup time                                             -0.576    1001.519                          

 Data required time                                               1001.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.519                          
 Data arrival time                                                   5.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.148                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_5/ram32x1dp/WD
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.721
  Launch Clock Delay      :  2.103
  Clock Pessimism Removal :  -0.123

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       0.603         u_logic_analyzer/clkout_1
 USCM_84_152/CLK_USCM              td                    0.000       0.603 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.002       1.605         ntR498           
 CLMA_214_156/Y1                   td                    0.177       1.782 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.321       2.103         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/CLK

 CLMA_198_160/Q3                   tco                   0.182       2.285 r       u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/Q
                                   net (fanout=34)       0.787       3.072         u_logic_analyzer/data_q [5]
 CLMS_170_193/AD                                                           r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_5/ram32x1dp/WD

 Data arrival time                                                   3.072         Logic Levels: 0  
                                                                                   Logic: 0.182ns(18.782%), Route: 0.787ns(81.218%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_1
 USCM_84_152/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.057       1.671         ntR498           
 CLMA_214_156/Y1                   td                    0.234       1.905 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.816       2.721         u_logic_analyzer/clkout_4
 CLMS_170_193/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_5/ram32x1dp/WCLK
 clock pessimism                                        -0.123       2.598                          
 clock uncertainty                                       0.000       2.598                          

 Hold time                                               0.259       2.857                          

 Data required time                                                  2.857                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.857                          
 Data arrival time                                                   3.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.215                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_28_5/ram32x1dp/WD
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.482  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.708
  Launch Clock Delay      :  2.103
  Clock Pessimism Removal :  -0.123

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       0.603         u_logic_analyzer/clkout_1
 USCM_84_152/CLK_USCM              td                    0.000       0.603 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.002       1.605         ntR498           
 CLMA_214_156/Y1                   td                    0.177       1.782 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.321       2.103         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/CLK

 CLMA_198_160/Q3                   tco                   0.182       2.285 r       u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/Q
                                   net (fanout=34)       0.784       3.069         u_logic_analyzer/data_q [5]
 CLMS_174_185/CD                                                           r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_28_5/ram32x1dp/WD

 Data arrival time                                                   3.069         Logic Levels: 0  
                                                                                   Logic: 0.182ns(18.841%), Route: 0.784ns(81.159%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_1
 USCM_84_152/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.057       1.671         ntR498           
 CLMA_214_156/Y1                   td                    0.234       1.905 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.803       2.708         u_logic_analyzer/clkout_4
 CLMS_174_185/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_28_5/ram32x1dp/WCLK
 clock pessimism                                        -0.123       2.585                          
 clock uncertainty                                       0.000       2.585                          

 Hold time                                               0.259       2.844                          

 Data required time                                                  2.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.844                          
 Data arrival time                                                   3.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/Q[4]/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_4/ram32x1dp/WD
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.709
  Launch Clock Delay      :  2.103
  Clock Pessimism Removal :  -0.123

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       0.603         u_logic_analyzer/clkout_1
 USCM_84_152/CLK_USCM              td                    0.000       0.603 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.002       1.605         ntR498           
 CLMA_214_156/Y1                   td                    0.177       1.782 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.321       2.103         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_sampler/Q[4]/opit_0_inv/CLK

 CLMA_198_160/Q1                   tco                   0.184       2.287 r       u_logic_analyzer/u_sampler/Q[4]/opit_0_inv/Q
                                   net (fanout=34)       0.783       3.070         u_logic_analyzer/data_q [4]
 CLMS_174_193/AD                                                           r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_4/ram32x1dp/WD

 Data arrival time                                                   3.070         Logic Levels: 0  
                                                                                   Logic: 0.184ns(19.028%), Route: 0.783ns(80.972%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT1                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_1
 USCM_84_152/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_1/CLKOUT
                                   net (fanout=1)        1.057       1.671         ntR498           
 CLMA_214_156/Y1                   td                    0.234       1.905 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.804       2.709         u_logic_analyzer/clkout_4
 CLMS_174_193/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_4/ram32x1dp/WCLK
 clock pessimism                                        -0.123       2.586                          
 clock uncertainty                                       0.000       2.586                          

 Hold time                                               0.259       2.845                          

 Data required time                                                  2.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.845                          
 Data arrival time                                                   3.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_glitch_free/ck_sel2_r2/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_glitch_free/ck_sel2_neg/opit_0_inv/D
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.515
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.038

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_2
 USCM_84_111/CLK_USCM              td                    0.000       0.614 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.925       1.539         ntclkbufg_5      
 CLMA_210_168/CLK                                                          r       u_logic_analyzer/u_glitch_free/ck_sel2_r2/opit_0_inv/CLK

 CLMA_210_168/Q1                   tco                   0.223       1.762 f       u_logic_analyzer/u_glitch_free/ck_sel2_r2/opit_0_inv/Q
                                   net (fanout=1)        0.349       2.111         u_logic_analyzer/u_glitch_free/ck_sel2_r2
 CLMA_210_172/M0                                                           f       u_logic_analyzer/u_glitch_free/ck_sel2_neg/opit_0_inv/D

 Data arrival time                                                   2.111         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.986%), Route: 0.349ns(61.014%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_179/CLK_OUT2                                    0.000     500.000 f       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.597     500.597         u_logic_analyzer/clkout_2
 USCM_84_111/CLK_USCM              td                    0.000     500.597 f       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.918     501.515         ntclkbufg_5      
 CLMA_210_172/CLK                                                          f       u_logic_analyzer/u_glitch_free/ck_sel2_neg/opit_0_inv/CLK
 clock pessimism                                         0.038     501.553                          
 clock uncertainty                                      -0.150     501.403                          

 Setup time                                             -0.040     501.363                          

 Data required time                                                501.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.363                          
 Data arrival time                                                   2.111                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       499.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CE
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.138
  Launch Clock Delay      :  2.331
  Clock Pessimism Removal :  0.193

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_2
 USCM_84_153/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.057       1.671         ntR499           
 CLMA_214_156/Y1                   td                    0.222       1.893 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.438       2.331         u_logic_analyzer/clkout_4
 CLMS_202_169/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK

 CLMS_202_169/Q0                   tco                   0.221       2.552 f       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.291       2.843         u_logic_analyzer/addrq [9]
 CLMA_194_164/Y0                   td                    0.264       3.107 f       u_logic_analyzer/N59_3/gateop_perm/Z
                                   net (fanout=9)        0.275       3.382         u_logic_analyzer/_N1226
 CLMA_186_164/Y0                   td                    0.264       3.646 f       u_logic_analyzer/N59_17/gateop_perm/Z
                                   net (fanout=1)        0.447       4.093         u_logic_analyzer/_N1576
 CLMA_186_164/Y1                   td                    0.359       4.452 f       u_logic_analyzer/N59_21/gateop_perm/Z
                                   net (fanout=12)       0.372       4.824         u_logic_analyzer/begin_read
 CLMA_198_160/Y0                   td                    0.162       4.986 r       u_logic_analyzer/u_sampler/N4216/gateop_perm/Z
                                   net (fanout=3)        0.238       5.224         u_logic_analyzer/u_sampler/N4216
 CLMS_202_161/CECO                 td                    0.141       5.365 r       u_logic_analyzer/u_sampler/addrq[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.365         ntR210           
 CLMS_202_165/CECO                 td                    0.141       5.506 r       u_logic_analyzer/u_sampler/addrq[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       5.506         ntR209           
 CLMS_202_169/CECI                                                         r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   5.506         Logic Levels: 6  
                                                                                   Logic: 1.552ns(48.882%), Route: 1.623ns(51.118%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000    1000.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603    1000.603         u_logic_analyzer/clkout_2
 USCM_84_153/CLK_USCM              td                    0.000    1000.603 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.002    1001.605         ntR499           
 CLMA_214_156/Y1                   td                    0.159    1001.764 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.374    1002.138         u_logic_analyzer/clkout_4
 CLMS_202_169/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.193    1002.331                          
 clock uncertainty                                      -0.150    1002.181                          

 Setup time                                             -0.563    1001.618                          

 Data required time                                               1001.618                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.618                          
 Data arrival time                                                   5.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CE
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.077
  Launch Clock Delay      :  2.331
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_2
 USCM_84_153/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.057       1.671         ntR499           
 CLMA_214_156/Y1                   td                    0.222       1.893 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.438       2.331         u_logic_analyzer/clkout_4
 CLMS_202_169/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK

 CLMS_202_169/Q0                   tco                   0.221       2.552 f       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.291       2.843         u_logic_analyzer/addrq [9]
 CLMA_194_164/Y0                   td                    0.264       3.107 f       u_logic_analyzer/N59_3/gateop_perm/Z
                                   net (fanout=9)        0.275       3.382         u_logic_analyzer/_N1226
 CLMA_186_164/Y0                   td                    0.264       3.646 f       u_logic_analyzer/N59_17/gateop_perm/Z
                                   net (fanout=1)        0.447       4.093         u_logic_analyzer/_N1576
 CLMA_186_164/Y1                   td                    0.359       4.452 f       u_logic_analyzer/N59_21/gateop_perm/Z
                                   net (fanout=12)       0.372       4.824         u_logic_analyzer/begin_read
 CLMA_198_160/Y0                   td                    0.150       4.974 f       u_logic_analyzer/u_sampler/N4216/gateop_perm/Z
                                   net (fanout=3)        0.253       5.227         u_logic_analyzer/u_sampler/N4216
 CLMS_202_161/CECO                 td                    0.132       5.359 f       u_logic_analyzer/u_sampler/addrq[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.359         ntR210           
 CLMS_202_165/CECI                                                         f       u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   5.359         Logic Levels: 5  
                                                                                   Logic: 1.390ns(45.905%), Route: 1.638ns(54.095%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000    1000.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603    1000.603         u_logic_analyzer/clkout_2
 USCM_84_153/CLK_USCM              td                    0.000    1000.603 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.002    1001.605         ntR499           
 CLMA_214_156/Y1                   td                    0.159    1001.764 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.313    1002.077         u_logic_analyzer/clkout_4
 CLMS_202_165/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.156    1002.233                          
 clock uncertainty                                      -0.150    1002.083                          

 Setup time                                             -0.576    1001.507                          

 Data required time                                               1001.507                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.507                          
 Data arrival time                                                   5.359                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.148                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_5/ram32x1dp/WD
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.709
  Launch Clock Delay      :  2.085
  Clock Pessimism Removal :  -0.129

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       0.603         u_logic_analyzer/clkout_2
 USCM_84_153/CLK_USCM              td                    0.000       0.603 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.002       1.605         ntR499           
 CLMA_214_156/Y1                   td                    0.159       1.764 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.321       2.085         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/CLK

 CLMA_198_160/Q3                   tco                   0.182       2.267 r       u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/Q
                                   net (fanout=34)       0.787       3.054         u_logic_analyzer/data_q [5]
 CLMS_170_193/AD                                                           r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_5/ram32x1dp/WD

 Data arrival time                                                   3.054         Logic Levels: 0  
                                                                                   Logic: 0.182ns(18.782%), Route: 0.787ns(81.218%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_2
 USCM_84_153/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.057       1.671         ntR499           
 CLMA_214_156/Y1                   td                    0.222       1.893 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.816       2.709         u_logic_analyzer/clkout_4
 CLMS_170_193/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_5/ram32x1dp/WCLK
 clock pessimism                                        -0.129       2.580                          
 clock uncertainty                                       0.000       2.580                          

 Hold time                                               0.259       2.839                          

 Data required time                                                  2.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.839                          
 Data arrival time                                                   3.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.215                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_28_5/ram32x1dp/WD
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.482  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.696
  Launch Clock Delay      :  2.085
  Clock Pessimism Removal :  -0.129

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       0.603         u_logic_analyzer/clkout_2
 USCM_84_153/CLK_USCM              td                    0.000       0.603 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.002       1.605         ntR499           
 CLMA_214_156/Y1                   td                    0.159       1.764 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.321       2.085         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/CLK

 CLMA_198_160/Q3                   tco                   0.182       2.267 r       u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/Q
                                   net (fanout=34)       0.784       3.051         u_logic_analyzer/data_q [5]
 CLMS_174_185/CD                                                           r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_28_5/ram32x1dp/WD

 Data arrival time                                                   3.051         Logic Levels: 0  
                                                                                   Logic: 0.182ns(18.841%), Route: 0.784ns(81.159%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_2
 USCM_84_153/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.057       1.671         ntR499           
 CLMA_214_156/Y1                   td                    0.222       1.893 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.803       2.696         u_logic_analyzer/clkout_4
 CLMS_174_185/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_28_5/ram32x1dp/WCLK
 clock pessimism                                        -0.129       2.567                          
 clock uncertainty                                       0.000       2.567                          

 Hold time                                               0.259       2.826                          

 Data required time                                                  2.826                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.826                          
 Data arrival time                                                   3.051                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/Q[4]/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_4/ram32x1dp/WD
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.697
  Launch Clock Delay      :  2.085
  Clock Pessimism Removal :  -0.129

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       0.603         u_logic_analyzer/clkout_2
 USCM_84_153/CLK_USCM              td                    0.000       0.603 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.002       1.605         ntR499           
 CLMA_214_156/Y1                   td                    0.159       1.764 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.321       2.085         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_sampler/Q[4]/opit_0_inv/CLK

 CLMA_198_160/Q1                   tco                   0.184       2.269 r       u_logic_analyzer/u_sampler/Q[4]/opit_0_inv/Q
                                   net (fanout=34)       0.783       3.052         u_logic_analyzer/data_q [4]
 CLMS_174_193/AD                                                           r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_4/ram32x1dp/WD

 Data arrival time                                                   3.052         Logic Levels: 0  
                                                                                   Logic: 0.184ns(19.028%), Route: 0.783ns(80.972%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT2                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_2
 USCM_84_153/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_2/CLKOUT
                                   net (fanout=1)        1.057       1.671         ntR499           
 CLMA_214_156/Y1                   td                    0.222       1.893 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.804       2.697         u_logic_analyzer/clkout_4
 CLMS_174_193/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_4/ram32x1dp/WCLK
 clock pessimism                                        -0.129       2.568                          
 clock uncertainty                                       0.000       2.568                          

 Hold time                                               0.259       2.827                          

 Data required time                                                  2.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.827                          
 Data arrival time                                                   3.052                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_glitch_free/ck_sel3_r2/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_glitch_free/ck_sel3_neg/opit_0_inv/D
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.515
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.027

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_3
 USCM_84_113/CLK_USCM              td                    0.000       0.614 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.925       1.539         ntclkbufg_7      
 CLMA_214_152/CLK                                                          r       u_logic_analyzer/u_glitch_free/ck_sel3_r2/opit_0_inv/CLK

 CLMA_214_152/Q1                   tco                   0.223       1.762 f       u_logic_analyzer/u_glitch_free/ck_sel3_r2/opit_0_inv/Q
                                   net (fanout=1)        0.278       2.040         u_logic_analyzer/u_glitch_free/ck_sel3_r2
 CLMA_210_153/M0                                                           f       u_logic_analyzer/u_glitch_free/ck_sel3_neg/opit_0_inv/D

 Data arrival time                                                   2.040         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.511%), Route: 0.278ns(55.489%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_179/CLK_OUT3                                    0.000     500.000 f       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.597     500.597         u_logic_analyzer/clkout_3
 USCM_84_113/CLK_USCM              td                    0.000     500.597 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.918     501.515         ntclkbufg_7      
 CLMA_210_153/CLK                                                          f       u_logic_analyzer/u_glitch_free/ck_sel3_neg/opit_0_inv/CLK
 clock pessimism                                         0.027     501.542                          
 clock uncertainty                                      -0.150     501.392                          

 Setup time                                             -0.040     501.352                          

 Data required time                                                501.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.352                          
 Data arrival time                                                   2.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       499.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CE
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.654
  Launch Clock Delay      :  2.955
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_3
 USCM_84_154/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.057       1.671         ntR497           
 CLMA_210_164/Y3                   td                    0.162       1.833 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.324       2.157         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_214_156/Y1                   td                    0.360       2.517 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.438       2.955         u_logic_analyzer/clkout_4
 CLMS_202_169/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK

 CLMS_202_169/Q0                   tco                   0.221       3.176 f       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.291       3.467         u_logic_analyzer/addrq [9]
 CLMA_194_164/Y0                   td                    0.264       3.731 f       u_logic_analyzer/N59_3/gateop_perm/Z
                                   net (fanout=9)        0.275       4.006         u_logic_analyzer/_N1226
 CLMA_186_164/Y0                   td                    0.264       4.270 f       u_logic_analyzer/N59_17/gateop_perm/Z
                                   net (fanout=1)        0.447       4.717         u_logic_analyzer/_N1576
 CLMA_186_164/Y1                   td                    0.359       5.076 f       u_logic_analyzer/N59_21/gateop_perm/Z
                                   net (fanout=12)       0.372       5.448         u_logic_analyzer/begin_read
 CLMA_198_160/Y0                   td                    0.162       5.610 r       u_logic_analyzer/u_sampler/N4216/gateop_perm/Z
                                   net (fanout=3)        0.238       5.848         u_logic_analyzer/u_sampler/N4216
 CLMS_202_161/CECO                 td                    0.141       5.989 r       u_logic_analyzer/u_sampler/addrq[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.989         ntR210           
 CLMS_202_165/CECO                 td                    0.141       6.130 r       u_logic_analyzer/u_sampler/addrq[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       6.130         ntR209           
 CLMS_202_169/CECI                                                         r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.130         Logic Levels: 6  
                                                                                   Logic: 1.552ns(48.882%), Route: 1.623ns(51.118%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000    1000.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603    1000.603         u_logic_analyzer/clkout_3
 USCM_84_154/CLK_USCM              td                    0.000    1000.603 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.002    1001.605         ntR497           
 CLMA_210_164/Y3                   td                    0.130    1001.735 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.274    1002.009         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_214_156/Y1                   td                    0.271    1002.280 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.374    1002.654         u_logic_analyzer/clkout_4
 CLMS_202_169/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.301    1002.955                          
 clock uncertainty                                      -0.150    1002.805                          

 Setup time                                             -0.563    1002.242                          

 Data required time                                               1002.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.242                          
 Data arrival time                                                   6.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CE
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.593
  Launch Clock Delay      :  2.955
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_3
 USCM_84_154/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.057       1.671         ntR497           
 CLMA_210_164/Y3                   td                    0.162       1.833 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.324       2.157         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_214_156/Y1                   td                    0.360       2.517 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.438       2.955         u_logic_analyzer/clkout_4
 CLMS_202_169/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/CLK

 CLMS_202_169/Q0                   tco                   0.221       3.176 f       u_logic_analyzer/u_sampler/addrq[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.291       3.467         u_logic_analyzer/addrq [9]
 CLMA_194_164/Y0                   td                    0.264       3.731 f       u_logic_analyzer/N59_3/gateop_perm/Z
                                   net (fanout=9)        0.275       4.006         u_logic_analyzer/_N1226
 CLMA_186_164/Y0                   td                    0.264       4.270 f       u_logic_analyzer/N59_17/gateop_perm/Z
                                   net (fanout=1)        0.447       4.717         u_logic_analyzer/_N1576
 CLMA_186_164/Y1                   td                    0.359       5.076 f       u_logic_analyzer/N59_21/gateop_perm/Z
                                   net (fanout=12)       0.372       5.448         u_logic_analyzer/begin_read
 CLMA_198_160/Y0                   td                    0.150       5.598 f       u_logic_analyzer/u_sampler/N4216/gateop_perm/Z
                                   net (fanout=3)        0.253       5.851         u_logic_analyzer/u_sampler/N4216
 CLMS_202_161/CECO                 td                    0.132       5.983 f       u_logic_analyzer/u_sampler/addrq[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.983         ntR210           
 CLMS_202_165/CECI                                                         f       u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   5.983         Logic Levels: 5  
                                                                                   Logic: 1.390ns(45.905%), Route: 1.638ns(54.095%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000    1000.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603    1000.603         u_logic_analyzer/clkout_3
 USCM_84_154/CLK_USCM              td                    0.000    1000.603 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.002    1001.605         ntR497           
 CLMA_210_164/Y3                   td                    0.130    1001.735 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.274    1002.009         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_214_156/Y1                   td                    0.271    1002.280 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.313    1002.593         u_logic_analyzer/clkout_4
 CLMS_202_165/CLK                                                          r       u_logic_analyzer/u_sampler/addrq[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.264    1002.857                          
 clock uncertainty                                      -0.150    1002.707                          

 Setup time                                             -0.576    1002.131                          

 Data required time                                               1002.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.131                          
 Data arrival time                                                   5.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.148                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_5/ram32x1dp/WD
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.333
  Launch Clock Delay      :  2.601
  Clock Pessimism Removal :  -0.237

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       0.603         u_logic_analyzer/clkout_3
 USCM_84_154/CLK_USCM              td                    0.000       0.603 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.002       1.605         ntR497           
 CLMA_210_164/Y3                   td                    0.130       1.735 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.274       2.009         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_214_156/Y1                   td                    0.271       2.280 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.321       2.601         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/CLK

 CLMA_198_160/Q3                   tco                   0.182       2.783 r       u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/Q
                                   net (fanout=34)       0.787       3.570         u_logic_analyzer/data_q [5]
 CLMS_170_193/AD                                                           r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_5/ram32x1dp/WD

 Data arrival time                                                   3.570         Logic Levels: 0  
                                                                                   Logic: 0.182ns(18.782%), Route: 0.787ns(81.218%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_3
 USCM_84_154/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.057       1.671         ntR497           
 CLMA_210_164/Y3                   td                    0.162       1.833 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.324       2.157         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_214_156/Y1                   td                    0.360       2.517 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.816       3.333         u_logic_analyzer/clkout_4
 CLMS_170_193/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_24_5/ram32x1dp/WCLK
 clock pessimism                                        -0.237       3.096                          
 clock uncertainty                                       0.000       3.096                          

 Hold time                                               0.259       3.355                          

 Data required time                                                  3.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.355                          
 Data arrival time                                                   3.570                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.215                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_28_5/ram32x1dp/WD
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.482  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.320
  Launch Clock Delay      :  2.601
  Clock Pessimism Removal :  -0.237

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       0.603         u_logic_analyzer/clkout_3
 USCM_84_154/CLK_USCM              td                    0.000       0.603 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.002       1.605         ntR497           
 CLMA_210_164/Y3                   td                    0.130       1.735 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.274       2.009         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_214_156/Y1                   td                    0.271       2.280 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.321       2.601         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/CLK

 CLMA_198_160/Q3                   tco                   0.182       2.783 r       u_logic_analyzer/u_sampler/Q[5]/opit_0_inv/Q
                                   net (fanout=34)       0.784       3.567         u_logic_analyzer/data_q [5]
 CLMS_174_185/CD                                                           r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_28_5/ram32x1dp/WD

 Data arrival time                                                   3.567         Logic Levels: 0  
                                                                                   Logic: 0.182ns(18.841%), Route: 0.784ns(81.159%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_3
 USCM_84_154/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.057       1.671         ntR497           
 CLMA_210_164/Y3                   td                    0.162       1.833 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.324       2.157         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_214_156/Y1                   td                    0.360       2.517 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.803       3.320         u_logic_analyzer/clkout_4
 CLMS_174_185/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_28_5/ram32x1dp/WCLK
 clock pessimism                                        -0.237       3.083                          
 clock uncertainty                                       0.000       3.083                          

 Hold time                                               0.259       3.342                          

 Data required time                                                  3.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.342                          
 Data arrival time                                                   3.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_logic_analyzer/u_sampler/Q[4]/opit_0_inv/CLK
Endpoint    : u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_4/ram32x1dp/WD
Path Group  : PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.321
  Launch Clock Delay      :  2.601
  Clock Pessimism Removal :  -0.237

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       0.603         u_logic_analyzer/clkout_3
 USCM_84_154/CLK_USCM              td                    0.000       0.603 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.002       1.605         ntR497           
 CLMA_210_164/Y3                   td                    0.130       1.735 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.274       2.009         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_214_156/Y1                   td                    0.271       2.280 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.321       2.601         u_logic_analyzer/clkout_4
 CLMA_198_160/CLK                                                          r       u_logic_analyzer/u_sampler/Q[4]/opit_0_inv/CLK

 CLMA_198_160/Q1                   tco                   0.184       2.785 r       u_logic_analyzer/u_sampler/Q[4]/opit_0_inv/Q
                                   net (fanout=34)       0.783       3.568         u_logic_analyzer/data_q [4]
 CLMS_174_193/AD                                                           r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_4/ram32x1dp/WD

 Data arrival time                                                   3.568         Logic Levels: 0  
                                                                                   Logic: 0.184ns(19.028%), Route: 0.783ns(80.972%)
----------------------------------------------------------------------------------------------------

 Clock PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_179/CLK_OUT3                                    0.000       0.000 r       u_logic_analyzer/u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       0.614         u_logic_analyzer/clkout_3
 USCM_84_154/CLK_USCM              td                    0.000       0.614 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.057       1.671         ntR497           
 CLMA_210_164/Y3                   td                    0.162       1.833 r       u_logic_analyzer/u_glitch_free/N17/gateop_perm/Z
                                   net (fanout=1)        0.324       2.157         u_logic_analyzer/u_glitch_free/clk3_or
 CLMA_214_156/Y1                   td                    0.360       2.517 r       u_logic_analyzer/u_glitch_free/N19_3/gateop_perm/Z
                                   net (fanout=308)      0.804       3.321         u_logic_analyzer/clkout_4
 CLMS_174_193/CLK                                                          r       u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_30_4/ram32x1dp/WCLK
 clock pessimism                                        -0.237       3.084                          
 clock uncertainty                                       0.000       3.084                          

 Hold time                                               0.259       3.343                          

 Data required time                                                  3.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.343                          
 Data arrival time                                                   3.568                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_Signal_generators/rom_addr[6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_Signal_generators/u_rom_saw/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[9]
Path Group  : ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.558
  Clock Pessimism Removal :  0.017

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_Signal_generators/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.608     500.608         u_Signal_generators/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     500.608 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.950     501.558         ntclkbufg_3      
 CLMA_230_56/CLK                                                           f       u_Signal_generators/rom_addr[6]/opit_0_inv_A2Q21/CLK

 CLMA_230_56/Q3                    tco                   0.220     501.778 f       u_Signal_generators/rom_addr[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=10)       1.001     502.779         u_Signal_generators/rom_addr [6]
 DRM_178_68/ADB0[9]                                                        f       u_Signal_generators/u_rom_saw/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[9]

 Data arrival time                                                 502.779         Logic Levels: 0  
                                                                                   Logic: 0.220ns(18.018%), Route: 1.001ns(81.982%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_75/CLK_OUT0                                     0.000    1000.000 r       u_Signal_generators/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603    1000.603         u_Signal_generators/da_clk
 USCM_84_110/CLK_USCM              td                    0.000    1000.603 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895    1001.498         ntclkbufg_3      
 DRM_178_68/CLKB[0]                                                        r       u_Signal_generators/u_rom_saw/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                         0.017    1001.515                          
 clock uncertainty                                      -0.150    1001.365                          

 Setup time                                             -0.027    1001.338                          

 Data required time                                               1001.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.338                          
 Data arrival time                                                 502.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.559                          
====================================================================================================

====================================================================================================

Startpoint  : u_Signal_generators/rom_addr[6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_Signal_generators/u_rom_squ/U_ipml_rom_rom_square_wave/U_ipml_spram_rom_square_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[9]
Path Group  : ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.558
  Clock Pessimism Removal :  0.017

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_Signal_generators/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.608     500.608         u_Signal_generators/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     500.608 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.950     501.558         ntclkbufg_3      
 CLMA_230_56/CLK                                                           f       u_Signal_generators/rom_addr[6]/opit_0_inv_A2Q21/CLK

 CLMA_230_56/Q3                    tco                   0.220     501.778 f       u_Signal_generators/rom_addr[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=10)       1.001     502.779         u_Signal_generators/rom_addr [6]
 DRM_178_68/ADB1[9]                                                        f       u_Signal_generators/u_rom_squ/U_ipml_rom_rom_square_wave/U_ipml_spram_rom_square_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[9]

 Data arrival time                                                 502.779         Logic Levels: 0  
                                                                                   Logic: 0.220ns(18.018%), Route: 1.001ns(81.982%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_75/CLK_OUT0                                     0.000    1000.000 r       u_Signal_generators/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603    1000.603         u_Signal_generators/da_clk
 USCM_84_110/CLK_USCM              td                    0.000    1000.603 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895    1001.498         ntclkbufg_3      
 DRM_178_68/CLKB[1]                                                        r       u_Signal_generators/u_rom_squ/U_ipml_rom_rom_square_wave/U_ipml_spram_rom_square_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                         0.017    1001.515                          
 clock uncertainty                                      -0.150    1001.365                          

 Setup time                                             -0.027    1001.338                          

 Data required time                                               1001.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.338                          
 Data arrival time                                                 502.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.559                          
====================================================================================================

====================================================================================================

Startpoint  : u_Signal_generators/rom_addr[0]/opit_0_inv_A2Q1/CLK
Endpoint    : u_Signal_generators/u_rom_tri/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[3]
Path Group  : ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.558
  Clock Pessimism Removal :  0.017

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_Signal_generators/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.608     500.608         u_Signal_generators/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     500.608 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.950     501.558         ntclkbufg_3      
 CLMA_230_52/CLK                                                           f       u_Signal_generators/rom_addr[0]/opit_0_inv_A2Q1/CLK

 CLMA_230_52/Q1                    tco                   0.223     501.781 f       u_Signal_generators/rom_addr[0]/opit_0_inv_A2Q1/Q
                                   net (fanout=11)       0.994     502.775         u_Signal_generators/rom_addr [0]
 DRM_178_44/ADB0[3]                                                        f       u_Signal_generators/u_rom_tri/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[3]

 Data arrival time                                                 502.775         Logic Levels: 0  
                                                                                   Logic: 0.223ns(18.324%), Route: 0.994ns(81.676%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_75/CLK_OUT0                                     0.000    1000.000 r       u_Signal_generators/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603    1000.603         u_Signal_generators/da_clk
 USCM_84_110/CLK_USCM              td                    0.000    1000.603 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895    1001.498         ntclkbufg_3      
 DRM_178_44/CLKB[0]                                                        r       u_Signal_generators/u_rom_tri/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                         0.017    1001.515                          
 clock uncertainty                                      -0.150    1001.365                          

 Setup time                                             -0.027    1001.338                          

 Data required time                                               1001.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.338                          
 Data arrival time                                                 502.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_Signal_generators/rom_addr[11]/opit_0_inv_AQ/CLK
Endpoint    : u_Signal_generators/rom_addr[11]/opit_0_inv_AQ/I1
Path Group  : ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.558
  Launch Clock Delay      :  1.515
  Clock Pessimism Removal :  -0.043

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_Signal_generators/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.597     500.597         u_Signal_generators/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     500.597 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.918     501.515         ntclkbufg_3      
 CLMA_230_68/CLK                                                           f       u_Signal_generators/rom_addr[11]/opit_0_inv_AQ/CLK

 CLMA_230_68/Q0                    tco                   0.179     501.694 f       u_Signal_generators/rom_addr[11]/opit_0_inv_AQ/Q
                                   net (fanout=2)        0.059     501.753         u_Signal_generators/rom_addr [11]
 CLMA_230_68/A1                                                            f       u_Signal_generators/rom_addr[11]/opit_0_inv_AQ/I1

 Data arrival time                                                 501.753         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_Signal_generators/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.608     500.608         u_Signal_generators/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     500.608 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.950     501.558         ntclkbufg_3      
 CLMA_230_68/CLK                                                           f       u_Signal_generators/rom_addr[11]/opit_0_inv_AQ/CLK
 clock pessimism                                        -0.043     501.515                          
 clock uncertainty                                       0.000     501.515                          

 Hold time                                              -0.083     501.432                          

 Data required time                                                501.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.432                          
 Data arrival time                                                 501.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_Signal_generators/rom_addr[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_Signal_generators/rom_addr[8]/opit_0_inv_A2Q21/I01
Path Group  : ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.558
  Launch Clock Delay      :  1.515
  Clock Pessimism Removal :  -0.043

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_Signal_generators/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.597     500.597         u_Signal_generators/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     500.597 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.918     501.515         ntclkbufg_3      
 CLMA_230_60/CLK                                                           f       u_Signal_generators/rom_addr[8]/opit_0_inv_A2Q21/CLK

 CLMA_230_60/Q0                    tco                   0.179     501.694 f       u_Signal_generators/rom_addr[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=10)       0.061     501.755         u_Signal_generators/rom_addr [7]
 CLMA_230_60/A1                                                            f       u_Signal_generators/rom_addr[8]/opit_0_inv_A2Q21/I01

 Data arrival time                                                 501.755         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_Signal_generators/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.608     500.608         u_Signal_generators/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     500.608 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.950     501.558         ntclkbufg_3      
 CLMA_230_60/CLK                                                           f       u_Signal_generators/rom_addr[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.043     501.515                          
 clock uncertainty                                       0.000     501.515                          

 Hold time                                              -0.083     501.432                          

 Data required time                                                501.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.432                          
 Data arrival time                                                 501.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_Signal_generators/rom_addr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_Signal_generators/rom_addr[4]/opit_0_inv_A2Q21/I01
Path Group  : ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.558
  Launch Clock Delay      :  1.515
  Clock Pessimism Removal :  -0.043

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_Signal_generators/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.597     500.597         u_Signal_generators/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     500.597 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.918     501.515         ntclkbufg_3      
 CLMA_230_56/CLK                                                           f       u_Signal_generators/rom_addr[4]/opit_0_inv_A2Q21/CLK

 CLMA_230_56/Q0                    tco                   0.179     501.694 f       u_Signal_generators/rom_addr[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=10)       0.062     501.756         u_Signal_generators/rom_addr [3]
 CLMA_230_56/A1                                                            f       u_Signal_generators/rom_addr[4]/opit_0_inv_A2Q21/I01

 Data arrival time                                                 501.756         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
 PLL_158_75/CLK_OUT0                                     0.000     500.000 f       u_Signal_generators/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.608     500.608         u_Signal_generators/da_clk
 USCM_84_110/CLK_USCM              td                    0.000     500.608 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.950     501.558         ntclkbufg_3      
 CLMA_230_56/CLK                                                           f       u_Signal_generators/rom_addr[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.043     501.515                          
 clock uncertainty                                       0.000     501.515                          

 Hold time                                              -0.083     501.432                          

 Data required time                                                501.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.432                          
 Data arrival time                                                 501.756                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.273
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.925       3.203         ntclkbufg_1      
 CLMS_242_185/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMS_242_185/Q0                   tco                   0.221       3.424 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.499       3.923         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_226_200/B0                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.923         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.694%), Route: 0.499ns(69.306%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355      27.355         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      27.355 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.918      28.273         ntclkbufg_1      
 CLMA_226_200/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.206                          
 clock uncertainty                                      -0.050      28.156                          

 Setup time                                             -0.129      28.027                          

 Data required time                                                 28.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.027                          
 Data arrival time                                                   3.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.104                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.273
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.925       3.203         ntclkbufg_1      
 CLMA_230_181/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_230_181/Q0                   tco                   0.221       3.424 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.326       3.750         u_CORES/u_jtag_hub/data_ctrl
 CLMA_226_200/B3                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.750         Logic Levels: 0  
                                                                                   Logic: 0.221ns(40.402%), Route: 0.326ns(59.598%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355      27.355         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      27.355 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.918      28.273         ntclkbufg_1      
 CLMA_226_200/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.206                          
 clock uncertainty                                      -0.050      28.156                          

 Setup time                                             -0.267      27.889                          

 Data required time                                                 27.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.889                          
 Data arrival time                                                   3.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.273
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.925       3.203         ntclkbufg_1      
 CLMA_230_185/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK

 CLMA_230_185/Q3                   tco                   0.220       3.423 f       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.297       3.720         u_CORES/u_jtag_hub/shift_data [7]
 CLMA_226_200/B2                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.720         Logic Levels: 0  
                                                                                   Logic: 0.220ns(42.553%), Route: 0.297ns(57.447%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355      27.355         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      27.355 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.918      28.273         ntclkbufg_1      
 CLMA_226_200/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.206                          
 clock uncertainty                                      -0.050      28.156                          

 Setup time                                             -0.265      27.891                          

 Data required time                                                 27.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.891                          
 Data arrival time                                                   3.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.171                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[140]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[139]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.963
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068       2.068         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.068 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.895       2.963         ntclkbufg_1      
 CLMA_226_152/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[140]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_152/Q2                   tco                   0.180       3.143 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[140]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.202         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [140]
 CLMS_226_153/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[139]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.202         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.925       3.203         ntclkbufg_1      
 CLMS_226_153/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[139]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.978                          
 clock uncertainty                                       0.000       2.978                          

 Hold time                                              -0.029       2.949                          

 Data required time                                                  2.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.949                          
 Data arrival time                                                   3.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.963
  Clock Pessimism Removal :  -0.239

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068       2.068         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.068 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.895       2.963         ntclkbufg_1      
 CLMA_210_173/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_210_173/Q1                   tco                   0.180       3.143 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.202         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [1]
 CLMA_210_173/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.202         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.925       3.203         ntclkbufg_1      
 CLMA_210_173/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.239       2.964                          
 clock uncertainty                                       0.000       2.964                          

 Hold time                                              -0.028       2.936                          

 Data required time                                                  2.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.936                          
 Data arrival time                                                   3.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.963
  Clock Pessimism Removal :  -0.239

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068       2.068         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.068 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.895       2.963         ntclkbufg_1      
 CLMA_246_172/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_172/Q1                   tco                   0.180       3.143 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.202         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [26]
 CLMA_246_172/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.202         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.925       3.203         ntclkbufg_1      
 CLMA_246_172/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.239       2.964                          
 clock uncertainty                                       0.000       2.964                          

 Hold time                                              -0.028       2.936                          

 Data required time                                                  2.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.936                          
 Data arrival time                                                   3.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.963
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143      27.143         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000      27.143 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.068         ntclkbufg_4      
 CLMS_222_209/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_222_209/Q0                   tco                   0.221      28.289 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=21)       0.512      28.801         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_218_197/Y0                   td                    0.162      28.963 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_8/gateop_perm/Z
                                   net (fanout=2)        0.161      29.124         u_CORES/u_debug_core_0/u_hub_data_decode/_N2927
 CLMS_218_201/Y2                   td                    0.264      29.388 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.073      29.461         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_218_201/Y3                   td                    0.221      29.682 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N43_5/gateop_perm/Z
                                   net (fanout=2)        0.073      29.755         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3819
 CLMS_218_201/Y1                   td                    0.224      29.979 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490/gateop_perm/Z
                                   net (fanout=9)        0.170      30.149         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_214_205/CECO                 td                    0.132      30.281 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      30.281         ntR207           
 CLMS_214_209/CECI                                                         f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.281         Logic Levels: 5  
                                                                                   Logic: 1.224ns(55.310%), Route: 0.989ns(44.690%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068      52.068         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      52.068 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.895      52.963         ntclkbufg_1      
 CLMS_214_209/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.963                          
 clock uncertainty                                      -0.050      52.913                          

 Setup time                                             -0.576      52.337                          

 Data required time                                                 52.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.337                          
 Data arrival time                                                  30.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.056                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.963
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143      27.143         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000      27.143 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.068         ntclkbufg_4      
 CLMS_222_209/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_222_209/Q0                   tco                   0.221      28.289 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=21)       0.512      28.801         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_218_197/Y0                   td                    0.162      28.963 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_8/gateop_perm/Z
                                   net (fanout=2)        0.161      29.124         u_CORES/u_debug_core_0/u_hub_data_decode/_N2927
 CLMS_218_201/Y2                   td                    0.264      29.388 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.073      29.461         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_218_201/Y3                   td                    0.221      29.682 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N43_5/gateop_perm/Z
                                   net (fanout=2)        0.073      29.755         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3819
 CLMS_218_201/Y1                   td                    0.224      29.979 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490/gateop_perm/Z
                                   net (fanout=9)        0.170      30.149         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_214_205/CECO                 td                    0.132      30.281 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      30.281         ntR207           
 CLMS_214_209/CECI                                                         f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.281         Logic Levels: 5  
                                                                                   Logic: 1.224ns(55.310%), Route: 0.989ns(44.690%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068      52.068         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      52.068 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.895      52.963         ntclkbufg_1      
 CLMS_214_209/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.963                          
 clock uncertainty                                      -0.050      52.913                          

 Setup time                                             -0.576      52.337                          

 Data required time                                                 52.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.337                          
 Data arrival time                                                  30.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.056                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.963
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143      27.143         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000      27.143 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.068         ntclkbufg_4      
 CLMS_222_209/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_222_209/Q0                   tco                   0.221      28.289 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=21)       0.512      28.801         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_218_197/Y0                   td                    0.162      28.963 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_8/gateop_perm/Z
                                   net (fanout=2)        0.161      29.124         u_CORES/u_debug_core_0/u_hub_data_decode/_N2927
 CLMS_218_201/Y2                   td                    0.264      29.388 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.073      29.461         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_218_201/Y3                   td                    0.221      29.682 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N43_5/gateop_perm/Z
                                   net (fanout=2)        0.073      29.755         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3819
 CLMS_218_201/Y1                   td                    0.224      29.979 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490/gateop_perm/Z
                                   net (fanout=9)        0.170      30.149         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_214_205/CECO                 td                    0.132      30.281 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      30.281         ntR207           
 CLMS_214_209/CECI                                                         f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.281         Logic Levels: 5  
                                                                                   Logic: 1.224ns(55.310%), Route: 0.989ns(44.690%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068      52.068         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      52.068 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.895      52.963         ntclkbufg_1      
 CLMS_214_209/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.963                          
 clock uncertainty                                      -0.050      52.913                          

 Setup time                                             -0.576      52.337                          

 Data required time                                                 52.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.337                          
 Data arrival time                                                  30.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.056                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.875
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980      26.980         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000      26.980 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.875         ntclkbufg_4      
 CLMA_222_200/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_222_200/Q3                   tco                   0.178      28.053 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=21)       0.069      28.122         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_222_201/D4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.122         Logic Levels: 0  
                                                                                   Logic: 0.178ns(72.065%), Route: 0.069ns(27.935%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.925       3.203         ntclkbufg_1      
 CLMS_222_201/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.203                          
 clock uncertainty                                       0.050       3.253                          

 Hold time                                              -0.028       3.225                          

 Data required time                                                  3.225                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.225                          
 Data arrival time                                                  28.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.897                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.875
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980      26.980         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000      26.980 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.875         ntclkbufg_4      
 CLMA_222_200/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_222_200/Q3                   tco                   0.178      28.053 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=21)       0.069      28.122         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_222_201/B0                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.122         Logic Levels: 0  
                                                                                   Logic: 0.178ns(72.065%), Route: 0.069ns(27.935%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.925       3.203         ntclkbufg_1      
 CLMS_222_201/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.203                          
 clock uncertainty                                       0.050       3.253                          

 Hold time                                              -0.066       3.187                          

 Data required time                                                  3.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.187                          
 Data arrival time                                                  28.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.935                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.875
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980      26.980         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000      26.980 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.875         ntclkbufg_4      
 CLMA_222_200/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_222_200/Q3                   tco                   0.178      28.053 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=21)       0.069      28.122         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_222_201/C1                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  28.122         Logic Levels: 0  
                                                                                   Logic: 0.178ns(72.065%), Route: 0.069ns(27.935%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.925       3.203         ntclkbufg_1      
 CLMS_222_201/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.203                          
 clock uncertainty                                       0.050       3.253                          

 Hold time                                              -0.099       3.154                          

 Data required time                                                  3.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.154                          
 Data arrival time                                                  28.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.968                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.617  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.875
  Launch Clock Delay      :  3.492
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.542      77.542         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      77.542 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.950      78.492         ntclkbufg_1      
 CLMA_226_200/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_200/Q1                   tco                   0.223      78.715 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.384      79.099         u_CORES/conf_sel [0]
 CLMS_222_209/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.099         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.738%), Route: 0.384ns(63.262%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980     126.980         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000     126.980 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.875         ntclkbufg_4      
 CLMS_222_209/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.875                          
 clock uncertainty                                      -0.050     127.825                          

 Setup time                                             -0.476     127.349                          

 Data required time                                                127.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.349                          
 Data arrival time                                                  79.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.617  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.875
  Launch Clock Delay      :  3.492
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.542      77.542         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      77.542 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.950      78.492         ntclkbufg_1      
 CLMA_226_200/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_200/Q1                   tco                   0.223      78.715 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.273      78.988         u_CORES/conf_sel [0]
 CLMA_222_200/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.988         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.960%), Route: 0.273ns(55.040%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980     126.980         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000     126.980 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.875         ntclkbufg_4      
 CLMA_222_200/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.875                          
 clock uncertainty                                      -0.050     127.825                          

 Setup time                                             -0.476     127.349                          

 Data required time                                                127.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.349                          
 Data arrival time                                                  78.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.361                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.617  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.875
  Launch Clock Delay      :  3.492
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.542      77.542         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      77.542 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.950      78.492         ntclkbufg_1      
 CLMA_226_200/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_200/Q1                   tco                   0.223      78.715 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.273      78.988         u_CORES/conf_sel [0]
 CLMA_222_200/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  78.988         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.960%), Route: 0.273ns(55.040%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980     126.980         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000     126.980 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.875         ntclkbufg_4      
 CLMA_222_200/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.875                          
 clock uncertainty                                      -0.050     127.825                          

 Setup time                                             -0.476     127.349                          

 Data required time                                                127.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.349                          
 Data arrival time                                                  78.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.361                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.068
  Launch Clock Delay      :  3.273
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355     127.355         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000     127.355 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.918     128.273         ntclkbufg_1      
 CLMS_226_193/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_193/Q0                   tco                   0.179     128.452 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.224     128.676         u_CORES/id_o [3] 
 CLMS_222_197/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 128.676         Logic Levels: 0  
                                                                                   Logic: 0.179ns(44.417%), Route: 0.224ns(55.583%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143     127.143         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000     127.143 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.068         ntclkbufg_4      
 CLMS_222_197/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.068                          
 clock uncertainty                                       0.050     128.118                          

 Hold time                                               0.040     128.158                          

 Data required time                                                128.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.158                          
 Data arrival time                                                 128.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.518                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.068
  Launch Clock Delay      :  3.273
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355     127.355         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000     127.355 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.918     128.273         ntclkbufg_1      
 CLMS_226_193/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_193/Q0                   tco                   0.200     128.473 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.214     128.687         u_CORES/id_o [3] 
 CLMA_222_200/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 128.687         Logic Levels: 0  
                                                                                   Logic: 0.200ns(48.309%), Route: 0.214ns(51.691%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143     127.143         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000     127.143 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.068         ntclkbufg_4      
 CLMA_222_200/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.068                          
 clock uncertainty                                       0.050     128.118                          

 Hold time                                              -0.011     128.107                          

 Data required time                                                128.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.107                          
 Data arrival time                                                 128.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.580                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.068
  Launch Clock Delay      :  3.273
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355     127.355         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000     127.355 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=296)      0.918     128.273         ntclkbufg_1      
 CLMS_226_193/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_193/Q3                   tco                   0.201     128.474 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.218     128.692         u_CORES/id_o [2] 
 CLMA_222_200/M3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 128.692         Logic Levels: 0  
                                                                                   Logic: 0.201ns(47.971%), Route: 0.218ns(52.029%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143     127.143         u_CORES/capt_o   
 USCM_84_115/CLK_USCM              td                    0.000     127.143 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.068         ntclkbufg_4      
 CLMA_222_200/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.068                          
 clock uncertainty                                       0.050     128.118                          

 Hold time                                              -0.011     128.107                          

 Data required time                                                128.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.107                          
 Data arrival time                                                 128.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.585                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CE
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.544
  Launch Clock Delay      :  6.933
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       4.292 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.019       5.311         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.083       5.394 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       6.008         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       6.008 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.925       6.933         ntclkbufg_0      
 CLMS_222_225/CLK                                                          r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_225/Q3                   tco                   0.220       7.153 f       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.415       7.568         u_CORES/u_debug_core_0/rst_trig [1]
 CLMS_226_245/Y0                   td                    0.376       7.944 r       u_CORES/u_debug_core_0/u_Storage_Condition/N434_3/gateop_perm/Z
                                   net (fanout=3)        0.276       8.220         u_CORES/u_debug_core_0/u_Storage_Condition/N434
 CLMA_226_232/CECO                 td                    0.141       8.361 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.361         ntR206           
 CLMA_226_236/CECO                 td                    0.141       8.502 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.502         ntR205           
 CLMA_226_240/CECO                 td                    0.141       8.643 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.643         ntR204           
 CLMA_226_244/CECI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.643         Logic Levels: 4  
                                                                                   Logic: 1.019ns(59.591%), Route: 0.691ns(40.409%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       clk (port)       
                                   net (fanout=1)        0.074     200.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452     202.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     202.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     202.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423     203.987         _N0              
 USCM_84_119/CLK_USCM              td                    0.000     203.987 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        0.981     204.968         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.078     205.046 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     205.649         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000     205.649 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.895     206.544         ntclkbufg_0      
 CLMA_226_244/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370     206.914                          
 clock uncertainty                                      -0.150     206.764                          

 Setup time                                             -0.563     206.201                          

 Data required time                                                206.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.201                          
 Data arrival time                                                   8.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       197.558                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.544
  Launch Clock Delay      :  6.933
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       4.292 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.019       5.311         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.083       5.394 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       6.008         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       6.008 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.925       6.933         ntclkbufg_0      
 CLMS_222_225/CLK                                                          r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_225/Q3                   tco                   0.220       7.153 f       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.415       7.568         u_CORES/u_debug_core_0/rst_trig [1]
 CLMS_226_245/Y0                   td                    0.376       7.944 r       u_CORES/u_debug_core_0/u_Storage_Condition/N434_3/gateop_perm/Z
                                   net (fanout=3)        0.276       8.220         u_CORES/u_debug_core_0/u_Storage_Condition/N434
 CLMA_226_232/CECO                 td                    0.141       8.361 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.361         ntR206           
 CLMA_226_236/CECO                 td                    0.141       8.502 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.502         ntR205           
 CLMA_226_240/CECO                 td                    0.141       8.643 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.643         ntR204           
 CLMA_226_244/CECI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   8.643         Logic Levels: 4  
                                                                                   Logic: 1.019ns(59.591%), Route: 0.691ns(40.409%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       clk (port)       
                                   net (fanout=1)        0.074     200.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452     202.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     202.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     202.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423     203.987         _N0              
 USCM_84_119/CLK_USCM              td                    0.000     203.987 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        0.981     204.968         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.078     205.046 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     205.649         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000     205.649 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.895     206.544         ntclkbufg_0      
 CLMA_226_244/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.370     206.914                          
 clock uncertainty                                      -0.150     206.764                          

 Setup time                                             -0.563     206.201                          

 Data required time                                                206.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.201                          
 Data arrival time                                                   8.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       197.558                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CE
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.544
  Launch Clock Delay      :  6.933
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       4.292 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.019       5.311         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.083       5.394 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       6.008         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       6.008 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.925       6.933         ntclkbufg_0      
 CLMS_222_225/CLK                                                          r       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_225/Q3                   tco                   0.220       7.153 f       u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=47)       0.415       7.568         u_CORES/u_debug_core_0/rst_trig [1]
 CLMS_226_245/Y0                   td                    0.380       7.948 f       u_CORES/u_debug_core_0/u_Storage_Condition/N434_3/gateop_perm/Z
                                   net (fanout=3)        0.284       8.232         u_CORES/u_debug_core_0/u_Storage_Condition/N434
 CLMA_226_232/CECO                 td                    0.132       8.364 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.364         ntR206           
 CLMA_226_236/CECO                 td                    0.132       8.496 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.496         ntR205           
 CLMA_226_240/CECI                                                         f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   8.496         Logic Levels: 3  
                                                                                   Logic: 0.864ns(55.278%), Route: 0.699ns(44.722%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       clk (port)       
                                   net (fanout=1)        0.074     200.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452     202.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     202.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     202.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423     203.987         _N0              
 USCM_84_119/CLK_USCM              td                    0.000     203.987 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        0.981     204.968         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.078     205.046 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     205.649         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000     205.649 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.895     206.544         ntclkbufg_0      
 CLMA_226_240/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.370     206.914                          
 clock uncertainty                                      -0.150     206.764                          

 Setup time                                             -0.576     206.188                          

 Data required time                                                206.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.188                          
 Data arrival time                                                   8.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       197.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[2][20]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][20]/opit_0_inv_L5Q_perm/L4
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.045
  Launch Clock Delay      :  6.654
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       2.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       3.987         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       3.987 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        0.981       4.968         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.078       5.046 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       5.649         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       5.649 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.005       6.654         ntclkbufg_0      
 CLMA_174_300/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][20]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_300/Q1                   tco                   0.180       6.834 f       u_CORES/u_debug_core_0/data_pipe[2][20]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       6.892         u_CORES/u_debug_core_0/data_pipe[2] [20]
 CLMS_174_301/C4                                                           f       u_CORES/u_debug_core_0/data_pipe[3][20]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.892         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       4.292 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.019       5.311         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.083       5.394 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       6.008         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       6.008 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.037       7.045         ntclkbufg_0      
 CLMS_174_301/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.376       6.669                          
 clock uncertainty                                       0.000       6.669                          

 Hold time                                              -0.028       6.641                          

 Data required time                                                  6.641                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.641                          
 Data arrival time                                                   6.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][38]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][38]/opit_0_inv_L5Q_perm/L4
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.045
  Launch Clock Delay      :  6.654
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       2.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       3.987         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       3.987 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        0.981       4.968         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.078       5.046 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       5.649         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       5.649 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.005       6.654         ntclkbufg_0      
 CLMA_174_280/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][38]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_280/Q2                   tco                   0.180       6.834 f       u_CORES/u_debug_core_0/data_pipe[0][38]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       6.892         u_CORES/u_debug_core_0/data_pipe[0] [38]
 CLMS_174_281/A4                                                           f       u_CORES/u_debug_core_0/data_pipe[1][38]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.892         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       4.292 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.019       5.311         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.083       5.394 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       6.008         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       6.008 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      1.037       7.045         ntclkbufg_0      
 CLMS_174_281/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][38]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.376       6.669                          
 clock uncertainty                                       0.000       6.669                          

 Hold time                                              -0.029       6.640                          

 Data required time                                                  6.640                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.640                          
 Data arrival time                                                   6.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][50]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/D
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.933
  Launch Clock Delay      :  6.544
  Clock Pessimism Removal :  -0.374

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       2.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       3.987         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       3.987 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        0.981       4.968         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.078       5.046 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       5.649         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       5.649 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.895       6.544         ntclkbufg_0      
 CLMA_210_180/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][50]/opit_0_inv/CLK

 CLMA_210_180/Q2                   tco                   0.180       6.724 f       u_CORES/u_debug_core_0/TRIG0_ff[1][50]/opit_0_inv/Q
                                   net (fanout=2)        0.131       6.855         u_CORES/u_debug_core_0/TRIG0_ff[1] [50]
 CLMA_210_181/CD                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/D

 Data arrival time                                                   6.855         Logic Levels: 0  
                                                                                   Logic: 0.180ns(57.878%), Route: 0.131ns(42.122%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       4.292 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.019       5.311         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.083       5.394 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       6.008         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       6.008 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.925       6.933         ntclkbufg_0      
 CLMA_210_181/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/CLK
 clock pessimism                                        -0.374       6.559                          
 clock uncertainty                                       0.000       6.559                          

 Hold time                                               0.040       6.599                          

 Data required time                                                  6.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.599                          
 Data arrival time                                                   6.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][45]/opit_0_inv_L5Q_perm/RS
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.544
  Launch Clock Delay      :  6.933
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       4.292 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.019       5.311         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.083       5.394 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       6.008         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       6.008 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.925       6.933         ntclkbufg_0      
 CLMA_210_185/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_185/Y2                   tco                   0.289       7.222 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=278)      0.716       7.938         u_CORES/u_debug_core_0/resetn
 CLMA_242_148/RSCO                 td                    0.113       8.051 f       u_CORES/u_debug_core_0/data_pipe[4][51]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.051         ntR95            
 CLMA_242_152/RSCO                 td                    0.113       8.164 f       u_CORES/u_debug_core_0/data_pipe[4][52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.164         ntR94            
 CLMA_242_156/RSCO                 td                    0.113       8.277 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.277         ntR93            
 CLMA_242_160/RSCO                 td                    0.113       8.390 f       u_CORES/u_debug_core_0/data_pipe[1][52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.390         ntR92            
 CLMA_242_164/RSCO                 td                    0.113       8.503 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[37]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.503         ntR91            
 CLMA_242_168/RSCO                 td                    0.113       8.616 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[38]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.616         ntR90            
 CLMA_242_172/RSCO                 td                    0.113       8.729 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.729         ntR89            
 CLMA_242_176/RSCO                 td                    0.113       8.842 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[62]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.842         ntR88            
 CLMA_242_180/RSCO                 td                    0.113       8.955 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[162]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.955         ntR87            
 CLMA_242_184/RSCO                 td                    0.113       9.068 f       u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.068         ntR86            
 CLMA_242_192/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[0][45]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.068         Logic Levels: 10 
                                                                                   Logic: 1.419ns(66.464%), Route: 0.716ns(33.536%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       clk (port)       
                                   net (fanout=1)        0.074     200.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452     202.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     202.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     202.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423     203.987         _N0              
 USCM_84_119/CLK_USCM              td                    0.000     203.987 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        0.981     204.968         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.078     205.046 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     205.649         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000     205.649 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.895     206.544         ntclkbufg_0      
 CLMA_242_192/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][45]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370     206.914                          
 clock uncertainty                                      -0.150     206.764                          

 Recovery time                                           0.000     206.764                          

 Data required time                                                206.764                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.764                          
 Data arrival time                                                   9.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       197.696                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][46]/opit_0_inv_L5Q_perm/RS
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.544
  Launch Clock Delay      :  6.933
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       4.292 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.019       5.311         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.083       5.394 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       6.008         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       6.008 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.925       6.933         ntclkbufg_0      
 CLMA_210_185/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_185/Y2                   tco                   0.289       7.222 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=278)      0.716       7.938         u_CORES/u_debug_core_0/resetn
 CLMA_242_148/RSCO                 td                    0.113       8.051 f       u_CORES/u_debug_core_0/data_pipe[4][51]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.051         ntR95            
 CLMA_242_152/RSCO                 td                    0.113       8.164 f       u_CORES/u_debug_core_0/data_pipe[4][52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.164         ntR94            
 CLMA_242_156/RSCO                 td                    0.113       8.277 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.277         ntR93            
 CLMA_242_160/RSCO                 td                    0.113       8.390 f       u_CORES/u_debug_core_0/data_pipe[1][52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.390         ntR92            
 CLMA_242_164/RSCO                 td                    0.113       8.503 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[37]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.503         ntR91            
 CLMA_242_168/RSCO                 td                    0.113       8.616 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[38]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.616         ntR90            
 CLMA_242_172/RSCO                 td                    0.113       8.729 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.729         ntR89            
 CLMA_242_176/RSCO                 td                    0.113       8.842 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[62]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.842         ntR88            
 CLMA_242_180/RSCO                 td                    0.113       8.955 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[162]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.955         ntR87            
 CLMA_242_184/RSCO                 td                    0.113       9.068 f       u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.068         ntR86            
 CLMA_242_192/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[1][46]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.068         Logic Levels: 10 
                                                                                   Logic: 1.419ns(66.464%), Route: 0.716ns(33.536%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       clk (port)       
                                   net (fanout=1)        0.074     200.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452     202.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     202.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     202.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423     203.987         _N0              
 USCM_84_119/CLK_USCM              td                    0.000     203.987 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        0.981     204.968         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.078     205.046 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     205.649         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000     205.649 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.895     206.544         ntclkbufg_0      
 CLMA_242_192/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][46]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370     206.914                          
 clock uncertainty                                      -0.150     206.764                          

 Recovery time                                           0.000     206.764                          

 Data required time                                                206.764                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.764                          
 Data arrival time                                                   9.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       197.696                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][24]/opit_0_inv_L5Q_perm/RS
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.544
  Launch Clock Delay      :  6.933
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       4.292 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.019       5.311         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.083       5.394 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       6.008         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       6.008 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.925       6.933         ntclkbufg_0      
 CLMA_210_185/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_185/Y2                   tco                   0.289       7.222 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=278)      0.716       7.938         u_CORES/u_debug_core_0/resetn
 CLMA_242_148/RSCO                 td                    0.113       8.051 f       u_CORES/u_debug_core_0/data_pipe[4][51]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.051         ntR95            
 CLMA_242_152/RSCO                 td                    0.113       8.164 f       u_CORES/u_debug_core_0/data_pipe[4][52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.164         ntR94            
 CLMA_242_156/RSCO                 td                    0.113       8.277 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.277         ntR93            
 CLMA_242_160/RSCO                 td                    0.113       8.390 f       u_CORES/u_debug_core_0/data_pipe[1][52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.390         ntR92            
 CLMA_242_164/RSCO                 td                    0.113       8.503 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[37]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.503         ntR91            
 CLMA_242_168/RSCO                 td                    0.113       8.616 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[38]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.616         ntR90            
 CLMA_242_172/RSCO                 td                    0.113       8.729 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.729         ntR89            
 CLMA_242_176/RSCO                 td                    0.113       8.842 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[62]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.842         ntR88            
 CLMA_242_180/RSCO                 td                    0.113       8.955 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[162]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.955         ntR87            
 CLMA_242_184/RSCO                 td                    0.113       9.068 f       u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.068         ntR86            
 CLMA_242_192/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[3][24]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.068         Logic Levels: 10 
                                                                                   Logic: 1.419ns(66.464%), Route: 0.716ns(33.536%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       clk (port)       
                                   net (fanout=1)        0.074     200.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452     202.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     202.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     202.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423     203.987         _N0              
 USCM_84_119/CLK_USCM              td                    0.000     203.987 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        0.981     204.968         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.078     205.046 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     205.649         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000     205.649 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.895     206.544         ntclkbufg_0      
 CLMA_242_192/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][24]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370     206.914                          
 clock uncertainty                                      -0.150     206.764                          

 Recovery time                                           0.000     206.764                          

 Data required time                                                206.764                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.764                          
 Data arrival time                                                   9.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       197.696                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][49]/opit_0_inv/RS
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.933
  Launch Clock Delay      :  6.544
  Clock Pessimism Removal :  -0.374

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       2.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       3.987         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       3.987 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        0.981       4.968         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.078       5.046 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       5.649         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       5.649 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.895       6.544         ntclkbufg_0      
 CLMA_210_185/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_185/Y2                   tco                   0.228       6.772 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=278)      0.242       7.014         u_CORES/u_debug_core_0/resetn
 CLMA_210_176/RSCO                 td                    0.085       7.099 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[132]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.099         ntR6             
 CLMA_210_180/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[1][49]/opit_0_inv/RS

 Data arrival time                                                   7.099         Logic Levels: 1  
                                                                                   Logic: 0.313ns(56.396%), Route: 0.242ns(43.604%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       4.292 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.019       5.311         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.083       5.394 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       6.008         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       6.008 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.925       6.933         ntclkbufg_0      
 CLMA_210_180/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][49]/opit_0_inv/CLK
 clock pessimism                                        -0.374       6.559                          
 clock uncertainty                                       0.000       6.559                          

 Removal time                                            0.000       6.559                          

 Data required time                                                  6.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.559                          
 Data arrival time                                                   7.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][50]/opit_0_inv/RS
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.933
  Launch Clock Delay      :  6.544
  Clock Pessimism Removal :  -0.374

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       2.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       3.987         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       3.987 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        0.981       4.968         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.078       5.046 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       5.649         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       5.649 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.895       6.544         ntclkbufg_0      
 CLMA_210_185/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_185/Y2                   tco                   0.228       6.772 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=278)      0.242       7.014         u_CORES/u_debug_core_0/resetn
 CLMA_210_176/RSCO                 td                    0.085       7.099 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[132]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.099         ntR6             
 CLMA_210_180/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[1][50]/opit_0_inv/RS

 Data arrival time                                                   7.099         Logic Levels: 1  
                                                                                   Logic: 0.313ns(56.396%), Route: 0.242ns(43.604%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       4.292 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.019       5.311         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.083       5.394 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       6.008         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       6.008 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.925       6.933         ntclkbufg_0      
 CLMA_210_180/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][50]/opit_0_inv/CLK
 clock pessimism                                        -0.374       6.559                          
 clock uncertainty                                       0.000       6.559                          

 Removal time                                            0.000       6.559                          

 Data required time                                                  6.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.559                          
 Data arrival time                                                   7.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][18]/opit_0_inv_L5Q_perm/RS
Path Group  : LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.933
  Launch Clock Delay      :  6.544
  Clock Pessimism Removal :  -0.374

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       2.564 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       3.987         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       3.987 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        0.981       4.968         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.078       5.046 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       5.649         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       5.649 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.895       6.544         ntclkbufg_0      
 CLMA_210_185/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_210_185/Y2                   tco                   0.228       6.772 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=278)      0.242       7.014         u_CORES/u_debug_core_0/resetn
 CLMA_210_176/RSCO                 td                    0.085       7.099 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[132]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.099         ntR6             
 CLMA_210_180/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[0][18]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.099         Logic Levels: 1  
                                                                                   Logic: 0.313ns(56.396%), Route: 0.242ns(43.604%)
----------------------------------------------------------------------------------------------------

 Clock LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       2.843 r       clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       4.292         _N0              
 USCM_84_119/CLK_USCM              td                    0.000       4.292 r       USCMROUTE_3/CLKOUT
                                   net (fanout=2)        1.019       5.311         ntR500           
 PLL_158_55/CLK_OUT0               td                    0.083       5.394 r       pll_250/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       6.008         clk_250M         
 USCM_84_108/CLK_USCM              td                    0.000       6.008 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=801)      0.925       6.933         ntclkbufg_0      
 CLMA_210_180/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.374       6.559                          
 clock uncertainty                                       0.000       6.559                          

 Removal time                                            0.000       6.559                          

 Data required time                                                  6.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.559                          
 Data arrival time                                                   7.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_logic_analyzer/u_glitch_free/ck_sel2_neg/opit_0_inv/RS
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H17                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.068       0.068         rst              
 IOBS_LR_328_364/DIN               td                    2.644       2.712 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.712         rst_ibuf/ntD     
 IOL_327_365/RX_DATA_DD            td                    0.097       2.809 f       rst_ibuf/opit_1/OUT
                                   net (fanout=28)       2.374       5.183         nt_rst           
 CLMA_210_132/RSCO                 td                    0.105       5.288 r       u_logic_analyzer/u_key_2/cnt_20ms[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.288         ntR16            
 CLMA_210_136/RSCO                 td                    0.105       5.393 r       u_logic_analyzer/u_key_2/cnt_20ms[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.393         ntR15            
 CLMA_210_140/RSCO                 td                    0.105       5.498 r       u_logic_analyzer/u_key_2/cnt_20ms[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.498         ntR14            
 CLMA_210_144/RSCO                 td                    0.105       5.603 r       u_logic_analyzer/u_key_2/cnt_20ms[19]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000       5.603         ntR13            
 CLMA_210_148/RSCO                 td                    0.105       5.708 r       u_logic_analyzer/u_glitch_free/ck_sel1_neg/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       5.708         ntR12            
 CLMA_210_152/RSCO                 td                    0.105       5.813 r       u_logic_analyzer/u_key_1/cnt_20ms[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.813         ntR11            
 CLMA_210_156/RSCO                 td                    0.105       5.918 r       u_logic_analyzer/u_key_1/cnt_20ms[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.918         ntR10            
 CLMA_210_160/RSCO                 td                    0.105       6.023 r       u_logic_analyzer/u_key_1/cnt_20ms[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.023         ntR9             
 CLMA_210_164/RSCO                 td                    0.105       6.128 r       u_logic_analyzer/u_key_1/cnt_20ms[19]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000       6.128         ntR8             
 CLMA_210_168/RSCO                 td                    0.105       6.233 r       u_logic_analyzer/u_glitch_free/ck_sel2_r2/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.233         ntR7             
 CLMA_210_172/RSCI                                                         r       u_logic_analyzer/u_glitch_free/ck_sel2_neg/opit_0_inv/RS

 Data arrival time                                                   6.233         Logic Levels: 12 
                                                                                   Logic: 3.791ns(60.821%), Route: 2.442ns(39.179%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_logic_analyzer/u_glitch_free/ck_sel2_r1/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H17                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.068       0.068         rst              
 IOBS_LR_328_364/DIN               td                    2.644       2.712 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.712         rst_ibuf/ntD     
 IOL_327_365/RX_DATA_DD            td                    0.097       2.809 f       rst_ibuf/opit_1/OUT
                                   net (fanout=28)       2.374       5.183         nt_rst           
 CLMA_210_132/RSCO                 td                    0.105       5.288 r       u_logic_analyzer/u_key_2/cnt_20ms[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.288         ntR16            
 CLMA_210_136/RSCO                 td                    0.105       5.393 r       u_logic_analyzer/u_key_2/cnt_20ms[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.393         ntR15            
 CLMA_210_140/RSCO                 td                    0.105       5.498 r       u_logic_analyzer/u_key_2/cnt_20ms[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.498         ntR14            
 CLMA_210_144/RSCO                 td                    0.105       5.603 r       u_logic_analyzer/u_key_2/cnt_20ms[19]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000       5.603         ntR13            
 CLMA_210_148/RSCO                 td                    0.105       5.708 r       u_logic_analyzer/u_glitch_free/ck_sel1_neg/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       5.708         ntR12            
 CLMA_210_152/RSCO                 td                    0.105       5.813 r       u_logic_analyzer/u_key_1/cnt_20ms[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.813         ntR11            
 CLMA_210_156/RSCO                 td                    0.105       5.918 r       u_logic_analyzer/u_key_1/cnt_20ms[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.918         ntR10            
 CLMA_210_160/RSCO                 td                    0.105       6.023 r       u_logic_analyzer/u_key_1/cnt_20ms[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.023         ntR9             
 CLMA_210_164/RSCO                 td                    0.105       6.128 r       u_logic_analyzer/u_key_1/cnt_20ms[19]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000       6.128         ntR8             
 CLMA_210_168/RSCI                                                         r       u_logic_analyzer/u_glitch_free/ck_sel2_r1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.128         Logic Levels: 11 
                                                                                   Logic: 3.686ns(60.150%), Route: 2.442ns(39.850%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_logic_analyzer/u_glitch_free/ck_sel2_r2/opit_0_inv/RS
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H17                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.068       0.068         rst              
 IOBS_LR_328_364/DIN               td                    2.644       2.712 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.712         rst_ibuf/ntD     
 IOL_327_365/RX_DATA_DD            td                    0.097       2.809 f       rst_ibuf/opit_1/OUT
                                   net (fanout=28)       2.374       5.183         nt_rst           
 CLMA_210_132/RSCO                 td                    0.105       5.288 r       u_logic_analyzer/u_key_2/cnt_20ms[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.288         ntR16            
 CLMA_210_136/RSCO                 td                    0.105       5.393 r       u_logic_analyzer/u_key_2/cnt_20ms[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.393         ntR15            
 CLMA_210_140/RSCO                 td                    0.105       5.498 r       u_logic_analyzer/u_key_2/cnt_20ms[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.498         ntR14            
 CLMA_210_144/RSCO                 td                    0.105       5.603 r       u_logic_analyzer/u_key_2/cnt_20ms[19]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000       5.603         ntR13            
 CLMA_210_148/RSCO                 td                    0.105       5.708 r       u_logic_analyzer/u_glitch_free/ck_sel1_neg/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       5.708         ntR12            
 CLMA_210_152/RSCO                 td                    0.105       5.813 r       u_logic_analyzer/u_key_1/cnt_20ms[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.813         ntR11            
 CLMA_210_156/RSCO                 td                    0.105       5.918 r       u_logic_analyzer/u_key_1/cnt_20ms[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.918         ntR10            
 CLMA_210_160/RSCO                 td                    0.105       6.023 r       u_logic_analyzer/u_key_1/cnt_20ms[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.023         ntR9             
 CLMA_210_164/RSCO                 td                    0.105       6.128 r       u_logic_analyzer/u_key_1/cnt_20ms[19]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000       6.128         ntR8             
 CLMA_210_168/RSCI                                                         r       u_logic_analyzer/u_glitch_free/ck_sel2_r2/opit_0_inv/RS

 Data arrival time                                                   6.128         Logic Levels: 11 
                                                                                   Logic: 3.686ns(60.150%), Route: 2.442ns(39.850%)
====================================================================================================

====================================================================================================

Startpoint  : key_4_wave (port)
Endpoint    : u_Signal_generators/u_key_4/cnt_20ms[19]/opit_0_inv_AQ_perm/I3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K16                                                     0.000       0.000 f       key_4_wave (port)
                                   net (fanout=1)        0.155       0.155         key_4_wave       
 IOBS_LR_328_132/DIN               td                    2.297       2.452 f       key_4_wave_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.452         key_4_wave_ibuf/ntD
 IOL_327_133/RX_DATA_DD            td                    0.066       2.518 f       key_4_wave_ibuf/opit_1/OUT
                                   net (fanout=20)       0.925       3.443         nt_key_4_wave    
 CLMS_226_125/C3                                                           f       u_Signal_generators/u_key_4/cnt_20ms[19]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   3.443         Logic Levels: 2  
                                                                                   Logic: 2.363ns(68.632%), Route: 1.080ns(31.368%)
====================================================================================================

====================================================================================================

Startpoint  : key_4_wave (port)
Endpoint    : u_Signal_generators/u_key_4/cnt_20ms[14]/opit_0_inv_A2Q21/I02
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K16                                                     0.000       0.000 f       key_4_wave (port)
                                   net (fanout=1)        0.155       0.155         key_4_wave       
 IOBS_LR_328_132/DIN               td                    2.297       2.452 f       key_4_wave_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.452         key_4_wave_ibuf/ntD
 IOL_327_133/RX_DATA_DD            td                    0.066       2.518 f       key_4_wave_ibuf/opit_1/OUT
                                   net (fanout=20)       0.941       3.459         nt_key_4_wave    
 CLMS_226_121/A2                                                           f       u_Signal_generators/u_key_4/cnt_20ms[14]/opit_0_inv_A2Q21/I02

 Data arrival time                                                   3.459         Logic Levels: 2  
                                                                                   Logic: 2.363ns(68.315%), Route: 1.096ns(31.685%)
====================================================================================================

====================================================================================================

Startpoint  : key_4_wave (port)
Endpoint    : u_Signal_generators/u_key_4/cnt_20ms[10]/opit_0_inv_A2Q21/I02
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K16                                                     0.000       0.000 f       key_4_wave (port)
                                   net (fanout=1)        0.155       0.155         key_4_wave       
 IOBS_LR_328_132/DIN               td                    2.297       2.452 f       key_4_wave_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.452         key_4_wave_ibuf/ntD
 IOL_327_133/RX_DATA_DD            td                    0.066       2.518 f       key_4_wave_ibuf/opit_1/OUT
                                   net (fanout=20)       0.945       3.463         nt_key_4_wave    
 CLMS_226_117/A2                                                           f       u_Signal_generators/u_key_4/cnt_20ms[10]/opit_0_inv_A2Q21/I02

 Data arrival time                                                   3.463         Logic Levels: 2  
                                                                                   Logic: 2.363ns(68.236%), Route: 1.100ns(31.764%)
====================================================================================================

{LA_test|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.504     500.000         0.496           High Pulse Width  CLMS_222_113/CLK        u_Signal_generators/mode_4_wave[0]/opit_0_inv_L5Q_perm/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_222_113/CLK        u_Signal_generators/mode_4_wave[0]/opit_0_inv_L5Q_perm/CLK
 499.504     500.000         0.496           High Pulse Width  CLMS_222_113/CLK        u_Signal_generators/mode_4_wave[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.480     500.000         1.520           High Pulse Width  CLMS_190_169/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0/ram32x1dp/WCLK
 498.480     500.000         1.520           Low Pulse Width   CLMS_190_169/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0/ram32x1dp/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_190_153/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.480     500.000         1.520           Low Pulse Width   CLMS_190_169/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0/ram32x1dp/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_190_169/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0/ram32x1dp/WCLK
 498.480     500.000         1.520           Low Pulse Width   CLMS_190_153/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{PLL_4|u_logic_analyzer/u_pll/u_pll_e3/CLKOUT3} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.480     500.000         1.520           Low Pulse Width   CLMS_190_169/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0/ram32x1dp/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_190_169/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_0/ram32x1dp/WCLK
 498.480     500.000         1.520           Low Pulse Width   CLMS_190_153/CLK        u_logic_analyzer/u_RAM/u_ipm_distributed_sdpram_RAM_0/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{ad_clock_125m|u_Signal_generators/u_pll/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           High Pulse Width  DRM_178_68/CLKA[0]      u_Signal_generators/u_rom_saw/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.282     500.000         0.718           Low Pulse Width   DRM_178_68/CLKA[0]      u_Signal_generators/u_rom_saw/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.282     500.000         0.718           High Pulse Width  DRM_178_68/CLKB[0]      u_Signal_generators/u_rom_saw/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           High Pulse Width  DRM_178_252/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_178_252/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_234_168/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           High Pulse Width  CLMS_222_209/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_222_209/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_222_197/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
====================================================================================================

{LA_test|clk|pll_250/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 99.282      100.000         0.718           Low Pulse Width   DRM_178_252/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 99.282      100.000         0.718           High Pulse Width  DRM_178_252/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 99.282      100.000         0.718           High Pulse Width  DRM_234_168/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                
+--------------------------------------------------------------------------------------------------------+
| Input      | D:/01_Learning_projects/PDS_projects/SINGAL/logic_test/place_route/LA_test_pnr.adf       
| Output     | D:/01_Learning_projects/PDS_projects/SINGAL/logic_test/report_timing/LA_test_rtp.adf     
|            | D:/01_Learning_projects/PDS_projects/SINGAL/logic_test/report_timing/LA_test.rtr         
|            | D:/01_Learning_projects/PDS_projects/SINGAL/logic_test/report_timing/rtr.db              
+--------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 743 MB
Total CPU  time to report_timing completion : 0h:0m:3s
Process Total CPU  time to report_timing completion : 0h:0m:3s
Total real time to report_timing completion : 0h:0m:10s
