INFO-FLOW: Workspace C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1 opened at Thu May 16 16:22:17 +0200 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/ProgramData/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/ProgramData/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.672 sec.
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.775 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
Execute     config_cosim -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD
Execute     config_export -output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.909 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.164 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
Execute   config_export -format ip_catalog -output C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD -rtl verilog 
Execute   source ./HLS/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./HLS/solution1/directives.tcl
Execute     set_directive_top -name alv_MIMD alv_MIMD 
INFO: [HLS 200-1510] Running: set_directive_top -name alv_MIMD alv_MIMD 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 131.785 MB.
Execute       set_directive_top alv_MIMD -name=alv_MIMD 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'HLS/core.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling HLS/core.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang HLS/core.cpp -foptimization-record-file=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/ProgramData/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp {-hls-platform-db-name=C:/ProgramData/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.cpp.clang.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp {-hls-platform-db-name=C:/ProgramData/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/clang.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.387 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.607 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.763 sec.
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.bc {-hls-platform-db-name=C:/ProgramData/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp.clang.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.603 seconds; current allocated memory: 134.336 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.g.bc"  
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.g.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.454 sec.
Execute       run_link_or_opt -opt -out C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=alv_MIMD -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=alv_MIMD -reflow-float-conversion -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.654 sec.
Execute       run_link_or_opt -out C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=alv_MIMD 
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=alv_MIMD -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=alv_MIMD -mllvm -hls-db-dir -mllvm C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/ProgramData/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,309 Compile/Link C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,309 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 366 Unroll/Inline (step 1) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 366 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 339 Unroll/Inline (step 2) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 339 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 300 Unroll/Inline (step 3) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 300 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 300 Unroll/Inline (step 4) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 300 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 280 Array/Struct (step 1) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 280 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 280 Array/Struct (step 2) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 280 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 280 Array/Struct (step 3) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 280 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 280 Array/Struct (step 4) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 280 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 282 Array/Struct (step 5) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 282 Performance (step 1) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 280 Performance (step 2) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 280 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 280 Performance (step 3) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 280 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 280 Performance (step 4) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 280 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 314 HW Transforms (step 1) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 314 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 516 HW Transforms (step 2) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 516 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load_op(int volatile*, hls::stream<int, 0>&)' into 'alv_MIMD(int volatile*, int volatile*, int volatile*, int volatile*, int)' (HLS/core.cpp:205:0)
INFO: [HLS 214-178] Inlining function 'store_op(hls::stream<int, 0>&, int*)' into 'alv_MIMD(int volatile*, int volatile*, int volatile*, int volatile*, int)' (HLS/core.cpp:205:0)
INFO: [HLS 214-178] Inlining function 'reset(hls::stream<int, 0>&, int*, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'alv_MIMD(int volatile*, int volatile*, int volatile*, int volatile*, int)' (HLS/core.cpp:205:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< clear_FIFO_a> at HLS/core.cpp:16:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< clear_FIFO_b> at HLS/core.cpp:21:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< clear_FIFO_op> at HLS/core.cpp:26:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< clear_RAM_op> at HLS/core.cpp:31:17 
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.74 seconds; current allocated memory: 137.125 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 137.133 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top alv_MIMD -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.0.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 142.805 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.1.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 145.023 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.1.bc to C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.o.1.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'ld_exe_wb' (HLS/core.cpp:187:1), detected/extracted 5 process function(s): 
	 'entry_proc1'
	 'load_data_a'
	 'load_data_b'
	 'execute.1'
	 'write_back.2'.
INFO: [XFORM 203-712] Applying dataflow to function 'load_data_and_op' (HLS/core.cpp:98:2), detected/extracted 4 process function(s): 
	 'load_op'
	 'store_op'
	 'load_data_a.3'
	 'load_data_b.4'.
INFO: [XFORM 203-712] Applying dataflow to function 'lod_exe_wb' (HLS/core.cpp:199:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'load_data_and_op'
	 'execute'
	 'write_back'.
Command         transform done; 0.157 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.101 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 168.672 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.o.2.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
WARNING: [HLS 200-1449] Process execute.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 0.345 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 364.938 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.692 sec.
Command     elaborate done; 12.055 sec.
Execute     ap_eval exec zip -j C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.175 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'alv_MIMD' ...
Execute       ap_set_top_model alv_MIMD 
WARNING: [SYN 201-103] Legalizing function name 'load_data_a.3' to 'load_data_a_3'.
WARNING: [SYN 201-103] Legalizing function name 'load_data_b.4' to 'load_data_b_4'.
WARNING: [SYN 201-103] Legalizing function name 'execute.1' to 'execute_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_back.2_Pipeline_write_back' to 'write_back_2_Pipeline_write_back'.
WARNING: [SYN 201-103] Legalizing function name 'write_back.2' to 'write_back_2'.
Execute       get_model_list alv_MIMD -filter all-wo-channel -topdown 
Execute       preproc_iomode -model alv_MIMD 
Execute       preproc_iomode -model alv_MIMD_Pipeline_clear_RAM_op 
Execute       preproc_iomode -model alv_MIMD_Pipeline_clear_FIFO_op 
Execute       preproc_iomode -model alv_MIMD_Pipeline_clear_FIFO_b 
Execute       preproc_iomode -model alv_MIMD_Pipeline_clear_FIFO_a 
Execute       preproc_iomode -model alv_MIMD_Pipeline_s_operation 
Execute       preproc_iomode -model alv_MIMD_Pipeline_l_operation 
Execute       preproc_iomode -model ld_exe_wb 
Execute       preproc_iomode -model write_back.2 
Execute       preproc_iomode -model write_back.2_Pipeline_write_back 
Execute       preproc_iomode -model execute.1 
Execute       preproc_iomode -model load_data_b 
Execute       preproc_iomode -model load_data_a 
Execute       preproc_iomode -model entry_proc1 
Execute       preproc_iomode -model lod_exe_wb 
Execute       preproc_iomode -model write_back 
Execute       preproc_iomode -model write_back_Pipeline_write_back 
Execute       preproc_iomode -model execute 
Execute       preproc_iomode -model load_data_and_op 
Execute       preproc_iomode -model load_data_b.4 
Execute       preproc_iomode -model load_data_a.3 
Execute       preproc_iomode -model store_op 
Execute       preproc_iomode -model load_op 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list alv_MIMD -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc load_op store_op load_data_a.3 load_data_b.4 load_data_and_op execute write_back_Pipeline_write_back write_back lod_exe_wb entry_proc1 load_data_a load_data_b execute.1 write_back.2_Pipeline_write_back write_back.2 ld_exe_wb alv_MIMD_Pipeline_l_operation alv_MIMD_Pipeline_s_operation alv_MIMD_Pipeline_clear_FIFO_a alv_MIMD_Pipeline_clear_FIFO_b alv_MIMD_Pipeline_clear_FIFO_op alv_MIMD_Pipeline_clear_RAM_op alv_MIMD
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : load_op ...
Execute       set_default_model load_op 
Execute       apply_spec_resource_limit load_op 
INFO-FLOW: Configuring Module : store_op ...
Execute       set_default_model store_op 
Execute       apply_spec_resource_limit store_op 
INFO-FLOW: Configuring Module : load_data_a.3 ...
Execute       set_default_model load_data_a.3 
Execute       apply_spec_resource_limit load_data_a.3 
INFO-FLOW: Configuring Module : load_data_b.4 ...
Execute       set_default_model load_data_b.4 
Execute       apply_spec_resource_limit load_data_b.4 
INFO-FLOW: Configuring Module : load_data_and_op ...
Execute       set_default_model load_data_and_op 
Execute       apply_spec_resource_limit load_data_and_op 
INFO-FLOW: Configuring Module : execute ...
Execute       set_default_model execute 
Execute       apply_spec_resource_limit execute 
INFO-FLOW: Configuring Module : write_back_Pipeline_write_back ...
Execute       set_default_model write_back_Pipeline_write_back 
Execute       apply_spec_resource_limit write_back_Pipeline_write_back 
INFO-FLOW: Configuring Module : write_back ...
Execute       set_default_model write_back 
Execute       apply_spec_resource_limit write_back 
INFO-FLOW: Configuring Module : lod_exe_wb ...
Execute       set_default_model lod_exe_wb 
Execute       apply_spec_resource_limit lod_exe_wb 
INFO-FLOW: Configuring Module : entry_proc1 ...
Execute       set_default_model entry_proc1 
Execute       apply_spec_resource_limit entry_proc1 
INFO-FLOW: Configuring Module : load_data_a ...
Execute       set_default_model load_data_a 
Execute       apply_spec_resource_limit load_data_a 
INFO-FLOW: Configuring Module : load_data_b ...
Execute       set_default_model load_data_b 
Execute       apply_spec_resource_limit load_data_b 
INFO-FLOW: Configuring Module : execute.1 ...
Execute       set_default_model execute.1 
Execute       apply_spec_resource_limit execute.1 
INFO-FLOW: Configuring Module : write_back.2_Pipeline_write_back ...
Execute       set_default_model write_back.2_Pipeline_write_back 
Execute       apply_spec_resource_limit write_back.2_Pipeline_write_back 
INFO-FLOW: Configuring Module : write_back.2 ...
Execute       set_default_model write_back.2 
Execute       apply_spec_resource_limit write_back.2 
INFO-FLOW: Configuring Module : ld_exe_wb ...
Execute       set_default_model ld_exe_wb 
Execute       apply_spec_resource_limit ld_exe_wb 
INFO-FLOW: Configuring Module : alv_MIMD_Pipeline_l_operation ...
Execute       set_default_model alv_MIMD_Pipeline_l_operation 
Execute       apply_spec_resource_limit alv_MIMD_Pipeline_l_operation 
INFO-FLOW: Configuring Module : alv_MIMD_Pipeline_s_operation ...
Execute       set_default_model alv_MIMD_Pipeline_s_operation 
Execute       apply_spec_resource_limit alv_MIMD_Pipeline_s_operation 
INFO-FLOW: Configuring Module : alv_MIMD_Pipeline_clear_FIFO_a ...
Execute       set_default_model alv_MIMD_Pipeline_clear_FIFO_a 
Execute       apply_spec_resource_limit alv_MIMD_Pipeline_clear_FIFO_a 
INFO-FLOW: Configuring Module : alv_MIMD_Pipeline_clear_FIFO_b ...
Execute       set_default_model alv_MIMD_Pipeline_clear_FIFO_b 
Execute       apply_spec_resource_limit alv_MIMD_Pipeline_clear_FIFO_b 
INFO-FLOW: Configuring Module : alv_MIMD_Pipeline_clear_FIFO_op ...
Execute       set_default_model alv_MIMD_Pipeline_clear_FIFO_op 
Execute       apply_spec_resource_limit alv_MIMD_Pipeline_clear_FIFO_op 
INFO-FLOW: Configuring Module : alv_MIMD_Pipeline_clear_RAM_op ...
Execute       set_default_model alv_MIMD_Pipeline_clear_RAM_op 
Execute       apply_spec_resource_limit alv_MIMD_Pipeline_clear_RAM_op 
INFO-FLOW: Configuring Module : alv_MIMD ...
Execute       set_default_model alv_MIMD 
Execute       apply_spec_resource_limit alv_MIMD 
INFO-FLOW: Model list for preprocess: entry_proc load_op store_op load_data_a.3 load_data_b.4 load_data_and_op execute write_back_Pipeline_write_back write_back lod_exe_wb entry_proc1 load_data_a load_data_b execute.1 write_back.2_Pipeline_write_back write_back.2 ld_exe_wb alv_MIMD_Pipeline_l_operation alv_MIMD_Pipeline_s_operation alv_MIMD_Pipeline_clear_FIFO_a alv_MIMD_Pipeline_clear_FIFO_b alv_MIMD_Pipeline_clear_FIFO_op alv_MIMD_Pipeline_clear_RAM_op alv_MIMD
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: load_op ...
Execute       set_default_model load_op 
Execute       cdfg_preprocess -model load_op 
Execute       rtl_gen_preprocess load_op 
INFO-FLOW: Preprocessing Module: store_op ...
Execute       set_default_model store_op 
Execute       cdfg_preprocess -model store_op 
Execute       rtl_gen_preprocess store_op 
INFO-FLOW: Preprocessing Module: load_data_a.3 ...
Execute       set_default_model load_data_a.3 
Execute       cdfg_preprocess -model load_data_a.3 
Execute       rtl_gen_preprocess load_data_a.3 
INFO-FLOW: Preprocessing Module: load_data_b.4 ...
Execute       set_default_model load_data_b.4 
Execute       cdfg_preprocess -model load_data_b.4 
Execute       rtl_gen_preprocess load_data_b.4 
INFO-FLOW: Preprocessing Module: load_data_and_op ...
Execute       set_default_model load_data_and_op 
Execute       cdfg_preprocess -model load_data_and_op 
Execute       rtl_gen_preprocess load_data_and_op 
INFO-FLOW: Preprocessing Module: execute ...
Execute       set_default_model execute 
Execute       cdfg_preprocess -model execute 
Execute       rtl_gen_preprocess execute 
INFO-FLOW: Preprocessing Module: write_back_Pipeline_write_back ...
Execute       set_default_model write_back_Pipeline_write_back 
Execute       cdfg_preprocess -model write_back_Pipeline_write_back 
Execute       rtl_gen_preprocess write_back_Pipeline_write_back 
INFO-FLOW: Preprocessing Module: write_back ...
Execute       set_default_model write_back 
Execute       cdfg_preprocess -model write_back 
Execute       rtl_gen_preprocess write_back 
INFO-FLOW: Preprocessing Module: lod_exe_wb ...
Execute       set_default_model lod_exe_wb 
Execute       cdfg_preprocess -model lod_exe_wb 
Execute       rtl_gen_preprocess lod_exe_wb 
INFO-FLOW: Preprocessing Module: entry_proc1 ...
Execute       set_default_model entry_proc1 
Execute       cdfg_preprocess -model entry_proc1 
Execute       rtl_gen_preprocess entry_proc1 
INFO-FLOW: Preprocessing Module: load_data_a ...
Execute       set_default_model load_data_a 
Execute       cdfg_preprocess -model load_data_a 
Execute       rtl_gen_preprocess load_data_a 
INFO-FLOW: Preprocessing Module: load_data_b ...
Execute       set_default_model load_data_b 
Execute       cdfg_preprocess -model load_data_b 
Execute       rtl_gen_preprocess load_data_b 
INFO-FLOW: Preprocessing Module: execute.1 ...
Execute       set_default_model execute.1 
Execute       cdfg_preprocess -model execute.1 
Execute       rtl_gen_preprocess execute.1 
INFO-FLOW: Preprocessing Module: write_back.2_Pipeline_write_back ...
Execute       set_default_model write_back.2_Pipeline_write_back 
Execute       cdfg_preprocess -model write_back.2_Pipeline_write_back 
Execute       rtl_gen_preprocess write_back.2_Pipeline_write_back 
INFO-FLOW: Preprocessing Module: write_back.2 ...
Execute       set_default_model write_back.2 
Execute       cdfg_preprocess -model write_back.2 
Execute       rtl_gen_preprocess write_back.2 
INFO-FLOW: Preprocessing Module: ld_exe_wb ...
Execute       set_default_model ld_exe_wb 
Execute       cdfg_preprocess -model ld_exe_wb 
Execute       rtl_gen_preprocess ld_exe_wb 
INFO-FLOW: Preprocessing Module: alv_MIMD_Pipeline_l_operation ...
Execute       set_default_model alv_MIMD_Pipeline_l_operation 
Execute       cdfg_preprocess -model alv_MIMD_Pipeline_l_operation 
Execute       rtl_gen_preprocess alv_MIMD_Pipeline_l_operation 
INFO-FLOW: Preprocessing Module: alv_MIMD_Pipeline_s_operation ...
Execute       set_default_model alv_MIMD_Pipeline_s_operation 
Execute       cdfg_preprocess -model alv_MIMD_Pipeline_s_operation 
Execute       rtl_gen_preprocess alv_MIMD_Pipeline_s_operation 
INFO-FLOW: Preprocessing Module: alv_MIMD_Pipeline_clear_FIFO_a ...
Execute       set_default_model alv_MIMD_Pipeline_clear_FIFO_a 
Execute       cdfg_preprocess -model alv_MIMD_Pipeline_clear_FIFO_a 
Execute       rtl_gen_preprocess alv_MIMD_Pipeline_clear_FIFO_a 
INFO-FLOW: Preprocessing Module: alv_MIMD_Pipeline_clear_FIFO_b ...
Execute       set_default_model alv_MIMD_Pipeline_clear_FIFO_b 
Execute       cdfg_preprocess -model alv_MIMD_Pipeline_clear_FIFO_b 
Execute       rtl_gen_preprocess alv_MIMD_Pipeline_clear_FIFO_b 
INFO-FLOW: Preprocessing Module: alv_MIMD_Pipeline_clear_FIFO_op ...
Execute       set_default_model alv_MIMD_Pipeline_clear_FIFO_op 
Execute       cdfg_preprocess -model alv_MIMD_Pipeline_clear_FIFO_op 
Execute       rtl_gen_preprocess alv_MIMD_Pipeline_clear_FIFO_op 
INFO-FLOW: Preprocessing Module: alv_MIMD_Pipeline_clear_RAM_op ...
Execute       set_default_model alv_MIMD_Pipeline_clear_RAM_op 
Execute       cdfg_preprocess -model alv_MIMD_Pipeline_clear_RAM_op 
Execute       rtl_gen_preprocess alv_MIMD_Pipeline_clear_RAM_op 
INFO-FLOW: Preprocessing Module: alv_MIMD ...
Execute       set_default_model alv_MIMD 
Execute       cdfg_preprocess -model alv_MIMD 
Execute       rtl_gen_preprocess alv_MIMD 
INFO-FLOW: Model list for synthesis: entry_proc load_op store_op load_data_a.3 load_data_b.4 load_data_and_op execute write_back_Pipeline_write_back write_back lod_exe_wb entry_proc1 load_data_a load_data_b execute.1 write_back.2_Pipeline_write_back write_back.2 ld_exe_wb alv_MIMD_Pipeline_l_operation alv_MIMD_Pipeline_s_operation alv_MIMD_Pipeline_clear_FIFO_a alv_MIMD_Pipeline_clear_FIFO_b alv_MIMD_Pipeline_clear_FIFO_op alv_MIMD_Pipeline_clear_RAM_op alv_MIMD
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 367.996 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 369.293 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_op 
Execute       schedule -model load_op 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_operation'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'l_operation'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 370.633 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_op.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_op.sched.adb -f 
INFO-FLOW: Finish scheduling load_op.
Execute       set_default_model load_op 
Execute       bind -model load_op 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 370.949 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_op.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_op.bind.adb -f 
INFO-FLOW: Finish binding load_op.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store_op 
Execute       schedule -model store_op 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 's_operation'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 's_operation'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 371.484 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/store_op.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/store_op.sched.adb -f 
INFO-FLOW: Finish scheduling store_op.
Execute       set_default_model store_op 
Execute       bind -model store_op 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 371.547 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/store_op.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/store_op.bind.adb -f 
INFO-FLOW: Finish binding store_op.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_data_a_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_data_a.3 
Execute       schedule -model load_data_a.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_data_a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'l_data_a'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 371.789 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_a_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_a_3.sched.adb -f 
INFO-FLOW: Finish scheduling load_data_a.3.
Execute       set_default_model load_data_a.3 
Execute       bind -model load_data_a.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 371.852 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_a_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_a_3.bind.adb -f 
INFO-FLOW: Finish binding load_data_a.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_data_b_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_data_b.4 
Execute       schedule -model load_data_b.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_data_b'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'l_data_b'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 372.105 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_b_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_b_4.sched.adb -f 
INFO-FLOW: Finish scheduling load_data_b.4.
Execute       set_default_model load_data_b.4 
Execute       bind -model load_data_b.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 372.164 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_b_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_b_4.bind.adb -f 
INFO-FLOW: Finish binding load_data_b.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_data_and_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_data_and_op 
Execute       schedule -model load_data_and_op 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 372.375 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_and_op.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_and_op.sched.adb -f 
INFO-FLOW: Finish scheduling load_data_and_op.
Execute       set_default_model load_data_and_op 
Execute       bind -model load_data_and_op 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 372.785 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_and_op.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_and_op.bind.adb -f 
INFO-FLOW: Finish binding load_data_and_op.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model execute 
Execute       schedule -model execute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'exe'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 40, loop 'exe'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 374.980 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/execute.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/execute.sched.adb -f 
INFO-FLOW: Finish scheduling execute.
Execute       set_default_model execute 
Execute       bind -model execute 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 375.117 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/execute.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/execute.bind.adb -f 
INFO-FLOW: Finish binding execute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_back_Pipeline_write_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_back_Pipeline_write_back 
Execute       schedule -model write_back_Pipeline_write_back 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_back'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'write_back'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 375.160 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back_Pipeline_write_back.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back_Pipeline_write_back.sched.adb -f 
INFO-FLOW: Finish scheduling write_back_Pipeline_write_back.
Execute       set_default_model write_back_Pipeline_write_back 
Execute       bind -model write_back_Pipeline_write_back 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 375.168 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back_Pipeline_write_back.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back_Pipeline_write_back.bind.adb -f 
INFO-FLOW: Finish binding write_back_Pipeline_write_back.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_back 
Execute       schedule -model write_back 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 375.246 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back.sched.adb -f 
INFO-FLOW: Finish scheduling write_back.
Execute       set_default_model write_back 
Execute       bind -model write_back 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 375.367 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back.bind.adb -f 
INFO-FLOW: Finish binding write_back.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lod_exe_wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lod_exe_wb 
Execute       schedule -model lod_exe_wb 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_write_back_U0 (from entry_proc_U0 to write_back_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 375.543 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/lod_exe_wb.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/lod_exe_wb.sched.adb -f 
INFO-FLOW: Finish scheduling lod_exe_wb.
Execute       set_default_model lod_exe_wb 
Execute       bind -model lod_exe_wb 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 375.566 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/lod_exe_wb.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/lod_exe_wb.bind.adb -f 
INFO-FLOW: Finish binding lod_exe_wb.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc1 
Execute       schedule -model entry_proc1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 375.613 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/entry_proc1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/entry_proc1.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc1.
Execute       set_default_model entry_proc1 
Execute       bind -model entry_proc1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 375.723 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/entry_proc1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/entry_proc1.bind.adb -f 
INFO-FLOW: Finish binding entry_proc1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_data_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_data_a 
Execute       schedule -model load_data_a 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_data_a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'l_data_a'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 376.117 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_a.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_a.sched.adb -f 
INFO-FLOW: Finish scheduling load_data_a.
Execute       set_default_model load_data_a 
Execute       bind -model load_data_a 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 376.207 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_a.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_a.bind.adb -f 
INFO-FLOW: Finish binding load_data_a.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_data_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_data_b 
Execute       schedule -model load_data_b 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_data_b'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'l_data_b'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 376.684 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_b.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_b.sched.adb -f 
INFO-FLOW: Finish scheduling load_data_b.
Execute       set_default_model load_data_b 
Execute       bind -model load_data_b 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 376.879 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_b.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_b.bind.adb -f 
INFO-FLOW: Finish binding load_data_b.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model execute.1 
Execute       schedule -model execute.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'exe'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 40, loop 'exe'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 378.938 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/execute_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/execute_1.sched.adb -f 
INFO-FLOW: Finish scheduling execute.1.
Execute       set_default_model execute.1 
Execute       bind -model execute.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 379.047 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/execute_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/execute_1.bind.adb -f 
INFO-FLOW: Finish binding execute.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_back_2_Pipeline_write_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_back.2_Pipeline_write_back 
Execute       schedule -model write_back.2_Pipeline_write_back 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_back'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'write_back'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 379.098 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back_2_Pipeline_write_back.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back_2_Pipeline_write_back.sched.adb -f 
INFO-FLOW: Finish scheduling write_back.2_Pipeline_write_back.
Execute       set_default_model write_back.2_Pipeline_write_back 
Execute       bind -model write_back.2_Pipeline_write_back 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 379.098 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back_2_Pipeline_write_back.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back_2_Pipeline_write_back.bind.adb -f 
INFO-FLOW: Finish binding write_back.2_Pipeline_write_back.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_back_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_back.2 
Execute       schedule -model write_back.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.035 seconds; current allocated memory: 379.129 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back_2.sched.adb -f 
INFO-FLOW: Finish scheduling write_back.2.
Execute       set_default_model write_back.2 
Execute       bind -model write_back.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 379.344 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back_2.bind.adb -f 
INFO-FLOW: Finish binding write_back.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ld_exe_wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ld_exe_wb 
Execute       schedule -model ld_exe_wb 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_write_back_2_U0 (from entry_proc1_U0 to write_back_2_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 379.457 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/ld_exe_wb.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/ld_exe_wb.sched.adb -f 
INFO-FLOW: Finish scheduling ld_exe_wb.
Execute       set_default_model ld_exe_wb 
Execute       bind -model ld_exe_wb 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 379.488 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/ld_exe_wb.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/ld_exe_wb.bind.adb -f 
INFO-FLOW: Finish binding ld_exe_wb.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alv_MIMD_Pipeline_l_operation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model alv_MIMD_Pipeline_l_operation 
Execute       schedule -model alv_MIMD_Pipeline_l_operation 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_operation'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'l_operation'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 380.168 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD_Pipeline_l_operation.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD_Pipeline_l_operation.sched.adb -f 
INFO-FLOW: Finish scheduling alv_MIMD_Pipeline_l_operation.
Execute       set_default_model alv_MIMD_Pipeline_l_operation 
Execute       bind -model alv_MIMD_Pipeline_l_operation 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 380.168 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD_Pipeline_l_operation.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD_Pipeline_l_operation.bind.adb -f 
INFO-FLOW: Finish binding alv_MIMD_Pipeline_l_operation.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alv_MIMD_Pipeline_s_operation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model alv_MIMD_Pipeline_s_operation 
Execute       schedule -model alv_MIMD_Pipeline_s_operation 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 's_operation'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 's_operation'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 380.273 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD_Pipeline_s_operation.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD_Pipeline_s_operation.sched.adb -f 
INFO-FLOW: Finish scheduling alv_MIMD_Pipeline_s_operation.
Execute       set_default_model alv_MIMD_Pipeline_s_operation 
Execute       bind -model alv_MIMD_Pipeline_s_operation 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 380.336 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD_Pipeline_s_operation.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD_Pipeline_s_operation.bind.adb -f 
INFO-FLOW: Finish binding alv_MIMD_Pipeline_s_operation.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alv_MIMD_Pipeline_clear_FIFO_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model alv_MIMD_Pipeline_clear_FIFO_a 
Execute       schedule -model alv_MIMD_Pipeline_clear_FIFO_a 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_FIFO_a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_FIFO_a'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 380.449 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD_Pipeline_clear_FIFO_a.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD_Pipeline_clear_FIFO_a.sched.adb -f 
INFO-FLOW: Finish scheduling alv_MIMD_Pipeline_clear_FIFO_a.
Execute       set_default_model alv_MIMD_Pipeline_clear_FIFO_a 
Execute       bind -model alv_MIMD_Pipeline_clear_FIFO_a 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 380.492 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD_Pipeline_clear_FIFO_a.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD_Pipeline_clear_FIFO_a.bind.adb -f 
INFO-FLOW: Finish binding alv_MIMD_Pipeline_clear_FIFO_a.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alv_MIMD_Pipeline_clear_FIFO_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model alv_MIMD_Pipeline_clear_FIFO_b 
Execute       schedule -model alv_MIMD_Pipeline_clear_FIFO_b 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_FIFO_b'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_FIFO_b'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 380.730 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD_Pipeline_clear_FIFO_b.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD_Pipeline_clear_FIFO_b.sched.adb -f 
INFO-FLOW: Finish scheduling alv_MIMD_Pipeline_clear_FIFO_b.
Execute       set_default_model alv_MIMD_Pipeline_clear_FIFO_b 
Execute       bind -model alv_MIMD_Pipeline_clear_FIFO_b 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 380.742 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD_Pipeline_clear_FIFO_b.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD_Pipeline_clear_FIFO_b.bind.adb -f 
INFO-FLOW: Finish binding alv_MIMD_Pipeline_clear_FIFO_b.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alv_MIMD_Pipeline_clear_FIFO_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model alv_MIMD_Pipeline_clear_FIFO_op 
Execute       schedule -model alv_MIMD_Pipeline_clear_FIFO_op 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_FIFO_op'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_FIFO_op'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 380.797 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD_Pipeline_clear_FIFO_op.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD_Pipeline_clear_FIFO_op.sched.adb -f 
INFO-FLOW: Finish scheduling alv_MIMD_Pipeline_clear_FIFO_op.
Execute       set_default_model alv_MIMD_Pipeline_clear_FIFO_op 
Execute       bind -model alv_MIMD_Pipeline_clear_FIFO_op 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 380.797 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD_Pipeline_clear_FIFO_op.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD_Pipeline_clear_FIFO_op.bind.adb -f 
INFO-FLOW: Finish binding alv_MIMD_Pipeline_clear_FIFO_op.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alv_MIMD_Pipeline_clear_RAM_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model alv_MIMD_Pipeline_clear_RAM_op 
Execute       schedule -model alv_MIMD_Pipeline_clear_RAM_op 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_RAM_op'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_RAM_op'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 380.980 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD_Pipeline_clear_RAM_op.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD_Pipeline_clear_RAM_op.sched.adb -f 
INFO-FLOW: Finish scheduling alv_MIMD_Pipeline_clear_RAM_op.
Execute       set_default_model alv_MIMD_Pipeline_clear_RAM_op 
Execute       bind -model alv_MIMD_Pipeline_clear_RAM_op 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 381.031 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD_Pipeline_clear_RAM_op.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD_Pipeline_clear_RAM_op.bind.adb -f 
INFO-FLOW: Finish binding alv_MIMD_Pipeline_clear_RAM_op.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alv_MIMD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model alv_MIMD 
Execute       schedule -model alv_MIMD 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 381.363 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.sched.adb -f 
INFO-FLOW: Finish scheduling alv_MIMD.
Execute       set_default_model alv_MIMD 
Execute       bind -model alv_MIMD 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 381.449 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.bind.adb -f 
INFO-FLOW: Finish binding alv_MIMD.
Execute       get_model_list alv_MIMD -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess load_op 
Execute       rtl_gen_preprocess store_op 
Execute       rtl_gen_preprocess load_data_a.3 
Execute       rtl_gen_preprocess load_data_b.4 
Execute       rtl_gen_preprocess load_data_and_op 
Execute       rtl_gen_preprocess execute 
Execute       rtl_gen_preprocess write_back_Pipeline_write_back 
Execute       rtl_gen_preprocess write_back 
Execute       rtl_gen_preprocess lod_exe_wb 
Execute       rtl_gen_preprocess entry_proc1 
Execute       rtl_gen_preprocess load_data_a 
Execute       rtl_gen_preprocess load_data_b 
Execute       rtl_gen_preprocess execute.1 
Execute       rtl_gen_preprocess write_back.2_Pipeline_write_back 
Execute       rtl_gen_preprocess write_back.2 
Execute       rtl_gen_preprocess ld_exe_wb 
Execute       rtl_gen_preprocess alv_MIMD_Pipeline_l_operation 
Execute       rtl_gen_preprocess alv_MIMD_Pipeline_s_operation 
Execute       rtl_gen_preprocess alv_MIMD_Pipeline_clear_FIFO_a 
Execute       rtl_gen_preprocess alv_MIMD_Pipeline_clear_FIFO_b 
Execute       rtl_gen_preprocess alv_MIMD_Pipeline_clear_FIFO_op 
Execute       rtl_gen_preprocess alv_MIMD_Pipeline_clear_RAM_op 
Execute       rtl_gen_preprocess alv_MIMD 
INFO-FLOW: Model list for RTL generation: entry_proc load_op store_op load_data_a.3 load_data_b.4 load_data_and_op execute write_back_Pipeline_write_back write_back lod_exe_wb entry_proc1 load_data_a load_data_b execute.1 write_back.2_Pipeline_write_back write_back.2 ld_exe_wb alv_MIMD_Pipeline_l_operation alv_MIMD_Pipeline_s_operation alv_MIMD_Pipeline_clear_FIFO_a alv_MIMD_Pipeline_clear_FIFO_b alv_MIMD_Pipeline_clear_FIFO_op alv_MIMD_Pipeline_clear_RAM_op alv_MIMD
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix alv_MIMD_ -sub_prefix alv_MIMD_ -mg_file C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 382.754 MB.
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/vhdl/alv_MIMD_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/verilog/alv_MIMD_entry_proc 
Execute       syn_report -csynth -model entry_proc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/entry_proc_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model entry_proc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/entry_proc_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model entry_proc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model entry_proc -f -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_op -top_prefix alv_MIMD_ -sub_prefix alv_MIMD_ -mg_file C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_op.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_op' pipeline 'l_operation' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_op'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 384.758 MB.
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_op -style xilinx -f -lang vhdl -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/vhdl/alv_MIMD_load_op 
Execute       gen_rtl load_op -style xilinx -f -lang vlog -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/verilog/alv_MIMD_load_op 
Execute       syn_report -csynth -model load_op -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/load_op_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model load_op -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/load_op_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model load_op -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_op.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model load_op -f -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_op.adb 
Execute       db_write -model load_op -bindview -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_op -p C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_op 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model store_op -top_prefix alv_MIMD_ -sub_prefix alv_MIMD_ -mg_file C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/store_op.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_op' pipeline 's_operation' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_op'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 386.230 MB.
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.rtl_wrap.cfg.tcl 
Execute       gen_rtl store_op -style xilinx -f -lang vhdl -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/vhdl/alv_MIMD_store_op 
Execute       gen_rtl store_op -style xilinx -f -lang vlog -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/verilog/alv_MIMD_store_op 
Execute       syn_report -csynth -model store_op -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/store_op_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model store_op -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/store_op_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model store_op -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/store_op.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model store_op -f -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/store_op.adb 
Execute       db_write -model store_op -bindview -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info store_op -p C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/store_op 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_data_a_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_data_a.3 -top_prefix alv_MIMD_ -sub_prefix alv_MIMD_ -mg_file C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_a_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_data_a_3' pipeline 'l_data_a' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_data_a_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 387.266 MB.
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_data_a.3 -style xilinx -f -lang vhdl -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/vhdl/alv_MIMD_load_data_a_3 
Execute       gen_rtl load_data_a.3 -style xilinx -f -lang vlog -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/verilog/alv_MIMD_load_data_a_3 
Execute       syn_report -csynth -model load_data_a.3 -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/load_data_a_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model load_data_a.3 -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/load_data_a_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model load_data_a.3 -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_a_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model load_data_a.3 -f -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_a_3.adb 
Execute       db_write -model load_data_a.3 -bindview -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_data_a.3 -p C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_a_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_data_b_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_data_b.4 -top_prefix alv_MIMD_ -sub_prefix alv_MIMD_ -mg_file C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_b_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_data_b_4' pipeline 'l_data_b' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_data_b_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 388.344 MB.
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_data_b.4 -style xilinx -f -lang vhdl -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/vhdl/alv_MIMD_load_data_b_4 
Execute       gen_rtl load_data_b.4 -style xilinx -f -lang vlog -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/verilog/alv_MIMD_load_data_b_4 
Execute       syn_report -csynth -model load_data_b.4 -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/load_data_b_4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model load_data_b.4 -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/load_data_b_4_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model load_data_b.4 -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_b_4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model load_data_b.4 -f -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_b_4.adb 
Execute       db_write -model load_data_b.4 -bindview -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_data_b.4 -p C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_b_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_data_and_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_data_and_op -top_prefix alv_MIMD_ -sub_prefix alv_MIMD_ -mg_file C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_and_op.compgen.tcl 
WARNING: [HLS 200-656] Deadlocks can occur since process load_op is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process load_data_a.3 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process load_data_b.4 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [RTGEN 206-101] RTL name 'ALU_operation_full_n' is changed to 'ALU_operation_full_n_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ALU_operation_write' is changed to 'ALU_operation_write_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ALU_operation_din' is changed to 'ALU_operation_din_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ALU_operation_num_data_valid' is changed to 'ALU_operation_num_data_valid_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ALU_operation_fifo_cap' is changed to 'ALU_operation_fifo_cap_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ALU_operation_empty_n' is changed to 'ALU_operation_empty_n_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ALU_operation_read' is changed to 'ALU_operation_read_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ALU_operation_dout' is changed to 'ALU_operation_dout_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_data_and_op/ALU_operation_full_n' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_data_and_op'.
WARNING: [RTGEN 206-101] There is no IP core bound to FIFO [ALU_operation].
INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_op_U0_U(alv_MIMD_start_for_store_op_U0)' using Shift Registers.
Command       create_rtl_model done; 0.733 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.834 seconds; current allocated memory: 391.266 MB.
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_data_and_op -style xilinx -f -lang vhdl -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/vhdl/alv_MIMD_load_data_and_op 
Execute       gen_rtl load_data_and_op -style xilinx -f -lang vlog -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/verilog/alv_MIMD_load_data_and_op 
Execute       syn_report -csynth -model load_data_and_op -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/load_data_and_op_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model load_data_and_op -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/load_data_and_op_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model load_data_and_op -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_and_op.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model load_data_and_op -f -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_and_op.adb 
Execute       db_write -model load_data_and_op -bindview -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/design.bindinfo.xml 
