#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 30 09:35:50 2023
# Process ID: 20330
# Current directory: /home/nakashim/proj-arm64/fpga/ZU19EG-step4000
# Command line: vivado -stack 10000 ZU19EG_16st.xpr
# Log file: /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/vivado.log
# Journal file: /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/nakashim/.Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project ZU19EG_16st.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory '/home/tomoya-a/risc-v/fpga/ZU19EG/~/.Xilinx/Vivado/TySOM-3A-ZU19EG/1.1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-44] Exception: boost::filesystem::status: Permission denied: "/home/tomoya-a/risc-v/fpga/ZU19EG/~/.Xilinx/Vivado/TySOM-3A-ZU19EG/1.1" 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nakashim/proj-arm64/fpga/ZU19EG-step4000_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_emax6_0_0

CRITICAL WARNING: [Common 17-1649] The Vivado message database '/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.runs/impl_1/place_design.pb' contains 35273 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 35274' and re-open the project.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9626.840 ; gain = 63.340 ; free physical = 103283 ; free virtual = 127856
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv comparch:user:emax6:1.0 [get_ips  design_1_emax6_0_0] -log ip_upgrade.log
Reading block design file </home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- comparch:user:emax6:1.0 - emax6_0
Successfully read diagram <design_1> from block design file </home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading '/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_emax6_0_0 from emax6_v1_0 1.0 to emax6_v1_0 1.0
Wrote  : </home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_emax6_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /emax6_0/axi_s(0) and /axi_smc/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /emax6_0/axi_s(0) and /axi_smc/M00_AXI(16)
Wrote  : </home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [IP_Flow 19-3422] Upgraded fpga_bram128 (Block Memory Generator 8.4) from revision 2 to revision 4
INFO: [BD 41-1029] Generation completed for the IP Integrator block emax6_0 .
Exporting to file /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 13850.863 ; gain = 0.000 ; free physical = 102836 ; free virtual = 127428
export_ip_user_files -of_objects [get_files /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.ip_user_files/sim_scripts -ip_user_files_dir /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.ip_user_files -ipstatic_source_dir /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.cache/compile_simlib/modelsim} {questa=/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.cache/compile_simlib/questa} {ies=/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.cache/compile_simlib/ies} {xcelium=/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.cache/compile_simlib/xcelium} {vcs=/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.cache/compile_simlib/vcs} {riviera=/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Mar 30 09:36:56 2023] Launched synth_1...
Run output will be captured here: /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.runs/synth_1/runme.log
[Thu Mar 30 09:36:56 2023] Launched impl_1...
Run output will be captured here: /home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.runs/impl_1/runme.log
CRITICAL WARNING: [Common 17-1649] The Vivado message database '/home/nakashim/proj-arm64/fpga/ZU19EG-step4000/ZU19EG_16st.runs/impl_1/place_design.pb' contains 35273 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 35274' and re-open the project.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 12:04:51 2023...
