Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid this.

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version V-2023.12-SP5 for linux64 - Jul 16, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Mon Nov  3 16:07:42 2025
Hostname:           coe-ee-cad34.sjsuad.sjsu.edu
CPU Model:          Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
CPU Details:        Cores = 16 : Sockets = 1 : Cache Size = 16384 KB : Freq = 4.40 GHz
OS:                 Linux 5.14.0-570.35.1.el9_6.x86_64
RAM:                 15 GB (Free   7 GB)
Swap:                 7 GB (Free   7 GB)
Work Filesystem:    /home/015698059@SJSUAD.SJSU.EDU mounted to coe-ee-pool.sjsuad.sjsu.edu:/export/users/015698059
Tmp Filesystem:     / mounted to /dev/mapper/rhel-root
Work Disk:          963 GB (Free 854 GB)
Tmp Disk:            69 GB (Free  54 GB)

CPU Load: 3%, Ram Free: 7 GB, Swap Free: 7 GB, Work Disk Free: 854 GB, Tmp Disk Free: 54 GB
set link_library {/home/morris/FreePDK45/osu_soc/lib/files/gscl45nm.db /apps/synopsys/PrimeTimeNew/pts/Q-2019.12/libraries/syn/dw_foundation.sldb}
/home/morris/FreePDK45/osu_soc/lib/files/gscl45nm.db /apps/synopsys/PrimeTimeNew/pts/Q-2019.12/libraries/syn/dw_foundation.sldb
set target_library {/home/morris/FreePDK45/osu_soc/lib/files/gscl45nm.db}
/home/morris/FreePDK45/osu_soc/lib/files/gscl45nm.db
suppress_message {{ UID-401 VER-130 }}
read_sverilog fpa.sv
Loading db file '/home/morris/FreePDK45/osu_soc/lib/files/gscl45nm.db'
Loading db file '/apps/synopsys/PrimeTimeNew/pts/Q-2019.12/libraries/syn/dw_foundation.sldb'
Loading db file '/apps/synopsys/dc_compiler_2023_V/syn/V-2023.12-SP5/libraries/syn/gtech.db'
Loading db file '/apps/synopsys/dc_compiler_2023_V/syn/V-2023.12-SP5/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Loading sverilog file '/home/015698059@SJSUAD.SJSU.EDU/ee272/hw2/fpa.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/015698059@SJSUAD.SJSU.EDU/ee272/hw2/fpa.sv
Warning:  /home/015698059@SJSUAD.SJSU.EDU/ee272/hw2/fpa.sv:271: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/015698059@SJSUAD.SJSU.EDU/ee272/hw2/fpa.sv:272: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/015698059@SJSUAD.SJSU.EDU/ee272/hw2/fpa.sv:273: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/015698059@SJSUAD.SJSU.EDU/ee272/hw2/fpa.sv:274: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/015698059@SJSUAD.SJSU.EDU/ee272/hw2/fpa.sv:355: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/015698059@SJSUAD.SJSU.EDU/ee272/hw2/fpa.sv:384: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/015698059@SJSUAD.SJSU.EDU/ee272/hw2/fpa.sv:388: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/015698059@SJSUAD.SJSU.EDU/ee272/hw2/fpa.sv:408: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/015698059@SJSUAD.SJSU.EDU/ee272/hw2/fpa.sv:410: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/015698059@SJSUAD.SJSU.EDU/ee272/hw2/fpa.sv:413: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine fpa line 98 in file
		'/home/015698059@SJSUAD.SJSU.EDU/ee272/hw2/fpa.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    stage1_D_reg     | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|  stage1_valid_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    stage1_A_reg     | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|    stage1_B_reg     | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|    stage1_C_reg     | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpa line 156 in file
		'/home/015698059@SJSUAD.SJSU.EDU/ee272/hw2/fpa.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  stage2_D_mag_reg   | Flip-flop |  14   |  Y  | N  | N  | N  | N  | N  | N  |
|  stage2_valid_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| stage2_max_exp_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  stage2_A_sign_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  stage2_B_sign_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  stage2_C_sign_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  stage2_D_sign_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   stage2_A_sh_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|   stage2_B_sh_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|   stage2_C_sh_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|   stage2_D_sh_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  stage2_A_mag_reg   | Flip-flop |  14   |  Y  | N  | N  | N  | N  | N  | N  |
|  stage2_B_mag_reg   | Flip-flop |  14   |  Y  | N  | N  | N  | N  | N  | N  |
|  stage2_C_mag_reg   | Flip-flop |  14   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpa line 252 in file
		'/home/015698059@SJSUAD.SJSU.EDU/ee272/hw2/fpa.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|   stage3_valid_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  stage3_max_exp_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
| stage3_A_aligned_reg | Flip-flop |  14   |  Y  | N  | N  | N  | N  | N  | N  |
| stage3_B_aligned_reg | Flip-flop |  14   |  Y  | N  | N  | N  | N  | N  | N  |
| stage3_C_aligned_reg | Flip-flop |  14   |  Y  | N  | N  | N  | N  | N  | N  |
| stage3_D_aligned_reg | Flip-flop |  14   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpa line 284 in file
		'/home/015698059@SJSUAD.SJSU.EDU/ee272/hw2/fpa.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  stage4_valid_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    stage4_AB_reg    | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
|    stage4_CD_reg    | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
| stage4_max_exp_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpa line 308 in file
		'/home/015698059@SJSUAD.SJSU.EDU/ee272/hw2/fpa.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  stage5_valid_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  stage5_sum18_reg   | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
| stage5_max_exp_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpa line 341 in file
		'/home/015698059@SJSUAD.SJSU.EDU/ee272/hw2/fpa.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  stage6a_valid_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  stage6a_sign_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  stage6a_mag17_reg  | Flip-flop |  17   |  Y  | N  | N  | N  | N  | N  | N  |
| stage6a_max_exp_reg | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpa line 428 in file
		'/home/015698059@SJSUAD.SJSU.EDU/ee272/hw2/fpa.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| stage6b_result_reg  | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|  stage6b_valid_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpa line 442 in file
		'/home/015698059@SJSUAD.SJSU.EDU/ee272/hw2/fpa.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Z_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|     pushout_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/015698059@SJSUAD.SJSU.EDU/ee272/hw2/cla4.db:cla4'
Loaded 4 designs.
Current design is 'cla4'.
cla4 cla2 cla14 fpa
current_design fpa
Current design is 'fpa'.
{fpa}
create_clock clk -name clk -period 0.8
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.4 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port reset]]
{A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] C[11] C[10] C[9] C[8] C[7] C[6] C[5] C[4] C[3] C[2] C[1] C[0] D[11] D[10] D[9] D[8] D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] pushin}
set_driving_cell -lib_cell NAND2X1 $all_inputs_wo_rst_clk
Warning: Design rule attributes from the driving cell will be set on the port 'A[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'C[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'C[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'C[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'C[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'C[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'C[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'C[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'C[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'C[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'C[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'C[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'C[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'D[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pushin'. (UID-401)
1
set_input_delay 0.4 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.4 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
set_max_delay 1.0 -from [all_inputs] -to [all_outputs]
1
compile_ultra
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 3%, Ram Free: 7 GB, Swap Free: 7 GB, Work Disk Free: 854 GB, Tmp Disk Free: 54 GB
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | V-2023.12-DWBB_202312.5 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Command Line | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 677                                    |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 313                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 174                                    |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 16 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fpa'

Loaded alib file './alib-52/gscl45nm.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
CPU Load: 3%, Ram Free: 7 GB, Swap Free: 7 GB, Work Disk Free: 854 GB, Tmp Disk Free: 54 GB
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fpa'
Information: Added key list 'DesignWare' to design 'fpa'. (DDB-72)
Information: The register 'stage2_C_mag_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_C_mag_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_C_mag_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_C_mag_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_C_mag_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_C_mag_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_C_mag_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_B_mag_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_B_mag_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_B_mag_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_B_mag_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_B_mag_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_B_mag_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_B_mag_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_A_mag_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_A_mag_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_A_mag_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_A_mag_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_A_mag_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_A_mag_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_A_mag_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_D_mag_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_D_mag_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_D_mag_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_D_mag_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_D_mag_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_D_mag_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage2_D_mag_reg[13]' is a constant and will be removed. (OPT-1206)
Information: In design 'fpa', the register 'stage2_C_mag_reg[10]' is removed because it is merged to 'stage2_A_mag_reg[10]'. (OPT-1215)
Information: In design 'fpa', the register 'stage2_B_mag_reg[10]' is removed because it is merged to 'stage2_A_mag_reg[10]'. (OPT-1215)
Information: In design 'fpa', the register 'stage2_D_mag_reg[10]' is removed because it is merged to 'stage2_A_mag_reg[10]'. (OPT-1215)
 Implement Synthetic for 'fpa'.
CPU Load: 3%, Ram Free: 7 GB, Swap Free: 7 GB, Work Disk Free: 854 GB, Tmp Disk Free: 54 GB

  Updating timing information
Information: Updating design information... (UID-85)
Information: In design 'fpa', the register 'stage3_A_aligned_reg[12]' is removed because it is merged to 'stage3_A_aligned_reg[11]'. (OPT-1215)
Information: In design 'fpa', the register 'stage3_A_aligned_reg[13]' is removed because it is merged to 'stage3_A_aligned_reg[11]'. (OPT-1215)
Information: In design 'fpa', the register 'stage3_B_aligned_reg[12]' is removed because it is merged to 'stage3_B_aligned_reg[11]'. (OPT-1215)
Information: In design 'fpa', the register 'stage3_B_aligned_reg[13]' is removed because it is merged to 'stage3_B_aligned_reg[11]'. (OPT-1215)
Information: In design 'fpa', the register 'stage4_AB_reg[15]' is removed because it is merged to 'stage4_AB_reg[14]'. (OPT-1215)
Information: In design 'fpa', the register 'stage4_AB_reg[16]' is removed because it is merged to 'stage4_AB_reg[14]'. (OPT-1215)
Information: In design 'fpa', the register 'stage4_AB_reg[17]' is removed because it is merged to 'stage4_AB_reg[14]'. (OPT-1215)
Information: In design 'fpa', the register 'stage3_C_aligned_reg[12]' is removed because it is merged to 'stage3_C_aligned_reg[11]'. (OPT-1215)
Information: In design 'fpa', the register 'stage3_C_aligned_reg[13]' is removed because it is merged to 'stage3_C_aligned_reg[11]'. (OPT-1215)
Information: In design 'fpa', the register 'stage3_D_aligned_reg[12]' is removed because it is merged to 'stage3_D_aligned_reg[11]'. (OPT-1215)
Information: In design 'fpa', the register 'stage3_D_aligned_reg[13]' is removed because it is merged to 'stage3_D_aligned_reg[11]'. (OPT-1215)
Information: In design 'fpa', the register 'stage4_CD_reg[15]' is removed because it is merged to 'stage4_CD_reg[14]'. (OPT-1215)
Information: In design 'fpa', the register 'stage4_CD_reg[16]' is removed because it is merged to 'stage4_CD_reg[14]'. (OPT-1215)
Information: In design 'fpa', the register 'stage4_CD_reg[17]' is removed because it is merged to 'stage4_CD_reg[14]'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: In design 'fpa', the register 'stage4_AB_reg[14]' is removed because it is merged to 'stage4_AB_reg[12]'. (OPT-1215)
Information: In design 'fpa', the register 'stage4_AB_reg[13]' is removed because it is merged to 'stage4_AB_reg[12]'. (OPT-1215)
Information: In design 'fpa', the register 'stage4_CD_reg[14]' is removed because it is merged to 'stage4_CD_reg[12]'. (OPT-1215)
Information: In design 'fpa', the register 'stage4_CD_reg[13]' is removed because it is merged to 'stage4_CD_reg[12]'. (OPT-1215)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:05    6402.7      0.26       9.8    2376.0                           31354.3984      0.00  
    0:00:05    6308.3      0.35      10.4    2347.0                           30949.9336      0.00  

  Beginning Constant Register Removal
  -----------------------------------
Information: In design 'fpa', the register 'stage5_sum18_reg[14]' is removed because it is merged to 'stage5_sum18_reg[13]'. (OPT-1215)
Information: In design 'fpa', the register 'stage5_sum18_reg[15]' is removed because it is merged to 'stage5_sum18_reg[13]'. (OPT-1215)
Information: In design 'fpa', the register 'stage5_sum18_reg[17]' is removed because it is merged to 'stage5_sum18_reg[13]'. (OPT-1215)
Information: In design 'fpa', the register 'stage5_sum18_reg[16]' is removed because it is merged to 'stage5_sum18_reg[13]'. (OPT-1215)
    0:00:05    6273.1      0.35      10.4    2347.0                           30705.3672      0.00  
    0:00:05    6255.8      0.35      10.7    2331.7                           30649.0312      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:05    5951.2      0.33      10.6    2163.2                           27885.6133      0.00  
    0:00:06    6147.8      0.16       7.0    2135.2                           29422.4316      0.00  
    0:00:06    6147.8      0.16       7.0    2135.2                           29422.4316      0.00  
    0:00:06    6147.8      0.16       7.0    2135.2                           29422.4316      0.00  
Information: The register 'stage6a_mag17_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6a_mag17_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'stage6a_mag17_reg[16]' is a constant and will be removed. (OPT-1206)
    0:00:06    6036.1      0.16       6.9    2095.4                           28767.9062      0.00  
    0:00:06    5980.8      0.17       7.1    2057.7                           28630.2012      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:07    5855.5      0.16       6.8    2019.8                           28009.7930      0.00  
    0:00:07    5854.5      0.15       6.7    2015.2                           27975.6562      0.00  
    0:00:07    5854.5      0.15       6.7    2015.2                           27975.6562      0.00  
    0:00:07    5854.5      0.15       6.7    2015.2                           27975.6562      0.00  
    0:00:07    5854.5      0.15       6.7    2015.2                           27975.6562      0.00  
    0:00:07    5858.7      0.15       6.6    2011.0                           28065.3008      0.00  
    0:00:07    5858.7      0.15       6.6    2011.0                           28065.3008      0.00  
    0:00:07    5866.7      0.15       6.5    1981.2                           28156.1973      0.00  
    0:00:07    5866.7      0.15       6.5    1981.2                           28156.1973      0.00  
    0:00:07    5866.7      0.15       6.5    1981.2                           28156.1973      0.00  
    0:00:07    5866.7      0.15       6.5    1981.2                           28156.1973      0.00  
    0:00:07    5866.7      0.15       6.5    1981.2                           28156.1973      0.00  
    0:00:07    5866.7      0.15       6.5    1981.2                           28156.1973      0.00  
    0:00:07    5869.1      0.15       6.5    1981.2                           28175.9512      0.00  
    0:00:07    5869.1      0.15       6.5    1981.2                           28175.9512      0.00  
    0:00:08    5867.7      0.15       6.5    1983.9                           28166.0957      0.00  
    0:00:08    5867.7      0.15       6.5    1983.9                           28166.0957      0.00  
    0:00:08    5872.4      0.15       6.5    1983.9                           28205.6035      0.00  
    0:00:08    5872.4      0.15       6.5    1983.9                           28205.6035      0.00  
    0:00:09    5872.4      0.15       6.5    1983.9                           28205.6035      0.00  
    0:00:09    5872.4      0.15       6.5    1983.9                           28205.6035      0.00  
    0:00:09    5872.4      0.15       6.5    1983.9                           28205.6035      0.00  
    0:00:09    5872.4      0.15       6.5    1983.9                           28205.6035      0.00  
    0:00:09    5872.4      0.15       6.5    1983.9                           28205.6035      0.00  


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:09    5872.4      0.15       6.5    1983.9                           28205.6035      0.00  
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:10    6345.4      0.18       7.0    1292.2 stage6b_result_reg[7]/D   30401.9004      0.00  
    0:00:10    6445.8      0.17       7.1    1167.6                           31028.1367      0.00  
    0:00:11    6440.2      0.14       6.0    1244.8                           30950.3203      0.00  
    0:00:11    6439.7      0.14       6.0    1244.4                           30923.1152      0.00  
    0:00:11    6439.7      0.14       6.0    1244.4                           30923.1152      0.00  
    0:00:11    6439.7      0.14       6.0    1244.4                           30923.1152      0.00  
    0:00:11    6435.0      0.14       5.9    1243.7                           30879.0508      0.00  
    0:00:11    6435.0      0.14       5.9    1243.7                           30879.0508      0.00  
    0:00:12    6435.0      0.14       5.9    1243.7                           30879.0508      0.00  
    0:00:12    6435.0      0.14       5.9    1243.7                           30879.0508      0.00  
    0:00:12    6435.0      0.14       5.9    1243.7                           30879.0508      0.00  
    0:00:12    6435.0      0.14       5.9    1243.7                           30879.0508      0.00  
    0:00:12    6435.0      0.14       5.9    1243.7                           30879.0508      0.00  
    0:00:12    6435.0      0.14       5.9    1243.7                           30879.0508      0.00  
    0:00:12    6435.0      0.14       5.9    1243.7                           30879.0508      0.00  
    0:00:12    6435.0      0.14       5.9    1243.7                           30879.0508      0.00  
    0:00:12    6436.4      0.14       5.9    1240.6                           30897.3516      0.00  
    0:00:12    6436.4      0.14       5.9    1240.6                           30897.3516      0.00  
    0:00:12    6436.4      0.14       5.9    1240.6                           30897.3516      0.00  
    0:00:12    6436.4      0.14       5.9    1240.6                           30897.3516      0.00  
    0:00:13    6436.4      0.14       5.9    1240.6                           30897.3516      0.00  
    0:00:13    6436.4      0.14       5.9    1240.6                           30897.3516      0.00  
    0:00:13    6436.4      0.14       5.9    1240.6                           30897.3516      0.00  
    0:00:13    6436.4      0.14       5.9    1240.6                           30897.3516      0.00  
    0:00:13    6436.4      0.14       5.9    1240.6                           30897.3516      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:13    6436.4      0.14       5.9    1240.6                           30897.3516      0.00  
    0:00:13    6358.1      0.14       6.0    1233.5                           30161.3047      0.00  
    0:00:13    6343.5      0.14       6.0    1230.3                           30190.3965      0.00  
    0:00:13    6343.5      0.14       6.0    1230.3                           30190.3965      0.00  
    0:00:13    6347.8      0.14       6.0    1230.9                           30270.9199      0.00  
    0:00:13    6357.6      0.12       5.5    1124.2 stage2_B_sh_reg[3]/D      30464.3691      0.00  
    0:00:14    6474.9      0.19       7.0    1015.2 stage2_D_sh_reg[3]/D      31401.5762      0.00  
    0:00:14    6547.7      0.22       7.9     915.8                           32034.3457      0.00  
    0:00:14    6515.3      0.14       6.2     960.2                           31707.5977      0.00  
    0:00:14    6515.3      0.14       6.2     960.2                           31707.5977      0.00  
    0:00:14    6515.3      0.14       6.2     960.2                           31707.5977      0.00  
    0:00:14    6515.3      0.14       6.2     960.2                           31707.5977      0.00  
    0:00:14    6515.3      0.14       6.2     960.2                           31707.5977      0.00  
    0:00:14    6515.3      0.14       6.2     960.2                           31707.5977      0.00  
    0:00:14    6515.3      0.14       6.2     960.2                           31707.5977      0.00  
    0:00:14    6515.3      0.14       6.2     960.2                           31707.5977      0.00  
    0:00:14    6516.2      0.14       6.2     959.5                           31725.4961      0.00  
    0:00:14    6516.2      0.14       6.2     959.5                           31725.4961      0.00  
    0:00:15    6516.2      0.14       6.2     959.5                           31725.4961      0.00  
    0:00:15    6494.2      0.14       6.2     960.3                           31407.6016      0.00  
CPU Load: 4%, Ram Free: 7 GB, Swap Free: 7 GB, Work Disk Free: 854 GB, Tmp Disk Free: 54 GB
Loading db file '/home/morris/FreePDK45/osu_soc/lib/files/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
CPU Load: 4%, Ram Free: 7 GB, Swap Free: 7 GB, Work Disk Free: 854 GB, Tmp Disk Free: 54 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
create_clock clk -name clk -period 1.00
1
update_timing
Information: Updating design information... (UID-85)
1
report_timing -max_paths 5
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 5
Design : fpa
Version: V-2023.12-SP5
Date   : Mon Nov  3 16:07:57 2025
****************************************

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: stage1_D_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage2_C_sh_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  stage1_D_reg[9]/CLK (DFFPOSX1)           0.00       0.00 r
  stage1_D_reg[9]/Q (DFFPOSX1)             0.11       0.11 f
  U1384/Y (INVX1)                          0.01       0.11 r
  U1383/Y (NAND2X1)                        0.01       0.12 f
  U1387/Y (NAND2X1)                        0.03       0.15 r
  U1039/Y (NOR2X1)                         0.02       0.17 f
  U1038/Y (INVX1)                          0.00       0.17 r
  U1119/Y (INVX1)                          0.01       0.18 f
  U1368/Y (AOI21X1)                        0.06       0.25 r
  U1367/Y (MUX2X1)                         0.05       0.30 r
  U1365/Y (NAND2X1)                        0.02       0.32 f
  U1030/Y (NAND2X1)                        0.02       0.34 r
  U1029/Y (INVX1)                          0.02       0.36 f
  U1082/Y (INVX1)                          0.01       0.37 r
  U1161/Y (AOI21X1)                        0.01       0.38 f
  U1775/Y (OAI21X1)                        0.07       0.45 r
  U2617/Y (AND2X2)                         0.04       0.49 r
  U1360/Y (NOR2X1)                         0.02       0.51 f
  U1359/Y (OAI21X1)                        0.05       0.56 r
  U2635/Y (AOI21X1)                        0.03       0.59 f
  U1158/Y (XNOR2X1)                        0.03       0.62 f
  U2637/Y (INVX1)                          0.00       0.63 r
  U2638/Y (OAI21X1)                        0.01       0.64 f
  stage2_C_sh_reg[3]/D (DFFPOSX1)          0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.25       0.75
  stage2_C_sh_reg[3]/CLK (DFFPOSX1)        0.00       0.75 r
  library setup time                      -0.05       0.70
  data required time                                  0.70
  -----------------------------------------------------------
  data required time                                  0.70
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: stage1_D_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage2_B_sh_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  stage1_D_reg[9]/CLK (DFFPOSX1)           0.00       0.00 r
  stage1_D_reg[9]/Q (DFFPOSX1)             0.11       0.11 f
  U1384/Y (INVX1)                          0.01       0.11 r
  U1383/Y (NAND2X1)                        0.01       0.12 f
  U1387/Y (NAND2X1)                        0.03       0.15 r
  U1039/Y (NOR2X1)                         0.02       0.17 f
  U1038/Y (INVX1)                          0.00       0.17 r
  U1119/Y (INVX1)                          0.01       0.18 f
  U1368/Y (AOI21X1)                        0.06       0.25 r
  U1367/Y (MUX2X1)                         0.05       0.30 r
  U1365/Y (NAND2X1)                        0.02       0.32 f
  U1030/Y (NAND2X1)                        0.02       0.34 r
  U1029/Y (INVX1)                          0.02       0.36 f
  U1082/Y (INVX1)                          0.01       0.37 r
  U1161/Y (AOI21X1)                        0.01       0.38 f
  U1775/Y (OAI21X1)                        0.07       0.45 r
  U2516/Y (AND2X2)                         0.04       0.49 r
  U1358/Y (NOR2X1)                         0.02       0.51 f
  U1357/Y (OAI21X1)                        0.05       0.56 r
  U2534/Y (AOI21X1)                        0.03       0.59 f
  U1156/Y (XNOR2X1)                        0.03       0.62 f
  U2536/Y (INVX1)                          0.00       0.63 r
  U2537/Y (OAI21X1)                        0.01       0.64 f
  stage2_B_sh_reg[3]/D (DFFPOSX1)          0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.25       0.75
  stage2_B_sh_reg[3]/CLK (DFFPOSX1)        0.00       0.75 r
  library setup time                      -0.05       0.70
  data required time                                  0.70
  -----------------------------------------------------------
  data required time                                  0.70
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: stage1_D_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage2_A_sh_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  stage1_D_reg[9]/CLK (DFFPOSX1)           0.00       0.00 r
  stage1_D_reg[9]/Q (DFFPOSX1)             0.11       0.11 f
  U1384/Y (INVX1)                          0.01       0.11 r
  U1383/Y (NAND2X1)                        0.01       0.12 f
  U1387/Y (NAND2X1)                        0.03       0.15 r
  U1039/Y (NOR2X1)                         0.02       0.17 f
  U1038/Y (INVX1)                          0.00       0.17 r
  U1119/Y (INVX1)                          0.01       0.18 f
  U1368/Y (AOI21X1)                        0.06       0.25 r
  U1367/Y (MUX2X1)                         0.05       0.30 r
  U1365/Y (NAND2X1)                        0.02       0.32 f
  U1030/Y (NAND2X1)                        0.02       0.34 r
  U1029/Y (INVX1)                          0.02       0.36 f
  U1082/Y (INVX1)                          0.01       0.37 r
  U1161/Y (AOI21X1)                        0.01       0.38 f
  U1775/Y (OAI21X1)                        0.07       0.45 r
  U1037/Y (AND2X2)                         0.04       0.49 r
  U1036/Y (NOR2X1)                         0.02       0.51 f
  U2413/Y (OAI21X1)                        0.05       0.56 r
  U2438/Y (AOI21X1)                        0.03       0.59 f
  U1496/Y (XNOR2X1)                        0.03       0.62 f
  U2440/Y (INVX1)                          0.00       0.63 r
  U2441/Y (OAI21X1)                        0.01       0.64 f
  stage2_A_sh_reg[3]/D (DFFPOSX1)          0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.25       0.75
  stage2_A_sh_reg[3]/CLK (DFFPOSX1)        0.00       0.75 r
  library setup time                      -0.06       0.69
  data required time                                  0.69
  -----------------------------------------------------------
  data required time                                  0.69
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: stage6a_mag17_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage6b_result_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  stage6a_mag17_reg[8]/CLK (DFFPOSX1)      0.00       0.00 r
  stage6a_mag17_reg[8]/Q (DFFPOSX1)        0.11       0.11 f
  U1406/Y (NOR2X1)                         0.04       0.15 r
  U1047/Y (AND2X2)                         0.03       0.19 r
  U1048/Y (INVX1)                          0.02       0.20 f
  U1855/Y (INVX1)                          0.02       0.22 r
  U1391/Y (NAND3X1)                        0.01       0.23 f
  U1390/Y (NAND2X1)                        0.02       0.25 r
  U1824/Y (NOR3X1)                         0.03       0.27 f
  U1403/Y (AND2X2)                         0.04       0.32 f
  U1271/Y (BUFX2)                          0.04       0.35 f
  U1891/Y (INVX2)                          0.04       0.39 r
  U1903/Y (MUX2X1)                         0.06       0.45 r
  U1905/Y (MUX2X1)                         0.03       0.48 f
  U1906/Y (NAND2X1)                        0.02       0.50 r
  U1909/Y (AOI21X1)                        0.03       0.53 f
  U1424/Y (NOR2X1)                         0.03       0.56 r
  U1040/Y (AND2X2)                         0.03       0.59 r
  U1041/Y (INVX1)                          0.01       0.61 f
  U2887/Y (INVX1)                          0.00       0.61 r
  U2894/Y (AOI21X1)                        0.02       0.63 f
  stage6b_result_reg[4]/D (DFFPOSX1)       0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.25       0.75
  stage6b_result_reg[4]/CLK (DFFPOSX1)     0.00       0.75 r
  library setup time                      -0.06       0.69
  data required time                                  0.69
  -----------------------------------------------------------
  data required time                                  0.69
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: stage1_A_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage2_B_sh_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  stage1_A_reg[7]/CLK (DFFPOSX1)           0.00       0.00 r
  stage1_A_reg[7]/Q (DFFPOSX1)             0.11       0.11 f
  U1373/Y (NOR2X1)                         0.03       0.14 r
  U1626/Y (INVX1)                          0.02       0.16 f
  U999/Y (NAND3X1)                         0.03       0.20 r
  U1376/Y (NAND2X1)                        0.02       0.22 f
  U1004/Y (NAND2X1)                        0.03       0.25 r
  U1003/Y (NAND2X1)                        0.02       0.27 f
  U1022/Y (INVX1)                          0.00       0.27 r
  U1088/Y (NOR2X1)                         0.01       0.28 f
  U1258/Y (INVX1)                          0.00       0.28 r
  U1007/Y (OR2X2)                          0.04       0.32 r
  U1132/Y (INVX1)                          0.02       0.34 f
  U1356/Y (OAI21X1)                        0.05       0.39 r
  U1781/Y (NAND2X1)                        0.02       0.42 f
  U1780/Y (OAI21X1)                        0.02       0.44 r
  U998/Y (INVX1)                           0.03       0.46 f
  U1160/Y (INVX2)                          0.03       0.49 r
  U1019/Y (OR2X1)                          0.05       0.55 r
  U1388/Y (NAND2X1)                        0.02       0.56 f
  U1238/Y (INVX1)                          0.00       0.57 r
  U1239/Y (INVX1)                          0.02       0.59 f
  U2519/Y (XOR2X1)                         0.03       0.62 f
  U2520/Y (INVX1)                          0.01       0.62 r
  U2525/Y (OAI21X1)                        0.01       0.63 f
  stage2_B_sh_reg[2]/D (DFFPOSX1)          0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.25       0.75
  stage2_B_sh_reg[2]/CLK (DFFPOSX1)        0.00       0.75 r
  library setup time                      -0.05       0.70
  data required time                                  0.70
  -----------------------------------------------------------
  data required time                                  0.70
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.06


1
write -hierarchy -format verilog -output fpa_gates.v
Writing verilog file '/home/015698059@SJSUAD.SJSU.EDU/ee272/hw2/fpa_gates.v'.
1
quit

Memory usage for this session 139 Mbytes.
Memory usage for this session including child processes 139 Mbytes.
CPU usage for this session 16 seconds ( 0.00 hours ).
Elapsed time for this session 18 seconds ( 0.00 hours ).

Thank you...
