# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1 \
    name buff_B \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B \
    op interface \
    ports { buff_B_address0 { O 6 vector } buff_B_ce0 { O 1 bit } buff_B_we0 { O 1 bit } buff_B_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2 \
    name buff_B_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_1 \
    op interface \
    ports { buff_B_1_address0 { O 6 vector } buff_B_1_ce0 { O 1 bit } buff_B_1_we0 { O 1 bit } buff_B_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3 \
    name buff_B_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_2 \
    op interface \
    ports { buff_B_2_address0 { O 6 vector } buff_B_2_ce0 { O 1 bit } buff_B_2_we0 { O 1 bit } buff_B_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4 \
    name buff_B_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_3 \
    op interface \
    ports { buff_B_3_address0 { O 6 vector } buff_B_3_ce0 { O 1 bit } buff_B_3_we0 { O 1 bit } buff_B_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5 \
    name buff_B_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_4 \
    op interface \
    ports { buff_B_4_address0 { O 6 vector } buff_B_4_ce0 { O 1 bit } buff_B_4_we0 { O 1 bit } buff_B_4_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6 \
    name buff_B_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_5 \
    op interface \
    ports { buff_B_5_address0 { O 6 vector } buff_B_5_ce0 { O 1 bit } buff_B_5_we0 { O 1 bit } buff_B_5_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7 \
    name buff_B_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_6 \
    op interface \
    ports { buff_B_6_address0 { O 6 vector } buff_B_6_ce0 { O 1 bit } buff_B_6_we0 { O 1 bit } buff_B_6_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 8 \
    name buff_B_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_7 \
    op interface \
    ports { buff_B_7_address0 { O 6 vector } buff_B_7_ce0 { O 1 bit } buff_B_7_we0 { O 1 bit } buff_B_7_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 9 \
    name buff_B_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_8 \
    op interface \
    ports { buff_B_8_address0 { O 6 vector } buff_B_8_ce0 { O 1 bit } buff_B_8_we0 { O 1 bit } buff_B_8_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10 \
    name buff_B_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_9 \
    op interface \
    ports { buff_B_9_address0 { O 6 vector } buff_B_9_ce0 { O 1 bit } buff_B_9_we0 { O 1 bit } buff_B_9_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 11 \
    name buff_B_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_10 \
    op interface \
    ports { buff_B_10_address0 { O 6 vector } buff_B_10_ce0 { O 1 bit } buff_B_10_we0 { O 1 bit } buff_B_10_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 12 \
    name buff_B_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_11 \
    op interface \
    ports { buff_B_11_address0 { O 6 vector } buff_B_11_ce0 { O 1 bit } buff_B_11_we0 { O 1 bit } buff_B_11_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13 \
    name buff_B_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_12 \
    op interface \
    ports { buff_B_12_address0 { O 6 vector } buff_B_12_ce0 { O 1 bit } buff_B_12_we0 { O 1 bit } buff_B_12_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 14 \
    name buff_B_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_13 \
    op interface \
    ports { buff_B_13_address0 { O 6 vector } buff_B_13_ce0 { O 1 bit } buff_B_13_we0 { O 1 bit } buff_B_13_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 15 \
    name buff_B_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_14 \
    op interface \
    ports { buff_B_14_address0 { O 6 vector } buff_B_14_ce0 { O 1 bit } buff_B_14_we0 { O 1 bit } buff_B_14_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16 \
    name buff_B_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_15 \
    op interface \
    ports { buff_B_15_address0 { O 6 vector } buff_B_15_ce0 { O 1 bit } buff_B_15_we0 { O 1 bit } buff_B_15_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 17 \
    name buff_B_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_16 \
    op interface \
    ports { buff_B_16_address0 { O 6 vector } buff_B_16_ce0 { O 1 bit } buff_B_16_we0 { O 1 bit } buff_B_16_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 18 \
    name buff_B_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_17 \
    op interface \
    ports { buff_B_17_address0 { O 6 vector } buff_B_17_ce0 { O 1 bit } buff_B_17_we0 { O 1 bit } buff_B_17_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 19 \
    name buff_B_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_18 \
    op interface \
    ports { buff_B_18_address0 { O 6 vector } buff_B_18_ce0 { O 1 bit } buff_B_18_we0 { O 1 bit } buff_B_18_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20 \
    name buff_B_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_19 \
    op interface \
    ports { buff_B_19_address0 { O 6 vector } buff_B_19_ce0 { O 1 bit } buff_B_19_we0 { O 1 bit } buff_B_19_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 21 \
    name buff_B_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_20 \
    op interface \
    ports { buff_B_20_address0 { O 6 vector } buff_B_20_ce0 { O 1 bit } buff_B_20_we0 { O 1 bit } buff_B_20_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 22 \
    name buff_B_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_21 \
    op interface \
    ports { buff_B_21_address0 { O 6 vector } buff_B_21_ce0 { O 1 bit } buff_B_21_we0 { O 1 bit } buff_B_21_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 23 \
    name buff_B_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_22 \
    op interface \
    ports { buff_B_22_address0 { O 6 vector } buff_B_22_ce0 { O 1 bit } buff_B_22_we0 { O 1 bit } buff_B_22_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 24 \
    name buff_B_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_23 \
    op interface \
    ports { buff_B_23_address0 { O 6 vector } buff_B_23_ce0 { O 1 bit } buff_B_23_we0 { O 1 bit } buff_B_23_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 25 \
    name buff_B_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_24 \
    op interface \
    ports { buff_B_24_address0 { O 6 vector } buff_B_24_ce0 { O 1 bit } buff_B_24_we0 { O 1 bit } buff_B_24_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 26 \
    name buff_B_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_25 \
    op interface \
    ports { buff_B_25_address0 { O 6 vector } buff_B_25_ce0 { O 1 bit } buff_B_25_we0 { O 1 bit } buff_B_25_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 27 \
    name buff_B_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_26 \
    op interface \
    ports { buff_B_26_address0 { O 6 vector } buff_B_26_ce0 { O 1 bit } buff_B_26_we0 { O 1 bit } buff_B_26_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 28 \
    name buff_B_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_27 \
    op interface \
    ports { buff_B_27_address0 { O 6 vector } buff_B_27_ce0 { O 1 bit } buff_B_27_we0 { O 1 bit } buff_B_27_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 29 \
    name buff_B_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_28 \
    op interface \
    ports { buff_B_28_address0 { O 6 vector } buff_B_28_ce0 { O 1 bit } buff_B_28_we0 { O 1 bit } buff_B_28_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 30 \
    name buff_B_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_29 \
    op interface \
    ports { buff_B_29_address0 { O 6 vector } buff_B_29_ce0 { O 1 bit } buff_B_29_we0 { O 1 bit } buff_B_29_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 31 \
    name buff_B_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_30 \
    op interface \
    ports { buff_B_30_address0 { O 6 vector } buff_B_30_ce0 { O 1 bit } buff_B_30_we0 { O 1 bit } buff_B_30_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 32 \
    name buff_B_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_31 \
    op interface \
    ports { buff_B_31_address0 { O 6 vector } buff_B_31_ce0 { O 1 bit } buff_B_31_we0 { O 1 bit } buff_B_31_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 33 \
    name buff_B_32 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_32 \
    op interface \
    ports { buff_B_32_address0 { O 6 vector } buff_B_32_ce0 { O 1 bit } buff_B_32_we0 { O 1 bit } buff_B_32_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 34 \
    name buff_B_33 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_33 \
    op interface \
    ports { buff_B_33_address0 { O 6 vector } buff_B_33_ce0 { O 1 bit } buff_B_33_we0 { O 1 bit } buff_B_33_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 35 \
    name buff_B_34 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_34 \
    op interface \
    ports { buff_B_34_address0 { O 6 vector } buff_B_34_ce0 { O 1 bit } buff_B_34_we0 { O 1 bit } buff_B_34_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 36 \
    name buff_B_35 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_35 \
    op interface \
    ports { buff_B_35_address0 { O 6 vector } buff_B_35_ce0 { O 1 bit } buff_B_35_we0 { O 1 bit } buff_B_35_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 37 \
    name buff_B_36 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_36 \
    op interface \
    ports { buff_B_36_address0 { O 6 vector } buff_B_36_ce0 { O 1 bit } buff_B_36_we0 { O 1 bit } buff_B_36_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 38 \
    name buff_B_37 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_37 \
    op interface \
    ports { buff_B_37_address0 { O 6 vector } buff_B_37_ce0 { O 1 bit } buff_B_37_we0 { O 1 bit } buff_B_37_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 39 \
    name buff_B_38 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_38 \
    op interface \
    ports { buff_B_38_address0 { O 6 vector } buff_B_38_ce0 { O 1 bit } buff_B_38_we0 { O 1 bit } buff_B_38_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 40 \
    name buff_B_39 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_39 \
    op interface \
    ports { buff_B_39_address0 { O 6 vector } buff_B_39_ce0 { O 1 bit } buff_B_39_we0 { O 1 bit } buff_B_39_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 41 \
    name buff_B_40 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_40 \
    op interface \
    ports { buff_B_40_address0 { O 6 vector } buff_B_40_ce0 { O 1 bit } buff_B_40_we0 { O 1 bit } buff_B_40_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 42 \
    name buff_B_41 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_41 \
    op interface \
    ports { buff_B_41_address0 { O 6 vector } buff_B_41_ce0 { O 1 bit } buff_B_41_we0 { O 1 bit } buff_B_41_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 43 \
    name buff_B_42 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_42 \
    op interface \
    ports { buff_B_42_address0 { O 6 vector } buff_B_42_ce0 { O 1 bit } buff_B_42_we0 { O 1 bit } buff_B_42_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 44 \
    name buff_B_43 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_43 \
    op interface \
    ports { buff_B_43_address0 { O 6 vector } buff_B_43_ce0 { O 1 bit } buff_B_43_we0 { O 1 bit } buff_B_43_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 45 \
    name buff_B_44 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_44 \
    op interface \
    ports { buff_B_44_address0 { O 6 vector } buff_B_44_ce0 { O 1 bit } buff_B_44_we0 { O 1 bit } buff_B_44_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 46 \
    name buff_B_45 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_45 \
    op interface \
    ports { buff_B_45_address0 { O 6 vector } buff_B_45_ce0 { O 1 bit } buff_B_45_we0 { O 1 bit } buff_B_45_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 47 \
    name buff_B_46 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_46 \
    op interface \
    ports { buff_B_46_address0 { O 6 vector } buff_B_46_ce0 { O 1 bit } buff_B_46_we0 { O 1 bit } buff_B_46_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 48 \
    name buff_B_47 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_47 \
    op interface \
    ports { buff_B_47_address0 { O 6 vector } buff_B_47_ce0 { O 1 bit } buff_B_47_we0 { O 1 bit } buff_B_47_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 49 \
    name buff_B_48 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_48 \
    op interface \
    ports { buff_B_48_address0 { O 6 vector } buff_B_48_ce0 { O 1 bit } buff_B_48_we0 { O 1 bit } buff_B_48_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 50 \
    name buff_B_49 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_49 \
    op interface \
    ports { buff_B_49_address0 { O 6 vector } buff_B_49_ce0 { O 1 bit } buff_B_49_we0 { O 1 bit } buff_B_49_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 51 \
    name buff_B_50 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_50 \
    op interface \
    ports { buff_B_50_address0 { O 6 vector } buff_B_50_ce0 { O 1 bit } buff_B_50_we0 { O 1 bit } buff_B_50_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 52 \
    name buff_B_51 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_51 \
    op interface \
    ports { buff_B_51_address0 { O 6 vector } buff_B_51_ce0 { O 1 bit } buff_B_51_we0 { O 1 bit } buff_B_51_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 53 \
    name buff_B_52 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_52 \
    op interface \
    ports { buff_B_52_address0 { O 6 vector } buff_B_52_ce0 { O 1 bit } buff_B_52_we0 { O 1 bit } buff_B_52_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 54 \
    name buff_B_53 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_53 \
    op interface \
    ports { buff_B_53_address0 { O 6 vector } buff_B_53_ce0 { O 1 bit } buff_B_53_we0 { O 1 bit } buff_B_53_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 55 \
    name buff_B_54 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_54 \
    op interface \
    ports { buff_B_54_address0 { O 6 vector } buff_B_54_ce0 { O 1 bit } buff_B_54_we0 { O 1 bit } buff_B_54_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 56 \
    name buff_B_55 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_55 \
    op interface \
    ports { buff_B_55_address0 { O 6 vector } buff_B_55_ce0 { O 1 bit } buff_B_55_we0 { O 1 bit } buff_B_55_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 57 \
    name buff_B_56 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_56 \
    op interface \
    ports { buff_B_56_address0 { O 6 vector } buff_B_56_ce0 { O 1 bit } buff_B_56_we0 { O 1 bit } buff_B_56_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 58 \
    name buff_B_57 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_57 \
    op interface \
    ports { buff_B_57_address0 { O 6 vector } buff_B_57_ce0 { O 1 bit } buff_B_57_we0 { O 1 bit } buff_B_57_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 59 \
    name buff_B_58 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_58 \
    op interface \
    ports { buff_B_58_address0 { O 6 vector } buff_B_58_ce0 { O 1 bit } buff_B_58_we0 { O 1 bit } buff_B_58_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 60 \
    name buff_B_59 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_59 \
    op interface \
    ports { buff_B_59_address0 { O 6 vector } buff_B_59_ce0 { O 1 bit } buff_B_59_we0 { O 1 bit } buff_B_59_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 61 \
    name buff_B_60 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_60 \
    op interface \
    ports { buff_B_60_address0 { O 6 vector } buff_B_60_ce0 { O 1 bit } buff_B_60_we0 { O 1 bit } buff_B_60_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 62 \
    name buff_B_61 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_61 \
    op interface \
    ports { buff_B_61_address0 { O 6 vector } buff_B_61_ce0 { O 1 bit } buff_B_61_we0 { O 1 bit } buff_B_61_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 63 \
    name buff_B_62 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_62 \
    op interface \
    ports { buff_B_62_address0 { O 6 vector } buff_B_62_ce0 { O 1 bit } buff_B_62_we0 { O 1 bit } buff_B_62_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 64 \
    name buff_B_63 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_B_63 \
    op interface \
    ports { buff_B_63_address0 { O 6 vector } buff_B_63_ce0 { O 1 bit } buff_B_63_we0 { O 1 bit } buff_B_63_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_B_63'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 65 \
    name buff_A \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A \
    op interface \
    ports { buff_A_address0 { O 6 vector } buff_A_ce0 { O 1 bit } buff_A_we0 { O 1 bit } buff_A_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 66 \
    name buff_A_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_1 \
    op interface \
    ports { buff_A_1_address0 { O 6 vector } buff_A_1_ce0 { O 1 bit } buff_A_1_we0 { O 1 bit } buff_A_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 67 \
    name buff_A_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_2 \
    op interface \
    ports { buff_A_2_address0 { O 6 vector } buff_A_2_ce0 { O 1 bit } buff_A_2_we0 { O 1 bit } buff_A_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 68 \
    name buff_A_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_3 \
    op interface \
    ports { buff_A_3_address0 { O 6 vector } buff_A_3_ce0 { O 1 bit } buff_A_3_we0 { O 1 bit } buff_A_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 69 \
    name buff_A_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_4 \
    op interface \
    ports { buff_A_4_address0 { O 6 vector } buff_A_4_ce0 { O 1 bit } buff_A_4_we0 { O 1 bit } buff_A_4_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 70 \
    name buff_A_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_5 \
    op interface \
    ports { buff_A_5_address0 { O 6 vector } buff_A_5_ce0 { O 1 bit } buff_A_5_we0 { O 1 bit } buff_A_5_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 71 \
    name buff_A_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_6 \
    op interface \
    ports { buff_A_6_address0 { O 6 vector } buff_A_6_ce0 { O 1 bit } buff_A_6_we0 { O 1 bit } buff_A_6_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 72 \
    name buff_A_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_7 \
    op interface \
    ports { buff_A_7_address0 { O 6 vector } buff_A_7_ce0 { O 1 bit } buff_A_7_we0 { O 1 bit } buff_A_7_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 73 \
    name buff_A_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_8 \
    op interface \
    ports { buff_A_8_address0 { O 6 vector } buff_A_8_ce0 { O 1 bit } buff_A_8_we0 { O 1 bit } buff_A_8_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 74 \
    name buff_A_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_9 \
    op interface \
    ports { buff_A_9_address0 { O 6 vector } buff_A_9_ce0 { O 1 bit } buff_A_9_we0 { O 1 bit } buff_A_9_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 75 \
    name buff_A_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_10 \
    op interface \
    ports { buff_A_10_address0 { O 6 vector } buff_A_10_ce0 { O 1 bit } buff_A_10_we0 { O 1 bit } buff_A_10_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 76 \
    name buff_A_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_11 \
    op interface \
    ports { buff_A_11_address0 { O 6 vector } buff_A_11_ce0 { O 1 bit } buff_A_11_we0 { O 1 bit } buff_A_11_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 77 \
    name buff_A_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_12 \
    op interface \
    ports { buff_A_12_address0 { O 6 vector } buff_A_12_ce0 { O 1 bit } buff_A_12_we0 { O 1 bit } buff_A_12_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 78 \
    name buff_A_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_13 \
    op interface \
    ports { buff_A_13_address0 { O 6 vector } buff_A_13_ce0 { O 1 bit } buff_A_13_we0 { O 1 bit } buff_A_13_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 79 \
    name buff_A_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_14 \
    op interface \
    ports { buff_A_14_address0 { O 6 vector } buff_A_14_ce0 { O 1 bit } buff_A_14_we0 { O 1 bit } buff_A_14_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 80 \
    name buff_A_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_15 \
    op interface \
    ports { buff_A_15_address0 { O 6 vector } buff_A_15_ce0 { O 1 bit } buff_A_15_we0 { O 1 bit } buff_A_15_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 81 \
    name buff_A_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_16 \
    op interface \
    ports { buff_A_16_address0 { O 6 vector } buff_A_16_ce0 { O 1 bit } buff_A_16_we0 { O 1 bit } buff_A_16_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 82 \
    name buff_A_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_17 \
    op interface \
    ports { buff_A_17_address0 { O 6 vector } buff_A_17_ce0 { O 1 bit } buff_A_17_we0 { O 1 bit } buff_A_17_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 83 \
    name buff_A_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_18 \
    op interface \
    ports { buff_A_18_address0 { O 6 vector } buff_A_18_ce0 { O 1 bit } buff_A_18_we0 { O 1 bit } buff_A_18_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 84 \
    name buff_A_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_19 \
    op interface \
    ports { buff_A_19_address0 { O 6 vector } buff_A_19_ce0 { O 1 bit } buff_A_19_we0 { O 1 bit } buff_A_19_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 85 \
    name buff_A_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_20 \
    op interface \
    ports { buff_A_20_address0 { O 6 vector } buff_A_20_ce0 { O 1 bit } buff_A_20_we0 { O 1 bit } buff_A_20_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 86 \
    name buff_A_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_21 \
    op interface \
    ports { buff_A_21_address0 { O 6 vector } buff_A_21_ce0 { O 1 bit } buff_A_21_we0 { O 1 bit } buff_A_21_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 87 \
    name buff_A_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_22 \
    op interface \
    ports { buff_A_22_address0 { O 6 vector } buff_A_22_ce0 { O 1 bit } buff_A_22_we0 { O 1 bit } buff_A_22_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 88 \
    name buff_A_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_23 \
    op interface \
    ports { buff_A_23_address0 { O 6 vector } buff_A_23_ce0 { O 1 bit } buff_A_23_we0 { O 1 bit } buff_A_23_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 89 \
    name buff_A_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_24 \
    op interface \
    ports { buff_A_24_address0 { O 6 vector } buff_A_24_ce0 { O 1 bit } buff_A_24_we0 { O 1 bit } buff_A_24_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 90 \
    name buff_A_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_25 \
    op interface \
    ports { buff_A_25_address0 { O 6 vector } buff_A_25_ce0 { O 1 bit } buff_A_25_we0 { O 1 bit } buff_A_25_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 91 \
    name buff_A_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_26 \
    op interface \
    ports { buff_A_26_address0 { O 6 vector } buff_A_26_ce0 { O 1 bit } buff_A_26_we0 { O 1 bit } buff_A_26_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 92 \
    name buff_A_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_27 \
    op interface \
    ports { buff_A_27_address0 { O 6 vector } buff_A_27_ce0 { O 1 bit } buff_A_27_we0 { O 1 bit } buff_A_27_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 93 \
    name buff_A_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_28 \
    op interface \
    ports { buff_A_28_address0 { O 6 vector } buff_A_28_ce0 { O 1 bit } buff_A_28_we0 { O 1 bit } buff_A_28_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 94 \
    name buff_A_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_29 \
    op interface \
    ports { buff_A_29_address0 { O 6 vector } buff_A_29_ce0 { O 1 bit } buff_A_29_we0 { O 1 bit } buff_A_29_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 95 \
    name buff_A_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_30 \
    op interface \
    ports { buff_A_30_address0 { O 6 vector } buff_A_30_ce0 { O 1 bit } buff_A_30_we0 { O 1 bit } buff_A_30_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 96 \
    name buff_A_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_31 \
    op interface \
    ports { buff_A_31_address0 { O 6 vector } buff_A_31_ce0 { O 1 bit } buff_A_31_we0 { O 1 bit } buff_A_31_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 97 \
    name buff_A_32 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_32 \
    op interface \
    ports { buff_A_32_address0 { O 6 vector } buff_A_32_ce0 { O 1 bit } buff_A_32_we0 { O 1 bit } buff_A_32_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 98 \
    name buff_A_33 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_33 \
    op interface \
    ports { buff_A_33_address0 { O 6 vector } buff_A_33_ce0 { O 1 bit } buff_A_33_we0 { O 1 bit } buff_A_33_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 99 \
    name buff_A_34 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_34 \
    op interface \
    ports { buff_A_34_address0 { O 6 vector } buff_A_34_ce0 { O 1 bit } buff_A_34_we0 { O 1 bit } buff_A_34_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 100 \
    name buff_A_35 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_35 \
    op interface \
    ports { buff_A_35_address0 { O 6 vector } buff_A_35_ce0 { O 1 bit } buff_A_35_we0 { O 1 bit } buff_A_35_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 101 \
    name buff_A_36 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_36 \
    op interface \
    ports { buff_A_36_address0 { O 6 vector } buff_A_36_ce0 { O 1 bit } buff_A_36_we0 { O 1 bit } buff_A_36_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 102 \
    name buff_A_37 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_37 \
    op interface \
    ports { buff_A_37_address0 { O 6 vector } buff_A_37_ce0 { O 1 bit } buff_A_37_we0 { O 1 bit } buff_A_37_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 103 \
    name buff_A_38 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_38 \
    op interface \
    ports { buff_A_38_address0 { O 6 vector } buff_A_38_ce0 { O 1 bit } buff_A_38_we0 { O 1 bit } buff_A_38_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 104 \
    name buff_A_39 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_39 \
    op interface \
    ports { buff_A_39_address0 { O 6 vector } buff_A_39_ce0 { O 1 bit } buff_A_39_we0 { O 1 bit } buff_A_39_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 105 \
    name buff_A_40 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_40 \
    op interface \
    ports { buff_A_40_address0 { O 6 vector } buff_A_40_ce0 { O 1 bit } buff_A_40_we0 { O 1 bit } buff_A_40_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 106 \
    name buff_A_41 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_41 \
    op interface \
    ports { buff_A_41_address0 { O 6 vector } buff_A_41_ce0 { O 1 bit } buff_A_41_we0 { O 1 bit } buff_A_41_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 107 \
    name buff_A_42 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_42 \
    op interface \
    ports { buff_A_42_address0 { O 6 vector } buff_A_42_ce0 { O 1 bit } buff_A_42_we0 { O 1 bit } buff_A_42_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 108 \
    name buff_A_43 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_43 \
    op interface \
    ports { buff_A_43_address0 { O 6 vector } buff_A_43_ce0 { O 1 bit } buff_A_43_we0 { O 1 bit } buff_A_43_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 109 \
    name buff_A_44 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_44 \
    op interface \
    ports { buff_A_44_address0 { O 6 vector } buff_A_44_ce0 { O 1 bit } buff_A_44_we0 { O 1 bit } buff_A_44_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 110 \
    name buff_A_45 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_45 \
    op interface \
    ports { buff_A_45_address0 { O 6 vector } buff_A_45_ce0 { O 1 bit } buff_A_45_we0 { O 1 bit } buff_A_45_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 111 \
    name buff_A_46 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_46 \
    op interface \
    ports { buff_A_46_address0 { O 6 vector } buff_A_46_ce0 { O 1 bit } buff_A_46_we0 { O 1 bit } buff_A_46_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 112 \
    name buff_A_47 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_47 \
    op interface \
    ports { buff_A_47_address0 { O 6 vector } buff_A_47_ce0 { O 1 bit } buff_A_47_we0 { O 1 bit } buff_A_47_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 113 \
    name buff_A_48 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_48 \
    op interface \
    ports { buff_A_48_address0 { O 6 vector } buff_A_48_ce0 { O 1 bit } buff_A_48_we0 { O 1 bit } buff_A_48_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 114 \
    name buff_A_49 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_49 \
    op interface \
    ports { buff_A_49_address0 { O 6 vector } buff_A_49_ce0 { O 1 bit } buff_A_49_we0 { O 1 bit } buff_A_49_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 115 \
    name buff_A_50 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_50 \
    op interface \
    ports { buff_A_50_address0 { O 6 vector } buff_A_50_ce0 { O 1 bit } buff_A_50_we0 { O 1 bit } buff_A_50_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 116 \
    name buff_A_51 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_51 \
    op interface \
    ports { buff_A_51_address0 { O 6 vector } buff_A_51_ce0 { O 1 bit } buff_A_51_we0 { O 1 bit } buff_A_51_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 117 \
    name buff_A_52 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_52 \
    op interface \
    ports { buff_A_52_address0 { O 6 vector } buff_A_52_ce0 { O 1 bit } buff_A_52_we0 { O 1 bit } buff_A_52_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 118 \
    name buff_A_53 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_53 \
    op interface \
    ports { buff_A_53_address0 { O 6 vector } buff_A_53_ce0 { O 1 bit } buff_A_53_we0 { O 1 bit } buff_A_53_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 119 \
    name buff_A_54 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_54 \
    op interface \
    ports { buff_A_54_address0 { O 6 vector } buff_A_54_ce0 { O 1 bit } buff_A_54_we0 { O 1 bit } buff_A_54_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 120 \
    name buff_A_55 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_55 \
    op interface \
    ports { buff_A_55_address0 { O 6 vector } buff_A_55_ce0 { O 1 bit } buff_A_55_we0 { O 1 bit } buff_A_55_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 121 \
    name buff_A_56 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_56 \
    op interface \
    ports { buff_A_56_address0 { O 6 vector } buff_A_56_ce0 { O 1 bit } buff_A_56_we0 { O 1 bit } buff_A_56_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 122 \
    name buff_A_57 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_57 \
    op interface \
    ports { buff_A_57_address0 { O 6 vector } buff_A_57_ce0 { O 1 bit } buff_A_57_we0 { O 1 bit } buff_A_57_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 123 \
    name buff_A_58 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_58 \
    op interface \
    ports { buff_A_58_address0 { O 6 vector } buff_A_58_ce0 { O 1 bit } buff_A_58_we0 { O 1 bit } buff_A_58_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 124 \
    name buff_A_59 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_59 \
    op interface \
    ports { buff_A_59_address0 { O 6 vector } buff_A_59_ce0 { O 1 bit } buff_A_59_we0 { O 1 bit } buff_A_59_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 125 \
    name buff_A_60 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_60 \
    op interface \
    ports { buff_A_60_address0 { O 6 vector } buff_A_60_ce0 { O 1 bit } buff_A_60_we0 { O 1 bit } buff_A_60_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 126 \
    name buff_A_61 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_61 \
    op interface \
    ports { buff_A_61_address0 { O 6 vector } buff_A_61_ce0 { O 1 bit } buff_A_61_we0 { O 1 bit } buff_A_61_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 127 \
    name buff_A_62 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_62 \
    op interface \
    ports { buff_A_62_address0 { O 6 vector } buff_A_62_ce0 { O 1 bit } buff_A_62_we0 { O 1 bit } buff_A_62_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 128 \
    name buff_A_63 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_A_63 \
    op interface \
    ports { buff_A_63_address0 { O 6 vector } buff_A_63_ce0 { O 1 bit } buff_A_63_we0 { O 1 bit } buff_A_63_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_A_63'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 129 \
    name A \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A \
    op interface \
    ports { A_address0 { O 12 vector } A_ce0 { O 1 bit } A_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 130 \
    name B \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename B \
    op interface \
    ports { B_address0 { O 12 vector } B_ce0 { O 1 bit } B_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'B'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 131 \
    name C \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename C \
    op interface \
    ports { C_address0 { O 12 vector } C_ce0 { O 1 bit } C_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 132 \
    name buff_C \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_C \
    op interface \
    ports { buff_C_address0 { O 12 vector } buff_C_ce0 { O 1 bit } buff_C_we0 { O 1 bit } buff_C_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_C'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 133 \
    name tmp1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename tmp1 \
    op interface \
    ports { tmp1_address0 { O 12 vector } tmp1_ce0 { O 1 bit } tmp1_we0 { O 1 bit } tmp1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp1'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName gemm_flow_control_loop_pipe_sequential_init_U
set CompName gemm_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix gemm_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


