	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.2r2 Build 18041957 SN 09003395"
	.compiler_invocation	"ctc -f cc35712a --dep-file=Mcal\\EB_Cfg\\src\\.Port_PBcfg.o.d -c99 --fp-model=3cflnrSTz -D__CPU__=tc39x -D__CPU_TC39X__ --core=tc1.6.2 --fp-model=+float -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\EB_Cfg -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\EB_Cfg\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\EB_Cfg\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Autosar_Srv -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Autosar_Srv\\AS440 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Cfg_Ssw -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Cfg_Ssw\\TC39B -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Integration -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Irq\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Irq\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Irq\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Platform -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Platform\\AS440 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Sfr -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Sfr\\TC39xB -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Sfr\\TC39xB\\_Reg -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Ssw -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Ssw\\TC39B -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Ssw\\TC39B\\Tricore -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Adc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Adc\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Adc\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Adc\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Can_17_McmCan -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Can_17_McmCan\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Can_17_McmCan\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Can_17_McmCan\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Dio -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Dio\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Dio\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Dio\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Eth_17_GEthMacV2 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fee -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fee\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fee\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fee\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fls_17_Dmu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fls_17_Dmu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fls_17_Dmu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fls_17_Dmu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Gpt -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Gpt\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Gpt\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Gpt\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\I2c -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\I2c\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\I2c\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\I2c\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Icu_17_TimerIp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Icu_17_TimerIp\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Icu_17_TimerIp\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Icu_17_TimerIp\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc\\inc\\AS440 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Mcu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Mcu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Mcu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Mcu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Ocu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Ocu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Ocu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Ocu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Port -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Port\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Port\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Port\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Pwm_17_GtmCcu6 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Pwm_17_GtmCcu6\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Pwm_17_GtmCcu6\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Pwm_17_GtmCcu6\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Smu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Smu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Smu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Smu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Stm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Stm\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Stm\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Stm\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Uart -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Uart\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Uart\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Uart\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Wdg_17_Scu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Wdg_17_Scu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Wdg_17_Scu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Wdg_17_Scu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Lib -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\App_Func -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\demo -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\Adc_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\Gtm_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\AscLin_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\Can_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\EthV2_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\Stm_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Main -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\APP -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\BswM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanIf -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanNm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanSm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanTp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanTSyn -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Com -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\ComM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Common -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Crc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Dcm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Dem -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Det -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\DoIP -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EcuM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Eth -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthIf -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthSM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthTrcv -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthTSyn -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\FiM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\FlsTst -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\MemIf -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Nm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\NvM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\OS -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\OS\\Kernel -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\OS\\Portable -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\PduR -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\RamTst -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\SoAd -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\StbM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\api -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\arch -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\core -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\core\\ipv4 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\core\\ipv6 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\posix -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\posix\\arpa -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\posix\\net -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\posix\\sys -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\stdc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\lwip -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\lwip\\apps -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\lwip\\priv -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\lwip\\prot -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\netif -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\netif\\ppp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\netif\\ppp\\polarssl -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\netif -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\netif\\ppp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\netif\\ppp\\polarssl -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\UdpNm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\WdgIf -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\WdgM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Cal -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Daq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Pag -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Pgm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Std -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\XcpOnEth -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\Callout -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\Config -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\Library\\Vfx_ComE2E -g2 --make-target=Mcal\\EB_Cfg\\src\\Port_PBcfg.o -t2 --language=-gcc,-volatile,+strings,-kanji --default-near-size=0 -O1 --default-a1-size=0 --default-a0-size=0 --source --align=0 --switch=auto --error-limit=42 -o Mcal\\EB_Cfg\\src\\Port_PBcfg.src ..\\Mcal\\EB_Cfg\\src\\Port_PBcfg.c"
	.compiler_name		"ctc"
	;source	'..\\Mcal\\EB_Cfg\\src\\Port_PBcfg.c'

	
$TC162
	
	.sdecl	'.rodata.Port_kConfiguration.Config.Cpu0.Unspecified',data,rom,cluster('Port_kConfiguration')
	.sect	'.rodata.Port_kConfiguration.Config.Cpu0.Unspecified'
	.align	4
Port_kConfiguration:	.type	object
	.size	Port_kConfiguration,952
	.byte	16,16,152,16
	.byte	16,16,128,16
	.byte	16,128,128,128
	.byte	16,16,16,16
	.space	1
	.byte	12
	.space	18
	.byte	16,16,152,16
	.byte	16,16,128,16
	.byte	16,128,128,128
	.byte	16,16,16,16
	.space	4
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	20
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	4
	.byte	136,16,16,136
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	20
	.byte	136,16,16,136
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	4
	.byte	16,16,16,176
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	20
	.byte	16,16,16,176
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	4
	.byte	176,176,176,176
	.byte	184,16,176,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	4
	.word	858993459,209715
	.space	8
	.byte	176,176,176,176
	.byte	184,16,176,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	4
	.byte	176,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	20
	.byte	176,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	4
	.byte	128,176,240,128
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	15
	.space	19
	.byte	128,176,240,128
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	4
	.byte	168,16,16,16
	.byte	16,16,16,160
	.byte	16,160,16,16
	.byte	16,16,16,16
	.byte	64,4
	.space	10
	.byte	64,4
	.space	2
	.byte	64,4
	.space	2
	.byte	168,16,16,16
	.byte	16,16,128,160
	.byte	16,160,128,16
	.byte	16,16,16,16
	.space	4
	.byte	16,16,128,128
	.byte	128,128,160,128
	.byte	128,16,16,16
	.byte	16,16,16,16
	.byte	64
	.space	19
	.byte	16,16,128,128
	.byte	128,128,160,128
	.byte	128,16,16,16
	.byte	16,16,16,16
	.space	4
	.byte	128,128,16,128
	.byte	16,16,128,128
	.space	7
	.byte	16
	.space	20
	.byte	128,128,16,128
	.byte	16,16,128,128
	.space	7
	.byte	16
	.space	9
	.byte	128,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16
	.space	25
	.byte	128,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16
	.space	4
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	20
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	4
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	20
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	4
	.byte	16,16,128,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	20
	.byte	16,16,128,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	4
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	168,16,152,152
	.byte	152,16,16,16
	.space	1
	.byte	28
	.space	18
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	168,16,152,152
	.byte	152,16,16,16
	.space	4
	.byte	16,168,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	20
	.byte	16,168,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	9
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	2
	.byte	16
	.space	25
	.byte	16,16,16,16
	.byte	16,16,16,16
	.space	2
	.byte	16
	.space	4
	.sdecl	'.rodata.Port_DiscSet.Config.Cpu0.Unspecified',data,rom,cluster('Port_DiscSet')
	.sect	'.rodata.Port_DiscSet.Config.Cpu0.Unspecified'
	.align	4
Port_DiscSet:	.type	object
	.size	Port_DiscSet,24
	.space	24
	.sdecl	'.rodata.Port_kLVDSConfig.Config.Cpu0.Unspecified',data,rom,cluster('Port_kLVDSConfig')
	.sect	'.rodata.Port_kLVDSConfig.Config.Cpu0.Unspecified'
	.align	4
Port_kLVDSConfig:	.type	object
	.size	Port_kLVDSConfig,112
	.word	21504,21504,-65536,-65536
	.word	-65536,-65536,-65536,-65536
	.word	-65536,-65536,-65536,-65536
	.word	4,-65536,4,4
	.word	21504,-65536,-65536,-65536
	.word	-65536,21504,21504,-65536
	.word	-65536,-65536,-65536,-65536
	.sdecl	'.rodata.Port_kPCSRConfig.Config.Cpu0.Unspecified',data,rom,cluster('Port_kPCSRConfig')
	.sect	'.rodata.Port_kPCSRConfig.Config.Cpu0.Unspecified'
	.align	4
Port_kPCSRConfig:	.type	object
	.size	Port_kPCSRConfig,20
	.space	4
	.word	95
	.space	12
	.sdecl	'.rodata.Port_Config.Config.Cpu0.Unspecified',data,rom,cluster('Port_Config')
	.sect	'.rodata.Port_Config.Config.Cpu0.Unspecified'
	.global	Port_Config
	.align	4
Port_Config:	.type	object
	.size	Port_Config,16
	.word	Port_kConfiguration,Port_DiscSet,Port_kLVDSConfig,Port_kPCSRConfig
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L3:
	.word	1487
	.half	3
	.word	.L4
	.byte	4
.L2:
	.byte	1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Port_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L5
	.byte	2,1,3
	.word	155
	.byte	4
	.byte	'__codeptr',0,1,1,1
	.word	157
	.byte	5
	.byte	'unsigned char',0,1,8,4
	.byte	'uint8',0,2,106,29
	.word	180
	.byte	5
	.byte	'unsigned short int',0,2,7,4
	.byte	'uint16',0,2,110,29
	.word	211
	.byte	5
	.byte	'unsigned long int',0,4,7,4
	.byte	'uint32',0,2,114,29
	.word	248
	.byte	5
	.byte	'unsigned int',0,4,7,4
	.byte	'unsigned_int',0,3,75,22
	.word	284
	.byte	6,4,194,1,9,16,7
	.byte	'PC0',0
	.word	180
	.byte	1,2,35,0,7
	.byte	'PC1',0
	.word	180
	.byte	1,2,35,1,7
	.byte	'PC2',0
	.word	180
	.byte	1,2,35,2,7
	.byte	'PC3',0
	.word	180
	.byte	1,2,35,3,7
	.byte	'PC4',0
	.word	180
	.byte	1,2,35,4,7
	.byte	'PC5',0
	.word	180
	.byte	1,2,35,5,7
	.byte	'PC6',0
	.word	180
	.byte	1,2,35,6,7
	.byte	'PC7',0
	.word	180
	.byte	1,2,35,7,7
	.byte	'PC8',0
	.word	180
	.byte	1,2,35,8,7
	.byte	'PC9',0
	.word	180
	.byte	1,2,35,9,7
	.byte	'PC10',0
	.word	180
	.byte	1,2,35,10,7
	.byte	'PC11',0
	.word	180
	.byte	1,2,35,11,7
	.byte	'PC12',0
	.word	180
	.byte	1,2,35,12,7
	.byte	'PC13',0
	.word	180
	.byte	1,2,35,13,7
	.byte	'PC14',0
	.word	180
	.byte	1,2,35,14,7
	.byte	'PC15',0
	.word	180
	.byte	1,2,35,15,0,4
	.byte	'Port_n_ControlType',0,4,214,1,3
	.word	321
	.byte	6,4,218,1,9,4,8
	.byte	'P0',0,1
	.word	180
	.byte	1,7,2,35,0,8
	.byte	'P1',0,1
	.word	180
	.byte	1,6,2,35,0,8
	.byte	'P2',0,1
	.word	180
	.byte	1,5,2,35,0,8
	.byte	'P3',0,1
	.word	180
	.byte	1,4,2,35,0,8
	.byte	'P4',0,1
	.word	180
	.byte	1,3,2,35,0,8
	.byte	'P5',0,1
	.word	180
	.byte	1,2,2,35,0,8
	.byte	'P6',0,1
	.word	180
	.byte	1,1,2,35,0,8
	.byte	'P7',0,1
	.word	180
	.byte	1,0,2,35,0,8
	.byte	'P8',0,1
	.word	180
	.byte	1,7,2,35,1,8
	.byte	'P9',0,1
	.word	180
	.byte	1,6,2,35,1,8
	.byte	'P10',0,1
	.word	180
	.byte	1,5,2,35,1,8
	.byte	'P11',0,1
	.word	180
	.byte	1,4,2,35,1,8
	.byte	'P12',0,1
	.word	180
	.byte	1,3,2,35,1,8
	.byte	'P13',0,1
	.word	180
	.byte	1,2,2,35,1,8
	.byte	'P14',0,1
	.word	180
	.byte	1,1,2,35,1,8
	.byte	'P15',0,1
	.word	180
	.byte	1,0,2,35,1,8
	.byte	'reserved',0,2
	.word	211
	.byte	16,0,2,35,2,0,4
	.byte	'Port_n_PinType',0,4,239,1,3
	.word	570
	.byte	6,4,131,2,9,56,7
	.byte	'PinControl',0
	.word	321
	.byte	16,2,35,0,7
	.byte	'PinLevel',0
	.word	570
	.byte	4,2,35,16,7
	.byte	'DriverStrength0',0
	.word	248
	.byte	4,2,35,20,7
	.byte	'DriverStrength1',0
	.word	248
	.byte	4,2,35,24,7
	.byte	'ModeChangeControl',0
	.word	570
	.byte	4,2,35,28,7
	.byte	'DirChangeControl',0
	.word	570
	.byte	4,2,35,32,7
	.byte	'PinControl2',0
	.word	321
	.byte	16,2,35,36,7
	.byte	'EmergencyStopConf',0
	.word	570
	.byte	4,2,35,52,0,4
	.byte	'Port_n_ConfigType',0,4,155,2,3
	.word	851
	.byte	6,4,161,2,9,28,7
	.byte	'LPCR0',0
	.word	248
	.byte	4,2,35,0,7
	.byte	'LPCR1',0
	.word	248
	.byte	4,2,35,4,7
	.byte	'LPCR2',0
	.word	248
	.byte	4,2,35,8,7
	.byte	'LPCR3',0
	.word	248
	.byte	4,2,35,12,7
	.byte	'LPCR4',0
	.word	248
	.byte	4,2,35,16,7
	.byte	'LPCR5',0
	.word	248
	.byte	4,2,35,20,7
	.byte	'LPCR6',0
	.word	248
	.byte	4,2,35,24,0,4
	.byte	'Port_n_LVDSConfigType',0,4,185,2,3
	.word	1074
	.byte	4
	.byte	'Port_n_PCSRConfigType',0,4,189,2,16
	.word	248
	.byte	9
	.word	851
	.byte	3
	.word	1248
	.byte	9
	.word	248
	.byte	3
	.word	1258
	.byte	9
	.word	1074
	.byte	3
	.word	1268
	.byte	9
	.word	248
	.byte	3
	.word	1278
	.byte	6,4,196,2,9,16,7
	.byte	'PortConfigSetPtr',0
	.word	1253
	.byte	4,2,35,0,7
	.byte	'PDiscSet',0
	.word	1263
	.byte	4,2,35,4,7
	.byte	'Port_LVDSConfigTypePtr',0
	.word	1273
	.byte	4,2,35,8,7
	.byte	'Port_PCSRConfigTypePtr',0
	.word	1283
	.byte	4,2,35,12,0,4
	.byte	'Port_ConfigType',0,4,212,2,3
	.word	1288
.L16:
	.byte	9
	.word	1288
	.byte	10,184,7
	.word	851
	.byte	11,16,0
.L17:
	.byte	9
	.word	1433
	.byte	10,24
	.word	248
	.byte	11,5,0
.L18:
	.byte	9
	.word	1448
	.byte	10,112
	.word	1074
	.byte	11,3,0
.L19:
	.byte	9
	.word	1462
	.byte	10,20
	.word	248
	.byte	11,4,0
.L20:
	.byte	9
	.word	1476
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L4:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,21,0,54,15,0,0,3,15,0,73,19,0,0,4,22,0,3,8,58,15,59,15
	.byte	57,15,73,19,0,0,5,36,0,3,8,11,15,62,15,0,0,6,19,1,58,15,59,15,57,15,11,15,0,0,7,13,0,3,8,73,19,11,15,56
	.byte	9,0,0,8,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,9,38,0,73,19,0,0,10,1,1,11,15,73,19,0,0,11,33,0,47,15
	.byte	0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L5:
	.word	.L22-.L21
.L21:
	.half	3
	.word	.L24-.L23
.L23:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Platform',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc\\inc',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Port\\ssc\\inc',0,0
	.byte	'..\\Mcal\\EB_Cfg\\src\\Port_PBcfg.c',0,0,0,0
	.byte	'Platform_Types.h',0,1,0,0
	.byte	'Mcal_Compiler.h',0,2,0,0
	.byte	'Port.h',0,3,0,0,0
.L24:
.L22:
	.sdecl	'.debug_info',debug,cluster('Port_Config')
	.sect	'.debug_info'
.L6:
	.word	181
	.half	3
	.word	.L7
	.byte	4,1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Port_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Port_Config',0,1,151,33,23
	.word	.L16
	.byte	1,5,3
	.word	Port_Config
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Port_Config')
	.sect	'.debug_abbrev'
.L7:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('Port_kConfiguration')
	.sect	'.debug_info'
.L8:
	.word	188
	.half	3
	.word	.L9
	.byte	4,1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Port_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Port_kConfiguration',0,1,234,2,32
	.word	.L17
	.byte	5,3
	.word	Port_kConfiguration
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Port_kConfiguration')
	.sect	'.debug_abbrev'
.L9:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Port_DiscSet')
	.sect	'.debug_info'
.L10:
	.word	181
	.half	3
	.word	.L11
	.byte	4,1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Port_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Port_DiscSet',0,1,132,30,21
	.word	.L18
	.byte	5,3
	.word	Port_DiscSet
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Port_DiscSet')
	.sect	'.debug_abbrev'
.L11:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Port_kLVDSConfig')
	.sect	'.debug_info'
.L12:
	.word	185
	.half	3
	.word	.L13
	.byte	4,1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Port_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Port_kLVDSConfig',0,1,252,30,36
	.word	.L19
	.byte	5,3
	.word	Port_kLVDSConfig
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Port_kLVDSConfig')
	.sect	'.debug_abbrev'
.L13:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Port_kPCSRConfig')
	.sect	'.debug_info'
.L14:
	.word	185
	.half	3
	.word	.L15
	.byte	4,1
	.byte	'..\\Mcal\\EB_Cfg\\src\\Port_PBcfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'Port_kPCSRConfig',0,1,177,32,36
	.word	.L20
	.byte	5,3
	.word	Port_kPCSRConfig
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Port_kPCSRConfig')
	.sect	'.debug_abbrev'
.L15:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0

; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	     1  /*******************************************************************************
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	     2  **                                                                            **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	     3  ** Copyright (C) Infineon Technologies (2021)                                 **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	     4  **                                                                            **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	     5  ** All rights reserved.                                                       **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	     6  **                                                                            **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	     7  ** This document contains proprietary information belonging to Infineon       **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	     8  ** Technologies. Passing on and copying of this document, and communication   **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	     9  ** of its contents is not permitted without prior written authorization.      **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    10  **                                                                            **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    11  ********************************************************************************
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    12  **                                                                            **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    13  **  FILENAME  : Port_PBCfg.c                                                  **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    14  **                                                                            **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    15  **  VERSION   : 14.0.0                                                        **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    16  **                                                                            **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    17  **  DATE, TIME: 2024-03-23, 17:23:55          !!!IGNORE-LINE!!!               **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    18  **                                                                            **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    19  **  GENERATOR : Build b191017-0938            !!!IGNORE-LINE!!!               **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    20  **                                                                            **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    21  **  BSW MODULE DECRIPTION : Port.bmd                                          **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    22  **                                                                            **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    23  **  VARIANT   : Variant PB                                                    **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    24  **                                                                            **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    25  **  PLATFORM  : Infineon AURIX2G                                              **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    26  **                                                                            **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    27  **  AUTHOR    : DL-AUTOSAR-Engineering                                        **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    28  **                                                                            **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    29  **  VENDOR    : Infineon Technologies                                         **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    30  **                                                                            **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    31  **  DESCRIPTION  : Port configuration generated out of ECUC file              **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    32  **                                                                            **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    33  **  SPECIFICATION(S) : Specification of Port Driver, AUTOSAR Release 4.2.2    **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    34  **                     and AUTOSAR Release 4.4.0                              **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    35  **                                                                            **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    36  ** MAY BE CHANGED BY USER : no                                                **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    37  **                                                                            **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    38  *******************************************************************************/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    39  /*******************************************************************************
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    40  **                      Includes                                              **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    41  *******************************************************************************/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    42  /* Inclusion of Port Header file */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    43  #include "Port.h"
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    44  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    45      
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    46    /*******************************************************************************
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    47    **                      Private Macro Definitions                             **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    48    *******************************************************************************/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    49    /* Macro definition for PORT pad drive control register Pn_PDR0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    50    /* MISRA2012_RULE_4_9_JUSTIFICATION: Function like macros are used
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    51    to calculate 32bit value for the register PDR0. This function like
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    52    macro directly updates the register and reduces the code complexity
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    53    and improves readability.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    54    #define  Portx_lPdrConfig1(Pd0,Pd1,Pd2,Pd3,Pd4,Pd5,Pd6,Pd7)                    \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    55    ( ((uint32)(Pd7) << (uint32)28) | ((uint32)(Pd6) << (uint32)24) |              \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    56    ((uint32)(Pd5) << (uint32)20) | ((uint32)(Pd4) << (uint32)16) |                \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    57    ((uint32)(Pd3) << (uint32)12) |  ((uint32)(Pd2) << (uint32)8)  |               \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    58    ((uint32)(Pd1) << (uint32)4)  | (uint32)(Pd0)                                  \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    59    )
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    60  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    61    /* Macro definition for PORT pad drive control register Pn_PDR1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    62    /* MISRA2012_RULE_4_9_JUSTIFICATION: Function like macros are used
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    63    to calculate 32bit value for the register PDR1. This function like
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    64    macro directly updates the register and reduces the code complexity
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    65    and improves readability.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    66    #define  Portx_lPdrConfig2(Pd8,Pd9,Pd10,Pd11,Pd12,Pd13,Pd14,Pd15)              \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    67    ( ((uint32)(Pd15) << (uint32)28) | ((uint32)(Pd14) << (uint32)24) |            \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    68    ((uint32)(Pd13) << (uint32)20) | ((uint32)(Pd12) << (uint32)16) |              \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    69    ((uint32)(Pd11) << (uint32)12)|  ((uint32)(Pd10) << (uint32)8)  |              \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    70    ((uint32)(Pd9) << (uint32)4) | (uint32)(Pd8)                                   \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    71    )
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    72    /* Macro definition for PORT Pad Disable Control Register */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    73    /* MISRA2012_RULE_4_9_JUSTIFICATION: Function like macros are used
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    74    to calculate register values. This function like macro directly
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    75    updates the register and reduces the code complexity and improves
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    76    readability.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    77      #define Port_lDiscSet(b0,b1,b2,b3,b4,b5,b6,b7,b8,b9,b10,b11,b12,b13,b14,b15) \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    78      ((uint16)(                                                                   \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    79      (uint32)(b0) | ((uint32)(b1) << (uint32)1) |                                 \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    80      ((uint32)(b2) << (uint32)2) | ((uint32)(b3) << (uint32)3) |                  \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    81      ((uint32)(b4) << (uint32)4) | ((uint32)(b5) << (uint32)5) |                  \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    82      ((uint32)(b6) << (uint32)6) | ((uint32)(b7) << (uint32)7) |                  \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    83      ((uint32)(b8) << (uint32)8) | ((uint32)(b9) << (uint32)9) |                  \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    84      ((uint32)(b10) << (uint32)10) | ((uint32)(b11) << (uint32)11) |              \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    85      ((uint32)(b12) << (uint32)12) | ((uint32)(b13)<< (uint32)13) |               \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    86      ((uint32)(b14) << (uint32)14) | ((uint32)(b15) << (uint32)15)                \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    87      ))
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    88    /* Macro definition for PORT Pad Disable Control Register */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    89    /* MISRA2012_RULE_4_9_JUSTIFICATION: Function like macros are used
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    90    to calculate register values. This function like macro directly
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    91    updates the register and reduces the code complexity and improves
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    92    readability.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    93    #define Port_lPcsr(b0,b1,b2,b3,b4,b5,b6,b7,b8,b9,b10,b11,b12,b13,b14,b15)      \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    94    ((uint32)(                                                                     \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    95    ((uint32)(b0)) | ((uint32)(b1) << (uint32)1) |                                 \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    96    ((uint32)(b2) << (uint32)2) | ((uint32)(b3) << (uint32)3) |                    \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    97    ((uint32)(b4) << (uint32)4) | ((uint32)(b5) << (uint32)5) |                    \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    98    ((uint32)(b6) << (uint32)6) | ((uint32)(b7) << (uint32)7) |                    \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	    99    ((uint32)(b8) << (uint32)8) | ((uint32)(b9) << (uint32)9) |                    \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   100    ((uint32)(b10) << (uint32)10) | ((uint32)(b11) << (uint32)11) |                \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   101    ((uint32)(b12) << (uint32)12) | ((uint32)(b13) << (uint32)13) |                \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   102    ((uint32)(b14) << (uint32)14) | ((uint32)(b15) << (uint32)15)                  \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   103    ))
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   104    /* Macro definition for PORT LPCR register for LVDS */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   105    /* MISRA2012_RULE_4_9_JUSTIFICATION: Function like macros are used
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   106    to calculate register values. This function like macro directly
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   107    updates the register and reduces the code complexity and improves
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   108    readability.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   109      #define Port_lLvds(REN_CTRL,RX_EN,TERM,LRTXERM,LVDSM,PS,TEN_CTRL,TX_EN,\ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   110      VIDFFADJ,VOSDYN,VOSEXT,TX_PD,TX_PWDPD)                                       \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   111      ((uint32)(                                                                   \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   112      ((uint32)(REN_CTRL)) | ((uint32)(RX_EN) << (uint32)1) |                      \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   113      ((uint32)(TERM) << (uint32)2) | ((uint32)(LRTXERM) << (uint32)3) |           \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   114      ((uint32)(LVDSM) << (uint32)6) |((uint32)(PS) << (uint32)7) |                \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   115      ((uint32)(TEN_CTRL) << (uint32)8) |                                          \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   116      ((uint32)(TX_EN) << (uint32)9) |((uint32)(VIDFFADJ) << (uint32)10) |         \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   117      ((uint32)(VOSDYN) << (uint32)12) | ((uint32)(VOSEXT) << (uint32)13)|         \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   118      ((uint32)(TX_PD) << (uint32)14) | ((uint32)(TX_PWDPD) << (uint32)15)         \ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   119      ))
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   120  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   121  /*******************************************************************************
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   122  **                      Global Constant Definitions                           **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   123  *******************************************************************************/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   124  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   125  #define PORT_START_SEC_CONFIG_DATA_ASIL_B_GLOBAL_UNSPECIFIED
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   126  /* MISRA2012_RULE_4_10_JUSTIFICATION: To be compliant with autosar guidelines
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   127  Port_Memmap.h header is included without safegaurd.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   128  #include "Port_MemMap.h"
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   129  /*******************************************************************************
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   130  **                      Configuration Options                                 **
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   131  *******************************************************************************/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   132  /*
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   133  Container : PortPinConfiguration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   134  */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   135  /* Macros to define pin Default Input Output control value */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   136  #define  PORT_PIN_DEFAULT                   (0x10U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   137  /*
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   138  Configuration Options: Physical pin level
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   139  -LOW  (Low Volatage Level)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   140  -HIGH (High Voltage Level)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   141  */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   142  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   143  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   144  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   145  #define PORT_PIN_LEVEL_LOW    (0x00U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   146  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   147  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   148  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   149  #define PORT_PIN_LEVEL_HIGH   (0x01U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   150  /*
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   151  Configuration Options: Pin input pull resistor
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   152  -NO PULL
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   153  -PULL DOWN
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   154  -PULL UP
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   155  */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   156  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   157  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   158  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   159  #define PORT_PIN_IN_PULL_UP     (0x10U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   160  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   161  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   162  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   163  #define PORT_PIN_IN_PULL_DOWN   (0x08U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   164  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   165  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   166  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   167  #define PORT_PIN_IN_NO_PULL     (0x00U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   168  /*
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   169  Configuration Options: Pin driver strength
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   170  */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   171  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   172  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   173  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   174  #define RFAST_PORT_PIN_STRONG_DRIVER_SHARP_EDGE  (0x0U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   175  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   176  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   177  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   178  #define RFAST_PORT_PIN_STRONG_DRIVER_MEDIUM_EDGE (0x1U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   179  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   180  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   181  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   182  #define RFAST_PORT_PIN_MEDIUM_DRIVER             (0x2U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   183  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   184  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   185  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   186  #define RFAST_PORT_PIN_RGMII_DRIVER              (0x3U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   187  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   188  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   189  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   190  #define RFAST_PORT_PIN_DEFAULT_DRIVER            (0x0U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   191  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   192  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   193  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   194  #define FAST_PORT_PIN_STRONG_DRIVER_SHARP_EDGE  (0x0U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   195  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   196  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   197  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   198  #define FAST_PORT_PIN_STRONG_DRIVER_MEDIUM_EDGE (0x1U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   199  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   200  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   201  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   202  #define FAST_PORT_PIN_MEDIUM_DRIVER             (0x2U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   203  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   204  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   205  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   206  #define FAST_PORT_PIN_DEFAULT_DRIVER            (0x0U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   207  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   208  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   209  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   210  #define SLOW_PORT_PIN_MEDIUM_DRIVER_SHARP_EDGE  (0x0U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   211  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   212  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   213  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   214  #define SLOW_PORT_PIN_MEDIUM_DRIVER             (0x1U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   215  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   216  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   217  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   218  #define SLOW_PORT_PIN_DEFAULT_DRIVER            (0x0U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   219  /* Pin driver strength value for the non available pins*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   220  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   221  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   222  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   223  #define  PORT_PIN_PAD_STRENGTH_DEFAULT      (0x0U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   224  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   225  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   226  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   227  #define  PORT_PIN_PAD_LEVEL_DEFAULT         (0x0U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   228  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   229  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   230  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   231  #define  PORT_PIN_PAD_DEFAULT               (0x0U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   232  /*
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   233  Configuration Options: Pin output characteristics
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   234  -PUSHPULL
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   235  -OPENDRAIN
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   236  */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   237  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   238  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   239  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   240  #define PORT_PIN_OUT_PUSHPULL     (0x00U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   241  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   242  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   243  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   244  #define PORT_PIN_OUT_OPENDRAIN    (0x40U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   245  /*
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   246  Configuration Options: Pin Pad Level
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   247  */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   248  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   249  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   250  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   251  #define PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE  (0x0U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   252  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   253  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   254  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   255  #define PORT_INPUT_LEVEL_TTL_3_3V       (0xCU)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   256  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   257  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   258  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   259  #define PORT_INPUT_LEVEL_TTL_5_0V       (0x8U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   260  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   261  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   262  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   263  #define PORT_RGMII_INPUT      (0x03U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   264  /* For the Px_DISC register value set */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   265  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   266  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   267  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   268  #define PORT_PIN_ANALOG_INPUT_ENABLE  (0x1U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   269  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   270  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   271  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   272  #define PORT_PIN_ANALOG_INPUT_DISABLE (0x0U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   273  /* For PCSR register */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   274  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   275  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   276  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   277  #define PORT_PCSR_ENABLE  (0x1U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   278  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   279  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   280  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   281  #define PORT_PCSR_DISABLE (0x0U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   282  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   283  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   284  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   285  #define PORT_PCSR_DEFAULT   (0x0U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   286  /* For Pn_LPCR registers wrt LVDSH pads */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   287  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   288  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   289  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   290  #define PORT_LVDS_PORT_CONTROLLED           (0x0U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   291  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   292  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   293  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   294  #define PORT_LVDS_HSCT_CONTROLLED           (0x1U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   295  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   296  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   297  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   298  #define PORT_LVDS_ENABLE                    (0x1U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   299  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   300  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   301  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   302  #define PORT_LVDS_DISABLE                   (0x0U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   303  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   304  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   305  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   306  #define PORT_LVDS_INTERNAL_TERMINATION      (0x1U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   307  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   308  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   309  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   310  #define PORT_LVDS_EXTERNAL_TERMINATION      (0x0U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   311  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   312  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   313  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   314  #define PORT_LVDS_POLY_RESISTOR_TERM        (0x0U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   315  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   316  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   317  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   318  #define PORT_LVDS_LVDSM                     (0x1U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   319  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   320  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   321  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   322  #define PORT_LVDS_LVDSH                     (0x0U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   323  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   324  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   325  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   326  #define PAD_SUPPLY_3_3V                     (0x0U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   327  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   328  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   329  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   330  #define PAD_SUPPLY_5_0V                    (0x1U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   331  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   332  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   333  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   334  #define PORT_LVDS_LVDS_VDIFF_ADJ            (0x1U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   335  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   336  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   337  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   338  #define PORT_LVDS_VOSDYN                    (0x1U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   339  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   340  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   341  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   342  #define PORT_LVDS_VOSEXT                    (0x0U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   343  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   344  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   345  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   346  #define PORT_LVDS_POWER_DOWN                (0x1U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   347  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   348  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   349  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   350  #define PORT_LVDS_TX_PWDPD_ENABLE           (0x1U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   351  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   352  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   353  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   354  #define PORT_LVDS_TX_PWDPD_DISABLE          (0x0U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   355  /* MISRA2012_RULE_2_5_JUSTIFICATION: Local Macros used in the configuration
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   356  structures for generation values for structure members. The use of the macros
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   357  in code is dependent on user configuration and hence the macros cant be removed.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   358  #define PORT_LVDS_DEFAULT                   (0x0U)
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   359  /******************************************************************************/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   360      
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   361      
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   362  static const Port_n_ConfigType Port_kConfiguration[] =
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   363  {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   364    /*                              Port0                       */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   365    {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   366      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   367      
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   368      /* Port pins direction, characteristics and mode configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   369      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   370      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   371      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   372      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   373      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   374      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   375      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   376      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   377      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   378      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   379      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   380      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT3),/*Pin 2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   381      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   382      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   383      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   384      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   385      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   386      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   387      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   388      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   389      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   390      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   391      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   392      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   393      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   394      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   395      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   396      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   397      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   398      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   399      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   400      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   401      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   402      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   403      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   404      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   405      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   406      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   407      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   408      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   409      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   410      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   411      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   412      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   413      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   414      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   415      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   416      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   417      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   418      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   419      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   420      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   421      (PORT_PIN_DEFAULT),/*Pin 13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   422      (PORT_PIN_DEFAULT),/*Pin 14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   423      (PORT_PIN_DEFAULT) /*Pin 15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   424  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   425      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   426      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   427      /* Port pins initial level configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   428        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   429        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   430        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   431        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   432        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   433        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   434        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   435        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   436        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   437        PORT_PIN_LEVEL_LOW,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   438        PORT_PIN_LEVEL_HIGH,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   439        PORT_PIN_LEVEL_HIGH,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   440        PORT_PIN_LEVEL_LOW,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   441        0U,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   442        0U,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   443        0U,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   444        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   445      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   446      /* Port pins drive strength1 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   447      Portx_lPdrConfig1(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   448        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   449        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   450        (PORT_PIN_PAD_LEVEL_DEFAULT|SLOW_PORT_PIN_DEFAULT_DRIVER),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   451        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   452        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   453        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   454        (PORT_PIN_PAD_LEVEL_DEFAULT|SLOW_PORT_PIN_DEFAULT_DRIVER),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   455        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   456                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   457      /* Port pins drive strength2 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   458      Portx_lPdrConfig2(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   459        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   460        (PORT_PIN_PAD_LEVEL_DEFAULT|SLOW_PORT_PIN_DEFAULT_DRIVER),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   461        (PORT_PIN_PAD_LEVEL_DEFAULT|SLOW_PORT_PIN_DEFAULT_DRIVER),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   462        (PORT_PIN_PAD_LEVEL_DEFAULT|SLOW_PORT_PIN_DEFAULT_DRIVER),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   463        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   464        (PORT_PIN_PAD_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   465        (PORT_PIN_PAD_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   466        (PORT_PIN_PAD_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   467                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   468      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   469      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   470      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   471      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   472      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   473      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   474      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   475      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   476      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   477      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   478      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   479      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   480      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   481      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   482      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   483      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   484      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   485      0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   486  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   487      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   488      {/* Port pin run time direction changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   489        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   490        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   491        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   492        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   493        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   494        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   495        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   496        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   497        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   498        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   499        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   500        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   501        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   502        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   503        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   504        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   505        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   506  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   507      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   508      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   509      /* Port pins direction, characteristics and mode configuration if
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   510      direction is changeable */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   511      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   512      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   513      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   514        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   515      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   516      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   517      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   518        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   519      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   520      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   521      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   522        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT3),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   523      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   524      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   525      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   526        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   527      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   528      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   529      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   530        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   531      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   532      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   533      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   534        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   535      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   536      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   537      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   538        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   539      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   540      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   541      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   542        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   543      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   544      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   545      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   546        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   547      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   548      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   549      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   550        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   551      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   552      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   553      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   554        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   555      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   556      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   557      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   558        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   559      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   560      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   561      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   562        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   563        (PORT_PIN_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   564        (PORT_PIN_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   565        (PORT_PIN_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   566      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   567      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   568        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   569        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   570        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   571        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   572        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   573        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   574        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   575        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   576        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   577        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   578        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   579        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   580        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   581        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   582        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   583        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   584        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   585  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   586      }
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   587    },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   588    /*                              Port1                       */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   589    {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   590      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   591      
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   592      /* Port pins direction, characteristics and mode configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   593      (PORT_PIN_DEFAULT),/*Pin 0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   594      (PORT_PIN_DEFAULT),/*Pin 1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   595      (PORT_PIN_DEFAULT),/*Pin 2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   596      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   597      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   598      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   599      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   600      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   601      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   602      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   603      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   604      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   605      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   606      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   607      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   608      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   609      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   610      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   611      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   612      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   613      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   614      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   615      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   616      (PORT_PIN_DEFAULT),/*Pin 8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   617      (PORT_PIN_DEFAULT),/*Pin 9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   618      (PORT_PIN_DEFAULT),/*Pin 10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   619      (PORT_PIN_DEFAULT),/*Pin 11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   620      (PORT_PIN_DEFAULT),/*Pin 12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   621      (PORT_PIN_DEFAULT),/*Pin 13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   622      (PORT_PIN_DEFAULT),/*Pin 14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   623      (PORT_PIN_DEFAULT) /*Pin 15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   624  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   625      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   626      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   627      /* Port pins initial level configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   628        0U,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   629        0U,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   630        0U,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   631        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   632        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   633        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   634        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   635        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   636        0U,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   637        0U,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   638        0U,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   639        0U,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   640        0U,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   641        0U,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   642        0U,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   643        0U,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   644        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   645      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   646      /* Port pins drive strength1 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   647      Portx_lPdrConfig1(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   648        (PORT_PIN_PAD_DEFAULT),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   649        (PORT_PIN_PAD_DEFAULT),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   650        (PORT_PIN_PAD_DEFAULT),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   651        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   652        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   653        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   654        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   655        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   656                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   657      /* Port pins drive strength2 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   658      Portx_lPdrConfig2(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   659        (PORT_PIN_PAD_DEFAULT),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   660        (PORT_PIN_PAD_DEFAULT),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   661        (PORT_PIN_PAD_DEFAULT),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   662        (PORT_PIN_PAD_DEFAULT),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   663        (PORT_PIN_PAD_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   664        (PORT_PIN_PAD_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   665        (PORT_PIN_PAD_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   666        (PORT_PIN_PAD_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   667                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   668      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   669      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   670      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   671      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   672      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   673      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   674      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   675      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   676      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   677      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   678      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   679      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   680      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   681      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   682      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   683      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   684      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   685      0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   686  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   687      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   688      {/* Port pin run time direction changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   689        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   690        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   691        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   692        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   693        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   694        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   695        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   696        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   697        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   698        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   699        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   700        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   701        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   702        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   703        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   704        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   705        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   706  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   707      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   708      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   709      /* Port pins direction, characteristics and mode configuration if
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   710      direction is changeable */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   711        (PORT_PIN_DEFAULT),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   712        (PORT_PIN_DEFAULT),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   713        (PORT_PIN_DEFAULT),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   714      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   715      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   716      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   717        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   718      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   719      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   720      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   721        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   722      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   723      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   724      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   725        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   726      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   727      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   728      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   729        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   730      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   731      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   732      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   733        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   734        (PORT_PIN_DEFAULT),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   735        (PORT_PIN_DEFAULT),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   736        (PORT_PIN_DEFAULT),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   737        (PORT_PIN_DEFAULT),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   738        (PORT_PIN_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   739        (PORT_PIN_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   740        (PORT_PIN_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   741        (PORT_PIN_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   742      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   743      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   744        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   745        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   746        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   747        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   748        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   749        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   750        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   751        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   752        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   753        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   754        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   755        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   756        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   757        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   758        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   759        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   760        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   761  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   762      }
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   763    },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   764    /*                              Port2                       */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   765    {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   766      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   767      
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   768      /* Port pins direction, characteristics and mode configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   769      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   770      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   771      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   772      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT1),/*Pin 0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   773      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   774      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   775      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   776      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   777      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   778      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   779      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   780      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   781      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   782      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   783      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   784      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT1),/*Pin 3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   785      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   786      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   787      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   788      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   789      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   790      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   791      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   792      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   793      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   794      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   795      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   796      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   797      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   798      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   799      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   800      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   801      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   802      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   803      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   804      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   805      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   806      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   807      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   808      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   809      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   810      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   811      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   812      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   813      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   814      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   815      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   816      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   817      (PORT_PIN_DEFAULT),/*Pin 12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   818      (PORT_PIN_DEFAULT),/*Pin 13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   819      (PORT_PIN_DEFAULT),/*Pin 14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   820      (PORT_PIN_DEFAULT) /*Pin 15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   821  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   822      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   823      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   824      /* Port pins initial level configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   825        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   826        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   827        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   828        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   829        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   830        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   831        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   832        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   833        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   834        PORT_PIN_LEVEL_LOW,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   835        PORT_PIN_LEVEL_LOW,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   836        PORT_PIN_LEVEL_LOW,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   837        0U,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   838        0U,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   839        0U,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   840        0U,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   841        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   842      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   843      /* Port pins drive strength1 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   844      Portx_lPdrConfig1(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   845        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   846        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   847        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   848        (PORT_PIN_PAD_LEVEL_DEFAULT|SLOW_PORT_PIN_DEFAULT_DRIVER),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   849        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   850        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   851        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   852        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   853                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   854      /* Port pins drive strength2 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   855      Portx_lPdrConfig2(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   856        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   857        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   858        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   859        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   860        (PORT_PIN_PAD_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   861        (PORT_PIN_PAD_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   862        (PORT_PIN_PAD_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   863        (PORT_PIN_PAD_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   864                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   865      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   866      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   867      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   868      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   869      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   870      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   871      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   872      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   873      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   874      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   875      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   876      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   877      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   878      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   879      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   880      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   881      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   882      0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   883  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   884      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   885      {/* Port pin run time direction changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   886        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   887        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   888        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   889        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   890        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   891        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   892        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   893        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   894        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   895        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   896        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   897        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   898        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   899        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   900        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   901        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   902        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   903  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   904      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   905      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   906      /* Port pins direction, characteristics and mode configuration if
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   907      direction is changeable */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   908      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   909      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   910      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   911        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT1),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   912      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   913      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   914      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   915        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   916      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   917      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   918      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   919        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   920      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   921      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   922      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   923        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT1),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   924      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   925      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   926      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   927        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   928      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   929      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   930      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   931        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   932      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   933      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   934      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   935        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   936      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   937      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   938      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   939        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   940      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   941      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   942      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   943        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   944      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   945      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   946      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   947        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   948      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   949      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   950      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   951        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   952      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   953      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   954      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   955        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   956        (PORT_PIN_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   957        (PORT_PIN_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   958        (PORT_PIN_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   959        (PORT_PIN_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   960      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   961      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   962        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   963        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   964        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   965        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   966        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   967        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   968        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   969        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   970        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   971        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   972        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   973        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   974        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   975        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   976        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   977        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   978        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   979  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   980      }
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   981    },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   982    /*                              Port10                       */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   983    {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   984      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   985      
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   986      /* Port pins direction, characteristics and mode configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   987      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   988      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   989      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   990      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   991      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   992      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   993      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   994      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   995      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   996      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   997      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   998      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	   999      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1000      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1001      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1002      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT6),/*Pin 3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1003      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1004      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1005      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1006      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1007      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1008      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1009      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1010      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1011      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1012      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1013      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1014      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1015      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1016      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1017      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1018      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1019      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1020      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1021      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1022      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1023      (PORT_PIN_DEFAULT),/*Pin 9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1024      (PORT_PIN_DEFAULT),/*Pin 10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1025      (PORT_PIN_DEFAULT),/*Pin 11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1026      (PORT_PIN_DEFAULT),/*Pin 12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1027      (PORT_PIN_DEFAULT),/*Pin 13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1028      (PORT_PIN_DEFAULT),/*Pin 14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1029      (PORT_PIN_DEFAULT) /*Pin 15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1030  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1031      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1032      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1033      /* Port pins initial level configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1034        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1035        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1036        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1037        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1038        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1039        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1040        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1041        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1042        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1043        0U,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1044        0U,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1045        0U,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1046        0U,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1047        0U,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1048        0U,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1049        0U,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1050        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1051      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1052      /* Port pins drive strength1 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1053      Portx_lPdrConfig1(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1054        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1055        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1056        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1057        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1058        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1059        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1060        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1061        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1062                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1063      /* Port pins drive strength2 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1064      Portx_lPdrConfig2(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1065        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1066        (PORT_PIN_PAD_DEFAULT),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1067        (PORT_PIN_PAD_DEFAULT),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1068        (PORT_PIN_PAD_DEFAULT),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1069        (PORT_PIN_PAD_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1070        (PORT_PIN_PAD_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1071        (PORT_PIN_PAD_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1072        (PORT_PIN_PAD_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1073                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1074      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1075      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1076      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1077      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1078      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1079      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1080      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1081      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1082      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1083      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1084      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1085      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1086      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1087      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1088      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1089      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1090      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1091      0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1092  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1093      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1094      {/* Port pin run time direction changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1095        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1096        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1097        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1098        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1099        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1100        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1101        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1102        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1103        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1104        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1105        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1106        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1107        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1108        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1109        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1110        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1111        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1112  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1113      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1114      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1115      /* Port pins direction, characteristics and mode configuration if
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1116      direction is changeable */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1117      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1118      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1119      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1120        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1121      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1122      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1123      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1124        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1125      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1126      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1127      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1128        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1129      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1130      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1131      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1132        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT6),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1133      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1134      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1135      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1136        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1137      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1138      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1139      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1140        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1141      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1142      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1143      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1144        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1145      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1146      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1147      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1148        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1149      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1150      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1151      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1152        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1153        (PORT_PIN_DEFAULT),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1154        (PORT_PIN_DEFAULT),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1155        (PORT_PIN_DEFAULT),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1156        (PORT_PIN_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1157        (PORT_PIN_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1158        (PORT_PIN_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1159        (PORT_PIN_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1160      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1161      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1162        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1163        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1164        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1165        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1166        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1167        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1168        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1169        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1170        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1171        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1172        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1173        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1174        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1175        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1176        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1177        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1178        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1179  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1180      }
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1181    },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1182    /*                              Port11                       */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1183    {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1184      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1185      
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1186      /* Port pins direction, characteristics and mode configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1187      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1188      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1189      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1190      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT6),/*Pin 0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1191      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1192      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1193      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1194      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT6),/*Pin 1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1195      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1196      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1197      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1198      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT6),/*Pin 2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1199      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1200      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1201      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1202      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT6),/*Pin 3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1203      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1204      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1205      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1206      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT7),/*Pin 4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1207      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1208      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1209      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1210      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1211      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1212      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1213      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1214      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT6),/*Pin 6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1215      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1216      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1217      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1218      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1219      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1220      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1221      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1222      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1223      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1224      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1225      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1226      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1227      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1228      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1229      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1230      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1231      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1232      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1233      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1234      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1235      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1236      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1237      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1238      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1239      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1240      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1241      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1242      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1243      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1244      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1245      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1246      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1247      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1248      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1249      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1250      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO) /*Pin 15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1251  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1252      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1253      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1254      /* Port pins initial level configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1255        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1256        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1257        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1258        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1259        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1260        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1261        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1262        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1263        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1264        PORT_PIN_LEVEL_LOW,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1265        PORT_PIN_LEVEL_LOW,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1266        PORT_PIN_LEVEL_LOW,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1267        PORT_PIN_LEVEL_LOW,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1268        PORT_PIN_LEVEL_LOW,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1269        PORT_PIN_LEVEL_LOW,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1270        PORT_PIN_LEVEL_LOW,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1271        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1272      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1273      /* Port pins drive strength1 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1274      Portx_lPdrConfig1(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1275        (PORT_PIN_PAD_LEVEL_DEFAULT|RFAST_PORT_PIN_RGMII_DRIVER),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1276        (PORT_PIN_PAD_LEVEL_DEFAULT|RFAST_PORT_PIN_RGMII_DRIVER),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1277        (PORT_PIN_PAD_LEVEL_DEFAULT|RFAST_PORT_PIN_RGMII_DRIVER),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1278        (PORT_PIN_PAD_LEVEL_DEFAULT|RFAST_PORT_PIN_RGMII_DRIVER),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1279        (PORT_PIN_PAD_LEVEL_DEFAULT|RFAST_PORT_PIN_RGMII_DRIVER),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1280        (PORT_RGMII_INPUT|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1281        (PORT_PIN_PAD_LEVEL_DEFAULT|RFAST_PORT_PIN_RGMII_DRIVER),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1282        (PORT_RGMII_INPUT|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1283                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1284      /* Port pins drive strength2 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1285      Portx_lPdrConfig2(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1286        (PORT_RGMII_INPUT|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1287        (PORT_RGMII_INPUT|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1288        (PORT_RGMII_INPUT|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1289        (PORT_RGMII_INPUT|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1290        (PORT_RGMII_INPUT|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1291        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1292        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1293        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1294                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1295      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1296      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1297      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1298      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1299      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1300      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1301      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1302      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1303      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1304      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1305      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1306      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1307      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1308      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1309      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1310      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1311      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1312      0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1313  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1314      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1315      {/* Port pin run time direction changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1316        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1317        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1318        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1319        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1320        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1321        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1322        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1323        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1324        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1325        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1326        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1327        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1328        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1329        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1330        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1331        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1332        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1333  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1334      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1335      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1336      /* Port pins direction, characteristics and mode configuration if
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1337      direction is changeable */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1338      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1339      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1340      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1341        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT6),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1342      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1343      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1344      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1345        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT6),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1346      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1347      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1348      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1349        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT6),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1350      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1351      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1352      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1353        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT6),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1354      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1355      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1356      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1357        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT7),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1358      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1359      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1360      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1361        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1362      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1363      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1364      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1365        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT6),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1366      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1367      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1368      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1369        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1370      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1371      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1372      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1373        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1374      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1375      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1376      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1377        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1378      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1379      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1380      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1381        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1382      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1383      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1384      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1385        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1386      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1387      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1388      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1389        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1390      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1391      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1392      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1393        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1394      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1395      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1396      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1397        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1398      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1399      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1400      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1401        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1402      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1403      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1404        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1405        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1406        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1407        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1408        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1409        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1410        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1411        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1412        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1413        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1414        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1415        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1416        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1417        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1418        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1419        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1420        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1421  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1422      }
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1423    },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1424    /*                              Port12                       */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1425    {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1426      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1427      
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1428      /* Port pins direction, characteristics and mode configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1429      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1430      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1431      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1432      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT6),/*Pin 0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1433      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1434      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1435      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1436      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1437      (PORT_PIN_DEFAULT),/*Pin 2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1438      (PORT_PIN_DEFAULT),/*Pin 3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1439      (PORT_PIN_DEFAULT),/*Pin 4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1440      (PORT_PIN_DEFAULT),/*Pin 5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1441      (PORT_PIN_DEFAULT),/*Pin 6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1442      (PORT_PIN_DEFAULT),/*Pin 7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1443      (PORT_PIN_DEFAULT),/*Pin 8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1444      (PORT_PIN_DEFAULT),/*Pin 9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1445      (PORT_PIN_DEFAULT),/*Pin 10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1446      (PORT_PIN_DEFAULT),/*Pin 11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1447      (PORT_PIN_DEFAULT),/*Pin 12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1448      (PORT_PIN_DEFAULT),/*Pin 13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1449      (PORT_PIN_DEFAULT),/*Pin 14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1450      (PORT_PIN_DEFAULT) /*Pin 15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1451  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1452      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1453      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1454      /* Port pins initial level configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1455        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1456        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1457        0U,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1458        0U,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1459        0U,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1460        0U,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1461        0U,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1462        0U,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1463        0U,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1464        0U,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1465        0U,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1466        0U,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1467        0U,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1468        0U,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1469        0U,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1470        0U,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1471        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1472      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1473      /* Port pins drive strength1 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1474      Portx_lPdrConfig1(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1475        (PORT_PIN_PAD_LEVEL_DEFAULT|SLOW_PORT_PIN_DEFAULT_DRIVER),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1476        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1477        (PORT_PIN_PAD_DEFAULT),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1478        (PORT_PIN_PAD_DEFAULT),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1479        (PORT_PIN_PAD_DEFAULT),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1480        (PORT_PIN_PAD_DEFAULT),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1481        (PORT_PIN_PAD_DEFAULT),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1482        (PORT_PIN_PAD_DEFAULT)/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1483                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1484      /* Port pins drive strength2 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1485      Portx_lPdrConfig2(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1486        (PORT_PIN_PAD_DEFAULT),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1487        (PORT_PIN_PAD_DEFAULT),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1488        (PORT_PIN_PAD_DEFAULT),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1489        (PORT_PIN_PAD_DEFAULT),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1490        (PORT_PIN_PAD_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1491        (PORT_PIN_PAD_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1492        (PORT_PIN_PAD_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1493        (PORT_PIN_PAD_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1494                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1495      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1496      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1497      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1498      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1499      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1500      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1501      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1502      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1503      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1504      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1505      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1506      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1507      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1508      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1509      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1510      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1511      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1512      0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1513  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1514      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1515      {/* Port pin run time direction changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1516        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1517        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1518        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1519        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1520        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1521        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1522        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1523        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1524        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1525        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1526        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1527        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1528        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1529        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1530        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1531        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1532        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1533  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1534      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1535      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1536      /* Port pins direction, characteristics and mode configuration if
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1537      direction is changeable */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1538      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1539      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1540      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1541        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT6),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1542      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1543      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1544      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1545        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1546        (PORT_PIN_DEFAULT),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1547        (PORT_PIN_DEFAULT),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1548        (PORT_PIN_DEFAULT),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1549        (PORT_PIN_DEFAULT),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1550        (PORT_PIN_DEFAULT),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1551        (PORT_PIN_DEFAULT),/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1552        (PORT_PIN_DEFAULT),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1553        (PORT_PIN_DEFAULT),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1554        (PORT_PIN_DEFAULT),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1555        (PORT_PIN_DEFAULT),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1556        (PORT_PIN_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1557        (PORT_PIN_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1558        (PORT_PIN_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1559        (PORT_PIN_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1560      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1561      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1562        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1563        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1564        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1565        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1566        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1567        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1568        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1569        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1570        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1571        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1572        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1573        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1574        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1575        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1576        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1577        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1578        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1579  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1580      }
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1581    },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1582    /*                              Port13                       */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1583    {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1584      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1585      
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1586      /* Port pins direction, characteristics and mode configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1587      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1588      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1589      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1590      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1591      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1592      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1593      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1594      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT6),/*Pin 1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1595      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1596      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1597      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1598      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_OPENDRAIN | PORT_PIN_MODE_ALT6),/*Pin 2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1599      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1600      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1601      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1602      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1603      (PORT_PIN_DEFAULT),/*Pin 4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1604      (PORT_PIN_DEFAULT),/*Pin 5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1605      (PORT_PIN_DEFAULT),/*Pin 6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1606      (PORT_PIN_DEFAULT),/*Pin 7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1607      (PORT_PIN_DEFAULT),/*Pin 8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1608      (PORT_PIN_DEFAULT),/*Pin 9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1609      (PORT_PIN_DEFAULT),/*Pin 10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1610      (PORT_PIN_DEFAULT),/*Pin 11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1611      (PORT_PIN_DEFAULT),/*Pin 12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1612      (PORT_PIN_DEFAULT),/*Pin 13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1613      (PORT_PIN_DEFAULT),/*Pin 14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1614      (PORT_PIN_DEFAULT) /*Pin 15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1615  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1616      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1617      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1618      /* Port pins initial level configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1619        PORT_PIN_LEVEL_HIGH,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1620        PORT_PIN_LEVEL_HIGH,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1621        PORT_PIN_LEVEL_HIGH,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1622        PORT_PIN_LEVEL_HIGH,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1623        0U,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1624        0U,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1625        0U,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1626        0U,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1627        0U,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1628        0U,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1629        0U,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1630        0U,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1631        0U,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1632        0U,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1633        0U,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1634        0U,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1635        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1636      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1637      /* Port pins drive strength1 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1638      Portx_lPdrConfig1(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1639        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1640        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1641        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1642        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1643        (PORT_PIN_PAD_DEFAULT),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1644        (PORT_PIN_PAD_DEFAULT),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1645        (PORT_PIN_PAD_DEFAULT),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1646        (PORT_PIN_PAD_DEFAULT)/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1647                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1648      /* Port pins drive strength2 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1649      Portx_lPdrConfig2(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1650        (PORT_PIN_PAD_DEFAULT),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1651        (PORT_PIN_PAD_DEFAULT),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1652        (PORT_PIN_PAD_DEFAULT),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1653        (PORT_PIN_PAD_DEFAULT),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1654        (PORT_PIN_PAD_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1655        (PORT_PIN_PAD_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1656        (PORT_PIN_PAD_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1657        (PORT_PIN_PAD_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1658                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1659      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1660      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1661      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1662      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1663      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1664      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1665      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1666      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1667      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1668      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1669      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1670      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1671      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1672      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1673      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1674      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1675      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1676      0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1677  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1678      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1679      {/* Port pin run time direction changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1680        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1681        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1682        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1683        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1684        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1685        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1686        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1687        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1688        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1689        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1690        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1691        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1692        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1693        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1694        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1695        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1696        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1697  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1698      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1699      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1700      /* Port pins direction, characteristics and mode configuration if
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1701      direction is changeable */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1702      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1703      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1704      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1705        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1706      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1707      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1708      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1709        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT6),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1710      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1711      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1712      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1713        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_OPENDRAIN | PORT_PIN_MODE_ALT6),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1714      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1715      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1716      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1717        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1718        (PORT_PIN_DEFAULT),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1719        (PORT_PIN_DEFAULT),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1720        (PORT_PIN_DEFAULT),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1721        (PORT_PIN_DEFAULT),/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1722        (PORT_PIN_DEFAULT),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1723        (PORT_PIN_DEFAULT),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1724        (PORT_PIN_DEFAULT),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1725        (PORT_PIN_DEFAULT),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1726        (PORT_PIN_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1727        (PORT_PIN_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1728        (PORT_PIN_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1729        (PORT_PIN_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1730      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1731      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1732        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1733        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1734        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1735        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1736        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1737        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1738        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1739        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1740        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1741        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1742        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1743        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1744        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1745        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1746        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1747        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1748        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1749  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1750      }
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1751    },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1752    /*                              Port14                       */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1753    {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1754      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1755      
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1756      /* Port pins direction, characteristics and mode configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1757      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1758      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1759      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1760      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT5),/*Pin 0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1761      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1762      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1763      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1764      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1765      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1766      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1767      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1768      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1769      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1770      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1771      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1772      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1773      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1774      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1775      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1776      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1777      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1778      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1779      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1780      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1781      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1782      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1783      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1784      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1785      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1786      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1787      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1788      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT4),/*Pin 7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1789      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1790      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1791      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1792      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1793      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1794      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1795      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1796      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT4),/*Pin 9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1797      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1798      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1799      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1800      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1801      (PORT_PIN_DEFAULT),/*Pin 11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1802      (PORT_PIN_DEFAULT),/*Pin 12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1803      (PORT_PIN_DEFAULT),/*Pin 13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1804      (PORT_PIN_DEFAULT),/*Pin 14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1805      (PORT_PIN_DEFAULT) /*Pin 15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1806  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1807      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1808      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1809      /* Port pins initial level configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1810        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1811        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1812        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1813        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1814        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1815        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1816        PORT_PIN_LEVEL_HIGH,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1817        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1818        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1819        PORT_PIN_LEVEL_LOW,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1820        PORT_PIN_LEVEL_HIGH,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1821        0U,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1822        0U,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1823        0U,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1824        0U,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1825        0U,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1826        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1827      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1828      /* Port pins drive strength1 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1829      Portx_lPdrConfig1(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1830        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1831        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1832        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1833        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1834        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1835        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1836        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1837        (PORT_PIN_PAD_LEVEL_DEFAULT|SLOW_PORT_PIN_DEFAULT_DRIVER)/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1838                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1839      /* Port pins drive strength2 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1840      Portx_lPdrConfig2(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1841        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1842        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1843        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1844        (PORT_PIN_PAD_DEFAULT),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1845        (PORT_PIN_PAD_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1846        (PORT_PIN_PAD_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1847        (PORT_PIN_PAD_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1848        (PORT_PIN_PAD_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1849                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1850      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1851      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1852      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1853      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1854      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1855      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1856      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1857      PORT_PIN_MODE_CHANGEABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1858      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1859      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1860      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1861      PORT_PIN_MODE_CHANGEABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1862      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1863      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1864      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1865      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1866      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1867      0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1868  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1869      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1870      {/* Port pin run time direction changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1871        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1872        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1873        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1874        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1875        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1876        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1877        PORT_PIN_DIRECTION_CHANGEABLE ,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1878        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1879        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1880        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1881        PORT_PIN_DIRECTION_CHANGEABLE ,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1882        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1883        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1884        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1885        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1886        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1887        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1888  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1889      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1890      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1891      /* Port pins direction, characteristics and mode configuration if
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1892      direction is changeable */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1893      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1894      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1895      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1896        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT5),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1897      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1898      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1899      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1900        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1901      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1902      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1903      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1904        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1905      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1906      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1907      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1908        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1909      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1910      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1911      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1912        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1913      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1914      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1915      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1916        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1917      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1918      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1919      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1920        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1921      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1922      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1923      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1924        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT4),/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1925      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1926      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1927      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1928        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1929      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1930      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1931      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1932        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT4),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1933      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1934      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1935      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1936        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1937        (PORT_PIN_DEFAULT),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1938        (PORT_PIN_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1939        (PORT_PIN_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1940        (PORT_PIN_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1941        (PORT_PIN_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1942      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1943      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1944        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1945        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1946        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1947        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1948        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1949        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1950        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1951        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1952        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1953        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1954        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1955        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1956        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1957        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1958        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1959        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1960        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1961  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1962      }
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1963    },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1964    /*                              Port15                       */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1965    {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1966      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1967      
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1968      /* Port pins direction, characteristics and mode configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1969      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1970      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1971      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1972      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1973      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1974      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1975      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1976      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1977      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1978      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1979      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1980      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1981      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1982      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1983      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1984      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1985      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1986      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1987      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1988      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1989      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1990      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1991      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1992      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1993      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1994      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1995      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1996      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT4),/*Pin 6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1997      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1998      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  1999      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2000      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2001      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2002      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2003      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2004      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2005      (PORT_PIN_DEFAULT),/*Pin 9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2006      (PORT_PIN_DEFAULT),/*Pin 10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2007      (PORT_PIN_DEFAULT),/*Pin 11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2008      (PORT_PIN_DEFAULT),/*Pin 12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2009      (PORT_PIN_DEFAULT),/*Pin 13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2010      (PORT_PIN_DEFAULT),/*Pin 14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2011      (PORT_PIN_DEFAULT) /*Pin 15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2012  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2013      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2014      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2015      /* Port pins initial level configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2016        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2017        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2018        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2019        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2020        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2021        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2022        PORT_PIN_LEVEL_HIGH,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2023        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2024        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2025        0U,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2026        0U,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2027        0U,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2028        0U,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2029        0U,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2030        0U,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2031        0U,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2032        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2033      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2034      /* Port pins drive strength1 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2035      Portx_lPdrConfig1(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2036        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2037        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2038        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2039        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2040        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2041        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2042        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2043        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER)/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2044                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2045      /* Port pins drive strength2 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2046      Portx_lPdrConfig2(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2047        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2048        (PORT_PIN_PAD_DEFAULT),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2049        (PORT_PIN_PAD_DEFAULT),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2050        (PORT_PIN_PAD_DEFAULT),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2051        (PORT_PIN_PAD_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2052        (PORT_PIN_PAD_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2053        (PORT_PIN_PAD_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2054        (PORT_PIN_PAD_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2055                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2056      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2057      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2058      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2059      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2060      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2061      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2062      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2063      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2064      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2065      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2066      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2067      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2068      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2069      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2070      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2071      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2072      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2073      0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2074  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2075      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2076      {/* Port pin run time direction changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2077        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2078        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2079        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2080        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2081        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2082        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2083        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2084        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2085        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2086        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2087        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2088        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2089        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2090        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2091        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2092        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2093        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2094  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2095      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2096      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2097      /* Port pins direction, characteristics and mode configuration if
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2098      direction is changeable */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2099      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2100      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2101      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2102        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2103      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2104      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2105      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2106        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2107      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2108      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2109      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2110        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2111      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2112      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2113      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2114        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2115      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2116      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2117      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2118        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2119      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2120      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2121      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2122        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2123      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2124      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2125      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2126        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT4),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2127      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2128      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2129      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2130        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2131      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2132      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2133      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2134        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2135        (PORT_PIN_DEFAULT),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2136        (PORT_PIN_DEFAULT),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2137        (PORT_PIN_DEFAULT),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2138        (PORT_PIN_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2139        (PORT_PIN_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2140        (PORT_PIN_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2141        (PORT_PIN_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2142      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2143      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2144        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2145        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2146        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2147        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2148        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2149        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2150        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2151        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2152        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2153        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2154        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2155        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2156        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2157        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2158        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2159        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2160        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2161  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2162      }
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2163    },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2164    /*                              Port20                       */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2165    {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2166      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2167      
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2168      /* Port pins direction, characteristics and mode configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2169      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2170      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2171      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2172      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2173      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2174      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2175      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2176      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2177      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2178      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2179      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2180      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2181      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2182      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2183      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2184      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2185      (PORT_PIN_DEFAULT),/*Pin 4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2186      (PORT_PIN_DEFAULT),/*Pin 5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2187      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2188      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2189      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2190      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2191      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2192      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2193      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2194      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2195      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2196      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2197      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2198      ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin 8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2199      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2200      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2201      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2202      ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin 9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2203      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2204      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2205      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2206      ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin 10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2207      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2208      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2209      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2210      ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin 11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2211      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2212      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2213      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2214      ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin 12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2215      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2216      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2217      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2218      ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin 13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2219      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2220      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2221      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2222      ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin 14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2223      (PORT_PIN_DEFAULT) /*Pin 15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2224  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2225      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2226      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2227      /* Port pins initial level configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2228        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2229        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2230        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2231        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2232        0U,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2233        0U,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2234        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2235        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2236        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2237        PORT_PIN_LEVEL_LOW,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2238        PORT_PIN_LEVEL_LOW,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2239        PORT_PIN_LEVEL_LOW,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2240        PORT_PIN_LEVEL_LOW,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2241        PORT_PIN_LEVEL_LOW,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2242        PORT_PIN_LEVEL_LOW,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2243        0U,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2244        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2245      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2246      /* Port pins drive strength1 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2247      Portx_lPdrConfig1(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2248        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2249        (PORT_PIN_PAD_LEVEL_DEFAULT|SLOW_PORT_PIN_DEFAULT_DRIVER),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2250        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2251        (PORT_PIN_PAD_LEVEL_DEFAULT|SLOW_PORT_PIN_DEFAULT_DRIVER),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2252        (PORT_PIN_PAD_DEFAULT),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2253        (PORT_PIN_PAD_DEFAULT),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2254        (PORT_PIN_PAD_LEVEL_DEFAULT|SLOW_PORT_PIN_DEFAULT_DRIVER),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2255        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER)/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2256                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2257      /* Port pins drive strength2 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2258      Portx_lPdrConfig2(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2259        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2260        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2261        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2262        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2263        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2264        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2265        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2266        (PORT_PIN_PAD_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2267                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2268      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2269      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2270      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2271      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2272      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2273      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2274      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2275      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2276      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2277      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2278      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2279      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2280      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2281      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2282      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2283      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2284      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2285      0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2286  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2287      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2288      {/* Port pin run time direction changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2289        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2290        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2291        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2292        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2293        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2294        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2295        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2296        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2297        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2298        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2299        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2300        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2301        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2302        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2303        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2304        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2305        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2306  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2307      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2308      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2309      /* Port pins direction, characteristics and mode configuration if
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2310      direction is changeable */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2311      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2312      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2313      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2314        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2315      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2316      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2317      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2318        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2319      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2320      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2321      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2322        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2323      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2324      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2325      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2326        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2327        (PORT_PIN_DEFAULT),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2328        (PORT_PIN_DEFAULT),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2329      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2330      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2331      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2332        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2333      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2334      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2335      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2336        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2337      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2338      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2339      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2340        ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2341      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2342      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2343      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2344        ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2345      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2346      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2347      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2348        ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2349      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2350      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2351      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2352        ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2353      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2354      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2355      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2356        ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2357      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2358      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2359      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2360        ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2361      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2362      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2363      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2364        ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2365        (PORT_PIN_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2366      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2367      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2368        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2369        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2370        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2371        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2372        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2373        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2374        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2375        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2376        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2377        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2378        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2379        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2380        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2381        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2382        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2383        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2384        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2385  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2386      }
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2387    },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2388    /*                              Port21                       */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2389    {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2390      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2391      
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2392      /* Port pins direction, characteristics and mode configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2393      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2394      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2395      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2396      ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2397      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2398      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2399      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2400      ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2401      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2402      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2403      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2404      ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2405      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2406      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2407      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2408      ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2409      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2410      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2411      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2412      ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2413      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2414      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2415      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2416      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2417      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2418      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2419      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2420      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2421      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2422      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2423      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2424      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2425      (PORT_PIN_DEFAULT),/*Pin 8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2426      (PORT_PIN_DEFAULT),/*Pin 9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2427      (PORT_PIN_DEFAULT),/*Pin 10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2428      (PORT_PIN_DEFAULT),/*Pin 11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2429      (PORT_PIN_DEFAULT),/*Pin 12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2430      (PORT_PIN_DEFAULT),/*Pin 13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2431      (PORT_PIN_DEFAULT),/*Pin 14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2432      (PORT_PIN_DEFAULT) /*Pin 15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2433  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2434      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2435      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2436      /* Port pins initial level configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2437        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2438        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2439        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2440        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2441        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2442        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2443        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2444        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2445        0U,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2446        0U,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2447        0U,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2448        0U,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2449        0U,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2450        0U,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2451        0U,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2452        0U,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2453        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2454      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2455      /* Port pins drive strength1 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2456      Portx_lPdrConfig1(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2457        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2458        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2459        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2460        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2461        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2462        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2463        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2464        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2465                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2466      /* Port pins drive strength2 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2467      Portx_lPdrConfig2(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2468        (PORT_PIN_PAD_DEFAULT),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2469        (PORT_PIN_PAD_DEFAULT),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2470        (PORT_PIN_PAD_DEFAULT),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2471        (PORT_PIN_PAD_DEFAULT),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2472        (PORT_PIN_PAD_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2473        (PORT_PIN_PAD_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2474        (PORT_PIN_PAD_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2475        (PORT_PIN_PAD_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2476                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2477      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2478      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2479      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2480      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2481      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2482      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2483      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2484      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2485      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2486      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2487      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2488      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2489      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2490      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2491      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2492      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2493      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2494      0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2495  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2496      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2497      {/* Port pin run time direction changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2498        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2499        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2500        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2501        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2502        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2503        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2504        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2505        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2506        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2507        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2508        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2509        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2510        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2511        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2512        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2513        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2514        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2515  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2516      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2517      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2518      /* Port pins direction, characteristics and mode configuration if
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2519      direction is changeable */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2520      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2521      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2522      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2523        ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2524      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2525      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2526      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2527        ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2528      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2529      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2530      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2531        ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2532      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2533      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2534      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2535        ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2536      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2537      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2538      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2539        ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2540      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2541      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2542      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2543        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2544      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2545      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2546      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2547        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2548      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2549      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2550      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2551        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2552        (PORT_PIN_DEFAULT),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2553        (PORT_PIN_DEFAULT),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2554        (PORT_PIN_DEFAULT),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2555        (PORT_PIN_DEFAULT),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2556        (PORT_PIN_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2557        (PORT_PIN_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2558        (PORT_PIN_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2559        (PORT_PIN_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2560      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2561      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2562        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2563        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2564        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2565        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2566        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2567        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2568        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2569        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2570        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2571        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2572        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2573        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2574        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2575        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2576        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2577        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2578        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2579  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2580      }
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2581    },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2582    /*                              Port22                       */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2583    {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2584      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2585      
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2586      /* Port pins direction, characteristics and mode configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2587      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2588      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2589      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2590      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2591      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2592      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2593      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2594      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2595      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2596      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2597      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2598      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2599      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2600      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2601      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2602      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2603      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2604      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2605      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2606      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2607      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2608      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2609      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2610      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2611      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2612      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2613      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2614      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2615      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2616      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2617      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2618      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2619      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2620      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2621      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2622      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2623      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2624      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2625      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2626      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2627      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2628      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2629      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2630      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2631      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2632      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2633      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2634      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2635      (PORT_PIN_DEFAULT),/*Pin 12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2636      (PORT_PIN_DEFAULT),/*Pin 13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2637      (PORT_PIN_DEFAULT),/*Pin 14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2638      (PORT_PIN_DEFAULT) /*Pin 15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2639  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2640      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2641      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2642      /* Port pins initial level configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2643        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2644        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2645        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2646        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2647        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2648        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2649        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2650        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2651        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2652        PORT_PIN_LEVEL_LOW,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2653        PORT_PIN_LEVEL_LOW,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2654        PORT_PIN_LEVEL_LOW,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2655        0U,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2656        0U,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2657        0U,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2658        0U,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2659        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2660      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2661      /* Port pins drive strength1 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2662      Portx_lPdrConfig1(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2663        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2664        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2665        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2666        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2667        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2668        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2669        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2670        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2671                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2672      /* Port pins drive strength2 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2673      Portx_lPdrConfig2(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2674        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2675        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2676        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2677        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2678        (PORT_PIN_PAD_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2679        (PORT_PIN_PAD_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2680        (PORT_PIN_PAD_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2681        (PORT_PIN_PAD_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2682                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2683      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2684      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2685      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2686      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2687      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2688      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2689      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2690      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2691      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2692      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2693      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2694      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2695      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2696      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2697      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2698      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2699      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2700      0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2701  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2702      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2703      {/* Port pin run time direction changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2704        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2705        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2706        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2707        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2708        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2709        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2710        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2711        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2712        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2713        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2714        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2715        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2716        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2717        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2718        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2719        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2720        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2721  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2722      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2723      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2724      /* Port pins direction, characteristics and mode configuration if
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2725      direction is changeable */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2726      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2727      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2728      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2729        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2730      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2731      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2732      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2733        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2734      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2735      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2736      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2737        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2738      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2739      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2740      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2741        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2742      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2743      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2744      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2745        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2746      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2747      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2748      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2749        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2750      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2751      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2752      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2753        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2754      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2755      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2756      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2757        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2758      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2759      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2760      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2761        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2762      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2763      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2764      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2765        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2766      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2767      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2768      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2769        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2770      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2771      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2772      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2773        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2774        (PORT_PIN_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2775        (PORT_PIN_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2776        (PORT_PIN_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2777        (PORT_PIN_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2778      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2779      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2780        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2781        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2782        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2783        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2784        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2785        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2786        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2787        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2788        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2789        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2790        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2791        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2792        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2793        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2794        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2795        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2796        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2797  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2798      }
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2799    },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2800    /*                              Port23                       */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2801    {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2802      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2803      
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2804      /* Port pins direction, characteristics and mode configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2805      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2806      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2807      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2808      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2809      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2810      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2811      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2812      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2813      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2814      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2815      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2816      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2817      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2818      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2819      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2820      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2821      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2822      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2823      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2824      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2825      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2826      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2827      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2828      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2829      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2830      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2831      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2832      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2833      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2834      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2835      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2836      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2837      (PORT_PIN_DEFAULT),/*Pin 8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2838      (PORT_PIN_DEFAULT),/*Pin 9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2839      (PORT_PIN_DEFAULT),/*Pin 10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2840      (PORT_PIN_DEFAULT),/*Pin 11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2841      (PORT_PIN_DEFAULT),/*Pin 12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2842      (PORT_PIN_DEFAULT),/*Pin 13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2843      (PORT_PIN_DEFAULT),/*Pin 14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2844      (PORT_PIN_DEFAULT) /*Pin 15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2845  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2846      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2847      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2848      /* Port pins initial level configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2849        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2850        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2851        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2852        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2853        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2854        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2855        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2856        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2857        0U,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2858        0U,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2859        0U,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2860        0U,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2861        0U,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2862        0U,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2863        0U,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2864        0U,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2865        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2866      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2867      /* Port pins drive strength1 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2868      Portx_lPdrConfig1(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2869        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2870        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2871        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2872        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2873        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2874        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2875        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2876        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2877                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2878      /* Port pins drive strength2 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2879      Portx_lPdrConfig2(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2880        (PORT_PIN_PAD_DEFAULT),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2881        (PORT_PIN_PAD_DEFAULT),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2882        (PORT_PIN_PAD_DEFAULT),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2883        (PORT_PIN_PAD_DEFAULT),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2884        (PORT_PIN_PAD_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2885        (PORT_PIN_PAD_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2886        (PORT_PIN_PAD_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2887        (PORT_PIN_PAD_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2888                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2889      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2890      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2891      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2892      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2893      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2894      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2895      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2896      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2897      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2898      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2899      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2900      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2901      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2902      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2903      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2904      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2905      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2906      0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2907  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2908      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2909      {/* Port pin run time direction changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2910        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2911        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2912        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2913        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2914        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2915        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2916        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2917        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2918        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2919        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2920        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2921        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2922        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2923        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2924        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2925        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2926        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2927  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2928      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2929      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2930      /* Port pins direction, characteristics and mode configuration if
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2931      direction is changeable */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2932      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2933      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2934      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2935        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2936      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2937      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2938      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2939        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2940      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2941      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2942      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2943        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2944      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2945      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2946      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2947        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2948      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2949      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2950      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2951        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2952      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2953      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2954      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2955        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2956      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2957      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2958      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2959        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2960      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2961      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2962      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2963        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2964        (PORT_PIN_DEFAULT),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2965        (PORT_PIN_DEFAULT),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2966        (PORT_PIN_DEFAULT),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2967        (PORT_PIN_DEFAULT),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2968        (PORT_PIN_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2969        (PORT_PIN_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2970        (PORT_PIN_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2971        (PORT_PIN_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2972      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2973      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2974        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2975        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2976        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2977        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2978        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2979        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2980        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2981        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2982        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2983        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2984        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2985        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2986        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2987        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2988        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2989        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2990        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2991  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2992      }
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2993    },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2994    /*                              Port32                       */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2995    {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2996      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2997      
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2998      /* Port pins direction, characteristics and mode configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  2999      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3000      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3001      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3002      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3003      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3004      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3005      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3006      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3007      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3008      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3009      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3010      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3011      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3012      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3013      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3014      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3015      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3016      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3017      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3018      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3019      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3020      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3021      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3022      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3023      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3024      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3025      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3026      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3027      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3028      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3029      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3030      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3031      (PORT_PIN_DEFAULT),/*Pin 8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3032      (PORT_PIN_DEFAULT),/*Pin 9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3033      (PORT_PIN_DEFAULT),/*Pin 10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3034      (PORT_PIN_DEFAULT),/*Pin 11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3035      (PORT_PIN_DEFAULT),/*Pin 12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3036      (PORT_PIN_DEFAULT),/*Pin 13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3037      (PORT_PIN_DEFAULT),/*Pin 14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3038      (PORT_PIN_DEFAULT) /*Pin 15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3039  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3040      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3041      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3042      /* Port pins initial level configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3043        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3044        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3045        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3046        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3047        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3048        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3049        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3050        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3051        0U,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3052        0U,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3053        0U,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3054        0U,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3055        0U,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3056        0U,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3057        0U,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3058        0U,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3059        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3060      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3061      /* Port pins drive strength1 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3062      Portx_lPdrConfig1(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3063        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3064        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3065        (PORT_PIN_PAD_LEVEL_DEFAULT|SLOW_PORT_PIN_DEFAULT_DRIVER),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3066        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3067        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3068        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3069        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3070        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3071                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3072      /* Port pins drive strength2 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3073      Portx_lPdrConfig2(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3074        (PORT_PIN_PAD_DEFAULT),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3075        (PORT_PIN_PAD_DEFAULT),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3076        (PORT_PIN_PAD_DEFAULT),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3077        (PORT_PIN_PAD_DEFAULT),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3078        (PORT_PIN_PAD_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3079        (PORT_PIN_PAD_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3080        (PORT_PIN_PAD_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3081        (PORT_PIN_PAD_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3082                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3083      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3084      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3085      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3086      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3087      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3088      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3089      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3090      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3091      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3092      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3093      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3094      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3095      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3096      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3097      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3098      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3099      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3100      0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3101  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3102      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3103      {/* Port pin run time direction changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3104        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3105        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3106        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3107        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3108        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3109        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3110        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3111        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3112        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3113        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3114        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3115        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3116        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3117        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3118        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3119        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3120        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3121  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3122      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3123      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3124      /* Port pins direction, characteristics and mode configuration if
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3125      direction is changeable */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3126      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3127      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3128      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3129        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3130      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3131      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3132      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3133        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3134      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3135      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3136      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3137        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_GPIO),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3138      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3139      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3140      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3141        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3142      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3143      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3144      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3145        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3146      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3147      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3148      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3149        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3150      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3151      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3152      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3153        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3154      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3155      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3156      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3157        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3158        (PORT_PIN_DEFAULT),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3159        (PORT_PIN_DEFAULT),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3160        (PORT_PIN_DEFAULT),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3161        (PORT_PIN_DEFAULT),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3162        (PORT_PIN_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3163        (PORT_PIN_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3164        (PORT_PIN_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3165        (PORT_PIN_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3166      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3167      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3168        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3169        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3170        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3171        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3172        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3173        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3174        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3175        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3176        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3177        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3178        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3179        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3180        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3181        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3182        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3183        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3184        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3185  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3186      }
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3187    },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3188    /*                              Port33                       */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3189    {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3190      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3191      
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3192      /* Port pins direction, characteristics and mode configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3193      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3194      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3195      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3196      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3197      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3198      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3199      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3200      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3201      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3202      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3203      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3204      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3205      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3206      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3207      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3208      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3209      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3210      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3211      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3212      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3213      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3214      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3215      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3216      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3217      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3218      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3219      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3220      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3221      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3222      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3223      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3224      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3225      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3226      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3227      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3228      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT5),/*Pin 8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3229      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3230      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3231      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3232      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3233      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3234      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3235      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3236      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT3),/*Pin 10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3237      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3238      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3239      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3240      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT3),/*Pin 11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3241      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3242      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3243      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3244      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT3),/*Pin 12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3245      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3246      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3247      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3248      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3249      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3250      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3251      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3252      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3253      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3254      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3255      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3256      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO) /*Pin 15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3257  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3258      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3259      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3260      /* Port pins initial level configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3261        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3262        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3263        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3264        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3265        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3266        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3267        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3268        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3269        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3270        PORT_PIN_LEVEL_LOW,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3271        PORT_PIN_LEVEL_HIGH,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3272        PORT_PIN_LEVEL_HIGH,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3273        PORT_PIN_LEVEL_HIGH,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3274        PORT_PIN_LEVEL_LOW,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3275        PORT_PIN_LEVEL_LOW,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3276        PORT_PIN_LEVEL_LOW,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3277        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3278      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3279      /* Port pins drive strength1 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3280      Portx_lPdrConfig1(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3281        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3282        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3283        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3284        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3285        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3286        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3287        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3288        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3289                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3290      /* Port pins drive strength2 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3291      Portx_lPdrConfig2(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3292        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3293        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3294        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3295        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3296        (PORT_PIN_PAD_LEVEL_DEFAULT|FAST_PORT_PIN_DEFAULT_DRIVER),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3297        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3298        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3299        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3300                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3301      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3302      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3303      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3304      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3305      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3306      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3307      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3308      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3309      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3310      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3311      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3312      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3313      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3314      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3315      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3316      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3317      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3318      0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3319  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3320      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3321      {/* Port pin run time direction changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3322        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3323        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3324        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3325        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3326        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3327        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3328        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3329        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3330        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3331        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3332        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3333        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3334        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3335        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3336        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3337        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3338        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3339  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3340      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3341      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3342      /* Port pins direction, characteristics and mode configuration if
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3343      direction is changeable */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3344      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3345      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3346      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3347        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3348      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3349      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3350      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3351        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3352      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3353      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3354      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3355        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3356      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3357      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3358      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3359        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3360      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3361      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3362      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3363        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3364      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3365      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3366      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3367        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3368      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3369      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3370      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3371        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3372      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3373      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3374      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3375        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3376      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3377      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3378      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3379        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT5),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3380      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3381      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3382      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3383        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3384      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3385      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3386      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3387        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT3),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3388      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3389      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3390      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3391        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT3),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3392      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3393      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3394      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3395        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT3),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3396      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3397      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3398      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3399        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3400      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3401      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3402      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3403        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3404      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3405      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3406      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3407        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3408      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3409      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3410        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3411        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3412        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3413        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3414        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3415        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3416        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3417        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3418        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3419        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3420        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3421        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3422        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3423        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3424        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3425        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3426        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3427  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3428      }
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3429    },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3430    /*                              Port34                       */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3431    {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3432      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3433      
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3434      /* Port pins direction, characteristics and mode configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3435      (PORT_PIN_DEFAULT),/*Pin 0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3436      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3437      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3438      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3439      ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT5),/*Pin 1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3440      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3441      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3442      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3443      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3444      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3445      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3446      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3447      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3448      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3449      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3450      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3451      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3452      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3453      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3454      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3455      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3456      (PORT_PIN_DEFAULT),/*Pin 6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3457      (PORT_PIN_DEFAULT),/*Pin 7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3458      (PORT_PIN_DEFAULT),/*Pin 8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3459      (PORT_PIN_DEFAULT),/*Pin 9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3460      (PORT_PIN_DEFAULT),/*Pin 10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3461      (PORT_PIN_DEFAULT),/*Pin 11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3462      (PORT_PIN_DEFAULT),/*Pin 12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3463      (PORT_PIN_DEFAULT),/*Pin 13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3464      (PORT_PIN_DEFAULT),/*Pin 14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3465      (PORT_PIN_DEFAULT) /*Pin 15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3466  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3467      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3468      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3469      /* Port pins initial level configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3470        0U,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3471        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3472        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3473        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3474        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3475        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3476        0U,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3477        0U,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3478        0U,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3479        0U,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3480        0U,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3481        0U,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3482        0U,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3483        0U,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3484        0U,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3485        0U,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3486        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3487      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3488      /* Port pins drive strength1 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3489      Portx_lPdrConfig1(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3490        (PORT_PIN_PAD_DEFAULT),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3491        (PORT_PIN_PAD_LEVEL_DEFAULT|SLOW_PORT_PIN_DEFAULT_DRIVER),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3492        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3493        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3494        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3495        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3496        (PORT_PIN_PAD_DEFAULT),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3497        (PORT_PIN_PAD_DEFAULT)/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3498                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3499      /* Port pins drive strength2 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3500      Portx_lPdrConfig2(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3501        (PORT_PIN_PAD_DEFAULT),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3502        (PORT_PIN_PAD_DEFAULT),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3503        (PORT_PIN_PAD_DEFAULT),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3504        (PORT_PIN_PAD_DEFAULT),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3505        (PORT_PIN_PAD_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3506        (PORT_PIN_PAD_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3507        (PORT_PIN_PAD_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3508        (PORT_PIN_PAD_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3509                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3510      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3511      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3512      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3513      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3514      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3515      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3516      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3517      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3518      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3519      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3520      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3521      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3522      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3523      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3524      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3525      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3526      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3527      0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3528  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3529      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3530      {/* Port pin run time direction changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3531        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3532        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3533        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3534        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3535        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3536        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3537        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3538        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3539        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3540        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3541        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3542        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3543        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3544        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3545        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3546        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3547        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3548  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3549      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3550      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3551      /* Port pins direction, characteristics and mode configuration if
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3552      direction is changeable */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3553        (PORT_PIN_DEFAULT),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3554      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3555      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3556      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3557        ((uint8)PORT_PIN_OUT | PORT_PIN_OUT_PUSHPULL | PORT_PIN_MODE_ALT5),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3558      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3559      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3560      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3561        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3562      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3563      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3564      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3565        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3566      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3567      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3568      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3569        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3570      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3571      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3572      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3573        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3574        (PORT_PIN_DEFAULT),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3575        (PORT_PIN_DEFAULT),/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3576        (PORT_PIN_DEFAULT),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3577        (PORT_PIN_DEFAULT),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3578        (PORT_PIN_DEFAULT),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3579        (PORT_PIN_DEFAULT),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3580        (PORT_PIN_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3581        (PORT_PIN_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3582        (PORT_PIN_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3583        (PORT_PIN_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3584      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3585      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3586        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3587        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3588        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3589        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3590        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3591        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3592        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3593        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3594        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3595        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3596        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3597        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3598        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3599        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3600        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3601        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3602        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3603  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3604      }
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3605    },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3606    /*                              Port40                       */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3607    {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3608      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3609      
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3610      /* Port pins direction, characteristics and mode configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3611      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3612      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3613      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3614      ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin 0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3615      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3616      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3617      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3618      ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin 1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3619      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3620      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3621      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3622      ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin 2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3623      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3624      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3625      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3626      ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin 3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3627      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3628      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3629      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3630      ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin 4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3631      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3632      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3633      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3634      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3635      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3636      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3637      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3638      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3639      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3640      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3641      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3642      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3643      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3644      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3645      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3646      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3647      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3648      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3649      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3650      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3651      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3652      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3653      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3654      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3655      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3656      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3657      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3658      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3659      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3660      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3661      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3662      ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin 12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3663      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3664      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3665      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3666      ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin 13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3667      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3668      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3669      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3670      ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin 14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3671      (PORT_PIN_DEFAULT) /*Pin 15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3672  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3673      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3674      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3675      /* Port pins initial level configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3676        PORT_PIN_LEVEL_LOW,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3677        PORT_PIN_LEVEL_LOW,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3678        PORT_PIN_LEVEL_LOW,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3679        PORT_PIN_LEVEL_LOW,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3680        PORT_PIN_LEVEL_LOW,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3681        PORT_PIN_LEVEL_LOW,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3682        PORT_PIN_LEVEL_LOW,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3683        PORT_PIN_LEVEL_LOW,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3684        PORT_PIN_LEVEL_LOW,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3685        PORT_PIN_LEVEL_LOW,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3686        PORT_PIN_LEVEL_LOW,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3687        PORT_PIN_LEVEL_LOW,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3688        PORT_PIN_LEVEL_LOW,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3689        PORT_PIN_LEVEL_LOW,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3690        PORT_PIN_LEVEL_LOW,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3691        0U,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3692        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3693      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3694      /* Port pins drive strength1 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3695      Portx_lPdrConfig1(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3696        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3697        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3698        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3699        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3700        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3701        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3702        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3703        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT)/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3704                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3705      /* Port pins drive strength2 configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3706      Portx_lPdrConfig2(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3707        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3708        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3709        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3710        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3711        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3712        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3713        (PORT_INPUT_LEVEL_CMOS_AUTOMOTIVE|PORT_PIN_PAD_STRENGTH_DEFAULT),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3714        (PORT_PIN_PAD_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3715                    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3716      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3717      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3718      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3719      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3720      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3721      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3722      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3723      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3724      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3725      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3726      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3727      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3728      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3729      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3730      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3731      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3732      PORT_PIN_MODE_NOT_CHANGEABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3733      0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3734  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3735      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3736      {/* Port pin run time direction changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3737        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3738        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3739        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3740        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3741        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3742        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3743        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3744        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3745        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3746        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3747        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3748        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3749        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3750        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3751        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3752        PORT_PIN_DIRECTION_NOT_CHANGEABLE ,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3753        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3754  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3755      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3756      {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3757      /* Port pins direction, characteristics and mode configuration if
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3758      direction is changeable */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3759      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3760      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3761      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3762        ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3763      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3764      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3765      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3766        ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3767      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3768      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3769      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3770        ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3771      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3772      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3773      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3774        ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3775      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3776      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3777      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3778        ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3779      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3780      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3781      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3782        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3783      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3784      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3785      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3786        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3787      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3788      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3789      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3790        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3791      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3792      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3793      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3794        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3795      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3796      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3797      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3798        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3799      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3800      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3801      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3802        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3803      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3804      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3805      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3806        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3807      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3808      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3809      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3810        ((uint8)PORT_PIN_IN | PORT_PIN_IN_PULL_UP | PORT_PIN_MODE_GPIO),/*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3811      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3812      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3813      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3814        ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3815      /* MISRA2012_RULE_10_3_JUSTIFICATION: The port IOCR registers has the
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3816      control bit field for each port pin located  as register bytes. Hence
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3817      typecasting is done for each port pin to uint8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3818        ((uint8)PORT_PIN_IN | PORT_PIN_IN_NO_PULL | PORT_PIN_MODE_GPIO),/*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3819        (PORT_PIN_DEFAULT)/*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3820      },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3821      {/* Port pin run time mode changeable or not configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3822        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3823        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3824        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3825        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3826        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3827        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3828        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3829        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3830        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3831        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3832        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3833        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3834        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3835        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3836        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3837        PORT_PIN_EMERGENCY_STOP_DISABLE,/* Pin 15 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3838        0U /* Reserved */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3839  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3840      }
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3841    },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3842  };
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3843      
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3844  static const uint32 Port_DiscSet[] =
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3845  {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3846    /*        Port0       */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3847    Port_lDiscSet(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3848      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3849      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3850      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3851      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3852      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3853      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3854      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3855      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3856      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3857      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3858      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3859      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3860      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3861      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3862      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3863      PORT_PIN_ANALOG_INPUT_DISABLE/* Pin 15 */ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3864    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3865    /*        Port1       */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3866    Port_lDiscSet(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3867      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3868      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3869      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3870      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3871      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3872      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3873      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3874      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3875      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3876      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3877      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3878      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3879      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3880      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3881      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3882      PORT_PIN_ANALOG_INPUT_DISABLE/* Pin 15 */ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3883    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3884    /*        Port2       */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3885    Port_lDiscSet(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3886      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3887      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3888      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3889      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3890      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3891      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3892      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3893      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3894      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3895      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3896      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3897      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3898      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3899      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3900      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3901      PORT_PIN_ANALOG_INPUT_DISABLE/* Pin 15 */ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3902    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3903    /*        Port33       */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3904    Port_lDiscSet(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3905      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3906      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3907      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3908      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3909      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3910      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3911      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3912      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3913      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3914      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3915      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3916      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3917      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3918      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3919      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3920      PORT_PIN_ANALOG_INPUT_DISABLE/* Pin 15 */ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3921    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3922    /*        Port34       */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3923    Port_lDiscSet(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3924      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3925      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3926      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3927      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3928      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3929      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3930      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3931      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3932      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3933      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3934      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3935      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3936      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3937      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3938      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3939      PORT_PIN_ANALOG_INPUT_DISABLE/* Pin 15 */ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3940    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3941    /*        Port40       */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3942    Port_lDiscSet(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3943      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 0 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3944      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 1 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3945      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 2 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3946      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 3 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3947      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 4 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3948      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 5 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3949      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 6 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3950      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 7 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3951      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 8 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3952      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 9 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3953      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 10 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3954      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 11 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3955      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 12 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3956      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 13 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3957      PORT_PIN_ANALOG_INPUT_DISABLE,/* Pin 14 */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3958      PORT_PIN_ANALOG_INPUT_DISABLE/* Pin 15 */ 
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3959    ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3960  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3961  };
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3962  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3963      /* LVDS configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3964  static const Port_n_LVDSConfigType Port_kLVDSConfig[] =
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3965  {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3966  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3967    { /*             Port13            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3968      /*             LPCR0            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3969      Port_lLvds(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3970        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3971        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3972        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3973        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3974        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3975        PAD_SUPPLY_3_3V,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3976        PORT_LVDS_PORT_CONTROLLED,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3977        PORT_LVDS_DISABLE,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3978        PORT_LVDS_LVDS_VDIFF_ADJ,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3979        PORT_LVDS_VOSDYN,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3980        PORT_LVDS_VOSEXT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3981        PORT_LVDS_POWER_DOWN,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3982        PORT_LVDS_TX_PWDPD_DISABLE
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3983        ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3984      /*             LPCR1            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3985      Port_lLvds(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3986        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3987        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3988        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3989        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3990        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3991        PAD_SUPPLY_3_3V,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3992        PORT_LVDS_PORT_CONTROLLED,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3993        PORT_LVDS_DISABLE,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3994        PORT_LVDS_LVDS_VDIFF_ADJ,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3995        PORT_LVDS_VOSDYN,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3996        PORT_LVDS_VOSEXT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3997        PORT_LVDS_POWER_DOWN,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3998        PORT_LVDS_TX_PWDPD_DISABLE
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  3999        ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4000      /*             LPCR2            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4001        PORT_LPCR_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4002      /*             LPCR3            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4003        PORT_LPCR_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4004      /*             LPCR4            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4005        PORT_LPCR_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4006      /*             LPCR5            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4007        PORT_LPCR_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4008      /*             LPCR6            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4009        PORT_LPCR_DEFAULT
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4010    },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4011    { /*             Port14            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4012      /*             LPCR0            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4013        PORT_LPCR_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4014      /*             LPCR1            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4015        PORT_LPCR_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4016      /*             LPCR2            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4017        PORT_LPCR_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4018      /*             LPCR3            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4019        PORT_LPCR_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4020      /*             LPCR4            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4021        PORT_LPCR_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4022      /*             LPCR5            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4023      Port_lLvds(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4024        PORT_LVDS_PORT_CONTROLLED,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4025        PORT_LVDS_DISABLE,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4026        PORT_LVDS_INTERNAL_TERMINATION,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4027        PORT_LVDS_POLY_RESISTOR_TERM,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4028        PORT_LVDS_LVDSH,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4029        PAD_SUPPLY_3_3V,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4030        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4031        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4032        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4033        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4034        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4035        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4036        PORT_LVDS_DEFAULT
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4037        ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4038      /*             LPCR6            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4039        PORT_LPCR_DEFAULT
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4040    },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4041    { /*             Port21            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4042      /*             LPCR0            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4043      Port_lLvds(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4044        PORT_LVDS_PORT_CONTROLLED,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4045        PORT_LVDS_DISABLE,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4046        PORT_LVDS_INTERNAL_TERMINATION,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4047        PORT_LVDS_POLY_RESISTOR_TERM,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4048        PORT_LVDS_LVDSH,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4049        PAD_SUPPLY_3_3V,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4050        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4051        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4052        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4053        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4054        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4055        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4056        PORT_LVDS_DEFAULT
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4057        ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4058      /*             LPCR1            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4059      Port_lLvds(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4060        PORT_LVDS_PORT_CONTROLLED,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4061        PORT_LVDS_DISABLE,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4062        PORT_LVDS_INTERNAL_TERMINATION,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4063        PORT_LVDS_POLY_RESISTOR_TERM,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4064        PORT_LVDS_LVDSH,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4065        PAD_SUPPLY_3_3V,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4066        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4067        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4068        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4069        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4070        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4071        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4072        PORT_LVDS_DEFAULT
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4073        ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4074      /*             LPCR2            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4075      Port_lLvds(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4076        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4077        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4078        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4079        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4080        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4081        PAD_SUPPLY_3_3V,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4082        PORT_LVDS_PORT_CONTROLLED,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4083        PORT_LVDS_DISABLE,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4084        PORT_LVDS_LVDS_VDIFF_ADJ,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4085        PORT_LVDS_VOSDYN,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4086        PORT_LVDS_VOSEXT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4087        PORT_LVDS_POWER_DOWN,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4088        PORT_LVDS_TX_PWDPD_DISABLE
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4089        ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4090      /*             LPCR3            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4091        PORT_LPCR_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4092      /*             LPCR4            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4093        PORT_LPCR_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4094      /*             LPCR5            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4095        PORT_LPCR_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4096      /*             LPCR6            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4097        PORT_LPCR_DEFAULT
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4098    },
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4099    { /*             Port22            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4100      /*             LPCR0            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4101      Port_lLvds(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4102        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4103        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4104        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4105        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4106        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4107        PAD_SUPPLY_3_3V,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4108        PORT_LVDS_PORT_CONTROLLED,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4109        PORT_LVDS_DISABLE,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4110        PORT_LVDS_LVDS_VDIFF_ADJ,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4111        PORT_LVDS_VOSDYN,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4112        PORT_LVDS_VOSEXT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4113        PORT_LVDS_POWER_DOWN,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4114        PORT_LVDS_TX_PWDPD_DISABLE
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4115        ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4116      /*             LPCR1            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4117      Port_lLvds(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4118        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4119        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4120        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4121        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4122        PORT_LVDS_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4123        PAD_SUPPLY_3_3V,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4124        PORT_LVDS_PORT_CONTROLLED,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4125        PORT_LVDS_DISABLE,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4126        PORT_LVDS_LVDS_VDIFF_ADJ,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4127        PORT_LVDS_VOSDYN,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4128        PORT_LVDS_VOSEXT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4129        PORT_LVDS_POWER_DOWN,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4130        PORT_LVDS_TX_PWDPD_DISABLE
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4131        ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4132      /*             LPCR2            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4133        PORT_LPCR_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4134      /*             LPCR3            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4135        PORT_LPCR_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4136      /*             LPCR4            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4137        PORT_LPCR_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4138      /*             LPCR5            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4139        PORT_LPCR_DEFAULT,
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4140      /*             LPCR6            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4141        PORT_LPCR_DEFAULT
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4142    }
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4143  };
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4144      /* PCSR configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4145  static const Port_n_PCSRConfigType Port_kPCSRConfig[] =
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4146  {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4147    /*           Port0            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4148    Port_lPcsr(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4149        PORT_PCSR_DEFAULT,  /*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4150        PORT_PCSR_DEFAULT,  /*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4151        PORT_PCSR_DEFAULT,  /*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4152        PORT_PCSR_DEFAULT,  /*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4153        PORT_PCSR_DEFAULT,  /*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4154        PORT_PCSR_DEFAULT,  /*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4155        PORT_PCSR_DEFAULT,  /*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4156        PORT_PCSR_DEFAULT,  /*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4157        PORT_PCSR_DEFAULT,  /*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4158        PORT_PCSR_DEFAULT,  /*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4159        PORT_PCSR_DISABLE,  /*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4160        PORT_PCSR_DISABLE,  /*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4161        PORT_PCSR_DEFAULT,  /*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4162        PORT_PCSR_DEFAULT,  /*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4163        PORT_PCSR_DEFAULT,  /*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4164        PORT_PCSR_DEFAULT   /*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4165                  ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4166    /*           Port11            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4167    Port_lPcsr(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4168        PORT_PCSR_ENABLE,   /*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4169        PORT_PCSR_ENABLE,   /*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4170        PORT_PCSR_ENABLE,   /*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4171        PORT_PCSR_ENABLE,   /*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4172        PORT_PCSR_ENABLE,   /*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4173        PORT_PCSR_DEFAULT,  /*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4174        PORT_PCSR_ENABLE,   /*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4175        PORT_PCSR_DEFAULT,  /*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4176        PORT_PCSR_DEFAULT,  /*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4177        PORT_PCSR_DEFAULT,  /*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4178        PORT_PCSR_DEFAULT,  /*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4179        PORT_PCSR_DEFAULT,  /*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4180        PORT_PCSR_DEFAULT,  /*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4181        PORT_PCSR_DEFAULT,  /*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4182        PORT_PCSR_DEFAULT,  /*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4183        PORT_PCSR_DEFAULT   /*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4184                  ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4185    /*           Port33            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4186    Port_lPcsr(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4187        PORT_PCSR_DISABLE,  /*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4188        PORT_PCSR_DISABLE,  /*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4189        PORT_PCSR_DISABLE,  /*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4190        PORT_PCSR_DISABLE,  /*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4191        PORT_PCSR_DISABLE,  /*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4192        PORT_PCSR_DISABLE,  /*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4193        PORT_PCSR_DISABLE,  /*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4194        PORT_PCSR_DISABLE,  /*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4195        PORT_PCSR_DISABLE,  /*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4196        PORT_PCSR_DISABLE,  /*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4197        PORT_PCSR_DISABLE,  /*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4198        PORT_PCSR_DISABLE,  /*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4199        PORT_PCSR_DISABLE,  /*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4200        PORT_PCSR_DISABLE,  /*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4201        PORT_PCSR_DISABLE,  /*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4202        PORT_PCSR_DISABLE   /*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4203                  ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4204    /*           Port34            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4205    Port_lPcsr(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4206        PORT_PCSR_DEFAULT,  /*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4207        PORT_PCSR_DISABLE,  /*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4208        PORT_PCSR_DEFAULT,  /*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4209        PORT_PCSR_DEFAULT,  /*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4210        PORT_PCSR_DEFAULT,  /*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4211        PORT_PCSR_DEFAULT,  /*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4212        PORT_PCSR_DEFAULT,  /*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4213        PORT_PCSR_DEFAULT,  /*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4214        PORT_PCSR_DEFAULT,  /*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4215        PORT_PCSR_DEFAULT,  /*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4216        PORT_PCSR_DEFAULT,  /*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4217        PORT_PCSR_DEFAULT,  /*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4218        PORT_PCSR_DEFAULT,  /*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4219        PORT_PCSR_DEFAULT,  /*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4220        PORT_PCSR_DEFAULT,  /*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4221        PORT_PCSR_DEFAULT   /*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4222                  ),
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4223    /*           Port40            */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4224    Port_lPcsr(
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4225        PORT_PCSR_DEFAULT,  /*Pin0*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4226        PORT_PCSR_DISABLE,  /*Pin1*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4227        PORT_PCSR_DISABLE,  /*Pin2*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4228        PORT_PCSR_DISABLE,  /*Pin3*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4229        PORT_PCSR_DEFAULT,  /*Pin4*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4230        PORT_PCSR_DISABLE,  /*Pin5*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4231        PORT_PCSR_DEFAULT,  /*Pin6*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4232        PORT_PCSR_DEFAULT,  /*Pin7*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4233        PORT_PCSR_DEFAULT,  /*Pin8*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4234        PORT_PCSR_DEFAULT,  /*Pin9*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4235        PORT_PCSR_DISABLE,  /*Pin10*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4236        PORT_PCSR_DISABLE,  /*Pin11*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4237        PORT_PCSR_DISABLE,  /*Pin12*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4238        PORT_PCSR_DEFAULT,  /*Pin13*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4239        PORT_PCSR_DEFAULT,  /*Pin14*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4240        PORT_PCSR_DEFAULT   /*Pin15*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4241                  )
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4242  };
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4243      /* MISRA2012_RULE_8_7_JUSTIFICATION: Module configuration data structure
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4244  declaration as per Autosar guidelines. This data structure may be needed
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4245  by SW units using Port Driver APIs */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4246  /* MISRA2012_RULE_8_4_JUSTIFICATION: Definition is as per Autosar guidelines */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4247  const Port_ConfigType Port_Config =
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4248  {
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4249      /* Port Configuration set  */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4250    &Port_kConfiguration[0],
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4251    /* Port 40-th Disc configuration set  */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4252    &Port_DiscSet[0],
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4253    /* LVDS configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4254    &Port_kLVDSConfig[0],
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4255    /* PCSR Configuration */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4256    &Port_kPCSRConfig[0]
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4257  };
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4258  
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4259  #define PORT_STOP_SEC_CONFIG_DATA_ASIL_B_GLOBAL_UNSPECIFIED
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4260  /* MISRA2012_RULE_4_10_JUSTIFICATION: To be compliant with autosar guidelines
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4261  Port_Memmap.h header is included without safegaurd.*/
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4262  /* MISRA2012_RULE_20_1_JUSTIFICATION: Port_Memmap.h header included as per Autosar
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4263  guidelines. */
; ..\Mcal\EB_Cfg\src\Port_PBcfg.c	  4264  #include "Port_MemMap.h"

	; Module end
