<!-- Creator     : groff version 1.22.3 -->
<!-- CreationDate: Sun Aug 27 15:49:58 2017 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title></title>
</head>
<body>

<hr>


<p>ARACHNE-PNR(1) ARACHNE-PNR(1)</p>

<p style="margin-top: 1em">NAME <br>
arachne-pnr - Place and route tool for iCE40 family
FGPAs</p>

<p style="margin-top: 1em">SYNOPSIS <br>
arachne-pnr [options] &lt;filename&gt;</p>

<p style="margin-top: 1em">DESCRIPTION <br>
Arachne-pnr implements the place and route step of the
hardware compilation process for FPGAs. It accepts as input
a technology-mapped netlist in BLIF format, as output by the
<br>
Yosys synthesis suite for example. It currently targets the
Lattice Semiconductor iCE40 family of FPGAs. Its output is a
textual bitstream representation for assembly by the <br>
IceStorm icepack command. The output of icepack is a binary
bitstream which can be uploaded to a hardware device.</p>

<p style="margin-top: 1em">OPTIONS <br>
-h, --help <br>
Print this usage message.</p>

<p style="margin-top: 1em">-q, --quiet <br>
Run quiet. Don&rsquo;t output progress messages.</p>

<p style="margin-top: 1em">-d &lt;device&gt;, --device
&lt;device&gt; <br>
Target device &lt;device&gt;. Supported devices: 1k -
Lattice Semiconductor iCE40LP/HX1K 8k - Lattice
Semiconductor iCE40LP/HX8K Default: 1k</p>

<p style="margin-top: 1em">-c &lt;file&gt;, --chipdb
&lt;chipdb-file&gt; <br>
Read chip database from &lt;chipdb-file&gt;. Default:
/usr/share/arachne-pnr/chipdb-&lt;device&gt;.bin</p>

<p style="margin-top: 1em">--write-binary-chipdb
&lt;file&gt; <br>
Write binary chipdb to &lt;file&gt;.</p>

<p style="margin-top: 1em">-l, --no-promote-globals <br>
Don&rsquo;t promote nets to globals.</p>

<p style="margin-top: 1em">-B &lt;file&gt;,
--post-pack-blif &lt;file&gt; <br>
Write post-pack netlist to &lt;file&gt; as BLIF.</p>

<p style="margin-top: 1em">-V &lt;file&gt;,
--post-pack-verilog &lt;file&gt; <br>
Write post-pack netlist to &lt;file&gt; as Verilog.</p>

<p style="margin-top: 1em">--post-place-blif &lt;file&gt;
<br>
Write post-place netlist to &lt;file&gt; as BLIF.</p>

<p style="margin-top: 1em">--route-only <br>
Input must include placement.</p>

<p style="margin-top: 1em">-p &lt;pcf-file&gt;, --pcf-file
&lt;pcf-file&gt; <br>
Read physical constraints from &lt;pcf-file&gt;.</p>

<p style="margin-top: 1em">-P &lt;package&gt;, --package
&lt;package&gt; <br>
Target package &lt;package&gt;. Default: tq144 for 1k, ct256
for 8k</p>

<p style="margin-top: 1em">-r Randomize seed.</p>

<p style="margin-top: 1em">-m &lt;int&gt;, --max-passes
&lt;int&gt; <br>
Maximum number of routing passes. Default: 200</p>

<p style="margin-top: 1em">-s &lt;int&gt;, --seed
&lt;int&gt; <br>
Set seed for random generator to &lt;int&gt;. Default: 1</p>

<p style="margin-top: 1em">-w &lt;pcf-file&gt;, --write-pcf
&lt;pcf-file&gt; <br>
Write pin assignments to &lt;pcf-file&gt; after
placement.</p>

<p style="margin-top: 1em">-o &lt;output-file&gt;,
--output-file &lt;output-file&gt; <br>
Write output to &lt;output-file&gt;.</p>

<p style="margin-top: 1em">AUTHOR <br>
This manual page was written by Ruben Undheim
&lt;ruben.undheim@gmail.com&gt; for the Debian project (and
may be used by others).</p>

<p style="margin-top: 1em">23 September 2016
ARACHNE-PNR(1)</p>
<hr>
</body>
</html>
