INFO: [v++ 60-1548] Creating build summary session with primary output C:/Users/tran.timo/Documents/labs/adder/adder\adder.hlscompile_summary, at 01/21/26 15:16:41
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir C:/Users/tran.timo/Documents/labs/adder/adder -config C:/Users/tran.timo/Documents/labs/adder/hls_config.cfg -cmdlineconfig C:/Users/tran.timo/Documents/labs/adder/adder/hls/config.cmdline
INFO: [HLS 200-10] For user 'tran.timo' on host 'wfxb07b250a246e.nunet.neu.edu' (Windows NT_amd64 version 10.0) on Wed Jan 21 15:16:43 -0500 2026
INFO: [HLS 200-10] In directory 'C:/Users/tran.timo/Documents/labs/adder'
INFO: [HLS 200-2005] Using work_dir C:/Users/tran.timo/Documents/labs/adder/adder 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=adder.cpp' from C:/Users/tran.timo/Documents/labs/adder/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/Users/tran.timo/Documents/labs/adder/adder.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=add' from C:/Users/tran.timo/Documents/labs/adder/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/tran.timo/Documents/labs/adder/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-2-e' from C:/Users/tran.timo/Documents/labs/adder/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-2-e'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/tran.timo/Documents/labs/adder/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.395 seconds; current allocated memory: 246.023 MB.
INFO: [HLS 200-10] Analyzing design file 'adder.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 8.198 seconds; current allocated memory: 248.590 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/tran.timo/Documents/labs/adder/adder/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/tran.timo/Documents/labs/adder/adder/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/tran.timo/Documents/labs/adder/adder/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/tran.timo/Documents/labs/adder/adder/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/tran.timo/Documents/labs/adder/adder/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/tran.timo/Documents/labs/adder/adder/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/tran.timo/Documents/labs/adder/adder/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/tran.timo/Documents/labs/adder/adder/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/tran.timo/Documents/labs/adder/adder/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/tran.timo/Documents/labs/adder/adder/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/tran.timo/Documents/labs/adder/adder/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/tran.timo/Documents/labs/adder/adder/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/tran.timo/Documents/labs/adder/adder/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/tran.timo/Documents/labs/adder/adder/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/tran.timo/Documents/labs/adder/adder/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/tran.timo/Documents/labs/adder/adder/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.064 seconds; current allocated memory: 250.223 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 250.227 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 253.781 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 254.980 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 275.039 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 275.066 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'add' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.338 seconds; current allocated memory: 275.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 275.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'add/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'add/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'add/c' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'add' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'a', 'b' and 'c' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 275.066 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 277.629 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.657 seconds; current allocated memory: 279.895 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for add.
INFO: [VLOG 209-307] Generating Verilog RTL for add.
INFO: [HLS 200-789] **** Estimated Fmax: 331.56 MHz
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 26.209 seconds; peak allocated memory: 280.285 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 30s
