
Ditel_MotorDriver_005.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005dc0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08005f50  08005f50  00006f50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005fd0  08005fd0  0000705c  2**0
                  CONTENTS
  4 .ARM          00000008  08005fd0  08005fd0  00006fd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005fd8  08005fd8  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005fd8  08005fd8  00006fd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005fdc  08005fdc  00006fdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005fe0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000705c  2**0
                  CONTENTS
 10 .bss          00000480  2000005c  2000005c  0000705c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200004dc  200004dc  0000705c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001186b  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002900  00000000  00000000  000188f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f20  00000000  00000000  0001b1f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bc4  00000000  00000000  0001c118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001bf23  00000000  00000000  0001ccdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001455b  00000000  00000000  00038bff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a6542  00000000  00000000  0004d15a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f369c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004390  00000000  00000000  000f36e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  000f7a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005f38 	.word	0x08005f38

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08005f38 	.word	0x08005f38

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <_7SegInit>:

#include <D-M-005/7Seg.h>

_7SEG_SETTING _7SegSetting;

void _7SegInit(_7SEG_SETTING *__7SegSetting){
 8000270:	b580      	push	{r7, lr}
 8000272:	b082      	sub	sp, #8
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
	_7SegSetting.__7SegSi_GpioPort = __7SegSetting->__7SegSi_GpioPort;
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	4a18      	ldr	r2, [pc, #96]	@ (80002e0 <_7SegInit+0x70>)
 800027e:	6013      	str	r3, [r2, #0]
	_7SegSetting.__7SegSi_Pin = __7SegSetting->__7SegSi_Pin;
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	889a      	ldrh	r2, [r3, #4]
 8000284:	4b16      	ldr	r3, [pc, #88]	@ (80002e0 <_7SegInit+0x70>)
 8000286:	809a      	strh	r2, [r3, #4]
	_7SegSetting.__7SegRck_GpioPort = __7SegSetting->__7SegRck_GpioPort;
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	689b      	ldr	r3, [r3, #8]
 800028c:	4a14      	ldr	r2, [pc, #80]	@ (80002e0 <_7SegInit+0x70>)
 800028e:	6093      	str	r3, [r2, #8]
	_7SegSetting.__7SegRck_Pin = __7SegSetting->__7SegRck_Pin;
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	899a      	ldrh	r2, [r3, #12]
 8000294:	4b12      	ldr	r3, [pc, #72]	@ (80002e0 <_7SegInit+0x70>)
 8000296:	819a      	strh	r2, [r3, #12]
	_7SegSetting.__7SegSck_GpioPort = __7SegSetting->__7SegSck_GpioPort;
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	691b      	ldr	r3, [r3, #16]
 800029c:	4a10      	ldr	r2, [pc, #64]	@ (80002e0 <_7SegInit+0x70>)
 800029e:	6113      	str	r3, [r2, #16]
	_7SegSetting.__7SegSck_Pin = __7SegSetting->__7SegSck_Pin;
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	8a9a      	ldrh	r2, [r3, #20]
 80002a4:	4b0e      	ldr	r3, [pc, #56]	@ (80002e0 <_7SegInit+0x70>)
 80002a6:	829a      	strh	r2, [r3, #20]

	HAL_GPIO_WritePin(_7SegSetting.__7SegSi_GpioPort, _7SegSetting.__7SegSi_Pin, GPIO_PIN_RESET);
 80002a8:	4b0d      	ldr	r3, [pc, #52]	@ (80002e0 <_7SegInit+0x70>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a0c      	ldr	r2, [pc, #48]	@ (80002e0 <_7SegInit+0x70>)
 80002ae:	8891      	ldrh	r1, [r2, #4]
 80002b0:	2200      	movs	r2, #0
 80002b2:	4618      	mov	r0, r3
 80002b4:	f001 fd64 	bl	8001d80 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_7SegSetting.__7SegRck_GpioPort, _7SegSetting.__7SegRck_Pin, GPIO_PIN_RESET);
 80002b8:	4b09      	ldr	r3, [pc, #36]	@ (80002e0 <_7SegInit+0x70>)
 80002ba:	689b      	ldr	r3, [r3, #8]
 80002bc:	4a08      	ldr	r2, [pc, #32]	@ (80002e0 <_7SegInit+0x70>)
 80002be:	8991      	ldrh	r1, [r2, #12]
 80002c0:	2200      	movs	r2, #0
 80002c2:	4618      	mov	r0, r3
 80002c4:	f001 fd5c 	bl	8001d80 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_7SegSetting.__7SegSck_GpioPort, _7SegSetting.__7SegSck_Pin, GPIO_PIN_RESET);
 80002c8:	4b05      	ldr	r3, [pc, #20]	@ (80002e0 <_7SegInit+0x70>)
 80002ca:	691b      	ldr	r3, [r3, #16]
 80002cc:	4a04      	ldr	r2, [pc, #16]	@ (80002e0 <_7SegInit+0x70>)
 80002ce:	8a91      	ldrh	r1, [r2, #20]
 80002d0:	2200      	movs	r2, #0
 80002d2:	4618      	mov	r0, r3
 80002d4:	f001 fd54 	bl	8001d80 <HAL_GPIO_WritePin>
}
 80002d8:	bf00      	nop
 80002da:	3708      	adds	r7, #8
 80002dc:	46bd      	mov	sp, r7
 80002de:	bd80      	pop	{r7, pc}
 80002e0:	20000078 	.word	0x20000078

080002e4 <_7SegReset>:
            __7Seg1byteDisplay(~(0b00011110 | (isDisplayDp ? 0b10000000 : 0b00000000)));
            break;
    }
}

void _7SegReset(){
 80002e4:	b580      	push	{r7, lr}
 80002e6:	af00      	add	r7, sp, #0
    __7Seg1byteDisplay(~(0b00000000));
 80002e8:	f04f 30ff 	mov.w	r0, #4294967295
 80002ec:	f000 f878 	bl	80003e0 <__7Seg1byteDisplay>
    __7Seg1byteDisplay(~(0b00000000));
 80002f0:	f04f 30ff 	mov.w	r0, #4294967295
 80002f4:	f000 f874 	bl	80003e0 <__7Seg1byteDisplay>
}
 80002f8:	bf00      	nop
 80002fa:	bd80      	pop	{r7, pc}

080002fc <_7SegSetUpAnimation>:

void _7SegSetUpAnimation(_SETUP_STEP_FOR_7SEG __SetupStep){
 80002fc:	b580      	push	{r7, lr}
 80002fe:	b082      	sub	sp, #8
 8000300:	af00      	add	r7, sp, #0
 8000302:	4603      	mov	r3, r0
 8000304:	71fb      	strb	r3, [r7, #7]
	switch (__SetupStep) {
 8000306:	79fb      	ldrb	r3, [r7, #7]
 8000308:	3b01      	subs	r3, #1
 800030a:	2b08      	cmp	r3, #8
 800030c:	d863      	bhi.n	80003d6 <_7SegSetUpAnimation+0xda>
 800030e:	a201      	add	r2, pc, #4	@ (adr r2, 8000314 <_7SegSetUpAnimation+0x18>)
 8000310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000314:	08000339 	.word	0x08000339
 8000318:	0800034b 	.word	0x0800034b
 800031c:	0800035d 	.word	0x0800035d
 8000320:	0800036f 	.word	0x0800036f
 8000324:	08000381 	.word	0x08000381
 8000328:	08000393 	.word	0x08000393
 800032c:	080003a5 	.word	0x080003a5
 8000330:	080003b7 	.word	0x080003b7
 8000334:	080003c9 	.word	0x080003c9
		case _SETUP_STEP_START_PROGRAM:
			__7Seg1byteDisplay(__7SEG_NULL_1Byte);
 8000338:	f04f 30ff 	mov.w	r0, #4294967295
 800033c:	f000 f850 	bl	80003e0 <__7Seg1byteDisplay>
			__7Seg1byteDisplay(__7SEG_ONLY_A_1Byte);
 8000340:	f06f 0002 	mvn.w	r0, #2
 8000344:	f000 f84c 	bl	80003e0 <__7Seg1byteDisplay>
			break;
 8000348:	e045      	b.n	80003d6 <_7SegSetUpAnimation+0xda>
		case _SETUP_STEP_SETUP_MOTOR:
			__7Seg1byteDisplay(__7SEG_ONLY_A_1Byte);
 800034a:	f06f 0002 	mvn.w	r0, #2
 800034e:	f000 f847 	bl	80003e0 <__7Seg1byteDisplay>
			__7Seg1byteDisplay(__7SEG_NULL_1Byte);
 8000352:	f04f 30ff 	mov.w	r0, #4294967295
 8000356:	f000 f843 	bl	80003e0 <__7Seg1byteDisplay>
			break;
 800035a:	e03c      	b.n	80003d6 <_7SegSetUpAnimation+0xda>
		case _SETUP_STEP_SETUP_AND_READ_SWICH:
			__7Seg1byteDisplay(__7SEG_ONLY_B_1Byte);
 800035c:	f06f 0001 	mvn.w	r0, #1
 8000360:	f000 f83e 	bl	80003e0 <__7Seg1byteDisplay>
			__7Seg1byteDisplay(__7SEG_NULL_1Byte);
 8000364:	f04f 30ff 	mov.w	r0, #4294967295
 8000368:	f000 f83a 	bl	80003e0 <__7Seg1byteDisplay>
			break;
 800036c:	e033      	b.n	80003d6 <_7SegSetUpAnimation+0xda>
		case _SETUP_STEP_NULL2:
			__7Seg1byteDisplay(__7SEG_ONLY_C_1Byte);
 800036e:	f06f 0040 	mvn.w	r0, #64	@ 0x40
 8000372:	f000 f835 	bl	80003e0 <__7Seg1byteDisplay>
			__7Seg1byteDisplay(__7SEG_NULL_1Byte);
 8000376:	f04f 30ff 	mov.w	r0, #4294967295
 800037a:	f000 f831 	bl	80003e0 <__7Seg1byteDisplay>
			break;
 800037e:	e02a      	b.n	80003d6 <_7SegSetUpAnimation+0xda>
		case _SETUP_STEP_NULL3:
			__7Seg1byteDisplay(__7SEG_ONLY_D_1Byte);
 8000380:	f06f 0020 	mvn.w	r0, #32
 8000384:	f000 f82c 	bl	80003e0 <__7Seg1byteDisplay>
			__7Seg1byteDisplay(__7SEG_NULL_1Byte);
 8000388:	f04f 30ff 	mov.w	r0, #4294967295
 800038c:	f000 f828 	bl	80003e0 <__7Seg1byteDisplay>
			break;
 8000390:	e021      	b.n	80003d6 <_7SegSetUpAnimation+0xda>
		case _SETUP_STEP_NULL4:
			__7Seg1byteDisplay(__7SEG_NULL_1Byte);
 8000392:	f04f 30ff 	mov.w	r0, #4294967295
 8000396:	f000 f823 	bl	80003e0 <__7Seg1byteDisplay>
			__7Seg1byteDisplay(__7SEG_ONLY_D_1Byte);
 800039a:	f06f 0020 	mvn.w	r0, #32
 800039e:	f000 f81f 	bl	80003e0 <__7Seg1byteDisplay>
			break;
 80003a2:	e018      	b.n	80003d6 <_7SegSetUpAnimation+0xda>
		case _SETUP_STEP_NULL5:
			__7Seg1byteDisplay(__7SEG_NULL_1Byte);
 80003a4:	f04f 30ff 	mov.w	r0, #4294967295
 80003a8:	f000 f81a 	bl	80003e0 <__7Seg1byteDisplay>
			__7Seg1byteDisplay(__7SEG_ONLY_E_1Byte);
 80003ac:	f06f 0010 	mvn.w	r0, #16
 80003b0:	f000 f816 	bl	80003e0 <__7Seg1byteDisplay>
			break;
 80003b4:	e00f      	b.n	80003d6 <_7SegSetUpAnimation+0xda>
		case _SETUP_STEP_NULL6:
			__7Seg1byteDisplay(__7SEG_NULL_1Byte);
 80003b6:	f04f 30ff 	mov.w	r0, #4294967295
 80003ba:	f000 f811 	bl	80003e0 <__7Seg1byteDisplay>
			__7Seg1byteDisplay(__7SEG_ONLY_F_1Byte);
 80003be:	f06f 0004 	mvn.w	r0, #4
 80003c2:	f000 f80d 	bl	80003e0 <__7Seg1byteDisplay>
			break;
 80003c6:	e006      	b.n	80003d6 <_7SegSetUpAnimation+0xda>
		case _SETUP_STEP_FINISH:
			__7Seg1byteDisplay(~__7SEG_ONLY_G_1Byte | ~__7SEG_ONLY_DP_1Byte);
 80003c8:	2088      	movs	r0, #136	@ 0x88
 80003ca:	f000 f809 	bl	80003e0 <__7Seg1byteDisplay>
			__7Seg1byteDisplay(~__7SEG_ONLY_G_1Byte | ~__7SEG_ONLY_DP_1Byte);
 80003ce:	2088      	movs	r0, #136	@ 0x88
 80003d0:	f000 f806 	bl	80003e0 <__7Seg1byteDisplay>
			break;
 80003d4:	bf00      	nop
	}
}
 80003d6:	bf00      	nop
 80003d8:	3708      	adds	r7, #8
 80003da:	46bd      	mov	sp, r7
 80003dc:	bd80      	pop	{r7, pc}
 80003de:	bf00      	nop

080003e0 <__7Seg1byteDisplay>:

void __7Seg1byteDisplay(uint8_t _displayContent){
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b084      	sub	sp, #16
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	4603      	mov	r3, r0
 80003e8:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(_7SegSetting.__7SegRck_GpioPort, _7SegSetting.__7SegRck_Pin, GPIO_PIN_RESET);
 80003ea:	4b1e      	ldr	r3, [pc, #120]	@ (8000464 <__7Seg1byteDisplay+0x84>)
 80003ec:	689b      	ldr	r3, [r3, #8]
 80003ee:	4a1d      	ldr	r2, [pc, #116]	@ (8000464 <__7Seg1byteDisplay+0x84>)
 80003f0:	8991      	ldrh	r1, [r2, #12]
 80003f2:	2200      	movs	r2, #0
 80003f4:	4618      	mov	r0, r3
 80003f6:	f001 fcc3 	bl	8001d80 <HAL_GPIO_WritePin>
    for (int i = 0; i < 8; i++){
 80003fa:	2300      	movs	r3, #0
 80003fc:	60fb      	str	r3, [r7, #12]
 80003fe:	e021      	b.n	8000444 <__7Seg1byteDisplay+0x64>
        HAL_GPIO_WritePin(_7SegSetting.__7SegSi_GpioPort, _7SegSetting.__7SegSi_Pin, (_displayContent & (1U << i)) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000400:	4b18      	ldr	r3, [pc, #96]	@ (8000464 <__7Seg1byteDisplay+0x84>)
 8000402:	6818      	ldr	r0, [r3, #0]
 8000404:	4b17      	ldr	r3, [pc, #92]	@ (8000464 <__7Seg1byteDisplay+0x84>)
 8000406:	8899      	ldrh	r1, [r3, #4]
 8000408:	79fa      	ldrb	r2, [r7, #7]
 800040a:	68fb      	ldr	r3, [r7, #12]
 800040c:	fa22 f303 	lsr.w	r3, r2, r3
 8000410:	b2db      	uxtb	r3, r3
 8000412:	f003 0301 	and.w	r3, r3, #1
 8000416:	b2db      	uxtb	r3, r3
 8000418:	461a      	mov	r2, r3
 800041a:	f001 fcb1 	bl	8001d80 <HAL_GPIO_WritePin>

        HAL_GPIO_WritePin(_7SegSetting.__7SegSck_GpioPort, _7SegSetting.__7SegSck_Pin, GPIO_PIN_SET);
 800041e:	4b11      	ldr	r3, [pc, #68]	@ (8000464 <__7Seg1byteDisplay+0x84>)
 8000420:	691b      	ldr	r3, [r3, #16]
 8000422:	4a10      	ldr	r2, [pc, #64]	@ (8000464 <__7Seg1byteDisplay+0x84>)
 8000424:	8a91      	ldrh	r1, [r2, #20]
 8000426:	2201      	movs	r2, #1
 8000428:	4618      	mov	r0, r3
 800042a:	f001 fca9 	bl	8001d80 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(_7SegSetting.__7SegSck_GpioPort, _7SegSetting.__7SegSck_Pin, GPIO_PIN_RESET);
 800042e:	4b0d      	ldr	r3, [pc, #52]	@ (8000464 <__7Seg1byteDisplay+0x84>)
 8000430:	691b      	ldr	r3, [r3, #16]
 8000432:	4a0c      	ldr	r2, [pc, #48]	@ (8000464 <__7Seg1byteDisplay+0x84>)
 8000434:	8a91      	ldrh	r1, [r2, #20]
 8000436:	2200      	movs	r2, #0
 8000438:	4618      	mov	r0, r3
 800043a:	f001 fca1 	bl	8001d80 <HAL_GPIO_WritePin>
    for (int i = 0; i < 8; i++){
 800043e:	68fb      	ldr	r3, [r7, #12]
 8000440:	3301      	adds	r3, #1
 8000442:	60fb      	str	r3, [r7, #12]
 8000444:	68fb      	ldr	r3, [r7, #12]
 8000446:	2b07      	cmp	r3, #7
 8000448:	ddda      	ble.n	8000400 <__7Seg1byteDisplay+0x20>
    }

    HAL_GPIO_WritePin(_7SegSetting.__7SegRck_GpioPort, _7SegSetting.__7SegRck_Pin, GPIO_PIN_SET);
 800044a:	4b06      	ldr	r3, [pc, #24]	@ (8000464 <__7Seg1byteDisplay+0x84>)
 800044c:	689b      	ldr	r3, [r3, #8]
 800044e:	4a05      	ldr	r2, [pc, #20]	@ (8000464 <__7Seg1byteDisplay+0x84>)
 8000450:	8991      	ldrh	r1, [r2, #12]
 8000452:	2201      	movs	r2, #1
 8000454:	4618      	mov	r0, r3
 8000456:	f001 fc93 	bl	8001d80 <HAL_GPIO_WritePin>
}
 800045a:	bf00      	nop
 800045c:	3710      	adds	r7, #16
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}
 8000462:	bf00      	nop
 8000464:	20000078 	.word	0x20000078

08000468 <_MotorInit>:

#include "D-M-005/Motor.h"

_MOTOR_SETTING _MotorSetting;

void _MotorInit(_MOTOR_SETTING *__MotorSetting){
 8000468:	b580      	push	{r7, lr}
 800046a:	b082      	sub	sp, #8
 800046c:	af00      	add	r7, sp, #0
 800046e:	6078      	str	r0, [r7, #4]
	_MotorSetting.__MotorN1_Tim = __MotorSetting->__MotorN1_Tim;
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	4a5c      	ldr	r2, [pc, #368]	@ (80005e8 <_MotorInit+0x180>)
 8000476:	6013      	str	r3, [r2, #0]
	_MotorSetting.__MotorN1_TimChannel = __MotorSetting->__MotorN1_TimChannel;
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	685b      	ldr	r3, [r3, #4]
 800047c:	4a5a      	ldr	r2, [pc, #360]	@ (80005e8 <_MotorInit+0x180>)
 800047e:	6053      	str	r3, [r2, #4]
	_MotorSetting.__MotorN2_Tim = __MotorSetting->__MotorN2_Tim;
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	689b      	ldr	r3, [r3, #8]
 8000484:	4a58      	ldr	r2, [pc, #352]	@ (80005e8 <_MotorInit+0x180>)
 8000486:	6093      	str	r3, [r2, #8]
	_MotorSetting.__MotorN2_TimChannel = __MotorSetting->__MotorN2_TimChannel;
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	68db      	ldr	r3, [r3, #12]
 800048c:	4a56      	ldr	r2, [pc, #344]	@ (80005e8 <_MotorInit+0x180>)
 800048e:	60d3      	str	r3, [r2, #12]

	_MotorSetting.__MotorP1_GpioPort = __MotorSetting->__MotorP1_GpioPort;
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	691b      	ldr	r3, [r3, #16]
 8000494:	4a54      	ldr	r2, [pc, #336]	@ (80005e8 <_MotorInit+0x180>)
 8000496:	6113      	str	r3, [r2, #16]
	_MotorSetting.__MotorP1_Pin = __MotorSetting->__MotorP1_Pin;
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	8a9a      	ldrh	r2, [r3, #20]
 800049c:	4b52      	ldr	r3, [pc, #328]	@ (80005e8 <_MotorInit+0x180>)
 800049e:	829a      	strh	r2, [r3, #20]
	_MotorSetting.__MotorP2_GpioPort = __MotorSetting->__MotorP2_GpioPort;
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	699b      	ldr	r3, [r3, #24]
 80004a4:	4a50      	ldr	r2, [pc, #320]	@ (80005e8 <_MotorInit+0x180>)
 80004a6:	6193      	str	r3, [r2, #24]
	_MotorSetting.__MotorP2_Pin = __MotorSetting->__MotorP2_Pin;
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	8b9a      	ldrh	r2, [r3, #28]
 80004ac:	4b4e      	ldr	r3, [pc, #312]	@ (80005e8 <_MotorInit+0x180>)
 80004ae:	839a      	strh	r2, [r3, #28]

	_MotorSetting.__DeadTime_TIM = __MotorSetting->__DeadTime_TIM;
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	6a1b      	ldr	r3, [r3, #32]
 80004b4:	4a4c      	ldr	r2, [pc, #304]	@ (80005e8 <_MotorInit+0x180>)
 80004b6:	6213      	str	r3, [r2, #32]

	HAL_GPIO_WritePin(_MotorSetting.__MotorP1_GpioPort, _MotorSetting.__MotorP1_Pin, GPIO_PIN_RESET);
 80004b8:	4b4b      	ldr	r3, [pc, #300]	@ (80005e8 <_MotorInit+0x180>)
 80004ba:	691b      	ldr	r3, [r3, #16]
 80004bc:	4a4a      	ldr	r2, [pc, #296]	@ (80005e8 <_MotorInit+0x180>)
 80004be:	8a91      	ldrh	r1, [r2, #20]
 80004c0:	2200      	movs	r2, #0
 80004c2:	4618      	mov	r0, r3
 80004c4:	f001 fc5c 	bl	8001d80 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_MotorSetting.__MotorP2_GpioPort, _MotorSetting.__MotorP2_Pin, GPIO_PIN_RESET);
 80004c8:	4b47      	ldr	r3, [pc, #284]	@ (80005e8 <_MotorInit+0x180>)
 80004ca:	699b      	ldr	r3, [r3, #24]
 80004cc:	4a46      	ldr	r2, [pc, #280]	@ (80005e8 <_MotorInit+0x180>)
 80004ce:	8b91      	ldrh	r1, [r2, #28]
 80004d0:	2200      	movs	r2, #0
 80004d2:	4618      	mov	r0, r3
 80004d4:	f001 fc54 	bl	8001d80 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Start(_MotorSetting.__MotorN1_Tim, _MotorSetting.__MotorN1_TimChannel);
 80004d8:	4b43      	ldr	r3, [pc, #268]	@ (80005e8 <_MotorInit+0x180>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	4a42      	ldr	r2, [pc, #264]	@ (80005e8 <_MotorInit+0x180>)
 80004de:	6852      	ldr	r2, [r2, #4]
 80004e0:	4611      	mov	r1, r2
 80004e2:	4618      	mov	r0, r3
 80004e4:	f003 f956 	bl	8003794 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(_MotorSetting.__MotorN2_Tim, _MotorSetting.__MotorN2_TimChannel);
 80004e8:	4b3f      	ldr	r3, [pc, #252]	@ (80005e8 <_MotorInit+0x180>)
 80004ea:	689b      	ldr	r3, [r3, #8]
 80004ec:	4a3e      	ldr	r2, [pc, #248]	@ (80005e8 <_MotorInit+0x180>)
 80004ee:	68d2      	ldr	r2, [r2, #12]
 80004f0:	4611      	mov	r1, r2
 80004f2:	4618      	mov	r0, r3
 80004f4:	f003 f94e 	bl	8003794 <HAL_TIM_PWM_Start>

	HAL_TIM_Base_Start(_MotorSetting.__DeadTime_TIM);
 80004f8:	4b3b      	ldr	r3, [pc, #236]	@ (80005e8 <_MotorInit+0x180>)
 80004fa:	6a1b      	ldr	r3, [r3, #32]
 80004fc:	4618      	mov	r0, r3
 80004fe:	f003 f833 	bl	8003568 <HAL_TIM_Base_Start>

	__HAL_TIM_SET_COMPARE(_MotorSetting.__MotorN1_Tim, _MotorSetting.__MotorN1_TimChannel, 0);
 8000502:	4b39      	ldr	r3, [pc, #228]	@ (80005e8 <_MotorInit+0x180>)
 8000504:	685b      	ldr	r3, [r3, #4]
 8000506:	2b00      	cmp	r3, #0
 8000508:	d105      	bne.n	8000516 <_MotorInit+0xae>
 800050a:	4b37      	ldr	r3, [pc, #220]	@ (80005e8 <_MotorInit+0x180>)
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	2200      	movs	r2, #0
 8000512:	635a      	str	r2, [r3, #52]	@ 0x34
 8000514:	e02c      	b.n	8000570 <_MotorInit+0x108>
 8000516:	4b34      	ldr	r3, [pc, #208]	@ (80005e8 <_MotorInit+0x180>)
 8000518:	685b      	ldr	r3, [r3, #4]
 800051a:	2b04      	cmp	r3, #4
 800051c:	d105      	bne.n	800052a <_MotorInit+0xc2>
 800051e:	4b32      	ldr	r3, [pc, #200]	@ (80005e8 <_MotorInit+0x180>)
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	681a      	ldr	r2, [r3, #0]
 8000524:	2300      	movs	r3, #0
 8000526:	6393      	str	r3, [r2, #56]	@ 0x38
 8000528:	e022      	b.n	8000570 <_MotorInit+0x108>
 800052a:	4b2f      	ldr	r3, [pc, #188]	@ (80005e8 <_MotorInit+0x180>)
 800052c:	685b      	ldr	r3, [r3, #4]
 800052e:	2b08      	cmp	r3, #8
 8000530:	d105      	bne.n	800053e <_MotorInit+0xd6>
 8000532:	4b2d      	ldr	r3, [pc, #180]	@ (80005e8 <_MotorInit+0x180>)
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	681a      	ldr	r2, [r3, #0]
 8000538:	2300      	movs	r3, #0
 800053a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800053c:	e018      	b.n	8000570 <_MotorInit+0x108>
 800053e:	4b2a      	ldr	r3, [pc, #168]	@ (80005e8 <_MotorInit+0x180>)
 8000540:	685b      	ldr	r3, [r3, #4]
 8000542:	2b0c      	cmp	r3, #12
 8000544:	d105      	bne.n	8000552 <_MotorInit+0xea>
 8000546:	4b28      	ldr	r3, [pc, #160]	@ (80005e8 <_MotorInit+0x180>)
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	681a      	ldr	r2, [r3, #0]
 800054c:	2300      	movs	r3, #0
 800054e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000550:	e00e      	b.n	8000570 <_MotorInit+0x108>
 8000552:	4b25      	ldr	r3, [pc, #148]	@ (80005e8 <_MotorInit+0x180>)
 8000554:	685b      	ldr	r3, [r3, #4]
 8000556:	2b10      	cmp	r3, #16
 8000558:	d105      	bne.n	8000566 <_MotorInit+0xfe>
 800055a:	4b23      	ldr	r3, [pc, #140]	@ (80005e8 <_MotorInit+0x180>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	681a      	ldr	r2, [r3, #0]
 8000560:	2300      	movs	r3, #0
 8000562:	6593      	str	r3, [r2, #88]	@ 0x58
 8000564:	e004      	b.n	8000570 <_MotorInit+0x108>
 8000566:	4b20      	ldr	r3, [pc, #128]	@ (80005e8 <_MotorInit+0x180>)
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	681a      	ldr	r2, [r3, #0]
 800056c:	2300      	movs	r3, #0
 800056e:	65d3      	str	r3, [r2, #92]	@ 0x5c
	__HAL_TIM_SET_COMPARE(_MotorSetting.__MotorN2_Tim, _MotorSetting.__MotorN2_TimChannel, 0);
 8000570:	4b1d      	ldr	r3, [pc, #116]	@ (80005e8 <_MotorInit+0x180>)
 8000572:	68db      	ldr	r3, [r3, #12]
 8000574:	2b00      	cmp	r3, #0
 8000576:	d105      	bne.n	8000584 <_MotorInit+0x11c>
 8000578:	4b1b      	ldr	r3, [pc, #108]	@ (80005e8 <_MotorInit+0x180>)
 800057a:	689b      	ldr	r3, [r3, #8]
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	2200      	movs	r2, #0
 8000580:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000582:	e02c      	b.n	80005de <_MotorInit+0x176>
	__HAL_TIM_SET_COMPARE(_MotorSetting.__MotorN2_Tim, _MotorSetting.__MotorN2_TimChannel, 0);
 8000584:	4b18      	ldr	r3, [pc, #96]	@ (80005e8 <_MotorInit+0x180>)
 8000586:	68db      	ldr	r3, [r3, #12]
 8000588:	2b04      	cmp	r3, #4
 800058a:	d105      	bne.n	8000598 <_MotorInit+0x130>
 800058c:	4b16      	ldr	r3, [pc, #88]	@ (80005e8 <_MotorInit+0x180>)
 800058e:	689b      	ldr	r3, [r3, #8]
 8000590:	681a      	ldr	r2, [r3, #0]
 8000592:	2300      	movs	r3, #0
 8000594:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000596:	e022      	b.n	80005de <_MotorInit+0x176>
	__HAL_TIM_SET_COMPARE(_MotorSetting.__MotorN2_Tim, _MotorSetting.__MotorN2_TimChannel, 0);
 8000598:	4b13      	ldr	r3, [pc, #76]	@ (80005e8 <_MotorInit+0x180>)
 800059a:	68db      	ldr	r3, [r3, #12]
 800059c:	2b08      	cmp	r3, #8
 800059e:	d105      	bne.n	80005ac <_MotorInit+0x144>
 80005a0:	4b11      	ldr	r3, [pc, #68]	@ (80005e8 <_MotorInit+0x180>)
 80005a2:	689b      	ldr	r3, [r3, #8]
 80005a4:	681a      	ldr	r2, [r3, #0]
 80005a6:	2300      	movs	r3, #0
 80005a8:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80005aa:	e018      	b.n	80005de <_MotorInit+0x176>
	__HAL_TIM_SET_COMPARE(_MotorSetting.__MotorN2_Tim, _MotorSetting.__MotorN2_TimChannel, 0);
 80005ac:	4b0e      	ldr	r3, [pc, #56]	@ (80005e8 <_MotorInit+0x180>)
 80005ae:	68db      	ldr	r3, [r3, #12]
 80005b0:	2b0c      	cmp	r3, #12
 80005b2:	d105      	bne.n	80005c0 <_MotorInit+0x158>
 80005b4:	4b0c      	ldr	r3, [pc, #48]	@ (80005e8 <_MotorInit+0x180>)
 80005b6:	689b      	ldr	r3, [r3, #8]
 80005b8:	681a      	ldr	r2, [r3, #0]
 80005ba:	2300      	movs	r3, #0
 80005bc:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80005be:	e00e      	b.n	80005de <_MotorInit+0x176>
	__HAL_TIM_SET_COMPARE(_MotorSetting.__MotorN2_Tim, _MotorSetting.__MotorN2_TimChannel, 0);
 80005c0:	4b09      	ldr	r3, [pc, #36]	@ (80005e8 <_MotorInit+0x180>)
 80005c2:	68db      	ldr	r3, [r3, #12]
 80005c4:	2b10      	cmp	r3, #16
 80005c6:	d105      	bne.n	80005d4 <_MotorInit+0x16c>
 80005c8:	4b07      	ldr	r3, [pc, #28]	@ (80005e8 <_MotorInit+0x180>)
 80005ca:	689b      	ldr	r3, [r3, #8]
 80005cc:	681a      	ldr	r2, [r3, #0]
 80005ce:	2300      	movs	r3, #0
 80005d0:	6593      	str	r3, [r2, #88]	@ 0x58
}
 80005d2:	e004      	b.n	80005de <_MotorInit+0x176>
	__HAL_TIM_SET_COMPARE(_MotorSetting.__MotorN2_Tim, _MotorSetting.__MotorN2_TimChannel, 0);
 80005d4:	4b04      	ldr	r3, [pc, #16]	@ (80005e8 <_MotorInit+0x180>)
 80005d6:	689b      	ldr	r3, [r3, #8]
 80005d8:	681a      	ldr	r2, [r3, #0]
 80005da:	2300      	movs	r3, #0
 80005dc:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 80005de:	bf00      	nop
 80005e0:	3708      	adds	r7, #8
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	20000090 	.word	0x20000090

080005ec <_SwitchInit>:

#include "D-M-005/Switch.h"

_SWITCH_SETTING _SwitchSetting;

void _SwitchInit(_SWITCH_SETTING *__SwitchSetting){
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
	_SwitchSetting.__ShiftRegisterClk_GpioPort = __SwitchSetting->__ShiftRegisterClk_GpioPort;
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	4a14      	ldr	r2, [pc, #80]	@ (800064c <_SwitchInit+0x60>)
 80005fa:	6013      	str	r3, [r2, #0]
	_SwitchSetting.__ShiftRegisterClk_Pin = __SwitchSetting->__ShiftRegisterClk_Pin;
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	889a      	ldrh	r2, [r3, #4]
 8000600:	4b12      	ldr	r3, [pc, #72]	@ (800064c <_SwitchInit+0x60>)
 8000602:	809a      	strh	r2, [r3, #4]
	_SwitchSetting.__ShiftRegisterQh_GpioPort = __SwitchSetting->__ShiftRegisterQh_GpioPort;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	691b      	ldr	r3, [r3, #16]
 8000608:	4a10      	ldr	r2, [pc, #64]	@ (800064c <_SwitchInit+0x60>)
 800060a:	6113      	str	r3, [r2, #16]
	_SwitchSetting.__ShiftRegisterQh_Pin = __SwitchSetting->__ShiftRegisterQh_Pin;
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	8a9a      	ldrh	r2, [r3, #20]
 8000610:	4b0e      	ldr	r3, [pc, #56]	@ (800064c <_SwitchInit+0x60>)
 8000612:	829a      	strh	r2, [r3, #20]
	_SwitchSetting.__ShiftRegisterShLd_GpioPort = __SwitchSetting->__ShiftRegisterShLd_GpioPort;
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	689b      	ldr	r3, [r3, #8]
 8000618:	4a0c      	ldr	r2, [pc, #48]	@ (800064c <_SwitchInit+0x60>)
 800061a:	6093      	str	r3, [r2, #8]
	_SwitchSetting.__ShiftRegisterShLd_Pin = __SwitchSetting->__ShiftRegisterShLd_Pin;
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	899a      	ldrh	r2, [r3, #12]
 8000620:	4b0a      	ldr	r3, [pc, #40]	@ (800064c <_SwitchInit+0x60>)
 8000622:	819a      	strh	r2, [r3, #12]

	HAL_GPIO_WritePin(_SwitchSetting.__ShiftRegisterClk_GpioPort, _SwitchSetting.__ShiftRegisterClk_Pin, GPIO_PIN_RESET);
 8000624:	4b09      	ldr	r3, [pc, #36]	@ (800064c <_SwitchInit+0x60>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4a08      	ldr	r2, [pc, #32]	@ (800064c <_SwitchInit+0x60>)
 800062a:	8891      	ldrh	r1, [r2, #4]
 800062c:	2200      	movs	r2, #0
 800062e:	4618      	mov	r0, r3
 8000630:	f001 fba6 	bl	8001d80 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_SwitchSetting.__ShiftRegisterShLd_GpioPort, _SwitchSetting.__ShiftRegisterShLd_Pin, GPIO_PIN_RESET);
 8000634:	4b05      	ldr	r3, [pc, #20]	@ (800064c <_SwitchInit+0x60>)
 8000636:	689b      	ldr	r3, [r3, #8]
 8000638:	4a04      	ldr	r2, [pc, #16]	@ (800064c <_SwitchInit+0x60>)
 800063a:	8991      	ldrh	r1, [r2, #12]
 800063c:	2200      	movs	r2, #0
 800063e:	4618      	mov	r0, r3
 8000640:	f001 fb9e 	bl	8001d80 <HAL_GPIO_WritePin>
}
 8000644:	bf00      	nop
 8000646:	3708      	adds	r7, #8
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	200000b4 	.word	0x200000b4

08000650 <_SwitchRead>:

void _SwitchRead(_SWITCH_READ_DATA *__SwitchReadData){
 8000650:	b580      	push	{r7, lr}
 8000652:	b084      	sub	sp, #16
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
	uint8_t _readSwData = 0;
 8000658:	2300      	movs	r3, #0
 800065a:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin(_SwitchSetting.__ShiftRegisterShLd_GpioPort, _SwitchSetting.__ShiftRegisterShLd_Pin, GPIO_PIN_RESET);
 800065c:	4b5a      	ldr	r3, [pc, #360]	@ (80007c8 <_SwitchRead+0x178>)
 800065e:	689b      	ldr	r3, [r3, #8]
 8000660:	4a59      	ldr	r2, [pc, #356]	@ (80007c8 <_SwitchRead+0x178>)
 8000662:	8991      	ldrh	r1, [r2, #12]
 8000664:	2200      	movs	r2, #0
 8000666:	4618      	mov	r0, r3
 8000668:	f001 fb8a 	bl	8001d80 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_SwitchSetting.__ShiftRegisterClk_GpioPort, _SwitchSetting.__ShiftRegisterClk_Pin, GPIO_PIN_SET);
 800066c:	4b56      	ldr	r3, [pc, #344]	@ (80007c8 <_SwitchRead+0x178>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	4a55      	ldr	r2, [pc, #340]	@ (80007c8 <_SwitchRead+0x178>)
 8000672:	8891      	ldrh	r1, [r2, #4]
 8000674:	2201      	movs	r2, #1
 8000676:	4618      	mov	r0, r3
 8000678:	f001 fb82 	bl	8001d80 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_SwitchSetting.__ShiftRegisterClk_GpioPort, _SwitchSetting.__ShiftRegisterClk_Pin, GPIO_PIN_RESET);
 800067c:	4b52      	ldr	r3, [pc, #328]	@ (80007c8 <_SwitchRead+0x178>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	4a51      	ldr	r2, [pc, #324]	@ (80007c8 <_SwitchRead+0x178>)
 8000682:	8891      	ldrh	r1, [r2, #4]
 8000684:	2200      	movs	r2, #0
 8000686:	4618      	mov	r0, r3
 8000688:	f001 fb7a 	bl	8001d80 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_SwitchSetting.__ShiftRegisterShLd_GpioPort, _SwitchSetting.__ShiftRegisterShLd_Pin, GPIO_PIN_SET);
 800068c:	4b4e      	ldr	r3, [pc, #312]	@ (80007c8 <_SwitchRead+0x178>)
 800068e:	689b      	ldr	r3, [r3, #8]
 8000690:	4a4d      	ldr	r2, [pc, #308]	@ (80007c8 <_SwitchRead+0x178>)
 8000692:	8991      	ldrh	r1, [r2, #12]
 8000694:	2201      	movs	r2, #1
 8000696:	4618      	mov	r0, r3
 8000698:	f001 fb72 	bl	8001d80 <HAL_GPIO_WritePin>

	_readSwData = _readSwData | (HAL_GPIO_ReadPin(_SwitchSetting.__ShiftRegisterQh_GpioPort, _SwitchSetting.__ShiftRegisterQh_Pin) << 7);
 800069c:	4b4a      	ldr	r3, [pc, #296]	@ (80007c8 <_SwitchRead+0x178>)
 800069e:	691b      	ldr	r3, [r3, #16]
 80006a0:	4a49      	ldr	r2, [pc, #292]	@ (80007c8 <_SwitchRead+0x178>)
 80006a2:	8a92      	ldrh	r2, [r2, #20]
 80006a4:	4611      	mov	r1, r2
 80006a6:	4618      	mov	r0, r3
 80006a8:	f001 fb52 	bl	8001d50 <HAL_GPIO_ReadPin>
 80006ac:	4603      	mov	r3, r0
 80006ae:	01db      	lsls	r3, r3, #7
 80006b0:	b25a      	sxtb	r2, r3
 80006b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006b6:	4313      	orrs	r3, r2
 80006b8:	b25b      	sxtb	r3, r3
 80006ba:	73fb      	strb	r3, [r7, #15]
	for(int i = 6; i >= 0; i--){
 80006bc:	2306      	movs	r3, #6
 80006be:	60bb      	str	r3, [r7, #8]
 80006c0:	e025      	b.n	800070e <_SwitchRead+0xbe>
		HAL_GPIO_WritePin(_SwitchSetting.__ShiftRegisterClk_GpioPort, _SwitchSetting.__ShiftRegisterClk_Pin, GPIO_PIN_SET);
 80006c2:	4b41      	ldr	r3, [pc, #260]	@ (80007c8 <_SwitchRead+0x178>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	4a40      	ldr	r2, [pc, #256]	@ (80007c8 <_SwitchRead+0x178>)
 80006c8:	8891      	ldrh	r1, [r2, #4]
 80006ca:	2201      	movs	r2, #1
 80006cc:	4618      	mov	r0, r3
 80006ce:	f001 fb57 	bl	8001d80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(_SwitchSetting.__ShiftRegisterClk_GpioPort, _SwitchSetting.__ShiftRegisterClk_Pin, GPIO_PIN_RESET);
 80006d2:	4b3d      	ldr	r3, [pc, #244]	@ (80007c8 <_SwitchRead+0x178>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	4a3c      	ldr	r2, [pc, #240]	@ (80007c8 <_SwitchRead+0x178>)
 80006d8:	8891      	ldrh	r1, [r2, #4]
 80006da:	2200      	movs	r2, #0
 80006dc:	4618      	mov	r0, r3
 80006de:	f001 fb4f 	bl	8001d80 <HAL_GPIO_WritePin>

		_readSwData = _readSwData | (HAL_GPIO_ReadPin(_SwitchSetting.__ShiftRegisterQh_GpioPort, _SwitchSetting.__ShiftRegisterQh_Pin) << i);
 80006e2:	4b39      	ldr	r3, [pc, #228]	@ (80007c8 <_SwitchRead+0x178>)
 80006e4:	691b      	ldr	r3, [r3, #16]
 80006e6:	4a38      	ldr	r2, [pc, #224]	@ (80007c8 <_SwitchRead+0x178>)
 80006e8:	8a92      	ldrh	r2, [r2, #20]
 80006ea:	4611      	mov	r1, r2
 80006ec:	4618      	mov	r0, r3
 80006ee:	f001 fb2f 	bl	8001d50 <HAL_GPIO_ReadPin>
 80006f2:	4603      	mov	r3, r0
 80006f4:	461a      	mov	r2, r3
 80006f6:	68bb      	ldr	r3, [r7, #8]
 80006f8:	fa02 f303 	lsl.w	r3, r2, r3
 80006fc:	b25a      	sxtb	r2, r3
 80006fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000702:	4313      	orrs	r3, r2
 8000704:	b25b      	sxtb	r3, r3
 8000706:	73fb      	strb	r3, [r7, #15]
	for(int i = 6; i >= 0; i--){
 8000708:	68bb      	ldr	r3, [r7, #8]
 800070a:	3b01      	subs	r3, #1
 800070c:	60bb      	str	r3, [r7, #8]
 800070e:	68bb      	ldr	r3, [r7, #8]
 8000710:	2b00      	cmp	r3, #0
 8000712:	dad6      	bge.n	80006c2 <_SwitchRead+0x72>
	}

	__SwitchReadData->_Address = 0;
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	2200      	movs	r2, #0
 8000718:	701a      	strb	r2, [r3, #0]
	__SwitchReadData->_Address |= (!!(_readSwData & (1U << __SWITCH_BIT_ADDRESS_4TH_DIGIT))) << 3;
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	b25a      	sxtb	r2, r3
 8000720:	7bfb      	ldrb	r3, [r7, #15]
 8000722:	00db      	lsls	r3, r3, #3
 8000724:	b25b      	sxtb	r3, r3
 8000726:	f003 0308 	and.w	r3, r3, #8
 800072a:	b25b      	sxtb	r3, r3
 800072c:	4313      	orrs	r3, r2
 800072e:	b25b      	sxtb	r3, r3
 8000730:	b2da      	uxtb	r2, r3
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	701a      	strb	r2, [r3, #0]
	__SwitchReadData->_Address |= (!!(_readSwData & (1U << __SWITCH_BIT_ADDRESS_3ND_DIGIT))) << 2;
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	781b      	ldrb	r3, [r3, #0]
 800073a:	b25a      	sxtb	r2, r3
 800073c:	7bfb      	ldrb	r3, [r7, #15]
 800073e:	005b      	lsls	r3, r3, #1
 8000740:	b25b      	sxtb	r3, r3
 8000742:	f003 0304 	and.w	r3, r3, #4
 8000746:	b25b      	sxtb	r3, r3
 8000748:	4313      	orrs	r3, r2
 800074a:	b25b      	sxtb	r3, r3
 800074c:	b2da      	uxtb	r2, r3
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	701a      	strb	r2, [r3, #0]
	__SwitchReadData->_Address |= (!!(_readSwData & (1U << __SWITCH_BIT_ADDRESS_2ND_DIGIT))) << 1;
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	b25a      	sxtb	r2, r3
 8000758:	7bfb      	ldrb	r3, [r7, #15]
 800075a:	085b      	lsrs	r3, r3, #1
 800075c:	b25b      	sxtb	r3, r3
 800075e:	f003 0302 	and.w	r3, r3, #2
 8000762:	b25b      	sxtb	r3, r3
 8000764:	4313      	orrs	r3, r2
 8000766:	b25b      	sxtb	r3, r3
 8000768:	b2da      	uxtb	r2, r3
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	701a      	strb	r2, [r3, #0]
	__SwitchReadData->_Address |= (!!(_readSwData & (1U << __SWITCH_BIT_ADDRESS_1ST_DIGIT))) << 0;
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	b25a      	sxtb	r2, r3
 8000774:	7bfb      	ldrb	r3, [r7, #15]
 8000776:	f003 0308 	and.w	r3, r3, #8
 800077a:	2b00      	cmp	r3, #0
 800077c:	bf14      	ite	ne
 800077e:	2301      	movne	r3, #1
 8000780:	2300      	moveq	r3, #0
 8000782:	b2db      	uxtb	r3, r3
 8000784:	b25b      	sxtb	r3, r3
 8000786:	4313      	orrs	r3, r2
 8000788:	b25b      	sxtb	r3, r3
 800078a:	b2da      	uxtb	r2, r3
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	701a      	strb	r2, [r3, #0]

	if(!!!(_readSwData & (1U << __SWITCH_BIT_OPERATION_MODE)))
 8000790:	7bfb      	ldrb	r3, [r7, #15]
 8000792:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000796:	2b00      	cmp	r3, #0
 8000798:	d103      	bne.n	80007a2 <_SwitchRead+0x152>
		__SwitchReadData->_OperatingMode = _SWITCH_OPERATION_MODE_NORMAL;
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	2200      	movs	r2, #0
 800079e:	705a      	strb	r2, [r3, #1]
 80007a0:	e002      	b.n	80007a8 <_SwitchRead+0x158>
	else
		__SwitchReadData->_OperatingMode = _SWITCH_OPERATION_MODE_PC_CONSOLE;
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	2201      	movs	r2, #1
 80007a6:	705a      	strb	r2, [r3, #1]

	if(!!(_readSwData & (1U << __SWITCH_BIT_COMMUNICATION_MODE)))
 80007a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	da03      	bge.n	80007b8 <_SwitchRead+0x168>
		__SwitchReadData->_CommunicationMode = _SWITCH_COMMUNICATION_MODE_CAN;
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	2200      	movs	r2, #0
 80007b4:	709a      	strb	r2, [r3, #2]
	else
		__SwitchReadData->_CommunicationMode = _SWITCH_COMMUNICATION_MODE_UART;
}
 80007b6:	e002      	b.n	80007be <_SwitchRead+0x16e>
		__SwitchReadData->_CommunicationMode = _SWITCH_COMMUNICATION_MODE_UART;
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	2201      	movs	r2, #1
 80007bc:	709a      	strb	r2, [r3, #2]
}
 80007be:	bf00      	nop
 80007c0:	3710      	adds	r7, #16
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	200000b4 	.word	0x200000b4

080007cc <_AccurateDelay>:
 */


#include "D-M-005/Utility.h"

uint32_t _AccurateDelay(uint32_t _ms, uint32_t _lastGetTick){
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b084      	sub	sp, #16
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
 80007d4:	6039      	str	r1, [r7, #0]
	uint32_t _nowTick = HAL_GetTick();
 80007d6:	f000 feb3 	bl	8001540 <HAL_GetTick>
 80007da:	60f8      	str	r0, [r7, #12]

	while((_nowTick - _lastGetTick) <= _ms){
 80007dc:	e002      	b.n	80007e4 <_AccurateDelay+0x18>
		_nowTick = HAL_GetTick();
 80007de:	f000 feaf 	bl	8001540 <HAL_GetTick>
 80007e2:	60f8      	str	r0, [r7, #12]
	while((_nowTick - _lastGetTick) <= _ms){
 80007e4:	68fa      	ldr	r2, [r7, #12]
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	1ad3      	subs	r3, r2, r3
 80007ea:	687a      	ldr	r2, [r7, #4]
 80007ec:	429a      	cmp	r2, r3
 80007ee:	d2f6      	bcs.n	80007de <_AccurateDelay+0x12>
	}

	return _nowTick;
 80007f0:	68fb      	ldr	r3, [r7, #12]
}
 80007f2:	4618      	mov	r0, r3
 80007f4:	3710      	adds	r7, #16
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}

080007fa <Init>:
static void MX_TIM2_Init(void);
static void MX_TIM3_Init(void);
static void MX_TIM1_Init(void);
static void MX_TIM15_Init(void);
/* USER CODE BEGIN PFP */
void Init(){
 80007fa:	b580      	push	{r7, lr}
 80007fc:	b082      	sub	sp, #8
 80007fe:	af00      	add	r7, sp, #0
	uint32_t _lastReadTick;

	//Start Program
	_Init_7Seg();
 8000800:	f000 f858 	bl	80008b4 <_Init_7Seg>
	_7SegReset();
 8000804:	f7ff fd6e 	bl	80002e4 <_7SegReset>

	_7SegSetUpAnimation(_SETUP_STEP_START_PROGRAM);
 8000808:	2001      	movs	r0, #1
 800080a:	f7ff fd77 	bl	80002fc <_7SegSetUpAnimation>
	_lastReadTick = HAL_GetTick();
 800080e:	f000 fe97 	bl	8001540 <HAL_GetTick>
 8000812:	6078      	str	r0, [r7, #4]

	//Init Motor
	_Init_Motor();
 8000814:	f000 f86e 	bl	80008f4 <_Init_Motor>

	_lastReadTick = _AccurateDelay(200, _lastReadTick);
 8000818:	6879      	ldr	r1, [r7, #4]
 800081a:	20c8      	movs	r0, #200	@ 0xc8
 800081c:	f7ff ffd6 	bl	80007cc <_AccurateDelay>
 8000820:	6078      	str	r0, [r7, #4]
	_7SegSetUpAnimation(_SETUP_STEP_SETUP_MOTOR);
 8000822:	2002      	movs	r0, #2
 8000824:	f7ff fd6a 	bl	80002fc <_7SegSetUpAnimation>

	//Init Switch And Read State
	_Init_Switch();
 8000828:	f000 f892 	bl	8000950 <_Init_Switch>

	_lastReadTick = _AccurateDelay(200, _lastReadTick);
 800082c:	6879      	ldr	r1, [r7, #4]
 800082e:	20c8      	movs	r0, #200	@ 0xc8
 8000830:	f7ff ffcc 	bl	80007cc <_AccurateDelay>
 8000834:	6078      	str	r0, [r7, #4]
	_7SegSetUpAnimation(_SETUP_STEP_SETUP_AND_READ_SWICH);
 8000836:	2003      	movs	r0, #3
 8000838:	f7ff fd60 	bl	80002fc <_7SegSetUpAnimation>

	_lastReadTick = _AccurateDelay(200, _lastReadTick);
 800083c:	6879      	ldr	r1, [r7, #4]
 800083e:	20c8      	movs	r0, #200	@ 0xc8
 8000840:	f7ff ffc4 	bl	80007cc <_AccurateDelay>
 8000844:	6078      	str	r0, [r7, #4]
	_7SegSetUpAnimation(_SETUP_STEP_NULL2);
 8000846:	2004      	movs	r0, #4
 8000848:	f7ff fd58 	bl	80002fc <_7SegSetUpAnimation>

	_lastReadTick = _AccurateDelay(200, _lastReadTick);
 800084c:	6879      	ldr	r1, [r7, #4]
 800084e:	20c8      	movs	r0, #200	@ 0xc8
 8000850:	f7ff ffbc 	bl	80007cc <_AccurateDelay>
 8000854:	6078      	str	r0, [r7, #4]
	_7SegSetUpAnimation(_SETUP_STEP_NULL3);
 8000856:	2005      	movs	r0, #5
 8000858:	f7ff fd50 	bl	80002fc <_7SegSetUpAnimation>

	_lastReadTick = _AccurateDelay(200, _lastReadTick);
 800085c:	6879      	ldr	r1, [r7, #4]
 800085e:	20c8      	movs	r0, #200	@ 0xc8
 8000860:	f7ff ffb4 	bl	80007cc <_AccurateDelay>
 8000864:	6078      	str	r0, [r7, #4]
	_7SegSetUpAnimation(_SETUP_STEP_NULL4);
 8000866:	2006      	movs	r0, #6
 8000868:	f7ff fd48 	bl	80002fc <_7SegSetUpAnimation>

	_lastReadTick = _AccurateDelay(200, _lastReadTick);
 800086c:	6879      	ldr	r1, [r7, #4]
 800086e:	20c8      	movs	r0, #200	@ 0xc8
 8000870:	f7ff ffac 	bl	80007cc <_AccurateDelay>
 8000874:	6078      	str	r0, [r7, #4]
	_7SegSetUpAnimation(_SETUP_STEP_NULL5);
 8000876:	2007      	movs	r0, #7
 8000878:	f7ff fd40 	bl	80002fc <_7SegSetUpAnimation>

	_lastReadTick = _AccurateDelay(200, _lastReadTick);
 800087c:	6879      	ldr	r1, [r7, #4]
 800087e:	20c8      	movs	r0, #200	@ 0xc8
 8000880:	f7ff ffa4 	bl	80007cc <_AccurateDelay>
 8000884:	6078      	str	r0, [r7, #4]
	_7SegSetUpAnimation(_SETUP_STEP_NULL6);
 8000886:	2008      	movs	r0, #8
 8000888:	f7ff fd38 	bl	80002fc <_7SegSetUpAnimation>

	_lastReadTick = _AccurateDelay(200, _lastReadTick);
 800088c:	6879      	ldr	r1, [r7, #4]
 800088e:	20c8      	movs	r0, #200	@ 0xc8
 8000890:	f7ff ff9c 	bl	80007cc <_AccurateDelay>
 8000894:	6078      	str	r0, [r7, #4]
	_7SegSetUpAnimation(_SETUP_STEP_FINISH);
 8000896:	2009      	movs	r0, #9
 8000898:	f7ff fd30 	bl	80002fc <_7SegSetUpAnimation>

	_lastReadTick = _AccurateDelay(200, _lastReadTick);
 800089c:	6879      	ldr	r1, [r7, #4]
 800089e:	20c8      	movs	r0, #200	@ 0xc8
 80008a0:	f7ff ff94 	bl	80007cc <_AccurateDelay>
 80008a4:	6078      	str	r0, [r7, #4]
	_7SegReset();
 80008a6:	f7ff fd1d 	bl	80002e4 <_7SegReset>
}
 80008aa:	bf00      	nop
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
	...

080008b4 <_Init_7Seg>:

void _Init_7Seg(){
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
	Setting_7Seg.__7SegSi_GpioPort = _7SEG_SI_GPIO_Port;
 80008b8:	4b0c      	ldr	r3, [pc, #48]	@ (80008ec <_Init_7Seg+0x38>)
 80008ba:	4a0d      	ldr	r2, [pc, #52]	@ (80008f0 <_Init_7Seg+0x3c>)
 80008bc:	601a      	str	r2, [r3, #0]
	Setting_7Seg.__7SegSi_Pin = _7SEG_SI_Pin;
 80008be:	4b0b      	ldr	r3, [pc, #44]	@ (80008ec <_Init_7Seg+0x38>)
 80008c0:	2240      	movs	r2, #64	@ 0x40
 80008c2:	809a      	strh	r2, [r3, #4]
	Setting_7Seg.__7SegRck_GpioPort = _7SEG_RCK_GPIO_Port;
 80008c4:	4b09      	ldr	r3, [pc, #36]	@ (80008ec <_Init_7Seg+0x38>)
 80008c6:	4a0a      	ldr	r2, [pc, #40]	@ (80008f0 <_Init_7Seg+0x3c>)
 80008c8:	609a      	str	r2, [r3, #8]
	Setting_7Seg.__7SegRck_Pin = _7SEG_RCK_Pin;
 80008ca:	4b08      	ldr	r3, [pc, #32]	@ (80008ec <_Init_7Seg+0x38>)
 80008cc:	2220      	movs	r2, #32
 80008ce:	819a      	strh	r2, [r3, #12]
	Setting_7Seg.__7SegSck_GpioPort = _7SEG_SCK_GPIO_Port;
 80008d0:	4b06      	ldr	r3, [pc, #24]	@ (80008ec <_Init_7Seg+0x38>)
 80008d2:	4a07      	ldr	r2, [pc, #28]	@ (80008f0 <_Init_7Seg+0x3c>)
 80008d4:	611a      	str	r2, [r3, #16]
	Setting_7Seg.__7SegSck_Pin = _7SEG_SCK_Pin;
 80008d6:	4b05      	ldr	r3, [pc, #20]	@ (80008ec <_Init_7Seg+0x38>)
 80008d8:	2210      	movs	r2, #16
 80008da:	829a      	strh	r2, [r3, #20]

	_7SegInit(&Setting_7Seg);
 80008dc:	4803      	ldr	r0, [pc, #12]	@ (80008ec <_Init_7Seg+0x38>)
 80008de:	f7ff fcc7 	bl	8000270 <_7SegInit>
	_7SegReset();
 80008e2:	f7ff fcff 	bl	80002e4 <_7SegReset>
}
 80008e6:	bf00      	nop
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	20000334 	.word	0x20000334
 80008f0:	48000400 	.word	0x48000400

080008f4 <_Init_Motor>:

void _Init_Motor(){
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
	Setting_Motor.__MotorN1_Tim = &htim2;
 80008f8:	4b10      	ldr	r3, [pc, #64]	@ (800093c <_Init_Motor+0x48>)
 80008fa:	4a11      	ldr	r2, [pc, #68]	@ (8000940 <_Init_Motor+0x4c>)
 80008fc:	601a      	str	r2, [r3, #0]
	Setting_Motor.__MotorN1_TimChannel = TIM_CHANNEL_2;
 80008fe:	4b0f      	ldr	r3, [pc, #60]	@ (800093c <_Init_Motor+0x48>)
 8000900:	2204      	movs	r2, #4
 8000902:	605a      	str	r2, [r3, #4]
	Setting_Motor.__MotorN2_Tim = &htim3;
 8000904:	4b0d      	ldr	r3, [pc, #52]	@ (800093c <_Init_Motor+0x48>)
 8000906:	4a0f      	ldr	r2, [pc, #60]	@ (8000944 <_Init_Motor+0x50>)
 8000908:	609a      	str	r2, [r3, #8]
	Setting_Motor.__MotorN2_TimChannel = TIM_CHANNEL_3;
 800090a:	4b0c      	ldr	r3, [pc, #48]	@ (800093c <_Init_Motor+0x48>)
 800090c:	2208      	movs	r2, #8
 800090e:	60da      	str	r2, [r3, #12]

	Setting_Motor.__MotorP1_GpioPort = SIG_P1_GPIO_Port;
 8000910:	4b0a      	ldr	r3, [pc, #40]	@ (800093c <_Init_Motor+0x48>)
 8000912:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000916:	611a      	str	r2, [r3, #16]
	Setting_Motor.__MotorP1_Pin = SIG_P1_Pin;
 8000918:	4b08      	ldr	r3, [pc, #32]	@ (800093c <_Init_Motor+0x48>)
 800091a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800091e:	829a      	strh	r2, [r3, #20]
	Setting_Motor.__MotorP2_GpioPort = SIG_P2_GPIO_Port;
 8000920:	4b06      	ldr	r3, [pc, #24]	@ (800093c <_Init_Motor+0x48>)
 8000922:	4a09      	ldr	r2, [pc, #36]	@ (8000948 <_Init_Motor+0x54>)
 8000924:	619a      	str	r2, [r3, #24]
	Setting_Motor.__MotorP2_Pin = SIG_P2_Pin;
 8000926:	4b05      	ldr	r3, [pc, #20]	@ (800093c <_Init_Motor+0x48>)
 8000928:	2202      	movs	r2, #2
 800092a:	839a      	strh	r2, [r3, #28]

	Setting_Motor.__DeadTime_TIM = &htim1;
 800092c:	4b03      	ldr	r3, [pc, #12]	@ (800093c <_Init_Motor+0x48>)
 800092e:	4a07      	ldr	r2, [pc, #28]	@ (800094c <_Init_Motor+0x58>)
 8000930:	621a      	str	r2, [r3, #32]

	_MotorInit(&Setting_Motor);
 8000932:	4802      	ldr	r0, [pc, #8]	@ (800093c <_Init_Motor+0x48>)
 8000934:	f7ff fd98 	bl	8000468 <_MotorInit>
}
 8000938:	bf00      	nop
 800093a:	bd80      	pop	{r7, pc}
 800093c:	2000034c 	.word	0x2000034c
 8000940:	20000140 	.word	0x20000140
 8000944:	2000018c 	.word	0x2000018c
 8000948:	48000400 	.word	0x48000400
 800094c:	200000f4 	.word	0x200000f4

08000950 <_Init_Switch>:

void _Init_Switch(){
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
	Setting_Swich.__ShiftRegisterClk_GpioPort = SW_CLK_GPIO_Port;
 8000954:	4b0e      	ldr	r3, [pc, #56]	@ (8000990 <_Init_Switch+0x40>)
 8000956:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800095a:	601a      	str	r2, [r3, #0]
	Setting_Swich.__ShiftRegisterClk_Pin = SW_CLK_Pin;
 800095c:	4b0c      	ldr	r3, [pc, #48]	@ (8000990 <_Init_Switch+0x40>)
 800095e:	2210      	movs	r2, #16
 8000960:	809a      	strh	r2, [r3, #4]
	Setting_Swich.__ShiftRegisterQh_GpioPort = SW_QH_GPIO_Port;
 8000962:	4b0b      	ldr	r3, [pc, #44]	@ (8000990 <_Init_Switch+0x40>)
 8000964:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000968:	611a      	str	r2, [r3, #16]
	Setting_Swich.__ShiftRegisterQh_Pin = SW_QH_Pin;
 800096a:	4b09      	ldr	r3, [pc, #36]	@ (8000990 <_Init_Switch+0x40>)
 800096c:	2201      	movs	r2, #1
 800096e:	829a      	strh	r2, [r3, #20]
	Setting_Swich.__ShiftRegisterShLd_GpioPort = SW_SH_LD_GPIO_Port;
 8000970:	4b07      	ldr	r3, [pc, #28]	@ (8000990 <_Init_Switch+0x40>)
 8000972:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000976:	609a      	str	r2, [r3, #8]
	Setting_Swich.__ShiftRegisterShLd_Pin = SW_SH_LD_Pin;
 8000978:	4b05      	ldr	r3, [pc, #20]	@ (8000990 <_Init_Switch+0x40>)
 800097a:	2202      	movs	r2, #2
 800097c:	819a      	strh	r2, [r3, #12]

	_SwitchInit(&Setting_Swich);
 800097e:	4804      	ldr	r0, [pc, #16]	@ (8000990 <_Init_Switch+0x40>)
 8000980:	f7ff fe34 	bl	80005ec <_SwitchInit>
	_SwitchRead(&SwichReadData);
 8000984:	4803      	ldr	r0, [pc, #12]	@ (8000994 <_Init_Switch+0x44>)
 8000986:	f7ff fe63 	bl	8000650 <_SwitchRead>
}
 800098a:	bf00      	nop
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	20000370 	.word	0x20000370
 8000994:	20000388 	.word	0x20000388

08000998 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b0a2      	sub	sp, #136	@ 0x88
 800099c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800099e:	f000 fd75 	bl	800148c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009a2:	f000 f83d 	bl	8000a20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009a6:	f000 fac5 	bl	8000f34 <MX_GPIO_Init>
  MX_CAN_Init();
 80009aa:	f000 f895 	bl	8000ad8 <MX_CAN_Init>
  MX_USART1_UART_Init();
 80009ae:	f000 fa5d 	bl	8000e6c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80009b2:	f000 fa8d 	bl	8000ed0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80009b6:	f000 f919 	bl	8000bec <MX_TIM2_Init>
  MX_TIM3_Init();
 80009ba:	f000 f98d 	bl	8000cd8 <MX_TIM3_Init>
  MX_TIM1_Init();
 80009be:	f000 f8c1 	bl	8000b44 <MX_TIM1_Init>
  MX_TIM15_Init();
 80009c2:	f000 fa01 	bl	8000dc8 <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LED_POWER_GPIO_Port, LED_POWER_Pin, GPIO_PIN_SET); //Power Led ON
 80009c6:	2201      	movs	r2, #1
 80009c8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009d0:	f001 f9d6 	bl	8001d80 <HAL_GPIO_WritePin>

  Init(); //Init
 80009d4:	f7ff ff11 	bl	80007fa <Init>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 80009d8:	2201      	movs	r2, #1
 80009da:	2180      	movs	r1, #128	@ 0x80
 80009dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009e0:	f001 f9ce 	bl	8001d80 <HAL_GPIO_WritePin>

  char str[128];

  sprintf(str, "0x%02x : %u : %u\r\n", SwichReadData._Address, SwichReadData._OperatingMode, SwichReadData._CommunicationMode);
 80009e4:	4b0b      	ldr	r3, [pc, #44]	@ (8000a14 <main+0x7c>)
 80009e6:	781b      	ldrb	r3, [r3, #0]
 80009e8:	461a      	mov	r2, r3
 80009ea:	4b0a      	ldr	r3, [pc, #40]	@ (8000a14 <main+0x7c>)
 80009ec:	785b      	ldrb	r3, [r3, #1]
 80009ee:	4619      	mov	r1, r3
 80009f0:	4b08      	ldr	r3, [pc, #32]	@ (8000a14 <main+0x7c>)
 80009f2:	789b      	ldrb	r3, [r3, #2]
 80009f4:	4638      	mov	r0, r7
 80009f6:	9300      	str	r3, [sp, #0]
 80009f8:	460b      	mov	r3, r1
 80009fa:	4907      	ldr	r1, [pc, #28]	@ (8000a18 <main+0x80>)
 80009fc:	f004 fdfc 	bl	80055f8 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t *)str, 14, 300);
 8000a00:	4639      	mov	r1, r7
 8000a02:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8000a06:	220e      	movs	r2, #14
 8000a08:	4804      	ldr	r0, [pc, #16]	@ (8000a1c <main+0x84>)
 8000a0a:	f003 fec9 	bl	80047a0 <HAL_UART_Transmit>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a0e:	bf00      	nop
 8000a10:	e7fd      	b.n	8000a0e <main+0x76>
 8000a12:	bf00      	nop
 8000a14:	20000388 	.word	0x20000388
 8000a18:	08005f50 	.word	0x08005f50
 8000a1c:	20000224 	.word	0x20000224

08000a20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b096      	sub	sp, #88	@ 0x58
 8000a24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a26:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000a2a:	2228      	movs	r2, #40	@ 0x28
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f004 fe02 	bl	8005638 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a34:	f107 031c 	add.w	r3, r7, #28
 8000a38:	2200      	movs	r2, #0
 8000a3a:	601a      	str	r2, [r3, #0]
 8000a3c:	605a      	str	r2, [r3, #4]
 8000a3e:	609a      	str	r2, [r3, #8]
 8000a40:	60da      	str	r2, [r3, #12]
 8000a42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a44:	1d3b      	adds	r3, r7, #4
 8000a46:	2200      	movs	r2, #0
 8000a48:	601a      	str	r2, [r3, #0]
 8000a4a:	605a      	str	r2, [r3, #4]
 8000a4c:	609a      	str	r2, [r3, #8]
 8000a4e:	60da      	str	r2, [r3, #12]
 8000a50:	611a      	str	r2, [r3, #16]
 8000a52:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a54:	2302      	movs	r3, #2
 8000a56:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a58:	2301      	movs	r3, #1
 8000a5a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a5c:	2310      	movs	r3, #16
 8000a5e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a60:	2302      	movs	r3, #2
 8000a62:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a64:	2300      	movs	r3, #0
 8000a66:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL15;
 8000a68:	f44f 1350 	mov.w	r3, #3407872	@ 0x340000
 8000a6c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a6e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000a72:	4618      	mov	r0, r3
 8000a74:	f001 f99c 	bl	8001db0 <HAL_RCC_OscConfig>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d001      	beq.n	8000a82 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000a7e:	f000 fabb 	bl	8000ff8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a82:	230f      	movs	r3, #15
 8000a84:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a86:	2302      	movs	r3, #2
 8000a88:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a92:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a94:	2300      	movs	r3, #0
 8000a96:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a98:	f107 031c 	add.w	r3, r7, #28
 8000a9c:	2102      	movs	r1, #2
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f002 f9c4 	bl	8002e2c <HAL_RCC_ClockConfig>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000aaa:	f000 faa5 	bl	8000ff8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_TIM1;
 8000aae:	f241 0301 	movw	r3, #4097	@ 0x1001
 8000ab2:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000abc:	1d3b      	adds	r3, r7, #4
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f002 fbd4 	bl	800326c <HAL_RCCEx_PeriphCLKConfig>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d001      	beq.n	8000ace <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000aca:	f000 fa95 	bl	8000ff8 <Error_Handler>
  }
}
 8000ace:	bf00      	nop
 8000ad0:	3758      	adds	r7, #88	@ 0x58
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
	...

08000ad8 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000adc:	4b17      	ldr	r3, [pc, #92]	@ (8000b3c <MX_CAN_Init+0x64>)
 8000ade:	4a18      	ldr	r2, [pc, #96]	@ (8000b40 <MX_CAN_Init+0x68>)
 8000ae0:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 3;
 8000ae2:	4b16      	ldr	r3, [pc, #88]	@ (8000b3c <MX_CAN_Init+0x64>)
 8000ae4:	2203      	movs	r2, #3
 8000ae6:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000ae8:	4b14      	ldr	r3, [pc, #80]	@ (8000b3c <MX_CAN_Init+0x64>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000aee:	4b13      	ldr	r3, [pc, #76]	@ (8000b3c <MX_CAN_Init+0x64>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
 8000af4:	4b11      	ldr	r3, [pc, #68]	@ (8000b3c <MX_CAN_Init+0x64>)
 8000af6:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 8000afa:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000afc:	4b0f      	ldr	r3, [pc, #60]	@ (8000b3c <MX_CAN_Init+0x64>)
 8000afe:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000b02:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000b04:	4b0d      	ldr	r3, [pc, #52]	@ (8000b3c <MX_CAN_Init+0x64>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b3c <MX_CAN_Init+0x64>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000b10:	4b0a      	ldr	r3, [pc, #40]	@ (8000b3c <MX_CAN_Init+0x64>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000b16:	4b09      	ldr	r3, [pc, #36]	@ (8000b3c <MX_CAN_Init+0x64>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000b1c:	4b07      	ldr	r3, [pc, #28]	@ (8000b3c <MX_CAN_Init+0x64>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000b22:	4b06      	ldr	r3, [pc, #24]	@ (8000b3c <MX_CAN_Init+0x64>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000b28:	4804      	ldr	r0, [pc, #16]	@ (8000b3c <MX_CAN_Init+0x64>)
 8000b2a:	f000 fd15 	bl	8001558 <HAL_CAN_Init>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d001      	beq.n	8000b38 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000b34:	f000 fa60 	bl	8000ff8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000b38:	bf00      	nop
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	200000cc 	.word	0x200000cc
 8000b40:	40006400 	.word	0x40006400

08000b44 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b088      	sub	sp, #32
 8000b48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b4a:	f107 0310 	add.w	r3, r7, #16
 8000b4e:	2200      	movs	r2, #0
 8000b50:	601a      	str	r2, [r3, #0]
 8000b52:	605a      	str	r2, [r3, #4]
 8000b54:	609a      	str	r2, [r3, #8]
 8000b56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b58:	1d3b      	adds	r3, r7, #4
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	601a      	str	r2, [r3, #0]
 8000b5e:	605a      	str	r2, [r3, #4]
 8000b60:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000b62:	4b20      	ldr	r3, [pc, #128]	@ (8000be4 <MX_TIM1_Init+0xa0>)
 8000b64:	4a20      	ldr	r2, [pc, #128]	@ (8000be8 <MX_TIM1_Init+0xa4>)
 8000b66:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 6-1;
 8000b68:	4b1e      	ldr	r3, [pc, #120]	@ (8000be4 <MX_TIM1_Init+0xa0>)
 8000b6a:	2205      	movs	r2, #5
 8000b6c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b6e:	4b1d      	ldr	r3, [pc, #116]	@ (8000be4 <MX_TIM1_Init+0xa0>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 8000b74:	4b1b      	ldr	r3, [pc, #108]	@ (8000be4 <MX_TIM1_Init+0xa0>)
 8000b76:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8000b7a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b7c:	4b19      	ldr	r3, [pc, #100]	@ (8000be4 <MX_TIM1_Init+0xa0>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000b82:	4b18      	ldr	r3, [pc, #96]	@ (8000be4 <MX_TIM1_Init+0xa0>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b88:	4b16      	ldr	r3, [pc, #88]	@ (8000be4 <MX_TIM1_Init+0xa0>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000b8e:	4815      	ldr	r0, [pc, #84]	@ (8000be4 <MX_TIM1_Init+0xa0>)
 8000b90:	f002 fc92 	bl	80034b8 <HAL_TIM_Base_Init>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000b9a:	f000 fa2d 	bl	8000ff8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b9e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ba2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000ba4:	f107 0310 	add.w	r3, r7, #16
 8000ba8:	4619      	mov	r1, r3
 8000baa:	480e      	ldr	r0, [pc, #56]	@ (8000be4 <MX_TIM1_Init+0xa0>)
 8000bac:	f003 f86c 	bl	8003c88 <HAL_TIM_ConfigClockSource>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000bb6:	f000 fa1f 	bl	8000ff8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000bc6:	1d3b      	adds	r3, r7, #4
 8000bc8:	4619      	mov	r1, r3
 8000bca:	4806      	ldr	r0, [pc, #24]	@ (8000be4 <MX_TIM1_Init+0xa0>)
 8000bcc:	f003 fd10 	bl	80045f0 <HAL_TIMEx_MasterConfigSynchronization>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000bd6:	f000 fa0f 	bl	8000ff8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000bda:	bf00      	nop
 8000bdc:	3720      	adds	r7, #32
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	200000f4 	.word	0x200000f4
 8000be8:	40012c00 	.word	0x40012c00

08000bec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b08e      	sub	sp, #56	@ 0x38
 8000bf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bf2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	601a      	str	r2, [r3, #0]
 8000bfa:	605a      	str	r2, [r3, #4]
 8000bfc:	609a      	str	r2, [r3, #8]
 8000bfe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c00:	f107 031c 	add.w	r3, r7, #28
 8000c04:	2200      	movs	r2, #0
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	605a      	str	r2, [r3, #4]
 8000c0a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c0c:	463b      	mov	r3, r7
 8000c0e:	2200      	movs	r2, #0
 8000c10:	601a      	str	r2, [r3, #0]
 8000c12:	605a      	str	r2, [r3, #4]
 8000c14:	609a      	str	r2, [r3, #8]
 8000c16:	60da      	str	r2, [r3, #12]
 8000c18:	611a      	str	r2, [r3, #16]
 8000c1a:	615a      	str	r2, [r3, #20]
 8000c1c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c1e:	4b2d      	ldr	r3, [pc, #180]	@ (8000cd4 <MX_TIM2_Init+0xe8>)
 8000c20:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000c24:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000c26:	4b2b      	ldr	r3, [pc, #172]	@ (8000cd4 <MX_TIM2_Init+0xe8>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c2c:	4b29      	ldr	r3, [pc, #164]	@ (8000cd4 <MX_TIM2_Init+0xe8>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 60000-1;
 8000c32:	4b28      	ldr	r3, [pc, #160]	@ (8000cd4 <MX_TIM2_Init+0xe8>)
 8000c34:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8000c38:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c3a:	4b26      	ldr	r3, [pc, #152]	@ (8000cd4 <MX_TIM2_Init+0xe8>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c40:	4b24      	ldr	r3, [pc, #144]	@ (8000cd4 <MX_TIM2_Init+0xe8>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c46:	4823      	ldr	r0, [pc, #140]	@ (8000cd4 <MX_TIM2_Init+0xe8>)
 8000c48:	f002 fc36 	bl	80034b8 <HAL_TIM_Base_Init>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d001      	beq.n	8000c56 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000c52:	f000 f9d1 	bl	8000ff8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c5c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c60:	4619      	mov	r1, r3
 8000c62:	481c      	ldr	r0, [pc, #112]	@ (8000cd4 <MX_TIM2_Init+0xe8>)
 8000c64:	f003 f810 	bl	8003c88 <HAL_TIM_ConfigClockSource>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8000c6e:	f000 f9c3 	bl	8000ff8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000c72:	4818      	ldr	r0, [pc, #96]	@ (8000cd4 <MX_TIM2_Init+0xe8>)
 8000c74:	f002 fd2d 	bl	80036d2 <HAL_TIM_PWM_Init>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000c7e:	f000 f9bb 	bl	8000ff8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c82:	2300      	movs	r3, #0
 8000c84:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c86:	2300      	movs	r3, #0
 8000c88:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c8a:	f107 031c 	add.w	r3, r7, #28
 8000c8e:	4619      	mov	r1, r3
 8000c90:	4810      	ldr	r0, [pc, #64]	@ (8000cd4 <MX_TIM2_Init+0xe8>)
 8000c92:	f003 fcad 	bl	80045f0 <HAL_TIMEx_MasterConfigSynchronization>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d001      	beq.n	8000ca0 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000c9c:	f000 f9ac 	bl	8000ff8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ca0:	2360      	movs	r3, #96	@ 0x60
 8000ca2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000cac:	2300      	movs	r3, #0
 8000cae:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000cb0:	463b      	mov	r3, r7
 8000cb2:	2204      	movs	r2, #4
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	4807      	ldr	r0, [pc, #28]	@ (8000cd4 <MX_TIM2_Init+0xe8>)
 8000cb8:	f002 fed2 	bl	8003a60 <HAL_TIM_PWM_ConfigChannel>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000cc2:	f000 f999 	bl	8000ff8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000cc6:	4803      	ldr	r0, [pc, #12]	@ (8000cd4 <MX_TIM2_Init+0xe8>)
 8000cc8:	f000 fa5e 	bl	8001188 <HAL_TIM_MspPostInit>

}
 8000ccc:	bf00      	nop
 8000cce:	3738      	adds	r7, #56	@ 0x38
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	20000140 	.word	0x20000140

08000cd8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b08e      	sub	sp, #56	@ 0x38
 8000cdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cde:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	601a      	str	r2, [r3, #0]
 8000ce6:	605a      	str	r2, [r3, #4]
 8000ce8:	609a      	str	r2, [r3, #8]
 8000cea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cec:	f107 031c 	add.w	r3, r7, #28
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	601a      	str	r2, [r3, #0]
 8000cf4:	605a      	str	r2, [r3, #4]
 8000cf6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cf8:	463b      	mov	r3, r7
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	601a      	str	r2, [r3, #0]
 8000cfe:	605a      	str	r2, [r3, #4]
 8000d00:	609a      	str	r2, [r3, #8]
 8000d02:	60da      	str	r2, [r3, #12]
 8000d04:	611a      	str	r2, [r3, #16]
 8000d06:	615a      	str	r2, [r3, #20]
 8000d08:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d0a:	4b2d      	ldr	r3, [pc, #180]	@ (8000dc0 <MX_TIM3_Init+0xe8>)
 8000d0c:	4a2d      	ldr	r2, [pc, #180]	@ (8000dc4 <MX_TIM3_Init+0xec>)
 8000d0e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000d10:	4b2b      	ldr	r3, [pc, #172]	@ (8000dc0 <MX_TIM3_Init+0xe8>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d16:	4b2a      	ldr	r3, [pc, #168]	@ (8000dc0 <MX_TIM3_Init+0xe8>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 60000-1;
 8000d1c:	4b28      	ldr	r3, [pc, #160]	@ (8000dc0 <MX_TIM3_Init+0xe8>)
 8000d1e:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8000d22:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d24:	4b26      	ldr	r3, [pc, #152]	@ (8000dc0 <MX_TIM3_Init+0xe8>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d2a:	4b25      	ldr	r3, [pc, #148]	@ (8000dc0 <MX_TIM3_Init+0xe8>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000d30:	4823      	ldr	r0, [pc, #140]	@ (8000dc0 <MX_TIM3_Init+0xe8>)
 8000d32:	f002 fbc1 	bl	80034b8 <HAL_TIM_Base_Init>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d001      	beq.n	8000d40 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000d3c:	f000 f95c 	bl	8000ff8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d40:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d44:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000d46:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	481c      	ldr	r0, [pc, #112]	@ (8000dc0 <MX_TIM3_Init+0xe8>)
 8000d4e:	f002 ff9b 	bl	8003c88 <HAL_TIM_ConfigClockSource>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000d58:	f000 f94e 	bl	8000ff8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8000d5c:	4818      	ldr	r0, [pc, #96]	@ (8000dc0 <MX_TIM3_Init+0xe8>)
 8000d5e:	f002 fc57 	bl	8003610 <HAL_TIM_OC_Init>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000d68:	f000 f946 	bl	8000ff8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d70:	2300      	movs	r3, #0
 8000d72:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d74:	f107 031c 	add.w	r3, r7, #28
 8000d78:	4619      	mov	r1, r3
 8000d7a:	4811      	ldr	r0, [pc, #68]	@ (8000dc0 <MX_TIM3_Init+0xe8>)
 8000d7c:	f003 fc38 	bl	80045f0 <HAL_TIMEx_MasterConfigSynchronization>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000d86:	f000 f937 	bl	8000ff8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d92:	2300      	movs	r3, #0
 8000d94:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d96:	2300      	movs	r3, #0
 8000d98:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000d9a:	463b      	mov	r3, r7
 8000d9c:	2208      	movs	r2, #8
 8000d9e:	4619      	mov	r1, r3
 8000da0:	4807      	ldr	r0, [pc, #28]	@ (8000dc0 <MX_TIM3_Init+0xe8>)
 8000da2:	f002 fde3 	bl	800396c <HAL_TIM_OC_ConfigChannel>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d001      	beq.n	8000db0 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000dac:	f000 f924 	bl	8000ff8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000db0:	4803      	ldr	r0, [pc, #12]	@ (8000dc0 <MX_TIM3_Init+0xe8>)
 8000db2:	f000 f9e9 	bl	8001188 <HAL_TIM_MspPostInit>

}
 8000db6:	bf00      	nop
 8000db8:	3738      	adds	r7, #56	@ 0x38
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	2000018c 	.word	0x2000018c
 8000dc4:	40000400 	.word	0x40000400

08000dc8 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b088      	sub	sp, #32
 8000dcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dce:	f107 0310 	add.w	r3, r7, #16
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	601a      	str	r2, [r3, #0]
 8000dd6:	605a      	str	r2, [r3, #4]
 8000dd8:	609a      	str	r2, [r3, #8]
 8000dda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ddc:	1d3b      	adds	r3, r7, #4
 8000dde:	2200      	movs	r2, #0
 8000de0:	601a      	str	r2, [r3, #0]
 8000de2:	605a      	str	r2, [r3, #4]
 8000de4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8000de6:	4b1f      	ldr	r3, [pc, #124]	@ (8000e64 <MX_TIM15_Init+0x9c>)
 8000de8:	4a1f      	ldr	r2, [pc, #124]	@ (8000e68 <MX_TIM15_Init+0xa0>)
 8000dea:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8000dec:	4b1d      	ldr	r3, [pc, #116]	@ (8000e64 <MX_TIM15_Init+0x9c>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000df2:	4b1c      	ldr	r3, [pc, #112]	@ (8000e64 <MX_TIM15_Init+0x9c>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8000df8:	4b1a      	ldr	r3, [pc, #104]	@ (8000e64 <MX_TIM15_Init+0x9c>)
 8000dfa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000dfe:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e00:	4b18      	ldr	r3, [pc, #96]	@ (8000e64 <MX_TIM15_Init+0x9c>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8000e06:	4b17      	ldr	r3, [pc, #92]	@ (8000e64 <MX_TIM15_Init+0x9c>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e0c:	4b15      	ldr	r3, [pc, #84]	@ (8000e64 <MX_TIM15_Init+0x9c>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8000e12:	4814      	ldr	r0, [pc, #80]	@ (8000e64 <MX_TIM15_Init+0x9c>)
 8000e14:	f002 fb50 	bl	80034b8 <HAL_TIM_Base_Init>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 8000e1e:	f000 f8eb 	bl	8000ff8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e26:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8000e28:	f107 0310 	add.w	r3, r7, #16
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	480d      	ldr	r0, [pc, #52]	@ (8000e64 <MX_TIM15_Init+0x9c>)
 8000e30:	f002 ff2a 	bl	8003c88 <HAL_TIM_ConfigClockSource>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 8000e3a:	f000 f8dd 	bl	8000ff8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e42:	2300      	movs	r3, #0
 8000e44:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8000e46:	1d3b      	adds	r3, r7, #4
 8000e48:	4619      	mov	r1, r3
 8000e4a:	4806      	ldr	r0, [pc, #24]	@ (8000e64 <MX_TIM15_Init+0x9c>)
 8000e4c:	f003 fbd0 	bl	80045f0 <HAL_TIMEx_MasterConfigSynchronization>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 8000e56:	f000 f8cf 	bl	8000ff8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8000e5a:	bf00      	nop
 8000e5c:	3720      	adds	r7, #32
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	200001d8 	.word	0x200001d8
 8000e68:	40014000 	.word	0x40014000

08000e6c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e70:	4b15      	ldr	r3, [pc, #84]	@ (8000ec8 <MX_USART1_UART_Init+0x5c>)
 8000e72:	4a16      	ldr	r2, [pc, #88]	@ (8000ecc <MX_USART1_UART_Init+0x60>)
 8000e74:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000e76:	4b14      	ldr	r3, [pc, #80]	@ (8000ec8 <MX_USART1_UART_Init+0x5c>)
 8000e78:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e7c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e7e:	4b12      	ldr	r3, [pc, #72]	@ (8000ec8 <MX_USART1_UART_Init+0x5c>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e84:	4b10      	ldr	r3, [pc, #64]	@ (8000ec8 <MX_USART1_UART_Init+0x5c>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e8a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ec8 <MX_USART1_UART_Init+0x5c>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e90:	4b0d      	ldr	r3, [pc, #52]	@ (8000ec8 <MX_USART1_UART_Init+0x5c>)
 8000e92:	220c      	movs	r2, #12
 8000e94:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e96:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec8 <MX_USART1_UART_Init+0x5c>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ec8 <MX_USART1_UART_Init+0x5c>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ea2:	4b09      	ldr	r3, [pc, #36]	@ (8000ec8 <MX_USART1_UART_Init+0x5c>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ea8:	4b07      	ldr	r3, [pc, #28]	@ (8000ec8 <MX_USART1_UART_Init+0x5c>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_MultiProcessor_Init(&huart1, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	2100      	movs	r1, #0
 8000eb2:	4805      	ldr	r0, [pc, #20]	@ (8000ec8 <MX_USART1_UART_Init+0x5c>)
 8000eb4:	f003 fc0a 	bl	80046cc <HAL_MultiProcessor_Init>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <MX_USART1_UART_Init+0x56>
  {
    Error_Handler();
 8000ebe:	f000 f89b 	bl	8000ff8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ec2:	bf00      	nop
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	20000224 	.word	0x20000224
 8000ecc:	40013800 	.word	0x40013800

08000ed0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ed4:	4b15      	ldr	r3, [pc, #84]	@ (8000f2c <MX_USART2_UART_Init+0x5c>)
 8000ed6:	4a16      	ldr	r2, [pc, #88]	@ (8000f30 <MX_USART2_UART_Init+0x60>)
 8000ed8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000eda:	4b14      	ldr	r3, [pc, #80]	@ (8000f2c <MX_USART2_UART_Init+0x5c>)
 8000edc:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000ee0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ee2:	4b12      	ldr	r3, [pc, #72]	@ (8000f2c <MX_USART2_UART_Init+0x5c>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ee8:	4b10      	ldr	r3, [pc, #64]	@ (8000f2c <MX_USART2_UART_Init+0x5c>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000eee:	4b0f      	ldr	r3, [pc, #60]	@ (8000f2c <MX_USART2_UART_Init+0x5c>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ef4:	4b0d      	ldr	r3, [pc, #52]	@ (8000f2c <MX_USART2_UART_Init+0x5c>)
 8000ef6:	220c      	movs	r2, #12
 8000ef8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000efa:	4b0c      	ldr	r3, [pc, #48]	@ (8000f2c <MX_USART2_UART_Init+0x5c>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f00:	4b0a      	ldr	r3, [pc, #40]	@ (8000f2c <MX_USART2_UART_Init+0x5c>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f06:	4b09      	ldr	r3, [pc, #36]	@ (8000f2c <MX_USART2_UART_Init+0x5c>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f0c:	4b07      	ldr	r3, [pc, #28]	@ (8000f2c <MX_USART2_UART_Init+0x5c>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_MultiProcessor_Init(&huart2, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 8000f12:	2200      	movs	r2, #0
 8000f14:	2100      	movs	r1, #0
 8000f16:	4805      	ldr	r0, [pc, #20]	@ (8000f2c <MX_USART2_UART_Init+0x5c>)
 8000f18:	f003 fbd8 	bl	80046cc <HAL_MultiProcessor_Init>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 8000f22:	f000 f869 	bl	8000ff8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f26:	bf00      	nop
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	200002ac 	.word	0x200002ac
 8000f30:	40004400 	.word	0x40004400

08000f34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b088      	sub	sp, #32
 8000f38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f3a:	f107 030c 	add.w	r3, r7, #12
 8000f3e:	2200      	movs	r2, #0
 8000f40:	601a      	str	r2, [r3, #0]
 8000f42:	605a      	str	r2, [r3, #4]
 8000f44:	609a      	str	r2, [r3, #8]
 8000f46:	60da      	str	r2, [r3, #12]
 8000f48:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f4a:	4b29      	ldr	r3, [pc, #164]	@ (8000ff0 <MX_GPIO_Init+0xbc>)
 8000f4c:	695b      	ldr	r3, [r3, #20]
 8000f4e:	4a28      	ldr	r2, [pc, #160]	@ (8000ff0 <MX_GPIO_Init+0xbc>)
 8000f50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f54:	6153      	str	r3, [r2, #20]
 8000f56:	4b26      	ldr	r3, [pc, #152]	@ (8000ff0 <MX_GPIO_Init+0xbc>)
 8000f58:	695b      	ldr	r3, [r3, #20]
 8000f5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f5e:	60bb      	str	r3, [r7, #8]
 8000f60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f62:	4b23      	ldr	r3, [pc, #140]	@ (8000ff0 <MX_GPIO_Init+0xbc>)
 8000f64:	695b      	ldr	r3, [r3, #20]
 8000f66:	4a22      	ldr	r2, [pc, #136]	@ (8000ff0 <MX_GPIO_Init+0xbc>)
 8000f68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f6c:	6153      	str	r3, [r2, #20]
 8000f6e:	4b20      	ldr	r3, [pc, #128]	@ (8000ff0 <MX_GPIO_Init+0xbc>)
 8000f70:	695b      	ldr	r3, [r3, #20]
 8000f72:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f76:	607b      	str	r3, [r7, #4]
 8000f78:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SW_SH_LD_Pin|SW_CLK_Pin|LED_POWER_Pin|SIG_P1_Pin, GPIO_PIN_RESET);
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	f248 1112 	movw	r1, #33042	@ 0x8112
 8000f80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f84:	f000 fefc 	bl	8001d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SIG_P2_Pin|_7SEG_SCK_Pin|_7SEG_RCK_Pin|_7SEG_SI_Pin
 8000f88:	2200      	movs	r2, #0
 8000f8a:	21f2      	movs	r1, #242	@ 0xf2
 8000f8c:	4819      	ldr	r0, [pc, #100]	@ (8000ff4 <MX_GPIO_Init+0xc0>)
 8000f8e:	f000 fef7 	bl	8001d80 <HAL_GPIO_WritePin>
                          |LED_UART_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SW_QH_Pin ROTARY_ENCODER_Z_Pin ROTARY_ENCODER_B_Pin ROTARY_ENCODER_A_Pin */
  GPIO_InitStruct.Pin = SW_QH_Pin|ROTARY_ENCODER_Z_Pin|ROTARY_ENCODER_B_Pin|ROTARY_ENCODER_A_Pin;
 8000f92:	23e1      	movs	r3, #225	@ 0xe1
 8000f94:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f96:	2300      	movs	r3, #0
 8000f98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f9e:	f107 030c 	add.w	r3, r7, #12
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fa8:	f000 fd60 	bl	8001a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : SW_SH_LD_Pin SW_CLK_Pin LED_POWER_Pin SIG_P1_Pin */
  GPIO_InitStruct.Pin = SW_SH_LD_Pin|SW_CLK_Pin|LED_POWER_Pin|SIG_P1_Pin;
 8000fac:	f248 1312 	movw	r3, #33042	@ 0x8112
 8000fb0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fbe:	f107 030c 	add.w	r3, r7, #12
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fc8:	f000 fd50 	bl	8001a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : SIG_P2_Pin _7SEG_SCK_Pin _7SEG_RCK_Pin _7SEG_SI_Pin
                           LED_UART_Pin */
  GPIO_InitStruct.Pin = SIG_P2_Pin|_7SEG_SCK_Pin|_7SEG_RCK_Pin|_7SEG_SI_Pin
 8000fcc:	23f2      	movs	r3, #242	@ 0xf2
 8000fce:	60fb      	str	r3, [r7, #12]
                          |LED_UART_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fdc:	f107 030c 	add.w	r3, r7, #12
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4804      	ldr	r0, [pc, #16]	@ (8000ff4 <MX_GPIO_Init+0xc0>)
 8000fe4:	f000 fd42 	bl	8001a6c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000fe8:	bf00      	nop
 8000fea:	3720      	adds	r7, #32
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	40021000 	.word	0x40021000
 8000ff4:	48000400 	.word	0x48000400

08000ff8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ffc:	b672      	cpsid	i
}
 8000ffe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001000:	bf00      	nop
 8001002:	e7fd      	b.n	8001000 <Error_Handler+0x8>

08001004 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800100a:	4b0f      	ldr	r3, [pc, #60]	@ (8001048 <HAL_MspInit+0x44>)
 800100c:	699b      	ldr	r3, [r3, #24]
 800100e:	4a0e      	ldr	r2, [pc, #56]	@ (8001048 <HAL_MspInit+0x44>)
 8001010:	f043 0301 	orr.w	r3, r3, #1
 8001014:	6193      	str	r3, [r2, #24]
 8001016:	4b0c      	ldr	r3, [pc, #48]	@ (8001048 <HAL_MspInit+0x44>)
 8001018:	699b      	ldr	r3, [r3, #24]
 800101a:	f003 0301 	and.w	r3, r3, #1
 800101e:	607b      	str	r3, [r7, #4]
 8001020:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001022:	4b09      	ldr	r3, [pc, #36]	@ (8001048 <HAL_MspInit+0x44>)
 8001024:	69db      	ldr	r3, [r3, #28]
 8001026:	4a08      	ldr	r2, [pc, #32]	@ (8001048 <HAL_MspInit+0x44>)
 8001028:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800102c:	61d3      	str	r3, [r2, #28]
 800102e:	4b06      	ldr	r3, [pc, #24]	@ (8001048 <HAL_MspInit+0x44>)
 8001030:	69db      	ldr	r3, [r3, #28]
 8001032:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001036:	603b      	str	r3, [r7, #0]
 8001038:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800103a:	bf00      	nop
 800103c:	370c      	adds	r7, #12
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	40021000 	.word	0x40021000

0800104c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b08a      	sub	sp, #40	@ 0x28
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001054:	f107 0314 	add.w	r3, r7, #20
 8001058:	2200      	movs	r2, #0
 800105a:	601a      	str	r2, [r3, #0]
 800105c:	605a      	str	r2, [r3, #4]
 800105e:	609a      	str	r2, [r3, #8]
 8001060:	60da      	str	r2, [r3, #12]
 8001062:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4a18      	ldr	r2, [pc, #96]	@ (80010cc <HAL_CAN_MspInit+0x80>)
 800106a:	4293      	cmp	r3, r2
 800106c:	d129      	bne.n	80010c2 <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800106e:	4b18      	ldr	r3, [pc, #96]	@ (80010d0 <HAL_CAN_MspInit+0x84>)
 8001070:	69db      	ldr	r3, [r3, #28]
 8001072:	4a17      	ldr	r2, [pc, #92]	@ (80010d0 <HAL_CAN_MspInit+0x84>)
 8001074:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001078:	61d3      	str	r3, [r2, #28]
 800107a:	4b15      	ldr	r3, [pc, #84]	@ (80010d0 <HAL_CAN_MspInit+0x84>)
 800107c:	69db      	ldr	r3, [r3, #28]
 800107e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001082:	613b      	str	r3, [r7, #16]
 8001084:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001086:	4b12      	ldr	r3, [pc, #72]	@ (80010d0 <HAL_CAN_MspInit+0x84>)
 8001088:	695b      	ldr	r3, [r3, #20]
 800108a:	4a11      	ldr	r2, [pc, #68]	@ (80010d0 <HAL_CAN_MspInit+0x84>)
 800108c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001090:	6153      	str	r3, [r2, #20]
 8001092:	4b0f      	ldr	r3, [pc, #60]	@ (80010d0 <HAL_CAN_MspInit+0x84>)
 8001094:	695b      	ldr	r3, [r3, #20]
 8001096:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800109a:	60fb      	str	r3, [r7, #12]
 800109c:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = CAN_RXD_Pin|CAN_TXD_Pin;
 800109e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80010a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a4:	2302      	movs	r3, #2
 80010a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a8:	2300      	movs	r3, #0
 80010aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010ac:	2303      	movs	r3, #3
 80010ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 80010b0:	2309      	movs	r3, #9
 80010b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b4:	f107 0314 	add.w	r3, r7, #20
 80010b8:	4619      	mov	r1, r3
 80010ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010be:	f000 fcd5 	bl	8001a6c <HAL_GPIO_Init>

  /* USER CODE END CAN_MspInit 1 */

  }

}
 80010c2:	bf00      	nop
 80010c4:	3728      	adds	r7, #40	@ 0x28
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	40006400 	.word	0x40006400
 80010d0:	40021000 	.word	0x40021000

080010d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b087      	sub	sp, #28
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a25      	ldr	r2, [pc, #148]	@ (8001178 <HAL_TIM_Base_MspInit+0xa4>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d10c      	bne.n	8001100 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80010e6:	4b25      	ldr	r3, [pc, #148]	@ (800117c <HAL_TIM_Base_MspInit+0xa8>)
 80010e8:	699b      	ldr	r3, [r3, #24]
 80010ea:	4a24      	ldr	r2, [pc, #144]	@ (800117c <HAL_TIM_Base_MspInit+0xa8>)
 80010ec:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80010f0:	6193      	str	r3, [r2, #24]
 80010f2:	4b22      	ldr	r3, [pc, #136]	@ (800117c <HAL_TIM_Base_MspInit+0xa8>)
 80010f4:	699b      	ldr	r3, [r3, #24]
 80010f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80010fa:	617b      	str	r3, [r7, #20]
 80010fc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 80010fe:	e034      	b.n	800116a <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM2)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001108:	d10c      	bne.n	8001124 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800110a:	4b1c      	ldr	r3, [pc, #112]	@ (800117c <HAL_TIM_Base_MspInit+0xa8>)
 800110c:	69db      	ldr	r3, [r3, #28]
 800110e:	4a1b      	ldr	r2, [pc, #108]	@ (800117c <HAL_TIM_Base_MspInit+0xa8>)
 8001110:	f043 0301 	orr.w	r3, r3, #1
 8001114:	61d3      	str	r3, [r2, #28]
 8001116:	4b19      	ldr	r3, [pc, #100]	@ (800117c <HAL_TIM_Base_MspInit+0xa8>)
 8001118:	69db      	ldr	r3, [r3, #28]
 800111a:	f003 0301 	and.w	r3, r3, #1
 800111e:	613b      	str	r3, [r7, #16]
 8001120:	693b      	ldr	r3, [r7, #16]
}
 8001122:	e022      	b.n	800116a <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM3)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a15      	ldr	r2, [pc, #84]	@ (8001180 <HAL_TIM_Base_MspInit+0xac>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d10c      	bne.n	8001148 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800112e:	4b13      	ldr	r3, [pc, #76]	@ (800117c <HAL_TIM_Base_MspInit+0xa8>)
 8001130:	69db      	ldr	r3, [r3, #28]
 8001132:	4a12      	ldr	r2, [pc, #72]	@ (800117c <HAL_TIM_Base_MspInit+0xa8>)
 8001134:	f043 0302 	orr.w	r3, r3, #2
 8001138:	61d3      	str	r3, [r2, #28]
 800113a:	4b10      	ldr	r3, [pc, #64]	@ (800117c <HAL_TIM_Base_MspInit+0xa8>)
 800113c:	69db      	ldr	r3, [r3, #28]
 800113e:	f003 0302 	and.w	r3, r3, #2
 8001142:	60fb      	str	r3, [r7, #12]
 8001144:	68fb      	ldr	r3, [r7, #12]
}
 8001146:	e010      	b.n	800116a <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM15)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a0d      	ldr	r2, [pc, #52]	@ (8001184 <HAL_TIM_Base_MspInit+0xb0>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d10b      	bne.n	800116a <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8001152:	4b0a      	ldr	r3, [pc, #40]	@ (800117c <HAL_TIM_Base_MspInit+0xa8>)
 8001154:	699b      	ldr	r3, [r3, #24]
 8001156:	4a09      	ldr	r2, [pc, #36]	@ (800117c <HAL_TIM_Base_MspInit+0xa8>)
 8001158:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800115c:	6193      	str	r3, [r2, #24]
 800115e:	4b07      	ldr	r3, [pc, #28]	@ (800117c <HAL_TIM_Base_MspInit+0xa8>)
 8001160:	699b      	ldr	r3, [r3, #24]
 8001162:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001166:	60bb      	str	r3, [r7, #8]
 8001168:	68bb      	ldr	r3, [r7, #8]
}
 800116a:	bf00      	nop
 800116c:	371c      	adds	r7, #28
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	40012c00 	.word	0x40012c00
 800117c:	40021000 	.word	0x40021000
 8001180:	40000400 	.word	0x40000400
 8001184:	40014000 	.word	0x40014000

08001188 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b08a      	sub	sp, #40	@ 0x28
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001190:	f107 0314 	add.w	r3, r7, #20
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	605a      	str	r2, [r3, #4]
 800119a:	609a      	str	r2, [r3, #8]
 800119c:	60da      	str	r2, [r3, #12]
 800119e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011a8:	d11c      	bne.n	80011e4 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011aa:	4b21      	ldr	r3, [pc, #132]	@ (8001230 <HAL_TIM_MspPostInit+0xa8>)
 80011ac:	695b      	ldr	r3, [r3, #20]
 80011ae:	4a20      	ldr	r2, [pc, #128]	@ (8001230 <HAL_TIM_MspPostInit+0xa8>)
 80011b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011b4:	6153      	str	r3, [r2, #20]
 80011b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001230 <HAL_TIM_MspPostInit+0xa8>)
 80011b8:	695b      	ldr	r3, [r3, #20]
 80011ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80011be:	613b      	str	r3, [r7, #16]
 80011c0:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = SIG_N1_Pin;
 80011c2:	2308      	movs	r3, #8
 80011c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c6:	2302      	movs	r3, #2
 80011c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ca:	2300      	movs	r3, #0
 80011cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ce:	2300      	movs	r3, #0
 80011d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80011d2:	2301      	movs	r3, #1
 80011d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SIG_N1_GPIO_Port, &GPIO_InitStruct);
 80011d6:	f107 0314 	add.w	r3, r7, #20
 80011da:	4619      	mov	r1, r3
 80011dc:	4815      	ldr	r0, [pc, #84]	@ (8001234 <HAL_TIM_MspPostInit+0xac>)
 80011de:	f000 fc45 	bl	8001a6c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80011e2:	e020      	b.n	8001226 <HAL_TIM_MspPostInit+0x9e>
  else if(htim->Instance==TIM3)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a13      	ldr	r2, [pc, #76]	@ (8001238 <HAL_TIM_MspPostInit+0xb0>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d11b      	bne.n	8001226 <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ee:	4b10      	ldr	r3, [pc, #64]	@ (8001230 <HAL_TIM_MspPostInit+0xa8>)
 80011f0:	695b      	ldr	r3, [r3, #20]
 80011f2:	4a0f      	ldr	r2, [pc, #60]	@ (8001230 <HAL_TIM_MspPostInit+0xa8>)
 80011f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011f8:	6153      	str	r3, [r2, #20]
 80011fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001230 <HAL_TIM_MspPostInit+0xa8>)
 80011fc:	695b      	ldr	r3, [r3, #20]
 80011fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001202:	60fb      	str	r3, [r7, #12]
 8001204:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SIG_N2_Pin;
 8001206:	2301      	movs	r3, #1
 8001208:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800120a:	2302      	movs	r3, #2
 800120c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120e:	2300      	movs	r3, #0
 8001210:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001212:	2300      	movs	r3, #0
 8001214:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001216:	2302      	movs	r3, #2
 8001218:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SIG_N2_GPIO_Port, &GPIO_InitStruct);
 800121a:	f107 0314 	add.w	r3, r7, #20
 800121e:	4619      	mov	r1, r3
 8001220:	4804      	ldr	r0, [pc, #16]	@ (8001234 <HAL_TIM_MspPostInit+0xac>)
 8001222:	f000 fc23 	bl	8001a6c <HAL_GPIO_Init>
}
 8001226:	bf00      	nop
 8001228:	3728      	adds	r7, #40	@ 0x28
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	40021000 	.word	0x40021000
 8001234:	48000400 	.word	0x48000400
 8001238:	40000400 	.word	0x40000400

0800123c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b08c      	sub	sp, #48	@ 0x30
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001244:	f107 031c 	add.w	r3, r7, #28
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	609a      	str	r2, [r3, #8]
 8001250:	60da      	str	r2, [r3, #12]
 8001252:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a33      	ldr	r2, [pc, #204]	@ (8001328 <HAL_UART_MspInit+0xec>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d132      	bne.n	80012c4 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800125e:	4b33      	ldr	r3, [pc, #204]	@ (800132c <HAL_UART_MspInit+0xf0>)
 8001260:	699b      	ldr	r3, [r3, #24]
 8001262:	4a32      	ldr	r2, [pc, #200]	@ (800132c <HAL_UART_MspInit+0xf0>)
 8001264:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001268:	6193      	str	r3, [r2, #24]
 800126a:	4b30      	ldr	r3, [pc, #192]	@ (800132c <HAL_UART_MspInit+0xf0>)
 800126c:	699b      	ldr	r3, [r3, #24]
 800126e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001272:	61bb      	str	r3, [r7, #24]
 8001274:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001276:	4b2d      	ldr	r3, [pc, #180]	@ (800132c <HAL_UART_MspInit+0xf0>)
 8001278:	695b      	ldr	r3, [r3, #20]
 800127a:	4a2c      	ldr	r2, [pc, #176]	@ (800132c <HAL_UART_MspInit+0xf0>)
 800127c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001280:	6153      	str	r3, [r2, #20]
 8001282:	4b2a      	ldr	r3, [pc, #168]	@ (800132c <HAL_UART_MspInit+0xf0>)
 8001284:	695b      	ldr	r3, [r3, #20]
 8001286:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800128a:	617b      	str	r3, [r7, #20]
 800128c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = PC_UART_TXD_Pin|PC_UART_RXD_Pin;
 800128e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001292:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001294:	2312      	movs	r3, #18
 8001296:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001298:	2300      	movs	r3, #0
 800129a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800129c:	2303      	movs	r3, #3
 800129e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80012a0:	2307      	movs	r3, #7
 80012a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a4:	f107 031c 	add.w	r3, r7, #28
 80012a8:	4619      	mov	r1, r3
 80012aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012ae:	f000 fbdd 	bl	8001a6c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80012b2:	2200      	movs	r2, #0
 80012b4:	2100      	movs	r1, #0
 80012b6:	2025      	movs	r0, #37	@ 0x25
 80012b8:	f000 fb25 	bl	8001906 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80012bc:	2025      	movs	r0, #37	@ 0x25
 80012be:	f000 fb3e 	bl	800193e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80012c2:	e02d      	b.n	8001320 <HAL_UART_MspInit+0xe4>
  else if(huart->Instance==USART2)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a19      	ldr	r2, [pc, #100]	@ (8001330 <HAL_UART_MspInit+0xf4>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d128      	bne.n	8001320 <HAL_UART_MspInit+0xe4>
    __HAL_RCC_USART2_CLK_ENABLE();
 80012ce:	4b17      	ldr	r3, [pc, #92]	@ (800132c <HAL_UART_MspInit+0xf0>)
 80012d0:	69db      	ldr	r3, [r3, #28]
 80012d2:	4a16      	ldr	r2, [pc, #88]	@ (800132c <HAL_UART_MspInit+0xf0>)
 80012d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012d8:	61d3      	str	r3, [r2, #28]
 80012da:	4b14      	ldr	r3, [pc, #80]	@ (800132c <HAL_UART_MspInit+0xf0>)
 80012dc:	69db      	ldr	r3, [r3, #28]
 80012de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012e2:	613b      	str	r3, [r7, #16]
 80012e4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e6:	4b11      	ldr	r3, [pc, #68]	@ (800132c <HAL_UART_MspInit+0xf0>)
 80012e8:	695b      	ldr	r3, [r3, #20]
 80012ea:	4a10      	ldr	r2, [pc, #64]	@ (800132c <HAL_UART_MspInit+0xf0>)
 80012ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012f0:	6153      	str	r3, [r2, #20]
 80012f2:	4b0e      	ldr	r3, [pc, #56]	@ (800132c <HAL_UART_MspInit+0xf0>)
 80012f4:	695b      	ldr	r3, [r3, #20]
 80012f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012fa:	60fb      	str	r3, [r7, #12]
 80012fc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = N_C__Pin|UART_RX_Pin;
 80012fe:	230c      	movs	r3, #12
 8001300:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001302:	2312      	movs	r3, #18
 8001304:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001306:	2300      	movs	r3, #0
 8001308:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800130a:	2303      	movs	r3, #3
 800130c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800130e:	2307      	movs	r3, #7
 8001310:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001312:	f107 031c 	add.w	r3, r7, #28
 8001316:	4619      	mov	r1, r3
 8001318:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800131c:	f000 fba6 	bl	8001a6c <HAL_GPIO_Init>
}
 8001320:	bf00      	nop
 8001322:	3730      	adds	r7, #48	@ 0x30
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	40013800 	.word	0x40013800
 800132c:	40021000 	.word	0x40021000
 8001330:	40004400 	.word	0x40004400

08001334 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001338:	bf00      	nop
 800133a:	e7fd      	b.n	8001338 <NMI_Handler+0x4>

0800133c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001340:	bf00      	nop
 8001342:	e7fd      	b.n	8001340 <HardFault_Handler+0x4>

08001344 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001348:	bf00      	nop
 800134a:	e7fd      	b.n	8001348 <MemManage_Handler+0x4>

0800134c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001350:	bf00      	nop
 8001352:	e7fd      	b.n	8001350 <BusFault_Handler+0x4>

08001354 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001358:	bf00      	nop
 800135a:	e7fd      	b.n	8001358 <UsageFault_Handler+0x4>

0800135c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001360:	bf00      	nop
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr

0800136a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800136a:	b480      	push	{r7}
 800136c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800136e:	bf00      	nop
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr

08001378 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800137c:	bf00      	nop
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr

08001386 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001386:	b580      	push	{r7, lr}
 8001388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800138a:	f000 f8c5 	bl	8001518 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800138e:	bf00      	nop
 8001390:	bd80      	pop	{r7, pc}
	...

08001394 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001398:	4802      	ldr	r0, [pc, #8]	@ (80013a4 <USART1_IRQHandler+0x10>)
 800139a:	f003 fa8b 	bl	80048b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800139e:	bf00      	nop
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	20000224 	.word	0x20000224

080013a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b086      	sub	sp, #24
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013b0:	4a14      	ldr	r2, [pc, #80]	@ (8001404 <_sbrk+0x5c>)
 80013b2:	4b15      	ldr	r3, [pc, #84]	@ (8001408 <_sbrk+0x60>)
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013b8:	697b      	ldr	r3, [r7, #20]
 80013ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013bc:	4b13      	ldr	r3, [pc, #76]	@ (800140c <_sbrk+0x64>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d102      	bne.n	80013ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013c4:	4b11      	ldr	r3, [pc, #68]	@ (800140c <_sbrk+0x64>)
 80013c6:	4a12      	ldr	r2, [pc, #72]	@ (8001410 <_sbrk+0x68>)
 80013c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013ca:	4b10      	ldr	r3, [pc, #64]	@ (800140c <_sbrk+0x64>)
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4413      	add	r3, r2
 80013d2:	693a      	ldr	r2, [r7, #16]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d207      	bcs.n	80013e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013d8:	f004 f936 	bl	8005648 <__errno>
 80013dc:	4603      	mov	r3, r0
 80013de:	220c      	movs	r2, #12
 80013e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013e2:	f04f 33ff 	mov.w	r3, #4294967295
 80013e6:	e009      	b.n	80013fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013e8:	4b08      	ldr	r3, [pc, #32]	@ (800140c <_sbrk+0x64>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013ee:	4b07      	ldr	r3, [pc, #28]	@ (800140c <_sbrk+0x64>)
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4413      	add	r3, r2
 80013f6:	4a05      	ldr	r2, [pc, #20]	@ (800140c <_sbrk+0x64>)
 80013f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013fa:	68fb      	ldr	r3, [r7, #12]
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	3718      	adds	r7, #24
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	20003000 	.word	0x20003000
 8001408:	00000400 	.word	0x00000400
 800140c:	2000038c 	.word	0x2000038c
 8001410:	200004e0 	.word	0x200004e0

08001414 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001418:	4b06      	ldr	r3, [pc, #24]	@ (8001434 <SystemInit+0x20>)
 800141a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800141e:	4a05      	ldr	r2, [pc, #20]	@ (8001434 <SystemInit+0x20>)
 8001420:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001424:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001428:	bf00      	nop
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	e000ed00 	.word	0xe000ed00

08001438 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001438:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001470 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800143c:	f7ff ffea 	bl	8001414 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001440:	480c      	ldr	r0, [pc, #48]	@ (8001474 <LoopForever+0x6>)
  ldr r1, =_edata
 8001442:	490d      	ldr	r1, [pc, #52]	@ (8001478 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001444:	4a0d      	ldr	r2, [pc, #52]	@ (800147c <LoopForever+0xe>)
  movs r3, #0
 8001446:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001448:	e002      	b.n	8001450 <LoopCopyDataInit>

0800144a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800144a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800144c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800144e:	3304      	adds	r3, #4

08001450 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001450:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001452:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001454:	d3f9      	bcc.n	800144a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001456:	4a0a      	ldr	r2, [pc, #40]	@ (8001480 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001458:	4c0a      	ldr	r4, [pc, #40]	@ (8001484 <LoopForever+0x16>)
  movs r3, #0
 800145a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800145c:	e001      	b.n	8001462 <LoopFillZerobss>

0800145e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800145e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001460:	3204      	adds	r2, #4

08001462 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001462:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001464:	d3fb      	bcc.n	800145e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001466:	f004 f8f5 	bl	8005654 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800146a:	f7ff fa95 	bl	8000998 <main>

0800146e <LoopForever>:

LoopForever:
    b LoopForever
 800146e:	e7fe      	b.n	800146e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001470:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001474:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001478:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800147c:	08005fe0 	.word	0x08005fe0
  ldr r2, =_sbss
 8001480:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001484:	200004dc 	.word	0x200004dc

08001488 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001488:	e7fe      	b.n	8001488 <ADC1_2_IRQHandler>
	...

0800148c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001490:	4b08      	ldr	r3, [pc, #32]	@ (80014b4 <HAL_Init+0x28>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a07      	ldr	r2, [pc, #28]	@ (80014b4 <HAL_Init+0x28>)
 8001496:	f043 0310 	orr.w	r3, r3, #16
 800149a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800149c:	2003      	movs	r0, #3
 800149e:	f000 fa27 	bl	80018f0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014a2:	200f      	movs	r0, #15
 80014a4:	f000 f808 	bl	80014b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014a8:	f7ff fdac 	bl	8001004 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40022000 	.word	0x40022000

080014b8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014c0:	4b12      	ldr	r3, [pc, #72]	@ (800150c <HAL_InitTick+0x54>)
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	4b12      	ldr	r3, [pc, #72]	@ (8001510 <HAL_InitTick+0x58>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	4619      	mov	r1, r3
 80014ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80014d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014d6:	4618      	mov	r0, r3
 80014d8:	f000 fa3f 	bl	800195a <HAL_SYSTICK_Config>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e00e      	b.n	8001504 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2b0f      	cmp	r3, #15
 80014ea:	d80a      	bhi.n	8001502 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014ec:	2200      	movs	r2, #0
 80014ee:	6879      	ldr	r1, [r7, #4]
 80014f0:	f04f 30ff 	mov.w	r0, #4294967295
 80014f4:	f000 fa07 	bl	8001906 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014f8:	4a06      	ldr	r2, [pc, #24]	@ (8001514 <HAL_InitTick+0x5c>)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80014fe:	2300      	movs	r3, #0
 8001500:	e000      	b.n	8001504 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
}
 8001504:	4618      	mov	r0, r3
 8001506:	3708      	adds	r7, #8
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	20000000 	.word	0x20000000
 8001510:	20000008 	.word	0x20000008
 8001514:	20000004 	.word	0x20000004

08001518 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800151c:	4b06      	ldr	r3, [pc, #24]	@ (8001538 <HAL_IncTick+0x20>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	461a      	mov	r2, r3
 8001522:	4b06      	ldr	r3, [pc, #24]	@ (800153c <HAL_IncTick+0x24>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4413      	add	r3, r2
 8001528:	4a04      	ldr	r2, [pc, #16]	@ (800153c <HAL_IncTick+0x24>)
 800152a:	6013      	str	r3, [r2, #0]
}
 800152c:	bf00      	nop
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	20000008 	.word	0x20000008
 800153c:	20000390 	.word	0x20000390

08001540 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  return uwTick;  
 8001544:	4b03      	ldr	r3, [pc, #12]	@ (8001554 <HAL_GetTick+0x14>)
 8001546:	681b      	ldr	r3, [r3, #0]
}
 8001548:	4618      	mov	r0, r3
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop
 8001554:	20000390 	.word	0x20000390

08001558 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d101      	bne.n	800156a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001566:	2301      	movs	r3, #1
 8001568:	e0ed      	b.n	8001746 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001570:	b2db      	uxtb	r3, r3
 8001572:	2b00      	cmp	r3, #0
 8001574:	d102      	bne.n	800157c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	f7ff fd68 	bl	800104c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f042 0201 	orr.w	r2, r2, #1
 800158a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800158c:	f7ff ffd8 	bl	8001540 <HAL_GetTick>
 8001590:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001592:	e012      	b.n	80015ba <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001594:	f7ff ffd4 	bl	8001540 <HAL_GetTick>
 8001598:	4602      	mov	r2, r0
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	2b0a      	cmp	r3, #10
 80015a0:	d90b      	bls.n	80015ba <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015a6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2205      	movs	r2, #5
 80015b2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e0c5      	b.n	8001746 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f003 0301 	and.w	r3, r3, #1
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d0e5      	beq.n	8001594 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f022 0202 	bic.w	r2, r2, #2
 80015d6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80015d8:	f7ff ffb2 	bl	8001540 <HAL_GetTick>
 80015dc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80015de:	e012      	b.n	8001606 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80015e0:	f7ff ffae 	bl	8001540 <HAL_GetTick>
 80015e4:	4602      	mov	r2, r0
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	2b0a      	cmp	r3, #10
 80015ec:	d90b      	bls.n	8001606 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015f2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2205      	movs	r2, #5
 80015fe:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001602:	2301      	movs	r3, #1
 8001604:	e09f      	b.n	8001746 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f003 0302 	and.w	r3, r3, #2
 8001610:	2b00      	cmp	r3, #0
 8001612:	d1e5      	bne.n	80015e0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	7e1b      	ldrb	r3, [r3, #24]
 8001618:	2b01      	cmp	r3, #1
 800161a:	d108      	bne.n	800162e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	e007      	b.n	800163e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800163c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	7e5b      	ldrb	r3, [r3, #25]
 8001642:	2b01      	cmp	r3, #1
 8001644:	d108      	bne.n	8001658 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	e007      	b.n	8001668 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	681a      	ldr	r2, [r3, #0]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001666:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	7e9b      	ldrb	r3, [r3, #26]
 800166c:	2b01      	cmp	r3, #1
 800166e:	d108      	bne.n	8001682 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f042 0220 	orr.w	r2, r2, #32
 800167e:	601a      	str	r2, [r3, #0]
 8001680:	e007      	b.n	8001692 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f022 0220 	bic.w	r2, r2, #32
 8001690:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	7edb      	ldrb	r3, [r3, #27]
 8001696:	2b01      	cmp	r3, #1
 8001698:	d108      	bne.n	80016ac <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f022 0210 	bic.w	r2, r2, #16
 80016a8:	601a      	str	r2, [r3, #0]
 80016aa:	e007      	b.n	80016bc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	681a      	ldr	r2, [r3, #0]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f042 0210 	orr.w	r2, r2, #16
 80016ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	7f1b      	ldrb	r3, [r3, #28]
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d108      	bne.n	80016d6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	681a      	ldr	r2, [r3, #0]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f042 0208 	orr.w	r2, r2, #8
 80016d2:	601a      	str	r2, [r3, #0]
 80016d4:	e007      	b.n	80016e6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f022 0208 	bic.w	r2, r2, #8
 80016e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	7f5b      	ldrb	r3, [r3, #29]
 80016ea:	2b01      	cmp	r3, #1
 80016ec:	d108      	bne.n	8001700 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f042 0204 	orr.w	r2, r2, #4
 80016fc:	601a      	str	r2, [r3, #0]
 80016fe:	e007      	b.n	8001710 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	681a      	ldr	r2, [r3, #0]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f022 0204 	bic.w	r2, r2, #4
 800170e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	689a      	ldr	r2, [r3, #8]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	68db      	ldr	r3, [r3, #12]
 8001718:	431a      	orrs	r2, r3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	691b      	ldr	r3, [r3, #16]
 800171e:	431a      	orrs	r2, r3
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	695b      	ldr	r3, [r3, #20]
 8001724:	ea42 0103 	orr.w	r1, r2, r3
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	1e5a      	subs	r2, r3, #1
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	430a      	orrs	r2, r1
 8001734:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2200      	movs	r2, #0
 800173a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2201      	movs	r2, #1
 8001740:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001744:	2300      	movs	r3, #0
}
 8001746:	4618      	mov	r0, r3
 8001748:	3710      	adds	r7, #16
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
	...

08001750 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001750:	b480      	push	{r7}
 8001752:	b085      	sub	sp, #20
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	f003 0307 	and.w	r3, r3, #7
 800175e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001760:	4b0c      	ldr	r3, [pc, #48]	@ (8001794 <__NVIC_SetPriorityGrouping+0x44>)
 8001762:	68db      	ldr	r3, [r3, #12]
 8001764:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001766:	68ba      	ldr	r2, [r7, #8]
 8001768:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800176c:	4013      	ands	r3, r2
 800176e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001778:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800177c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001780:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001782:	4a04      	ldr	r2, [pc, #16]	@ (8001794 <__NVIC_SetPriorityGrouping+0x44>)
 8001784:	68bb      	ldr	r3, [r7, #8]
 8001786:	60d3      	str	r3, [r2, #12]
}
 8001788:	bf00      	nop
 800178a:	3714      	adds	r7, #20
 800178c:	46bd      	mov	sp, r7
 800178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001792:	4770      	bx	lr
 8001794:	e000ed00 	.word	0xe000ed00

08001798 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800179c:	4b04      	ldr	r3, [pc, #16]	@ (80017b0 <__NVIC_GetPriorityGrouping+0x18>)
 800179e:	68db      	ldr	r3, [r3, #12]
 80017a0:	0a1b      	lsrs	r3, r3, #8
 80017a2:	f003 0307 	and.w	r3, r3, #7
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr
 80017b0:	e000ed00 	.word	0xe000ed00

080017b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	4603      	mov	r3, r0
 80017bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	db0b      	blt.n	80017de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017c6:	79fb      	ldrb	r3, [r7, #7]
 80017c8:	f003 021f 	and.w	r2, r3, #31
 80017cc:	4907      	ldr	r1, [pc, #28]	@ (80017ec <__NVIC_EnableIRQ+0x38>)
 80017ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d2:	095b      	lsrs	r3, r3, #5
 80017d4:	2001      	movs	r0, #1
 80017d6:	fa00 f202 	lsl.w	r2, r0, r2
 80017da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017de:	bf00      	nop
 80017e0:	370c      	adds	r7, #12
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	e000e100 	.word	0xe000e100

080017f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4603      	mov	r3, r0
 80017f8:	6039      	str	r1, [r7, #0]
 80017fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001800:	2b00      	cmp	r3, #0
 8001802:	db0a      	blt.n	800181a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	b2da      	uxtb	r2, r3
 8001808:	490c      	ldr	r1, [pc, #48]	@ (800183c <__NVIC_SetPriority+0x4c>)
 800180a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180e:	0112      	lsls	r2, r2, #4
 8001810:	b2d2      	uxtb	r2, r2
 8001812:	440b      	add	r3, r1
 8001814:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001818:	e00a      	b.n	8001830 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	b2da      	uxtb	r2, r3
 800181e:	4908      	ldr	r1, [pc, #32]	@ (8001840 <__NVIC_SetPriority+0x50>)
 8001820:	79fb      	ldrb	r3, [r7, #7]
 8001822:	f003 030f 	and.w	r3, r3, #15
 8001826:	3b04      	subs	r3, #4
 8001828:	0112      	lsls	r2, r2, #4
 800182a:	b2d2      	uxtb	r2, r2
 800182c:	440b      	add	r3, r1
 800182e:	761a      	strb	r2, [r3, #24]
}
 8001830:	bf00      	nop
 8001832:	370c      	adds	r7, #12
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr
 800183c:	e000e100 	.word	0xe000e100
 8001840:	e000ed00 	.word	0xe000ed00

08001844 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001844:	b480      	push	{r7}
 8001846:	b089      	sub	sp, #36	@ 0x24
 8001848:	af00      	add	r7, sp, #0
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	60b9      	str	r1, [r7, #8]
 800184e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	f003 0307 	and.w	r3, r3, #7
 8001856:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001858:	69fb      	ldr	r3, [r7, #28]
 800185a:	f1c3 0307 	rsb	r3, r3, #7
 800185e:	2b04      	cmp	r3, #4
 8001860:	bf28      	it	cs
 8001862:	2304      	movcs	r3, #4
 8001864:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001866:	69fb      	ldr	r3, [r7, #28]
 8001868:	3304      	adds	r3, #4
 800186a:	2b06      	cmp	r3, #6
 800186c:	d902      	bls.n	8001874 <NVIC_EncodePriority+0x30>
 800186e:	69fb      	ldr	r3, [r7, #28]
 8001870:	3b03      	subs	r3, #3
 8001872:	e000      	b.n	8001876 <NVIC_EncodePriority+0x32>
 8001874:	2300      	movs	r3, #0
 8001876:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001878:	f04f 32ff 	mov.w	r2, #4294967295
 800187c:	69bb      	ldr	r3, [r7, #24]
 800187e:	fa02 f303 	lsl.w	r3, r2, r3
 8001882:	43da      	mvns	r2, r3
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	401a      	ands	r2, r3
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800188c:	f04f 31ff 	mov.w	r1, #4294967295
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	fa01 f303 	lsl.w	r3, r1, r3
 8001896:	43d9      	mvns	r1, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800189c:	4313      	orrs	r3, r2
         );
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3724      	adds	r7, #36	@ 0x24
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
	...

080018ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	3b01      	subs	r3, #1
 80018b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018bc:	d301      	bcc.n	80018c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018be:	2301      	movs	r3, #1
 80018c0:	e00f      	b.n	80018e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018c2:	4a0a      	ldr	r2, [pc, #40]	@ (80018ec <SysTick_Config+0x40>)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	3b01      	subs	r3, #1
 80018c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018ca:	210f      	movs	r1, #15
 80018cc:	f04f 30ff 	mov.w	r0, #4294967295
 80018d0:	f7ff ff8e 	bl	80017f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018d4:	4b05      	ldr	r3, [pc, #20]	@ (80018ec <SysTick_Config+0x40>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018da:	4b04      	ldr	r3, [pc, #16]	@ (80018ec <SysTick_Config+0x40>)
 80018dc:	2207      	movs	r2, #7
 80018de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018e0:	2300      	movs	r3, #0
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3708      	adds	r7, #8
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	e000e010 	.word	0xe000e010

080018f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	f7ff ff29 	bl	8001750 <__NVIC_SetPriorityGrouping>
}
 80018fe:	bf00      	nop
 8001900:	3708      	adds	r7, #8
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}

08001906 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001906:	b580      	push	{r7, lr}
 8001908:	b086      	sub	sp, #24
 800190a:	af00      	add	r7, sp, #0
 800190c:	4603      	mov	r3, r0
 800190e:	60b9      	str	r1, [r7, #8]
 8001910:	607a      	str	r2, [r7, #4]
 8001912:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001914:	2300      	movs	r3, #0
 8001916:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001918:	f7ff ff3e 	bl	8001798 <__NVIC_GetPriorityGrouping>
 800191c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800191e:	687a      	ldr	r2, [r7, #4]
 8001920:	68b9      	ldr	r1, [r7, #8]
 8001922:	6978      	ldr	r0, [r7, #20]
 8001924:	f7ff ff8e 	bl	8001844 <NVIC_EncodePriority>
 8001928:	4602      	mov	r2, r0
 800192a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800192e:	4611      	mov	r1, r2
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff ff5d 	bl	80017f0 <__NVIC_SetPriority>
}
 8001936:	bf00      	nop
 8001938:	3718      	adds	r7, #24
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}

0800193e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800193e:	b580      	push	{r7, lr}
 8001940:	b082      	sub	sp, #8
 8001942:	af00      	add	r7, sp, #0
 8001944:	4603      	mov	r3, r0
 8001946:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194c:	4618      	mov	r0, r3
 800194e:	f7ff ff31 	bl	80017b4 <__NVIC_EnableIRQ>
}
 8001952:	bf00      	nop
 8001954:	3708      	adds	r7, #8
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}

0800195a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800195a:	b580      	push	{r7, lr}
 800195c:	b082      	sub	sp, #8
 800195e:	af00      	add	r7, sp, #0
 8001960:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f7ff ffa2 	bl	80018ac <SysTick_Config>
 8001968:	4603      	mov	r3, r0
}
 800196a:	4618      	mov	r0, r3
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}

08001972 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001972:	b480      	push	{r7}
 8001974:	b083      	sub	sp, #12
 8001976:	af00      	add	r7, sp, #0
 8001978:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d101      	bne.n	8001984 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001980:	2301      	movs	r3, #1
 8001982:	e02e      	b.n	80019e2 <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800198a:	2b02      	cmp	r3, #2
 800198c:	d008      	beq.n	80019a0 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2204      	movs	r2, #4
 8001992:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2200      	movs	r2, #0
 8001998:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 800199c:	2301      	movs	r3, #1
 800199e:	e020      	b.n	80019e2 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	681a      	ldr	r2, [r3, #0]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f022 020e 	bic.w	r2, r2, #14
 80019ae:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f022 0201 	bic.w	r2, r2, #1
 80019be:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019c8:	2101      	movs	r1, #1
 80019ca:	fa01 f202 	lsl.w	r2, r1, r2
 80019ce:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2201      	movs	r2, #1
 80019d4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2200      	movs	r2, #0
 80019dc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80019e0:	2300      	movs	r3, #0
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr

080019ee <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80019ee:	b580      	push	{r7, lr}
 80019f0:	b084      	sub	sp, #16
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80019f6:	2300      	movs	r3, #0
 80019f8:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001a00:	2b02      	cmp	r3, #2
 8001a02:	d005      	beq.n	8001a10 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2204      	movs	r2, #4
 8001a08:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	73fb      	strb	r3, [r7, #15]
 8001a0e:	e027      	b.n	8001a60 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f022 020e 	bic.w	r2, r2, #14
 8001a1e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f022 0201 	bic.w	r2, r2, #1
 8001a2e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a38:	2101      	movs	r1, #1
 8001a3a:	fa01 f202 	lsl.w	r2, r1, r2
 8001a3e:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2201      	movs	r2, #1
 8001a44:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d003      	beq.n	8001a60 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	4798      	blx	r3
    }
  }
  return status;
 8001a60:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	3710      	adds	r7, #16
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
	...

08001a6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b087      	sub	sp, #28
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a76:	2300      	movs	r3, #0
 8001a78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a7a:	e14e      	b.n	8001d1a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	2101      	movs	r1, #1
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	fa01 f303 	lsl.w	r3, r1, r3
 8001a88:	4013      	ands	r3, r2
 8001a8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	f000 8140 	beq.w	8001d14 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	f003 0303 	and.w	r3, r3, #3
 8001a9c:	2b01      	cmp	r3, #1
 8001a9e:	d005      	beq.n	8001aac <HAL_GPIO_Init+0x40>
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	f003 0303 	and.w	r3, r3, #3
 8001aa8:	2b02      	cmp	r3, #2
 8001aaa:	d130      	bne.n	8001b0e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	2203      	movs	r2, #3
 8001ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8001abc:	43db      	mvns	r3, r3
 8001abe:	693a      	ldr	r2, [r7, #16]
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	68da      	ldr	r2, [r3, #12]
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad0:	693a      	ldr	r2, [r7, #16]
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	693a      	ldr	r2, [r7, #16]
 8001ada:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aea:	43db      	mvns	r3, r3
 8001aec:	693a      	ldr	r2, [r7, #16]
 8001aee:	4013      	ands	r3, r2
 8001af0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	091b      	lsrs	r3, r3, #4
 8001af8:	f003 0201 	and.w	r2, r3, #1
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	fa02 f303 	lsl.w	r3, r2, r3
 8001b02:	693a      	ldr	r2, [r7, #16]
 8001b04:	4313      	orrs	r3, r2
 8001b06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	693a      	ldr	r2, [r7, #16]
 8001b0c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	f003 0303 	and.w	r3, r3, #3
 8001b16:	2b03      	cmp	r3, #3
 8001b18:	d017      	beq.n	8001b4a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	68db      	ldr	r3, [r3, #12]
 8001b1e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	005b      	lsls	r3, r3, #1
 8001b24:	2203      	movs	r2, #3
 8001b26:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2a:	43db      	mvns	r3, r3
 8001b2c:	693a      	ldr	r2, [r7, #16]
 8001b2e:	4013      	ands	r3, r2
 8001b30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	689a      	ldr	r2, [r3, #8]
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	005b      	lsls	r3, r3, #1
 8001b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3e:	693a      	ldr	r2, [r7, #16]
 8001b40:	4313      	orrs	r3, r2
 8001b42:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	693a      	ldr	r2, [r7, #16]
 8001b48:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	f003 0303 	and.w	r3, r3, #3
 8001b52:	2b02      	cmp	r3, #2
 8001b54:	d123      	bne.n	8001b9e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	08da      	lsrs	r2, r3, #3
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	3208      	adds	r2, #8
 8001b5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b62:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	f003 0307 	and.w	r3, r3, #7
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	220f      	movs	r2, #15
 8001b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b72:	43db      	mvns	r3, r3
 8001b74:	693a      	ldr	r2, [r7, #16]
 8001b76:	4013      	ands	r3, r2
 8001b78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	691a      	ldr	r2, [r3, #16]
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	f003 0307 	and.w	r3, r3, #7
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8a:	693a      	ldr	r2, [r7, #16]
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	08da      	lsrs	r2, r3, #3
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	3208      	adds	r2, #8
 8001b98:	6939      	ldr	r1, [r7, #16]
 8001b9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	2203      	movs	r2, #3
 8001baa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bae:	43db      	mvns	r3, r3
 8001bb0:	693a      	ldr	r2, [r7, #16]
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f003 0203 	and.w	r2, r3, #3
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	005b      	lsls	r3, r3, #1
 8001bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc6:	693a      	ldr	r2, [r7, #16]
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	693a      	ldr	r2, [r7, #16]
 8001bd0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	f000 809a 	beq.w	8001d14 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001be0:	4b55      	ldr	r3, [pc, #340]	@ (8001d38 <HAL_GPIO_Init+0x2cc>)
 8001be2:	699b      	ldr	r3, [r3, #24]
 8001be4:	4a54      	ldr	r2, [pc, #336]	@ (8001d38 <HAL_GPIO_Init+0x2cc>)
 8001be6:	f043 0301 	orr.w	r3, r3, #1
 8001bea:	6193      	str	r3, [r2, #24]
 8001bec:	4b52      	ldr	r3, [pc, #328]	@ (8001d38 <HAL_GPIO_Init+0x2cc>)
 8001bee:	699b      	ldr	r3, [r3, #24]
 8001bf0:	f003 0301 	and.w	r3, r3, #1
 8001bf4:	60bb      	str	r3, [r7, #8]
 8001bf6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001bf8:	4a50      	ldr	r2, [pc, #320]	@ (8001d3c <HAL_GPIO_Init+0x2d0>)
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	089b      	lsrs	r3, r3, #2
 8001bfe:	3302      	adds	r3, #2
 8001c00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c04:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	f003 0303 	and.w	r3, r3, #3
 8001c0c:	009b      	lsls	r3, r3, #2
 8001c0e:	220f      	movs	r2, #15
 8001c10:	fa02 f303 	lsl.w	r3, r2, r3
 8001c14:	43db      	mvns	r3, r3
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	4013      	ands	r3, r2
 8001c1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001c22:	d013      	beq.n	8001c4c <HAL_GPIO_Init+0x1e0>
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	4a46      	ldr	r2, [pc, #280]	@ (8001d40 <HAL_GPIO_Init+0x2d4>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d00d      	beq.n	8001c48 <HAL_GPIO_Init+0x1dc>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	4a45      	ldr	r2, [pc, #276]	@ (8001d44 <HAL_GPIO_Init+0x2d8>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d007      	beq.n	8001c44 <HAL_GPIO_Init+0x1d8>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4a44      	ldr	r2, [pc, #272]	@ (8001d48 <HAL_GPIO_Init+0x2dc>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d101      	bne.n	8001c40 <HAL_GPIO_Init+0x1d4>
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	e006      	b.n	8001c4e <HAL_GPIO_Init+0x1e2>
 8001c40:	2305      	movs	r3, #5
 8001c42:	e004      	b.n	8001c4e <HAL_GPIO_Init+0x1e2>
 8001c44:	2302      	movs	r3, #2
 8001c46:	e002      	b.n	8001c4e <HAL_GPIO_Init+0x1e2>
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e000      	b.n	8001c4e <HAL_GPIO_Init+0x1e2>
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	697a      	ldr	r2, [r7, #20]
 8001c50:	f002 0203 	and.w	r2, r2, #3
 8001c54:	0092      	lsls	r2, r2, #2
 8001c56:	4093      	lsls	r3, r2
 8001c58:	693a      	ldr	r2, [r7, #16]
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001c5e:	4937      	ldr	r1, [pc, #220]	@ (8001d3c <HAL_GPIO_Init+0x2d0>)
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	089b      	lsrs	r3, r3, #2
 8001c64:	3302      	adds	r3, #2
 8001c66:	693a      	ldr	r2, [r7, #16]
 8001c68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c6c:	4b37      	ldr	r3, [pc, #220]	@ (8001d4c <HAL_GPIO_Init+0x2e0>)
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	43db      	mvns	r3, r3
 8001c76:	693a      	ldr	r2, [r7, #16]
 8001c78:	4013      	ands	r3, r2
 8001c7a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d003      	beq.n	8001c90 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001c88:	693a      	ldr	r2, [r7, #16]
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001c90:	4a2e      	ldr	r2, [pc, #184]	@ (8001d4c <HAL_GPIO_Init+0x2e0>)
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c96:	4b2d      	ldr	r3, [pc, #180]	@ (8001d4c <HAL_GPIO_Init+0x2e0>)
 8001c98:	68db      	ldr	r3, [r3, #12]
 8001c9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	43db      	mvns	r3, r3
 8001ca0:	693a      	ldr	r2, [r7, #16]
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d003      	beq.n	8001cba <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001cb2:	693a      	ldr	r2, [r7, #16]
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001cba:	4a24      	ldr	r2, [pc, #144]	@ (8001d4c <HAL_GPIO_Init+0x2e0>)
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001cc0:	4b22      	ldr	r3, [pc, #136]	@ (8001d4c <HAL_GPIO_Init+0x2e0>)
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	43db      	mvns	r3, r3
 8001cca:	693a      	ldr	r2, [r7, #16]
 8001ccc:	4013      	ands	r3, r2
 8001cce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d003      	beq.n	8001ce4 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001cdc:	693a      	ldr	r2, [r7, #16]
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001ce4:	4a19      	ldr	r2, [pc, #100]	@ (8001d4c <HAL_GPIO_Init+0x2e0>)
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001cea:	4b18      	ldr	r3, [pc, #96]	@ (8001d4c <HAL_GPIO_Init+0x2e0>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	43db      	mvns	r3, r3
 8001cf4:	693a      	ldr	r2, [r7, #16]
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d003      	beq.n	8001d0e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001d06:	693a      	ldr	r2, [r7, #16]
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001d0e:	4a0f      	ldr	r2, [pc, #60]	@ (8001d4c <HAL_GPIO_Init+0x2e0>)
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	3301      	adds	r3, #1
 8001d18:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	fa22 f303 	lsr.w	r3, r2, r3
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	f47f aea9 	bne.w	8001a7c <HAL_GPIO_Init+0x10>
  }
}
 8001d2a:	bf00      	nop
 8001d2c:	bf00      	nop
 8001d2e:	371c      	adds	r7, #28
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr
 8001d38:	40021000 	.word	0x40021000
 8001d3c:	40010000 	.word	0x40010000
 8001d40:	48000400 	.word	0x48000400
 8001d44:	48000800 	.word	0x48000800
 8001d48:	48000c00 	.word	0x48000c00
 8001d4c:	40010400 	.word	0x40010400

08001d50 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b085      	sub	sp, #20
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	460b      	mov	r3, r1
 8001d5a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	691a      	ldr	r2, [r3, #16]
 8001d60:	887b      	ldrh	r3, [r7, #2]
 8001d62:	4013      	ands	r3, r2
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d002      	beq.n	8001d6e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	73fb      	strb	r3, [r7, #15]
 8001d6c:	e001      	b.n	8001d72 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d72:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	3714      	adds	r7, #20
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr

08001d80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	460b      	mov	r3, r1
 8001d8a:	807b      	strh	r3, [r7, #2]
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d90:	787b      	ldrb	r3, [r7, #1]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d003      	beq.n	8001d9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d96:	887a      	ldrh	r2, [r7, #2]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001d9c:	e002      	b.n	8001da4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001d9e:	887a      	ldrh	r2, [r7, #2]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001da4:	bf00      	nop
 8001da6:	370c      	adds	r7, #12
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dbc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001dc0:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001dc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dc6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d102      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	f001 b823 	b.w	8002e1c <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dd6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dda:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	f000 817d 	beq.w	80020e6 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001dec:	4bbc      	ldr	r3, [pc, #752]	@ (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	f003 030c 	and.w	r3, r3, #12
 8001df4:	2b04      	cmp	r3, #4
 8001df6:	d00c      	beq.n	8001e12 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001df8:	4bb9      	ldr	r3, [pc, #740]	@ (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f003 030c 	and.w	r3, r3, #12
 8001e00:	2b08      	cmp	r3, #8
 8001e02:	d15c      	bne.n	8001ebe <HAL_RCC_OscConfig+0x10e>
 8001e04:	4bb6      	ldr	r3, [pc, #728]	@ (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e10:	d155      	bne.n	8001ebe <HAL_RCC_OscConfig+0x10e>
 8001e12:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e16:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e1a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001e1e:	fa93 f3a3 	rbit	r3, r3
 8001e22:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001e26:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e2a:	fab3 f383 	clz	r3, r3
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	095b      	lsrs	r3, r3, #5
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	f043 0301 	orr.w	r3, r3, #1
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b01      	cmp	r3, #1
 8001e3c:	d102      	bne.n	8001e44 <HAL_RCC_OscConfig+0x94>
 8001e3e:	4ba8      	ldr	r3, [pc, #672]	@ (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	e015      	b.n	8001e70 <HAL_RCC_OscConfig+0xc0>
 8001e44:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e48:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e4c:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001e50:	fa93 f3a3 	rbit	r3, r3
 8001e54:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001e58:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e5c:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001e60:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8001e64:	fa93 f3a3 	rbit	r3, r3
 8001e68:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8001e6c:	4b9c      	ldr	r3, [pc, #624]	@ (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e70:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001e74:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8001e78:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001e7c:	fa92 f2a2 	rbit	r2, r2
 8001e80:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8001e84:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8001e88:	fab2 f282 	clz	r2, r2
 8001e8c:	b2d2      	uxtb	r2, r2
 8001e8e:	f042 0220 	orr.w	r2, r2, #32
 8001e92:	b2d2      	uxtb	r2, r2
 8001e94:	f002 021f 	and.w	r2, r2, #31
 8001e98:	2101      	movs	r1, #1
 8001e9a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	f000 811f 	beq.w	80020e4 <HAL_RCC_OscConfig+0x334>
 8001ea6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eaa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	f040 8116 	bne.w	80020e4 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	f000 bfaf 	b.w	8002e1c <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ebe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ec2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ece:	d106      	bne.n	8001ede <HAL_RCC_OscConfig+0x12e>
 8001ed0:	4b83      	ldr	r3, [pc, #524]	@ (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a82      	ldr	r2, [pc, #520]	@ (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001ed6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001eda:	6013      	str	r3, [r2, #0]
 8001edc:	e036      	b.n	8001f4c <HAL_RCC_OscConfig+0x19c>
 8001ede:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ee2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d10c      	bne.n	8001f08 <HAL_RCC_OscConfig+0x158>
 8001eee:	4b7c      	ldr	r3, [pc, #496]	@ (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a7b      	ldr	r2, [pc, #492]	@ (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001ef4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ef8:	6013      	str	r3, [r2, #0]
 8001efa:	4b79      	ldr	r3, [pc, #484]	@ (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a78      	ldr	r2, [pc, #480]	@ (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001f00:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f04:	6013      	str	r3, [r2, #0]
 8001f06:	e021      	b.n	8001f4c <HAL_RCC_OscConfig+0x19c>
 8001f08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f0c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f18:	d10c      	bne.n	8001f34 <HAL_RCC_OscConfig+0x184>
 8001f1a:	4b71      	ldr	r3, [pc, #452]	@ (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a70      	ldr	r2, [pc, #448]	@ (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001f20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f24:	6013      	str	r3, [r2, #0]
 8001f26:	4b6e      	ldr	r3, [pc, #440]	@ (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a6d      	ldr	r2, [pc, #436]	@ (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001f2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f30:	6013      	str	r3, [r2, #0]
 8001f32:	e00b      	b.n	8001f4c <HAL_RCC_OscConfig+0x19c>
 8001f34:	4b6a      	ldr	r3, [pc, #424]	@ (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a69      	ldr	r2, [pc, #420]	@ (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001f3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f3e:	6013      	str	r3, [r2, #0]
 8001f40:	4b67      	ldr	r3, [pc, #412]	@ (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a66      	ldr	r2, [pc, #408]	@ (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001f46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f4a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f4c:	4b64      	ldr	r3, [pc, #400]	@ (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001f4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f50:	f023 020f 	bic.w	r2, r3, #15
 8001f54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f58:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	495f      	ldr	r1, [pc, #380]	@ (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001f62:	4313      	orrs	r3, r2
 8001f64:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f6a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d059      	beq.n	800202a <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f76:	f7ff fae3 	bl	8001540 <HAL_GetTick>
 8001f7a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f7e:	e00a      	b.n	8001f96 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f80:	f7ff fade 	bl	8001540 <HAL_GetTick>
 8001f84:	4602      	mov	r2, r0
 8001f86:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001f8a:	1ad3      	subs	r3, r2, r3
 8001f8c:	2b64      	cmp	r3, #100	@ 0x64
 8001f8e:	d902      	bls.n	8001f96 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8001f90:	2303      	movs	r3, #3
 8001f92:	f000 bf43 	b.w	8002e1c <HAL_RCC_OscConfig+0x106c>
 8001f96:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f9a:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f9e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8001fa2:	fa93 f3a3 	rbit	r3, r3
 8001fa6:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8001faa:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fae:	fab3 f383 	clz	r3, r3
 8001fb2:	b2db      	uxtb	r3, r3
 8001fb4:	095b      	lsrs	r3, r3, #5
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	f043 0301 	orr.w	r3, r3, #1
 8001fbc:	b2db      	uxtb	r3, r3
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d102      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x218>
 8001fc2:	4b47      	ldr	r3, [pc, #284]	@ (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	e015      	b.n	8001ff4 <HAL_RCC_OscConfig+0x244>
 8001fc8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001fcc:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fd0:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001fd4:	fa93 f3a3 	rbit	r3, r3
 8001fd8:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001fdc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001fe0:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001fe4:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001fe8:	fa93 f3a3 	rbit	r3, r3
 8001fec:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001ff0:	4b3b      	ldr	r3, [pc, #236]	@ (80020e0 <HAL_RCC_OscConfig+0x330>)
 8001ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ff4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001ff8:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8001ffc:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002000:	fa92 f2a2 	rbit	r2, r2
 8002004:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8002008:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 800200c:	fab2 f282 	clz	r2, r2
 8002010:	b2d2      	uxtb	r2, r2
 8002012:	f042 0220 	orr.w	r2, r2, #32
 8002016:	b2d2      	uxtb	r2, r2
 8002018:	f002 021f 	and.w	r2, r2, #31
 800201c:	2101      	movs	r1, #1
 800201e:	fa01 f202 	lsl.w	r2, r1, r2
 8002022:	4013      	ands	r3, r2
 8002024:	2b00      	cmp	r3, #0
 8002026:	d0ab      	beq.n	8001f80 <HAL_RCC_OscConfig+0x1d0>
 8002028:	e05d      	b.n	80020e6 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800202a:	f7ff fa89 	bl	8001540 <HAL_GetTick>
 800202e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002032:	e00a      	b.n	800204a <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002034:	f7ff fa84 	bl	8001540 <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	2b64      	cmp	r3, #100	@ 0x64
 8002042:	d902      	bls.n	800204a <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002044:	2303      	movs	r3, #3
 8002046:	f000 bee9 	b.w	8002e1c <HAL_RCC_OscConfig+0x106c>
 800204a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800204e:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002052:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8002056:	fa93 f3a3 	rbit	r3, r3
 800205a:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 800205e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002062:	fab3 f383 	clz	r3, r3
 8002066:	b2db      	uxtb	r3, r3
 8002068:	095b      	lsrs	r3, r3, #5
 800206a:	b2db      	uxtb	r3, r3
 800206c:	f043 0301 	orr.w	r3, r3, #1
 8002070:	b2db      	uxtb	r3, r3
 8002072:	2b01      	cmp	r3, #1
 8002074:	d102      	bne.n	800207c <HAL_RCC_OscConfig+0x2cc>
 8002076:	4b1a      	ldr	r3, [pc, #104]	@ (80020e0 <HAL_RCC_OscConfig+0x330>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	e015      	b.n	80020a8 <HAL_RCC_OscConfig+0x2f8>
 800207c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002080:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002084:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8002088:	fa93 f3a3 	rbit	r3, r3
 800208c:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002090:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002094:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002098:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800209c:	fa93 f3a3 	rbit	r3, r3
 80020a0:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 80020a4:	4b0e      	ldr	r3, [pc, #56]	@ (80020e0 <HAL_RCC_OscConfig+0x330>)
 80020a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020a8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80020ac:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 80020b0:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80020b4:	fa92 f2a2 	rbit	r2, r2
 80020b8:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 80020bc:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80020c0:	fab2 f282 	clz	r2, r2
 80020c4:	b2d2      	uxtb	r2, r2
 80020c6:	f042 0220 	orr.w	r2, r2, #32
 80020ca:	b2d2      	uxtb	r2, r2
 80020cc:	f002 021f 	and.w	r2, r2, #31
 80020d0:	2101      	movs	r1, #1
 80020d2:	fa01 f202 	lsl.w	r2, r1, r2
 80020d6:	4013      	ands	r3, r2
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d1ab      	bne.n	8002034 <HAL_RCC_OscConfig+0x284>
 80020dc:	e003      	b.n	80020e6 <HAL_RCC_OscConfig+0x336>
 80020de:	bf00      	nop
 80020e0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020ea:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0302 	and.w	r3, r3, #2
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	f000 817d 	beq.w	80023f6 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80020fc:	4ba6      	ldr	r3, [pc, #664]	@ (8002398 <HAL_RCC_OscConfig+0x5e8>)
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	f003 030c 	and.w	r3, r3, #12
 8002104:	2b00      	cmp	r3, #0
 8002106:	d00b      	beq.n	8002120 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002108:	4ba3      	ldr	r3, [pc, #652]	@ (8002398 <HAL_RCC_OscConfig+0x5e8>)
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f003 030c 	and.w	r3, r3, #12
 8002110:	2b08      	cmp	r3, #8
 8002112:	d172      	bne.n	80021fa <HAL_RCC_OscConfig+0x44a>
 8002114:	4ba0      	ldr	r3, [pc, #640]	@ (8002398 <HAL_RCC_OscConfig+0x5e8>)
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800211c:	2b00      	cmp	r3, #0
 800211e:	d16c      	bne.n	80021fa <HAL_RCC_OscConfig+0x44a>
 8002120:	2302      	movs	r3, #2
 8002122:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002126:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800212a:	fa93 f3a3 	rbit	r3, r3
 800212e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8002132:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002136:	fab3 f383 	clz	r3, r3
 800213a:	b2db      	uxtb	r3, r3
 800213c:	095b      	lsrs	r3, r3, #5
 800213e:	b2db      	uxtb	r3, r3
 8002140:	f043 0301 	orr.w	r3, r3, #1
 8002144:	b2db      	uxtb	r3, r3
 8002146:	2b01      	cmp	r3, #1
 8002148:	d102      	bne.n	8002150 <HAL_RCC_OscConfig+0x3a0>
 800214a:	4b93      	ldr	r3, [pc, #588]	@ (8002398 <HAL_RCC_OscConfig+0x5e8>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	e013      	b.n	8002178 <HAL_RCC_OscConfig+0x3c8>
 8002150:	2302      	movs	r3, #2
 8002152:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002156:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800215a:	fa93 f3a3 	rbit	r3, r3
 800215e:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002162:	2302      	movs	r3, #2
 8002164:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002168:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800216c:	fa93 f3a3 	rbit	r3, r3
 8002170:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002174:	4b88      	ldr	r3, [pc, #544]	@ (8002398 <HAL_RCC_OscConfig+0x5e8>)
 8002176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002178:	2202      	movs	r2, #2
 800217a:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 800217e:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002182:	fa92 f2a2 	rbit	r2, r2
 8002186:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 800218a:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800218e:	fab2 f282 	clz	r2, r2
 8002192:	b2d2      	uxtb	r2, r2
 8002194:	f042 0220 	orr.w	r2, r2, #32
 8002198:	b2d2      	uxtb	r2, r2
 800219a:	f002 021f 	and.w	r2, r2, #31
 800219e:	2101      	movs	r1, #1
 80021a0:	fa01 f202 	lsl.w	r2, r1, r2
 80021a4:	4013      	ands	r3, r2
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d00a      	beq.n	80021c0 <HAL_RCC_OscConfig+0x410>
 80021aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021ae:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	691b      	ldr	r3, [r3, #16]
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d002      	beq.n	80021c0 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	f000 be2e 	b.w	8002e1c <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021c0:	4b75      	ldr	r3, [pc, #468]	@ (8002398 <HAL_RCC_OscConfig+0x5e8>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021cc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	695b      	ldr	r3, [r3, #20]
 80021d4:	21f8      	movs	r1, #248	@ 0xf8
 80021d6:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021da:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80021de:	fa91 f1a1 	rbit	r1, r1
 80021e2:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 80021e6:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 80021ea:	fab1 f181 	clz	r1, r1
 80021ee:	b2c9      	uxtb	r1, r1
 80021f0:	408b      	lsls	r3, r1
 80021f2:	4969      	ldr	r1, [pc, #420]	@ (8002398 <HAL_RCC_OscConfig+0x5e8>)
 80021f4:	4313      	orrs	r3, r2
 80021f6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021f8:	e0fd      	b.n	80023f6 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021fe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	691b      	ldr	r3, [r3, #16]
 8002206:	2b00      	cmp	r3, #0
 8002208:	f000 8088 	beq.w	800231c <HAL_RCC_OscConfig+0x56c>
 800220c:	2301      	movs	r3, #1
 800220e:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002212:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002216:	fa93 f3a3 	rbit	r3, r3
 800221a:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 800221e:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002222:	fab3 f383 	clz	r3, r3
 8002226:	b2db      	uxtb	r3, r3
 8002228:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800222c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	461a      	mov	r2, r3
 8002234:	2301      	movs	r3, #1
 8002236:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002238:	f7ff f982 	bl	8001540 <HAL_GetTick>
 800223c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002240:	e00a      	b.n	8002258 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002242:	f7ff f97d 	bl	8001540 <HAL_GetTick>
 8002246:	4602      	mov	r2, r0
 8002248:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	2b02      	cmp	r3, #2
 8002250:	d902      	bls.n	8002258 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002252:	2303      	movs	r3, #3
 8002254:	f000 bde2 	b.w	8002e1c <HAL_RCC_OscConfig+0x106c>
 8002258:	2302      	movs	r3, #2
 800225a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800225e:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002262:	fa93 f3a3 	rbit	r3, r3
 8002266:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 800226a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800226e:	fab3 f383 	clz	r3, r3
 8002272:	b2db      	uxtb	r3, r3
 8002274:	095b      	lsrs	r3, r3, #5
 8002276:	b2db      	uxtb	r3, r3
 8002278:	f043 0301 	orr.w	r3, r3, #1
 800227c:	b2db      	uxtb	r3, r3
 800227e:	2b01      	cmp	r3, #1
 8002280:	d102      	bne.n	8002288 <HAL_RCC_OscConfig+0x4d8>
 8002282:	4b45      	ldr	r3, [pc, #276]	@ (8002398 <HAL_RCC_OscConfig+0x5e8>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	e013      	b.n	80022b0 <HAL_RCC_OscConfig+0x500>
 8002288:	2302      	movs	r3, #2
 800228a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800228e:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002292:	fa93 f3a3 	rbit	r3, r3
 8002296:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800229a:	2302      	movs	r3, #2
 800229c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80022a0:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80022a4:	fa93 f3a3 	rbit	r3, r3
 80022a8:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 80022ac:	4b3a      	ldr	r3, [pc, #232]	@ (8002398 <HAL_RCC_OscConfig+0x5e8>)
 80022ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022b0:	2202      	movs	r2, #2
 80022b2:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 80022b6:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80022ba:	fa92 f2a2 	rbit	r2, r2
 80022be:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 80022c2:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80022c6:	fab2 f282 	clz	r2, r2
 80022ca:	b2d2      	uxtb	r2, r2
 80022cc:	f042 0220 	orr.w	r2, r2, #32
 80022d0:	b2d2      	uxtb	r2, r2
 80022d2:	f002 021f 	and.w	r2, r2, #31
 80022d6:	2101      	movs	r1, #1
 80022d8:	fa01 f202 	lsl.w	r2, r1, r2
 80022dc:	4013      	ands	r3, r2
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d0af      	beq.n	8002242 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022e2:	4b2d      	ldr	r3, [pc, #180]	@ (8002398 <HAL_RCC_OscConfig+0x5e8>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022ee:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	695b      	ldr	r3, [r3, #20]
 80022f6:	21f8      	movs	r1, #248	@ 0xf8
 80022f8:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022fc:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002300:	fa91 f1a1 	rbit	r1, r1
 8002304:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002308:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 800230c:	fab1 f181 	clz	r1, r1
 8002310:	b2c9      	uxtb	r1, r1
 8002312:	408b      	lsls	r3, r1
 8002314:	4920      	ldr	r1, [pc, #128]	@ (8002398 <HAL_RCC_OscConfig+0x5e8>)
 8002316:	4313      	orrs	r3, r2
 8002318:	600b      	str	r3, [r1, #0]
 800231a:	e06c      	b.n	80023f6 <HAL_RCC_OscConfig+0x646>
 800231c:	2301      	movs	r3, #1
 800231e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002322:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002326:	fa93 f3a3 	rbit	r3, r3
 800232a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 800232e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002332:	fab3 f383 	clz	r3, r3
 8002336:	b2db      	uxtb	r3, r3
 8002338:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800233c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	461a      	mov	r2, r3
 8002344:	2300      	movs	r3, #0
 8002346:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002348:	f7ff f8fa 	bl	8001540 <HAL_GetTick>
 800234c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002350:	e00a      	b.n	8002368 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002352:	f7ff f8f5 	bl	8001540 <HAL_GetTick>
 8002356:	4602      	mov	r2, r0
 8002358:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	2b02      	cmp	r3, #2
 8002360:	d902      	bls.n	8002368 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002362:	2303      	movs	r3, #3
 8002364:	f000 bd5a 	b.w	8002e1c <HAL_RCC_OscConfig+0x106c>
 8002368:	2302      	movs	r3, #2
 800236a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800236e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002372:	fa93 f3a3 	rbit	r3, r3
 8002376:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 800237a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800237e:	fab3 f383 	clz	r3, r3
 8002382:	b2db      	uxtb	r3, r3
 8002384:	095b      	lsrs	r3, r3, #5
 8002386:	b2db      	uxtb	r3, r3
 8002388:	f043 0301 	orr.w	r3, r3, #1
 800238c:	b2db      	uxtb	r3, r3
 800238e:	2b01      	cmp	r3, #1
 8002390:	d104      	bne.n	800239c <HAL_RCC_OscConfig+0x5ec>
 8002392:	4b01      	ldr	r3, [pc, #4]	@ (8002398 <HAL_RCC_OscConfig+0x5e8>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	e015      	b.n	80023c4 <HAL_RCC_OscConfig+0x614>
 8002398:	40021000 	.word	0x40021000
 800239c:	2302      	movs	r3, #2
 800239e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023a2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80023a6:	fa93 f3a3 	rbit	r3, r3
 80023aa:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80023ae:	2302      	movs	r3, #2
 80023b0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80023b4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80023b8:	fa93 f3a3 	rbit	r3, r3
 80023bc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80023c0:	4bc8      	ldr	r3, [pc, #800]	@ (80026e4 <HAL_RCC_OscConfig+0x934>)
 80023c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023c4:	2202      	movs	r2, #2
 80023c6:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80023ca:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80023ce:	fa92 f2a2 	rbit	r2, r2
 80023d2:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80023d6:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80023da:	fab2 f282 	clz	r2, r2
 80023de:	b2d2      	uxtb	r2, r2
 80023e0:	f042 0220 	orr.w	r2, r2, #32
 80023e4:	b2d2      	uxtb	r2, r2
 80023e6:	f002 021f 	and.w	r2, r2, #31
 80023ea:	2101      	movs	r1, #1
 80023ec:	fa01 f202 	lsl.w	r2, r1, r2
 80023f0:	4013      	ands	r3, r2
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d1ad      	bne.n	8002352 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023fa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 0308 	and.w	r3, r3, #8
 8002406:	2b00      	cmp	r3, #0
 8002408:	f000 8110 	beq.w	800262c <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800240c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002410:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	699b      	ldr	r3, [r3, #24]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d079      	beq.n	8002510 <HAL_RCC_OscConfig+0x760>
 800241c:	2301      	movs	r3, #1
 800241e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002422:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002426:	fa93 f3a3 	rbit	r3, r3
 800242a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 800242e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002432:	fab3 f383 	clz	r3, r3
 8002436:	b2db      	uxtb	r3, r3
 8002438:	461a      	mov	r2, r3
 800243a:	4bab      	ldr	r3, [pc, #684]	@ (80026e8 <HAL_RCC_OscConfig+0x938>)
 800243c:	4413      	add	r3, r2
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	461a      	mov	r2, r3
 8002442:	2301      	movs	r3, #1
 8002444:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002446:	f7ff f87b 	bl	8001540 <HAL_GetTick>
 800244a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800244e:	e00a      	b.n	8002466 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002450:	f7ff f876 	bl	8001540 <HAL_GetTick>
 8002454:	4602      	mov	r2, r0
 8002456:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	2b02      	cmp	r3, #2
 800245e:	d902      	bls.n	8002466 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002460:	2303      	movs	r3, #3
 8002462:	f000 bcdb 	b.w	8002e1c <HAL_RCC_OscConfig+0x106c>
 8002466:	2302      	movs	r3, #2
 8002468:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800246c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002470:	fa93 f3a3 	rbit	r3, r3
 8002474:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002478:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800247c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002480:	2202      	movs	r2, #2
 8002482:	601a      	str	r2, [r3, #0]
 8002484:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002488:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	fa93 f2a3 	rbit	r2, r3
 8002492:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002496:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800249a:	601a      	str	r2, [r3, #0]
 800249c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80024a4:	2202      	movs	r2, #2
 80024a6:	601a      	str	r2, [r3, #0]
 80024a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	fa93 f2a3 	rbit	r2, r3
 80024b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024ba:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80024be:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024c0:	4b88      	ldr	r3, [pc, #544]	@ (80026e4 <HAL_RCC_OscConfig+0x934>)
 80024c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80024c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024c8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80024cc:	2102      	movs	r1, #2
 80024ce:	6019      	str	r1, [r3, #0]
 80024d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024d4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	fa93 f1a3 	rbit	r1, r3
 80024de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024e2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80024e6:	6019      	str	r1, [r3, #0]
  return result;
 80024e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024ec:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	fab3 f383 	clz	r3, r3
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	f003 031f 	and.w	r3, r3, #31
 8002502:	2101      	movs	r1, #1
 8002504:	fa01 f303 	lsl.w	r3, r1, r3
 8002508:	4013      	ands	r3, r2
 800250a:	2b00      	cmp	r3, #0
 800250c:	d0a0      	beq.n	8002450 <HAL_RCC_OscConfig+0x6a0>
 800250e:	e08d      	b.n	800262c <HAL_RCC_OscConfig+0x87c>
 8002510:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002514:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002518:	2201      	movs	r2, #1
 800251a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800251c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002520:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	fa93 f2a3 	rbit	r2, r3
 800252a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800252e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002532:	601a      	str	r2, [r3, #0]
  return result;
 8002534:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002538:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800253c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800253e:	fab3 f383 	clz	r3, r3
 8002542:	b2db      	uxtb	r3, r3
 8002544:	461a      	mov	r2, r3
 8002546:	4b68      	ldr	r3, [pc, #416]	@ (80026e8 <HAL_RCC_OscConfig+0x938>)
 8002548:	4413      	add	r3, r2
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	461a      	mov	r2, r3
 800254e:	2300      	movs	r3, #0
 8002550:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002552:	f7fe fff5 	bl	8001540 <HAL_GetTick>
 8002556:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800255a:	e00a      	b.n	8002572 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800255c:	f7fe fff0 	bl	8001540 <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002566:	1ad3      	subs	r3, r2, r3
 8002568:	2b02      	cmp	r3, #2
 800256a:	d902      	bls.n	8002572 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 800256c:	2303      	movs	r3, #3
 800256e:	f000 bc55 	b.w	8002e1c <HAL_RCC_OscConfig+0x106c>
 8002572:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002576:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800257a:	2202      	movs	r2, #2
 800257c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800257e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002582:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	fa93 f2a3 	rbit	r2, r3
 800258c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002590:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002594:	601a      	str	r2, [r3, #0]
 8002596:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800259a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800259e:	2202      	movs	r2, #2
 80025a0:	601a      	str	r2, [r3, #0]
 80025a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025a6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	fa93 f2a3 	rbit	r2, r3
 80025b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025b4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80025b8:	601a      	str	r2, [r3, #0]
 80025ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025be:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80025c2:	2202      	movs	r2, #2
 80025c4:	601a      	str	r2, [r3, #0]
 80025c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025ca:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	fa93 f2a3 	rbit	r2, r3
 80025d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025d8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80025dc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025de:	4b41      	ldr	r3, [pc, #260]	@ (80026e4 <HAL_RCC_OscConfig+0x934>)
 80025e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80025e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025e6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80025ea:	2102      	movs	r1, #2
 80025ec:	6019      	str	r1, [r3, #0]
 80025ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025f2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	fa93 f1a3 	rbit	r1, r3
 80025fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002600:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002604:	6019      	str	r1, [r3, #0]
  return result;
 8002606:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800260a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	fab3 f383 	clz	r3, r3
 8002614:	b2db      	uxtb	r3, r3
 8002616:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800261a:	b2db      	uxtb	r3, r3
 800261c:	f003 031f 	and.w	r3, r3, #31
 8002620:	2101      	movs	r1, #1
 8002622:	fa01 f303 	lsl.w	r3, r1, r3
 8002626:	4013      	ands	r3, r2
 8002628:	2b00      	cmp	r3, #0
 800262a:	d197      	bne.n	800255c <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800262c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002630:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f003 0304 	and.w	r3, r3, #4
 800263c:	2b00      	cmp	r3, #0
 800263e:	f000 81a1 	beq.w	8002984 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002642:	2300      	movs	r3, #0
 8002644:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002648:	4b26      	ldr	r3, [pc, #152]	@ (80026e4 <HAL_RCC_OscConfig+0x934>)
 800264a:	69db      	ldr	r3, [r3, #28]
 800264c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002650:	2b00      	cmp	r3, #0
 8002652:	d116      	bne.n	8002682 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002654:	4b23      	ldr	r3, [pc, #140]	@ (80026e4 <HAL_RCC_OscConfig+0x934>)
 8002656:	69db      	ldr	r3, [r3, #28]
 8002658:	4a22      	ldr	r2, [pc, #136]	@ (80026e4 <HAL_RCC_OscConfig+0x934>)
 800265a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800265e:	61d3      	str	r3, [r2, #28]
 8002660:	4b20      	ldr	r3, [pc, #128]	@ (80026e4 <HAL_RCC_OscConfig+0x934>)
 8002662:	69db      	ldr	r3, [r3, #28]
 8002664:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002668:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800266c:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002670:	601a      	str	r2, [r3, #0]
 8002672:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002676:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800267a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800267c:	2301      	movs	r3, #1
 800267e:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002682:	4b1a      	ldr	r3, [pc, #104]	@ (80026ec <HAL_RCC_OscConfig+0x93c>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800268a:	2b00      	cmp	r3, #0
 800268c:	d11a      	bne.n	80026c4 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800268e:	4b17      	ldr	r3, [pc, #92]	@ (80026ec <HAL_RCC_OscConfig+0x93c>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a16      	ldr	r2, [pc, #88]	@ (80026ec <HAL_RCC_OscConfig+0x93c>)
 8002694:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002698:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800269a:	f7fe ff51 	bl	8001540 <HAL_GetTick>
 800269e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026a2:	e009      	b.n	80026b8 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026a4:	f7fe ff4c 	bl	8001540 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80026ae:	1ad3      	subs	r3, r2, r3
 80026b0:	2b64      	cmp	r3, #100	@ 0x64
 80026b2:	d901      	bls.n	80026b8 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80026b4:	2303      	movs	r3, #3
 80026b6:	e3b1      	b.n	8002e1c <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026b8:	4b0c      	ldr	r3, [pc, #48]	@ (80026ec <HAL_RCC_OscConfig+0x93c>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d0ef      	beq.n	80026a4 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026c8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d10d      	bne.n	80026f0 <HAL_RCC_OscConfig+0x940>
 80026d4:	4b03      	ldr	r3, [pc, #12]	@ (80026e4 <HAL_RCC_OscConfig+0x934>)
 80026d6:	6a1b      	ldr	r3, [r3, #32]
 80026d8:	4a02      	ldr	r2, [pc, #8]	@ (80026e4 <HAL_RCC_OscConfig+0x934>)
 80026da:	f043 0301 	orr.w	r3, r3, #1
 80026de:	6213      	str	r3, [r2, #32]
 80026e0:	e03c      	b.n	800275c <HAL_RCC_OscConfig+0x9ac>
 80026e2:	bf00      	nop
 80026e4:	40021000 	.word	0x40021000
 80026e8:	10908120 	.word	0x10908120
 80026ec:	40007000 	.word	0x40007000
 80026f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026f4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	68db      	ldr	r3, [r3, #12]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d10c      	bne.n	800271a <HAL_RCC_OscConfig+0x96a>
 8002700:	4bc1      	ldr	r3, [pc, #772]	@ (8002a08 <HAL_RCC_OscConfig+0xc58>)
 8002702:	6a1b      	ldr	r3, [r3, #32]
 8002704:	4ac0      	ldr	r2, [pc, #768]	@ (8002a08 <HAL_RCC_OscConfig+0xc58>)
 8002706:	f023 0301 	bic.w	r3, r3, #1
 800270a:	6213      	str	r3, [r2, #32]
 800270c:	4bbe      	ldr	r3, [pc, #760]	@ (8002a08 <HAL_RCC_OscConfig+0xc58>)
 800270e:	6a1b      	ldr	r3, [r3, #32]
 8002710:	4abd      	ldr	r2, [pc, #756]	@ (8002a08 <HAL_RCC_OscConfig+0xc58>)
 8002712:	f023 0304 	bic.w	r3, r3, #4
 8002716:	6213      	str	r3, [r2, #32]
 8002718:	e020      	b.n	800275c <HAL_RCC_OscConfig+0x9ac>
 800271a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800271e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	68db      	ldr	r3, [r3, #12]
 8002726:	2b05      	cmp	r3, #5
 8002728:	d10c      	bne.n	8002744 <HAL_RCC_OscConfig+0x994>
 800272a:	4bb7      	ldr	r3, [pc, #732]	@ (8002a08 <HAL_RCC_OscConfig+0xc58>)
 800272c:	6a1b      	ldr	r3, [r3, #32]
 800272e:	4ab6      	ldr	r2, [pc, #728]	@ (8002a08 <HAL_RCC_OscConfig+0xc58>)
 8002730:	f043 0304 	orr.w	r3, r3, #4
 8002734:	6213      	str	r3, [r2, #32]
 8002736:	4bb4      	ldr	r3, [pc, #720]	@ (8002a08 <HAL_RCC_OscConfig+0xc58>)
 8002738:	6a1b      	ldr	r3, [r3, #32]
 800273a:	4ab3      	ldr	r2, [pc, #716]	@ (8002a08 <HAL_RCC_OscConfig+0xc58>)
 800273c:	f043 0301 	orr.w	r3, r3, #1
 8002740:	6213      	str	r3, [r2, #32]
 8002742:	e00b      	b.n	800275c <HAL_RCC_OscConfig+0x9ac>
 8002744:	4bb0      	ldr	r3, [pc, #704]	@ (8002a08 <HAL_RCC_OscConfig+0xc58>)
 8002746:	6a1b      	ldr	r3, [r3, #32]
 8002748:	4aaf      	ldr	r2, [pc, #700]	@ (8002a08 <HAL_RCC_OscConfig+0xc58>)
 800274a:	f023 0301 	bic.w	r3, r3, #1
 800274e:	6213      	str	r3, [r2, #32]
 8002750:	4bad      	ldr	r3, [pc, #692]	@ (8002a08 <HAL_RCC_OscConfig+0xc58>)
 8002752:	6a1b      	ldr	r3, [r3, #32]
 8002754:	4aac      	ldr	r2, [pc, #688]	@ (8002a08 <HAL_RCC_OscConfig+0xc58>)
 8002756:	f023 0304 	bic.w	r3, r3, #4
 800275a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800275c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002760:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	2b00      	cmp	r3, #0
 800276a:	f000 8081 	beq.w	8002870 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800276e:	f7fe fee7 	bl	8001540 <HAL_GetTick>
 8002772:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002776:	e00b      	b.n	8002790 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002778:	f7fe fee2 	bl	8001540 <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002788:	4293      	cmp	r3, r2
 800278a:	d901      	bls.n	8002790 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 800278c:	2303      	movs	r3, #3
 800278e:	e345      	b.n	8002e1c <HAL_RCC_OscConfig+0x106c>
 8002790:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002794:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002798:	2202      	movs	r2, #2
 800279a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800279c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027a0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	fa93 f2a3 	rbit	r2, r3
 80027aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027ae:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80027b2:	601a      	str	r2, [r3, #0]
 80027b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027b8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80027bc:	2202      	movs	r2, #2
 80027be:	601a      	str	r2, [r3, #0]
 80027c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027c4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	fa93 f2a3 	rbit	r2, r3
 80027ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027d2:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80027d6:	601a      	str	r2, [r3, #0]
  return result;
 80027d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027dc:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80027e0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027e2:	fab3 f383 	clz	r3, r3
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	095b      	lsrs	r3, r3, #5
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	f043 0302 	orr.w	r3, r3, #2
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d102      	bne.n	80027fc <HAL_RCC_OscConfig+0xa4c>
 80027f6:	4b84      	ldr	r3, [pc, #528]	@ (8002a08 <HAL_RCC_OscConfig+0xc58>)
 80027f8:	6a1b      	ldr	r3, [r3, #32]
 80027fa:	e013      	b.n	8002824 <HAL_RCC_OscConfig+0xa74>
 80027fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002800:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002804:	2202      	movs	r2, #2
 8002806:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002808:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800280c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	fa93 f2a3 	rbit	r2, r3
 8002816:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800281a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800281e:	601a      	str	r2, [r3, #0]
 8002820:	4b79      	ldr	r3, [pc, #484]	@ (8002a08 <HAL_RCC_OscConfig+0xc58>)
 8002822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002824:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002828:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800282c:	2102      	movs	r1, #2
 800282e:	6011      	str	r1, [r2, #0]
 8002830:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002834:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002838:	6812      	ldr	r2, [r2, #0]
 800283a:	fa92 f1a2 	rbit	r1, r2
 800283e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002842:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002846:	6011      	str	r1, [r2, #0]
  return result;
 8002848:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800284c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002850:	6812      	ldr	r2, [r2, #0]
 8002852:	fab2 f282 	clz	r2, r2
 8002856:	b2d2      	uxtb	r2, r2
 8002858:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800285c:	b2d2      	uxtb	r2, r2
 800285e:	f002 021f 	and.w	r2, r2, #31
 8002862:	2101      	movs	r1, #1
 8002864:	fa01 f202 	lsl.w	r2, r1, r2
 8002868:	4013      	ands	r3, r2
 800286a:	2b00      	cmp	r3, #0
 800286c:	d084      	beq.n	8002778 <HAL_RCC_OscConfig+0x9c8>
 800286e:	e07f      	b.n	8002970 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002870:	f7fe fe66 	bl	8001540 <HAL_GetTick>
 8002874:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002878:	e00b      	b.n	8002892 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800287a:	f7fe fe61 	bl	8001540 <HAL_GetTick>
 800287e:	4602      	mov	r2, r0
 8002880:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	f241 3288 	movw	r2, #5000	@ 0x1388
 800288a:	4293      	cmp	r3, r2
 800288c:	d901      	bls.n	8002892 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e2c4      	b.n	8002e1c <HAL_RCC_OscConfig+0x106c>
 8002892:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002896:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800289a:	2202      	movs	r2, #2
 800289c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800289e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028a2:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	fa93 f2a3 	rbit	r2, r3
 80028ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028b0:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80028b4:	601a      	str	r2, [r3, #0]
 80028b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028ba:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80028be:	2202      	movs	r2, #2
 80028c0:	601a      	str	r2, [r3, #0]
 80028c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028c6:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	fa93 f2a3 	rbit	r2, r3
 80028d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028d4:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80028d8:	601a      	str	r2, [r3, #0]
  return result;
 80028da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028de:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80028e2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028e4:	fab3 f383 	clz	r3, r3
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	095b      	lsrs	r3, r3, #5
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	f043 0302 	orr.w	r3, r3, #2
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	2b02      	cmp	r3, #2
 80028f6:	d102      	bne.n	80028fe <HAL_RCC_OscConfig+0xb4e>
 80028f8:	4b43      	ldr	r3, [pc, #268]	@ (8002a08 <HAL_RCC_OscConfig+0xc58>)
 80028fa:	6a1b      	ldr	r3, [r3, #32]
 80028fc:	e013      	b.n	8002926 <HAL_RCC_OscConfig+0xb76>
 80028fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002902:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002906:	2202      	movs	r2, #2
 8002908:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800290a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800290e:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	fa93 f2a3 	rbit	r2, r3
 8002918:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800291c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002920:	601a      	str	r2, [r3, #0]
 8002922:	4b39      	ldr	r3, [pc, #228]	@ (8002a08 <HAL_RCC_OscConfig+0xc58>)
 8002924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002926:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800292a:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800292e:	2102      	movs	r1, #2
 8002930:	6011      	str	r1, [r2, #0]
 8002932:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002936:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800293a:	6812      	ldr	r2, [r2, #0]
 800293c:	fa92 f1a2 	rbit	r1, r2
 8002940:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002944:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002948:	6011      	str	r1, [r2, #0]
  return result;
 800294a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800294e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002952:	6812      	ldr	r2, [r2, #0]
 8002954:	fab2 f282 	clz	r2, r2
 8002958:	b2d2      	uxtb	r2, r2
 800295a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800295e:	b2d2      	uxtb	r2, r2
 8002960:	f002 021f 	and.w	r2, r2, #31
 8002964:	2101      	movs	r1, #1
 8002966:	fa01 f202 	lsl.w	r2, r1, r2
 800296a:	4013      	ands	r3, r2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d184      	bne.n	800287a <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002970:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8002974:	2b01      	cmp	r3, #1
 8002976:	d105      	bne.n	8002984 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002978:	4b23      	ldr	r3, [pc, #140]	@ (8002a08 <HAL_RCC_OscConfig+0xc58>)
 800297a:	69db      	ldr	r3, [r3, #28]
 800297c:	4a22      	ldr	r2, [pc, #136]	@ (8002a08 <HAL_RCC_OscConfig+0xc58>)
 800297e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002982:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002984:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002988:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	69db      	ldr	r3, [r3, #28]
 8002990:	2b00      	cmp	r3, #0
 8002992:	f000 8242 	beq.w	8002e1a <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002996:	4b1c      	ldr	r3, [pc, #112]	@ (8002a08 <HAL_RCC_OscConfig+0xc58>)
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	f003 030c 	and.w	r3, r3, #12
 800299e:	2b08      	cmp	r3, #8
 80029a0:	f000 8213 	beq.w	8002dca <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029a8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	69db      	ldr	r3, [r3, #28]
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	f040 8162 	bne.w	8002c7a <HAL_RCC_OscConfig+0xeca>
 80029b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029ba:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80029be:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80029c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029c8:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	fa93 f2a3 	rbit	r2, r3
 80029d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029d6:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80029da:	601a      	str	r2, [r3, #0]
  return result;
 80029dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029e0:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80029e4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029e6:	fab3 f383 	clz	r3, r3
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80029f0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	461a      	mov	r2, r3
 80029f8:	2300      	movs	r3, #0
 80029fa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029fc:	f7fe fda0 	bl	8001540 <HAL_GetTick>
 8002a00:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a04:	e00c      	b.n	8002a20 <HAL_RCC_OscConfig+0xc70>
 8002a06:	bf00      	nop
 8002a08:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a0c:	f7fe fd98 	bl	8001540 <HAL_GetTick>
 8002a10:	4602      	mov	r2, r0
 8002a12:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	2b02      	cmp	r3, #2
 8002a1a:	d901      	bls.n	8002a20 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8002a1c:	2303      	movs	r3, #3
 8002a1e:	e1fd      	b.n	8002e1c <HAL_RCC_OscConfig+0x106c>
 8002a20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a24:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002a28:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a2c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a32:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	fa93 f2a3 	rbit	r2, r3
 8002a3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a40:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002a44:	601a      	str	r2, [r3, #0]
  return result;
 8002a46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a4a:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002a4e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a50:	fab3 f383 	clz	r3, r3
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	095b      	lsrs	r3, r3, #5
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	f043 0301 	orr.w	r3, r3, #1
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	2b01      	cmp	r3, #1
 8002a62:	d102      	bne.n	8002a6a <HAL_RCC_OscConfig+0xcba>
 8002a64:	4bb0      	ldr	r3, [pc, #704]	@ (8002d28 <HAL_RCC_OscConfig+0xf78>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	e027      	b.n	8002aba <HAL_RCC_OscConfig+0xd0a>
 8002a6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a6e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002a72:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a7c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	fa93 f2a3 	rbit	r2, r3
 8002a86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a8a:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002a8e:	601a      	str	r2, [r3, #0]
 8002a90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a94:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002a98:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a9c:	601a      	str	r2, [r3, #0]
 8002a9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002aa2:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	fa93 f2a3 	rbit	r2, r3
 8002aac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ab0:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002ab4:	601a      	str	r2, [r3, #0]
 8002ab6:	4b9c      	ldr	r3, [pc, #624]	@ (8002d28 <HAL_RCC_OscConfig+0xf78>)
 8002ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aba:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002abe:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002ac2:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002ac6:	6011      	str	r1, [r2, #0]
 8002ac8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002acc:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002ad0:	6812      	ldr	r2, [r2, #0]
 8002ad2:	fa92 f1a2 	rbit	r1, r2
 8002ad6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ada:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002ade:	6011      	str	r1, [r2, #0]
  return result;
 8002ae0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ae4:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002ae8:	6812      	ldr	r2, [r2, #0]
 8002aea:	fab2 f282 	clz	r2, r2
 8002aee:	b2d2      	uxtb	r2, r2
 8002af0:	f042 0220 	orr.w	r2, r2, #32
 8002af4:	b2d2      	uxtb	r2, r2
 8002af6:	f002 021f 	and.w	r2, r2, #31
 8002afa:	2101      	movs	r1, #1
 8002afc:	fa01 f202 	lsl.w	r2, r1, r2
 8002b00:	4013      	ands	r3, r2
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d182      	bne.n	8002a0c <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b06:	4b88      	ldr	r3, [pc, #544]	@ (8002d28 <HAL_RCC_OscConfig+0xf78>)
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002b0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b12:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002b1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b1e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	6a1b      	ldr	r3, [r3, #32]
 8002b26:	430b      	orrs	r3, r1
 8002b28:	497f      	ldr	r1, [pc, #508]	@ (8002d28 <HAL_RCC_OscConfig+0xf78>)
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	604b      	str	r3, [r1, #4]
 8002b2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b32:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002b36:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002b3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b40:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	fa93 f2a3 	rbit	r2, r3
 8002b4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b4e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002b52:	601a      	str	r2, [r3, #0]
  return result;
 8002b54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b58:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002b5c:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b5e:	fab3 f383 	clz	r3, r3
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002b68:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	461a      	mov	r2, r3
 8002b70:	2301      	movs	r3, #1
 8002b72:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b74:	f7fe fce4 	bl	8001540 <HAL_GetTick>
 8002b78:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b7c:	e009      	b.n	8002b92 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b7e:	f7fe fcdf 	bl	8001540 <HAL_GetTick>
 8002b82:	4602      	mov	r2, r0
 8002b84:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d901      	bls.n	8002b92 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e144      	b.n	8002e1c <HAL_RCC_OscConfig+0x106c>
 8002b92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b96:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002b9a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b9e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ba4:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	fa93 f2a3 	rbit	r2, r3
 8002bae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bb2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002bb6:	601a      	str	r2, [r3, #0]
  return result;
 8002bb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bbc:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002bc0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002bc2:	fab3 f383 	clz	r3, r3
 8002bc6:	b2db      	uxtb	r3, r3
 8002bc8:	095b      	lsrs	r3, r3, #5
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	f043 0301 	orr.w	r3, r3, #1
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d102      	bne.n	8002bdc <HAL_RCC_OscConfig+0xe2c>
 8002bd6:	4b54      	ldr	r3, [pc, #336]	@ (8002d28 <HAL_RCC_OscConfig+0xf78>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	e027      	b.n	8002c2c <HAL_RCC_OscConfig+0xe7c>
 8002bdc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002be0:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002be4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002be8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bee:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	fa93 f2a3 	rbit	r2, r3
 8002bf8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bfc:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002c00:	601a      	str	r2, [r3, #0]
 8002c02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c06:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002c0a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c0e:	601a      	str	r2, [r3, #0]
 8002c10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c14:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	fa93 f2a3 	rbit	r2, r3
 8002c1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c22:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002c26:	601a      	str	r2, [r3, #0]
 8002c28:	4b3f      	ldr	r3, [pc, #252]	@ (8002d28 <HAL_RCC_OscConfig+0xf78>)
 8002c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c2c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c30:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002c34:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002c38:	6011      	str	r1, [r2, #0]
 8002c3a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c3e:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002c42:	6812      	ldr	r2, [r2, #0]
 8002c44:	fa92 f1a2 	rbit	r1, r2
 8002c48:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c4c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002c50:	6011      	str	r1, [r2, #0]
  return result;
 8002c52:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c56:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002c5a:	6812      	ldr	r2, [r2, #0]
 8002c5c:	fab2 f282 	clz	r2, r2
 8002c60:	b2d2      	uxtb	r2, r2
 8002c62:	f042 0220 	orr.w	r2, r2, #32
 8002c66:	b2d2      	uxtb	r2, r2
 8002c68:	f002 021f 	and.w	r2, r2, #31
 8002c6c:	2101      	movs	r1, #1
 8002c6e:	fa01 f202 	lsl.w	r2, r1, r2
 8002c72:	4013      	ands	r3, r2
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d082      	beq.n	8002b7e <HAL_RCC_OscConfig+0xdce>
 8002c78:	e0cf      	b.n	8002e1a <HAL_RCC_OscConfig+0x106a>
 8002c7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c7e:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002c82:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002c86:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c8c:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	fa93 f2a3 	rbit	r2, r3
 8002c96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c9a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002c9e:	601a      	str	r2, [r3, #0]
  return result;
 8002ca0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ca4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002ca8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002caa:	fab3 f383 	clz	r3, r3
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002cb4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	461a      	mov	r2, r3
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc0:	f7fe fc3e 	bl	8001540 <HAL_GetTick>
 8002cc4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cc8:	e009      	b.n	8002cde <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cca:	f7fe fc39 	bl	8001540 <HAL_GetTick>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	2b02      	cmp	r3, #2
 8002cd8:	d901      	bls.n	8002cde <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e09e      	b.n	8002e1c <HAL_RCC_OscConfig+0x106c>
 8002cde:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ce2:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002ce6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002cea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cf0:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	fa93 f2a3 	rbit	r2, r3
 8002cfa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cfe:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002d02:	601a      	str	r2, [r3, #0]
  return result;
 8002d04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d08:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002d0c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d0e:	fab3 f383 	clz	r3, r3
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	095b      	lsrs	r3, r3, #5
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	f043 0301 	orr.w	r3, r3, #1
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d104      	bne.n	8002d2c <HAL_RCC_OscConfig+0xf7c>
 8002d22:	4b01      	ldr	r3, [pc, #4]	@ (8002d28 <HAL_RCC_OscConfig+0xf78>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	e029      	b.n	8002d7c <HAL_RCC_OscConfig+0xfcc>
 8002d28:	40021000 	.word	0x40021000
 8002d2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d30:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002d34:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002d38:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d3e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	fa93 f2a3 	rbit	r2, r3
 8002d48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d4c:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002d50:	601a      	str	r2, [r3, #0]
 8002d52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d56:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002d5a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002d5e:	601a      	str	r2, [r3, #0]
 8002d60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d64:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	fa93 f2a3 	rbit	r2, r3
 8002d6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d72:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002d76:	601a      	str	r2, [r3, #0]
 8002d78:	4b2b      	ldr	r3, [pc, #172]	@ (8002e28 <HAL_RCC_OscConfig+0x1078>)
 8002d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d7c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d80:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002d84:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002d88:	6011      	str	r1, [r2, #0]
 8002d8a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d8e:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002d92:	6812      	ldr	r2, [r2, #0]
 8002d94:	fa92 f1a2 	rbit	r1, r2
 8002d98:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d9c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002da0:	6011      	str	r1, [r2, #0]
  return result;
 8002da2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002da6:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002daa:	6812      	ldr	r2, [r2, #0]
 8002dac:	fab2 f282 	clz	r2, r2
 8002db0:	b2d2      	uxtb	r2, r2
 8002db2:	f042 0220 	orr.w	r2, r2, #32
 8002db6:	b2d2      	uxtb	r2, r2
 8002db8:	f002 021f 	and.w	r2, r2, #31
 8002dbc:	2101      	movs	r1, #1
 8002dbe:	fa01 f202 	lsl.w	r2, r1, r2
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d180      	bne.n	8002cca <HAL_RCC_OscConfig+0xf1a>
 8002dc8:	e027      	b.n	8002e1a <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002dca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	69db      	ldr	r3, [r3, #28]
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d101      	bne.n	8002dde <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e01e      	b.n	8002e1c <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002dde:	4b12      	ldr	r3, [pc, #72]	@ (8002e28 <HAL_RCC_OscConfig+0x1078>)
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002de6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002dea:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002dee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002df2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	6a1b      	ldr	r3, [r3, #32]
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d10b      	bne.n	8002e16 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002dfe:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002e02:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002e06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e0a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002e12:	429a      	cmp	r2, r3
 8002e14:	d001      	beq.n	8002e1a <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e000      	b.n	8002e1c <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8002e1a:	2300      	movs	r3, #0
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	40021000 	.word	0x40021000

08002e2c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b09e      	sub	sp, #120	@ 0x78
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002e36:	2300      	movs	r3, #0
 8002e38:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d101      	bne.n	8002e44 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e162      	b.n	800310a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e44:	4b90      	ldr	r3, [pc, #576]	@ (8003088 <HAL_RCC_ClockConfig+0x25c>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0307 	and.w	r3, r3, #7
 8002e4c:	683a      	ldr	r2, [r7, #0]
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d910      	bls.n	8002e74 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e52:	4b8d      	ldr	r3, [pc, #564]	@ (8003088 <HAL_RCC_ClockConfig+0x25c>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f023 0207 	bic.w	r2, r3, #7
 8002e5a:	498b      	ldr	r1, [pc, #556]	@ (8003088 <HAL_RCC_ClockConfig+0x25c>)
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e62:	4b89      	ldr	r3, [pc, #548]	@ (8003088 <HAL_RCC_ClockConfig+0x25c>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0307 	and.w	r3, r3, #7
 8002e6a:	683a      	ldr	r2, [r7, #0]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d001      	beq.n	8002e74 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e14a      	b.n	800310a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 0302 	and.w	r3, r3, #2
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d008      	beq.n	8002e92 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e80:	4b82      	ldr	r3, [pc, #520]	@ (800308c <HAL_RCC_ClockConfig+0x260>)
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	497f      	ldr	r1, [pc, #508]	@ (800308c <HAL_RCC_ClockConfig+0x260>)
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0301 	and.w	r3, r3, #1
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	f000 80dc 	beq.w	8003058 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d13c      	bne.n	8002f22 <HAL_RCC_ClockConfig+0xf6>
 8002ea8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002eac:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002eb0:	fa93 f3a3 	rbit	r3, r3
 8002eb4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002eb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eb8:	fab3 f383 	clz	r3, r3
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	095b      	lsrs	r3, r3, #5
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	f043 0301 	orr.w	r3, r3, #1
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d102      	bne.n	8002ed2 <HAL_RCC_ClockConfig+0xa6>
 8002ecc:	4b6f      	ldr	r3, [pc, #444]	@ (800308c <HAL_RCC_ClockConfig+0x260>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	e00f      	b.n	8002ef2 <HAL_RCC_ClockConfig+0xc6>
 8002ed2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002ed6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002eda:	fa93 f3a3 	rbit	r3, r3
 8002ede:	667b      	str	r3, [r7, #100]	@ 0x64
 8002ee0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002ee4:	663b      	str	r3, [r7, #96]	@ 0x60
 8002ee6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002ee8:	fa93 f3a3 	rbit	r3, r3
 8002eec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002eee:	4b67      	ldr	r3, [pc, #412]	@ (800308c <HAL_RCC_ClockConfig+0x260>)
 8002ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ef2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002ef6:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002ef8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002efa:	fa92 f2a2 	rbit	r2, r2
 8002efe:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002f00:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002f02:	fab2 f282 	clz	r2, r2
 8002f06:	b2d2      	uxtb	r2, r2
 8002f08:	f042 0220 	orr.w	r2, r2, #32
 8002f0c:	b2d2      	uxtb	r2, r2
 8002f0e:	f002 021f 	and.w	r2, r2, #31
 8002f12:	2101      	movs	r1, #1
 8002f14:	fa01 f202 	lsl.w	r2, r1, r2
 8002f18:	4013      	ands	r3, r2
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d17b      	bne.n	8003016 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e0f3      	b.n	800310a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	2b02      	cmp	r3, #2
 8002f28:	d13c      	bne.n	8002fa4 <HAL_RCC_ClockConfig+0x178>
 8002f2a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f2e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f32:	fa93 f3a3 	rbit	r3, r3
 8002f36:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002f38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f3a:	fab3 f383 	clz	r3, r3
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	095b      	lsrs	r3, r3, #5
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	f043 0301 	orr.w	r3, r3, #1
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d102      	bne.n	8002f54 <HAL_RCC_ClockConfig+0x128>
 8002f4e:	4b4f      	ldr	r3, [pc, #316]	@ (800308c <HAL_RCC_ClockConfig+0x260>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	e00f      	b.n	8002f74 <HAL_RCC_ClockConfig+0x148>
 8002f54:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f58:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f5c:	fa93 f3a3 	rbit	r3, r3
 8002f60:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f62:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f66:	643b      	str	r3, [r7, #64]	@ 0x40
 8002f68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f6a:	fa93 f3a3 	rbit	r3, r3
 8002f6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f70:	4b46      	ldr	r3, [pc, #280]	@ (800308c <HAL_RCC_ClockConfig+0x260>)
 8002f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f74:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002f78:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002f7a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002f7c:	fa92 f2a2 	rbit	r2, r2
 8002f80:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002f82:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002f84:	fab2 f282 	clz	r2, r2
 8002f88:	b2d2      	uxtb	r2, r2
 8002f8a:	f042 0220 	orr.w	r2, r2, #32
 8002f8e:	b2d2      	uxtb	r2, r2
 8002f90:	f002 021f 	and.w	r2, r2, #31
 8002f94:	2101      	movs	r1, #1
 8002f96:	fa01 f202 	lsl.w	r2, r1, r2
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d13a      	bne.n	8003016 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e0b2      	b.n	800310a <HAL_RCC_ClockConfig+0x2de>
 8002fa4:	2302      	movs	r3, #2
 8002fa6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002faa:	fa93 f3a3 	rbit	r3, r3
 8002fae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002fb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fb2:	fab3 f383 	clz	r3, r3
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	095b      	lsrs	r3, r3, #5
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	f043 0301 	orr.w	r3, r3, #1
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d102      	bne.n	8002fcc <HAL_RCC_ClockConfig+0x1a0>
 8002fc6:	4b31      	ldr	r3, [pc, #196]	@ (800308c <HAL_RCC_ClockConfig+0x260>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	e00d      	b.n	8002fe8 <HAL_RCC_ClockConfig+0x1bc>
 8002fcc:	2302      	movs	r3, #2
 8002fce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fd2:	fa93 f3a3 	rbit	r3, r3
 8002fd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fd8:	2302      	movs	r3, #2
 8002fda:	623b      	str	r3, [r7, #32]
 8002fdc:	6a3b      	ldr	r3, [r7, #32]
 8002fde:	fa93 f3a3 	rbit	r3, r3
 8002fe2:	61fb      	str	r3, [r7, #28]
 8002fe4:	4b29      	ldr	r3, [pc, #164]	@ (800308c <HAL_RCC_ClockConfig+0x260>)
 8002fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe8:	2202      	movs	r2, #2
 8002fea:	61ba      	str	r2, [r7, #24]
 8002fec:	69ba      	ldr	r2, [r7, #24]
 8002fee:	fa92 f2a2 	rbit	r2, r2
 8002ff2:	617a      	str	r2, [r7, #20]
  return result;
 8002ff4:	697a      	ldr	r2, [r7, #20]
 8002ff6:	fab2 f282 	clz	r2, r2
 8002ffa:	b2d2      	uxtb	r2, r2
 8002ffc:	f042 0220 	orr.w	r2, r2, #32
 8003000:	b2d2      	uxtb	r2, r2
 8003002:	f002 021f 	and.w	r2, r2, #31
 8003006:	2101      	movs	r1, #1
 8003008:	fa01 f202 	lsl.w	r2, r1, r2
 800300c:	4013      	ands	r3, r2
 800300e:	2b00      	cmp	r3, #0
 8003010:	d101      	bne.n	8003016 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e079      	b.n	800310a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003016:	4b1d      	ldr	r3, [pc, #116]	@ (800308c <HAL_RCC_ClockConfig+0x260>)
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f023 0203 	bic.w	r2, r3, #3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	491a      	ldr	r1, [pc, #104]	@ (800308c <HAL_RCC_ClockConfig+0x260>)
 8003024:	4313      	orrs	r3, r2
 8003026:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003028:	f7fe fa8a 	bl	8001540 <HAL_GetTick>
 800302c:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800302e:	e00a      	b.n	8003046 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003030:	f7fe fa86 	bl	8001540 <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800303e:	4293      	cmp	r3, r2
 8003040:	d901      	bls.n	8003046 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e061      	b.n	800310a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003046:	4b11      	ldr	r3, [pc, #68]	@ (800308c <HAL_RCC_ClockConfig+0x260>)
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	f003 020c 	and.w	r2, r3, #12
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	429a      	cmp	r2, r3
 8003056:	d1eb      	bne.n	8003030 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003058:	4b0b      	ldr	r3, [pc, #44]	@ (8003088 <HAL_RCC_ClockConfig+0x25c>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0307 	and.w	r3, r3, #7
 8003060:	683a      	ldr	r2, [r7, #0]
 8003062:	429a      	cmp	r2, r3
 8003064:	d214      	bcs.n	8003090 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003066:	4b08      	ldr	r3, [pc, #32]	@ (8003088 <HAL_RCC_ClockConfig+0x25c>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f023 0207 	bic.w	r2, r3, #7
 800306e:	4906      	ldr	r1, [pc, #24]	@ (8003088 <HAL_RCC_ClockConfig+0x25c>)
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	4313      	orrs	r3, r2
 8003074:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003076:	4b04      	ldr	r3, [pc, #16]	@ (8003088 <HAL_RCC_ClockConfig+0x25c>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0307 	and.w	r3, r3, #7
 800307e:	683a      	ldr	r2, [r7, #0]
 8003080:	429a      	cmp	r2, r3
 8003082:	d005      	beq.n	8003090 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e040      	b.n	800310a <HAL_RCC_ClockConfig+0x2de>
 8003088:	40022000 	.word	0x40022000
 800308c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 0304 	and.w	r3, r3, #4
 8003098:	2b00      	cmp	r3, #0
 800309a:	d008      	beq.n	80030ae <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800309c:	4b1d      	ldr	r3, [pc, #116]	@ (8003114 <HAL_RCC_ClockConfig+0x2e8>)
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	491a      	ldr	r1, [pc, #104]	@ (8003114 <HAL_RCC_ClockConfig+0x2e8>)
 80030aa:	4313      	orrs	r3, r2
 80030ac:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0308 	and.w	r3, r3, #8
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d009      	beq.n	80030ce <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030ba:	4b16      	ldr	r3, [pc, #88]	@ (8003114 <HAL_RCC_ClockConfig+0x2e8>)
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	691b      	ldr	r3, [r3, #16]
 80030c6:	00db      	lsls	r3, r3, #3
 80030c8:	4912      	ldr	r1, [pc, #72]	@ (8003114 <HAL_RCC_ClockConfig+0x2e8>)
 80030ca:	4313      	orrs	r3, r2
 80030cc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80030ce:	f000 f829 	bl	8003124 <HAL_RCC_GetSysClockFreq>
 80030d2:	4601      	mov	r1, r0
 80030d4:	4b0f      	ldr	r3, [pc, #60]	@ (8003114 <HAL_RCC_ClockConfig+0x2e8>)
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80030dc:	22f0      	movs	r2, #240	@ 0xf0
 80030de:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030e0:	693a      	ldr	r2, [r7, #16]
 80030e2:	fa92 f2a2 	rbit	r2, r2
 80030e6:	60fa      	str	r2, [r7, #12]
  return result;
 80030e8:	68fa      	ldr	r2, [r7, #12]
 80030ea:	fab2 f282 	clz	r2, r2
 80030ee:	b2d2      	uxtb	r2, r2
 80030f0:	40d3      	lsrs	r3, r2
 80030f2:	4a09      	ldr	r2, [pc, #36]	@ (8003118 <HAL_RCC_ClockConfig+0x2ec>)
 80030f4:	5cd3      	ldrb	r3, [r2, r3]
 80030f6:	fa21 f303 	lsr.w	r3, r1, r3
 80030fa:	4a08      	ldr	r2, [pc, #32]	@ (800311c <HAL_RCC_ClockConfig+0x2f0>)
 80030fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80030fe:	4b08      	ldr	r3, [pc, #32]	@ (8003120 <HAL_RCC_ClockConfig+0x2f4>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4618      	mov	r0, r3
 8003104:	f7fe f9d8 	bl	80014b8 <HAL_InitTick>
  
  return HAL_OK;
 8003108:	2300      	movs	r3, #0
}
 800310a:	4618      	mov	r0, r3
 800310c:	3778      	adds	r7, #120	@ 0x78
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	40021000 	.word	0x40021000
 8003118:	08005f64 	.word	0x08005f64
 800311c:	20000000 	.word	0x20000000
 8003120:	20000004 	.word	0x20000004

08003124 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003124:	b480      	push	{r7}
 8003126:	b087      	sub	sp, #28
 8003128:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800312a:	2300      	movs	r3, #0
 800312c:	60fb      	str	r3, [r7, #12]
 800312e:	2300      	movs	r3, #0
 8003130:	60bb      	str	r3, [r7, #8]
 8003132:	2300      	movs	r3, #0
 8003134:	617b      	str	r3, [r7, #20]
 8003136:	2300      	movs	r3, #0
 8003138:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800313a:	2300      	movs	r3, #0
 800313c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800313e:	4b1e      	ldr	r3, [pc, #120]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	f003 030c 	and.w	r3, r3, #12
 800314a:	2b04      	cmp	r3, #4
 800314c:	d002      	beq.n	8003154 <HAL_RCC_GetSysClockFreq+0x30>
 800314e:	2b08      	cmp	r3, #8
 8003150:	d003      	beq.n	800315a <HAL_RCC_GetSysClockFreq+0x36>
 8003152:	e026      	b.n	80031a2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003154:	4b19      	ldr	r3, [pc, #100]	@ (80031bc <HAL_RCC_GetSysClockFreq+0x98>)
 8003156:	613b      	str	r3, [r7, #16]
      break;
 8003158:	e026      	b.n	80031a8 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	0c9b      	lsrs	r3, r3, #18
 800315e:	f003 030f 	and.w	r3, r3, #15
 8003162:	4a17      	ldr	r2, [pc, #92]	@ (80031c0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003164:	5cd3      	ldrb	r3, [r2, r3]
 8003166:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003168:	4b13      	ldr	r3, [pc, #76]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0x94>)
 800316a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800316c:	f003 030f 	and.w	r3, r3, #15
 8003170:	4a14      	ldr	r2, [pc, #80]	@ (80031c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003172:	5cd3      	ldrb	r3, [r2, r3]
 8003174:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800317c:	2b00      	cmp	r3, #0
 800317e:	d008      	beq.n	8003192 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003180:	4a0e      	ldr	r2, [pc, #56]	@ (80031bc <HAL_RCC_GetSysClockFreq+0x98>)
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	fbb2 f2f3 	udiv	r2, r2, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	fb02 f303 	mul.w	r3, r2, r3
 800318e:	617b      	str	r3, [r7, #20]
 8003190:	e004      	b.n	800319c <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	4a0c      	ldr	r2, [pc, #48]	@ (80031c8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003196:	fb02 f303 	mul.w	r3, r2, r3
 800319a:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	613b      	str	r3, [r7, #16]
      break;
 80031a0:	e002      	b.n	80031a8 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80031a2:	4b06      	ldr	r3, [pc, #24]	@ (80031bc <HAL_RCC_GetSysClockFreq+0x98>)
 80031a4:	613b      	str	r3, [r7, #16]
      break;
 80031a6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031a8:	693b      	ldr	r3, [r7, #16]
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	371c      	adds	r7, #28
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr
 80031b6:	bf00      	nop
 80031b8:	40021000 	.word	0x40021000
 80031bc:	007a1200 	.word	0x007a1200
 80031c0:	08005f7c 	.word	0x08005f7c
 80031c4:	08005f8c 	.word	0x08005f8c
 80031c8:	003d0900 	.word	0x003d0900

080031cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031cc:	b480      	push	{r7}
 80031ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031d0:	4b03      	ldr	r3, [pc, #12]	@ (80031e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80031d2:	681b      	ldr	r3, [r3, #0]
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr
 80031de:	bf00      	nop
 80031e0:	20000000 	.word	0x20000000

080031e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80031ea:	f7ff ffef 	bl	80031cc <HAL_RCC_GetHCLKFreq>
 80031ee:	4601      	mov	r1, r0
 80031f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003220 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80031f8:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80031fc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	fa92 f2a2 	rbit	r2, r2
 8003204:	603a      	str	r2, [r7, #0]
  return result;
 8003206:	683a      	ldr	r2, [r7, #0]
 8003208:	fab2 f282 	clz	r2, r2
 800320c:	b2d2      	uxtb	r2, r2
 800320e:	40d3      	lsrs	r3, r2
 8003210:	4a04      	ldr	r2, [pc, #16]	@ (8003224 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003212:	5cd3      	ldrb	r3, [r2, r3]
 8003214:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003218:	4618      	mov	r0, r3
 800321a:	3708      	adds	r7, #8
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}
 8003220:	40021000 	.word	0x40021000
 8003224:	08005f74 	.word	0x08005f74

08003228 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b082      	sub	sp, #8
 800322c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800322e:	f7ff ffcd 	bl	80031cc <HAL_RCC_GetHCLKFreq>
 8003232:	4601      	mov	r1, r0
 8003234:	4b0b      	ldr	r3, [pc, #44]	@ (8003264 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 800323c:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003240:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003242:	687a      	ldr	r2, [r7, #4]
 8003244:	fa92 f2a2 	rbit	r2, r2
 8003248:	603a      	str	r2, [r7, #0]
  return result;
 800324a:	683a      	ldr	r2, [r7, #0]
 800324c:	fab2 f282 	clz	r2, r2
 8003250:	b2d2      	uxtb	r2, r2
 8003252:	40d3      	lsrs	r3, r2
 8003254:	4a04      	ldr	r2, [pc, #16]	@ (8003268 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003256:	5cd3      	ldrb	r3, [r2, r3]
 8003258:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800325c:	4618      	mov	r0, r3
 800325e:	3708      	adds	r7, #8
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}
 8003264:	40021000 	.word	0x40021000
 8003268:	08005f74 	.word	0x08005f74

0800326c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b092      	sub	sp, #72	@ 0x48
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003274:	2300      	movs	r3, #0
 8003276:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003278:	2300      	movs	r3, #0
 800327a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800327c:	2300      	movs	r3, #0
 800327e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800328a:	2b00      	cmp	r3, #0
 800328c:	f000 80cd 	beq.w	800342a <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003290:	4b86      	ldr	r3, [pc, #536]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003292:	69db      	ldr	r3, [r3, #28]
 8003294:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003298:	2b00      	cmp	r3, #0
 800329a:	d10e      	bne.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800329c:	4b83      	ldr	r3, [pc, #524]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800329e:	69db      	ldr	r3, [r3, #28]
 80032a0:	4a82      	ldr	r2, [pc, #520]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80032a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032a6:	61d3      	str	r3, [r2, #28]
 80032a8:	4b80      	ldr	r3, [pc, #512]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80032aa:	69db      	ldr	r3, [r3, #28]
 80032ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032b0:	60bb      	str	r3, [r7, #8]
 80032b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032b4:	2301      	movs	r3, #1
 80032b6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032ba:	4b7d      	ldr	r3, [pc, #500]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d118      	bne.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032c6:	4b7a      	ldr	r3, [pc, #488]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a79      	ldr	r2, [pc, #484]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80032cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032d0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032d2:	f7fe f935 	bl	8001540 <HAL_GetTick>
 80032d6:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032d8:	e008      	b.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032da:	f7fe f931 	bl	8001540 <HAL_GetTick>
 80032de:	4602      	mov	r2, r0
 80032e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032e2:	1ad3      	subs	r3, r2, r3
 80032e4:	2b64      	cmp	r3, #100	@ 0x64
 80032e6:	d901      	bls.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80032e8:	2303      	movs	r3, #3
 80032ea:	e0db      	b.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032ec:	4b70      	ldr	r3, [pc, #448]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d0f0      	beq.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80032f8:	4b6c      	ldr	r3, [pc, #432]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80032fa:	6a1b      	ldr	r3, [r3, #32]
 80032fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003300:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003302:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003304:	2b00      	cmp	r3, #0
 8003306:	d07d      	beq.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003310:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003312:	429a      	cmp	r2, r3
 8003314:	d076      	beq.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003316:	4b65      	ldr	r3, [pc, #404]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003318:	6a1b      	ldr	r3, [r3, #32]
 800331a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800331e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003320:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003324:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003328:	fa93 f3a3 	rbit	r3, r3
 800332c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 800332e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003330:	fab3 f383 	clz	r3, r3
 8003334:	b2db      	uxtb	r3, r3
 8003336:	461a      	mov	r2, r3
 8003338:	4b5e      	ldr	r3, [pc, #376]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800333a:	4413      	add	r3, r2
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	461a      	mov	r2, r3
 8003340:	2301      	movs	r3, #1
 8003342:	6013      	str	r3, [r2, #0]
 8003344:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003348:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800334a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800334c:	fa93 f3a3 	rbit	r3, r3
 8003350:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003352:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003354:	fab3 f383 	clz	r3, r3
 8003358:	b2db      	uxtb	r3, r3
 800335a:	461a      	mov	r2, r3
 800335c:	4b55      	ldr	r3, [pc, #340]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800335e:	4413      	add	r3, r2
 8003360:	009b      	lsls	r3, r3, #2
 8003362:	461a      	mov	r2, r3
 8003364:	2300      	movs	r3, #0
 8003366:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003368:	4a50      	ldr	r2, [pc, #320]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800336a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800336c:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800336e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003370:	f003 0301 	and.w	r3, r3, #1
 8003374:	2b00      	cmp	r3, #0
 8003376:	d045      	beq.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003378:	f7fe f8e2 	bl	8001540 <HAL_GetTick>
 800337c:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800337e:	e00a      	b.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003380:	f7fe f8de 	bl	8001540 <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800338e:	4293      	cmp	r3, r2
 8003390:	d901      	bls.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	e086      	b.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x238>
 8003396:	2302      	movs	r3, #2
 8003398:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800339a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800339c:	fa93 f3a3 	rbit	r3, r3
 80033a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80033a2:	2302      	movs	r3, #2
 80033a4:	623b      	str	r3, [r7, #32]
 80033a6:	6a3b      	ldr	r3, [r7, #32]
 80033a8:	fa93 f3a3 	rbit	r3, r3
 80033ac:	61fb      	str	r3, [r7, #28]
  return result;
 80033ae:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033b0:	fab3 f383 	clz	r3, r3
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	095b      	lsrs	r3, r3, #5
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	f043 0302 	orr.w	r3, r3, #2
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	2b02      	cmp	r3, #2
 80033c2:	d102      	bne.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80033c4:	4b39      	ldr	r3, [pc, #228]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80033c6:	6a1b      	ldr	r3, [r3, #32]
 80033c8:	e007      	b.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x16e>
 80033ca:	2302      	movs	r3, #2
 80033cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ce:	69bb      	ldr	r3, [r7, #24]
 80033d0:	fa93 f3a3 	rbit	r3, r3
 80033d4:	617b      	str	r3, [r7, #20]
 80033d6:	4b35      	ldr	r3, [pc, #212]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80033d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033da:	2202      	movs	r2, #2
 80033dc:	613a      	str	r2, [r7, #16]
 80033de:	693a      	ldr	r2, [r7, #16]
 80033e0:	fa92 f2a2 	rbit	r2, r2
 80033e4:	60fa      	str	r2, [r7, #12]
  return result;
 80033e6:	68fa      	ldr	r2, [r7, #12]
 80033e8:	fab2 f282 	clz	r2, r2
 80033ec:	b2d2      	uxtb	r2, r2
 80033ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80033f2:	b2d2      	uxtb	r2, r2
 80033f4:	f002 021f 	and.w	r2, r2, #31
 80033f8:	2101      	movs	r1, #1
 80033fa:	fa01 f202 	lsl.w	r2, r1, r2
 80033fe:	4013      	ands	r3, r2
 8003400:	2b00      	cmp	r3, #0
 8003402:	d0bd      	beq.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003404:	4b29      	ldr	r3, [pc, #164]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003406:	6a1b      	ldr	r3, [r3, #32]
 8003408:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	4926      	ldr	r1, [pc, #152]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003412:	4313      	orrs	r3, r2
 8003414:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003416:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800341a:	2b01      	cmp	r3, #1
 800341c:	d105      	bne.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800341e:	4b23      	ldr	r3, [pc, #140]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003420:	69db      	ldr	r3, [r3, #28]
 8003422:	4a22      	ldr	r2, [pc, #136]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003424:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003428:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 0301 	and.w	r3, r3, #1
 8003432:	2b00      	cmp	r3, #0
 8003434:	d008      	beq.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003436:	4b1d      	ldr	r3, [pc, #116]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800343a:	f023 0203 	bic.w	r2, r3, #3
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	689b      	ldr	r3, [r3, #8]
 8003442:	491a      	ldr	r1, [pc, #104]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003444:	4313      	orrs	r3, r2
 8003446:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 0320 	and.w	r3, r3, #32
 8003450:	2b00      	cmp	r3, #0
 8003452:	d008      	beq.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003454:	4b15      	ldr	r3, [pc, #84]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003456:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003458:	f023 0210 	bic.w	r2, r3, #16
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	68db      	ldr	r3, [r3, #12]
 8003460:	4912      	ldr	r1, [pc, #72]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003462:	4313      	orrs	r3, r2
 8003464:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800346e:	2b00      	cmp	r3, #0
 8003470:	d008      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003472:	4b0e      	ldr	r3, [pc, #56]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003476:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	691b      	ldr	r3, [r3, #16]
 800347e:	490b      	ldr	r1, [pc, #44]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003480:	4313      	orrs	r3, r2
 8003482:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800348c:	2b00      	cmp	r3, #0
 800348e:	d008      	beq.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003490:	4b06      	ldr	r3, [pc, #24]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003494:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	695b      	ldr	r3, [r3, #20]
 800349c:	4903      	ldr	r1, [pc, #12]	@ (80034ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800349e:	4313      	orrs	r3, r2
 80034a0:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80034a2:	2300      	movs	r3, #0
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3748      	adds	r7, #72	@ 0x48
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	40021000 	.word	0x40021000
 80034b0:	40007000 	.word	0x40007000
 80034b4:	10908100 	.word	0x10908100

080034b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b082      	sub	sp, #8
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d101      	bne.n	80034ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e049      	b.n	800355e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d106      	bne.n	80034e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2200      	movs	r2, #0
 80034da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	f7fd fdf8 	bl	80010d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2202      	movs	r2, #2
 80034e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	3304      	adds	r3, #4
 80034f4:	4619      	mov	r1, r3
 80034f6:	4610      	mov	r0, r2
 80034f8:	f000 fc90 	bl	8003e1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2201      	movs	r2, #1
 8003500:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2201      	movs	r2, #1
 8003508:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2201      	movs	r2, #1
 8003510:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2201      	movs	r2, #1
 8003518:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2201      	movs	r2, #1
 8003520:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2201      	movs	r2, #1
 8003528:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2201      	movs	r2, #1
 8003530:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2201      	movs	r2, #1
 8003538:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2201      	movs	r2, #1
 8003540:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2201      	movs	r2, #1
 8003548:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2201      	movs	r2, #1
 8003550:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2201      	movs	r2, #1
 8003558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800355c:	2300      	movs	r3, #0
}
 800355e:	4618      	mov	r0, r3
 8003560:	3708      	adds	r7, #8
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}
	...

08003568 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003568:	b480      	push	{r7}
 800356a:	b085      	sub	sp, #20
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003576:	b2db      	uxtb	r3, r3
 8003578:	2b01      	cmp	r3, #1
 800357a:	d001      	beq.n	8003580 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	e038      	b.n	80035f2 <HAL_TIM_Base_Start+0x8a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2202      	movs	r2, #2
 8003584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a1c      	ldr	r2, [pc, #112]	@ (8003600 <HAL_TIM_Base_Start+0x98>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d00e      	beq.n	80035b0 <HAL_TIM_Base_Start+0x48>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800359a:	d009      	beq.n	80035b0 <HAL_TIM_Base_Start+0x48>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a18      	ldr	r2, [pc, #96]	@ (8003604 <HAL_TIM_Base_Start+0x9c>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d004      	beq.n	80035b0 <HAL_TIM_Base_Start+0x48>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a17      	ldr	r2, [pc, #92]	@ (8003608 <HAL_TIM_Base_Start+0xa0>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d115      	bne.n	80035dc <HAL_TIM_Base_Start+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	689a      	ldr	r2, [r3, #8]
 80035b6:	4b15      	ldr	r3, [pc, #84]	@ (800360c <HAL_TIM_Base_Start+0xa4>)
 80035b8:	4013      	ands	r3, r2
 80035ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2b06      	cmp	r3, #6
 80035c0:	d015      	beq.n	80035ee <HAL_TIM_Base_Start+0x86>
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035c8:	d011      	beq.n	80035ee <HAL_TIM_Base_Start+0x86>
    {
      __HAL_TIM_ENABLE(htim);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f042 0201 	orr.w	r2, r2, #1
 80035d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035da:	e008      	b.n	80035ee <HAL_TIM_Base_Start+0x86>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f042 0201 	orr.w	r2, r2, #1
 80035ea:	601a      	str	r2, [r3, #0]
 80035ec:	e000      	b.n	80035f0 <HAL_TIM_Base_Start+0x88>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035ee:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80035f0:	2300      	movs	r3, #0
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3714      	adds	r7, #20
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr
 80035fe:	bf00      	nop
 8003600:	40012c00 	.word	0x40012c00
 8003604:	40000400 	.word	0x40000400
 8003608:	40014000 	.word	0x40014000
 800360c:	00010007 	.word	0x00010007

08003610 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d101      	bne.n	8003622 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e049      	b.n	80036b6 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003628:	b2db      	uxtb	r3, r3
 800362a:	2b00      	cmp	r3, #0
 800362c:	d106      	bne.n	800363c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2200      	movs	r2, #0
 8003632:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	f000 f841 	bl	80036be <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2202      	movs	r2, #2
 8003640:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	3304      	adds	r3, #4
 800364c:	4619      	mov	r1, r3
 800364e:	4610      	mov	r0, r2
 8003650:	f000 fbe4 	bl	8003e1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2201      	movs	r2, #1
 8003658:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2201      	movs	r2, #1
 8003660:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2201      	movs	r2, #1
 8003668:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2201      	movs	r2, #1
 8003678:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2201      	movs	r2, #1
 8003680:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2201      	movs	r2, #1
 8003688:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2201      	movs	r2, #1
 8003690:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2201      	movs	r2, #1
 8003698:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2201      	movs	r2, #1
 80036a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2201      	movs	r2, #1
 80036a8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2201      	movs	r2, #1
 80036b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80036b4:	2300      	movs	r3, #0
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3708      	adds	r7, #8
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}

080036be <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80036be:	b480      	push	{r7}
 80036c0:	b083      	sub	sp, #12
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80036c6:	bf00      	nop
 80036c8:	370c      	adds	r7, #12
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr

080036d2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80036d2:	b580      	push	{r7, lr}
 80036d4:	b082      	sub	sp, #8
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d101      	bne.n	80036e4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e049      	b.n	8003778 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d106      	bne.n	80036fe <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f000 f841 	bl	8003780 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2202      	movs	r2, #2
 8003702:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	3304      	adds	r3, #4
 800370e:	4619      	mov	r1, r3
 8003710:	4610      	mov	r0, r2
 8003712:	f000 fb83 	bl	8003e1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2201      	movs	r2, #1
 800371a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2201      	movs	r2, #1
 8003722:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2201      	movs	r2, #1
 800372a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2201      	movs	r2, #1
 8003732:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2201      	movs	r2, #1
 800373a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2201      	movs	r2, #1
 8003742:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2201      	movs	r2, #1
 800374a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2201      	movs	r2, #1
 8003752:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2201      	movs	r2, #1
 800375a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2201      	movs	r2, #1
 8003762:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2201      	movs	r2, #1
 800376a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2201      	movs	r2, #1
 8003772:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003776:	2300      	movs	r3, #0
}
 8003778:	4618      	mov	r0, r3
 800377a:	3708      	adds	r7, #8
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}

08003780 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003788:	bf00      	nop
 800378a:	370c      	adds	r7, #12
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr

08003794 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d109      	bne.n	80037b8 <HAL_TIM_PWM_Start+0x24>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	bf14      	ite	ne
 80037b0:	2301      	movne	r3, #1
 80037b2:	2300      	moveq	r3, #0
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	e03c      	b.n	8003832 <HAL_TIM_PWM_Start+0x9e>
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	2b04      	cmp	r3, #4
 80037bc:	d109      	bne.n	80037d2 <HAL_TIM_PWM_Start+0x3e>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	bf14      	ite	ne
 80037ca:	2301      	movne	r3, #1
 80037cc:	2300      	moveq	r3, #0
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	e02f      	b.n	8003832 <HAL_TIM_PWM_Start+0x9e>
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	2b08      	cmp	r3, #8
 80037d6:	d109      	bne.n	80037ec <HAL_TIM_PWM_Start+0x58>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	bf14      	ite	ne
 80037e4:	2301      	movne	r3, #1
 80037e6:	2300      	moveq	r3, #0
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	e022      	b.n	8003832 <HAL_TIM_PWM_Start+0x9e>
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	2b0c      	cmp	r3, #12
 80037f0:	d109      	bne.n	8003806 <HAL_TIM_PWM_Start+0x72>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	bf14      	ite	ne
 80037fe:	2301      	movne	r3, #1
 8003800:	2300      	moveq	r3, #0
 8003802:	b2db      	uxtb	r3, r3
 8003804:	e015      	b.n	8003832 <HAL_TIM_PWM_Start+0x9e>
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	2b10      	cmp	r3, #16
 800380a:	d109      	bne.n	8003820 <HAL_TIM_PWM_Start+0x8c>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003812:	b2db      	uxtb	r3, r3
 8003814:	2b01      	cmp	r3, #1
 8003816:	bf14      	ite	ne
 8003818:	2301      	movne	r3, #1
 800381a:	2300      	moveq	r3, #0
 800381c:	b2db      	uxtb	r3, r3
 800381e:	e008      	b.n	8003832 <HAL_TIM_PWM_Start+0x9e>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003826:	b2db      	uxtb	r3, r3
 8003828:	2b01      	cmp	r3, #1
 800382a:	bf14      	ite	ne
 800382c:	2301      	movne	r3, #1
 800382e:	2300      	moveq	r3, #0
 8003830:	b2db      	uxtb	r3, r3
 8003832:	2b00      	cmp	r3, #0
 8003834:	d001      	beq.n	800383a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e088      	b.n	800394c <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d104      	bne.n	800384a <HAL_TIM_PWM_Start+0xb6>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2202      	movs	r2, #2
 8003844:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003848:	e023      	b.n	8003892 <HAL_TIM_PWM_Start+0xfe>
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	2b04      	cmp	r3, #4
 800384e:	d104      	bne.n	800385a <HAL_TIM_PWM_Start+0xc6>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2202      	movs	r2, #2
 8003854:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003858:	e01b      	b.n	8003892 <HAL_TIM_PWM_Start+0xfe>
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	2b08      	cmp	r3, #8
 800385e:	d104      	bne.n	800386a <HAL_TIM_PWM_Start+0xd6>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2202      	movs	r2, #2
 8003864:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003868:	e013      	b.n	8003892 <HAL_TIM_PWM_Start+0xfe>
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	2b0c      	cmp	r3, #12
 800386e:	d104      	bne.n	800387a <HAL_TIM_PWM_Start+0xe6>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2202      	movs	r2, #2
 8003874:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003878:	e00b      	b.n	8003892 <HAL_TIM_PWM_Start+0xfe>
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	2b10      	cmp	r3, #16
 800387e:	d104      	bne.n	800388a <HAL_TIM_PWM_Start+0xf6>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2202      	movs	r2, #2
 8003884:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003888:	e003      	b.n	8003892 <HAL_TIM_PWM_Start+0xfe>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2202      	movs	r2, #2
 800388e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	2201      	movs	r2, #1
 8003898:	6839      	ldr	r1, [r7, #0]
 800389a:	4618      	mov	r0, r3
 800389c:	f000 fe82 	bl	80045a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a2b      	ldr	r2, [pc, #172]	@ (8003954 <HAL_TIM_PWM_Start+0x1c0>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d00e      	beq.n	80038c8 <HAL_TIM_PWM_Start+0x134>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a2a      	ldr	r2, [pc, #168]	@ (8003958 <HAL_TIM_PWM_Start+0x1c4>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d009      	beq.n	80038c8 <HAL_TIM_PWM_Start+0x134>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a28      	ldr	r2, [pc, #160]	@ (800395c <HAL_TIM_PWM_Start+0x1c8>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d004      	beq.n	80038c8 <HAL_TIM_PWM_Start+0x134>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a27      	ldr	r2, [pc, #156]	@ (8003960 <HAL_TIM_PWM_Start+0x1cc>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d101      	bne.n	80038cc <HAL_TIM_PWM_Start+0x138>
 80038c8:	2301      	movs	r3, #1
 80038ca:	e000      	b.n	80038ce <HAL_TIM_PWM_Start+0x13a>
 80038cc:	2300      	movs	r3, #0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d007      	beq.n	80038e2 <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80038e0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a1b      	ldr	r2, [pc, #108]	@ (8003954 <HAL_TIM_PWM_Start+0x1c0>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d00e      	beq.n	800390a <HAL_TIM_PWM_Start+0x176>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038f4:	d009      	beq.n	800390a <HAL_TIM_PWM_Start+0x176>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a1a      	ldr	r2, [pc, #104]	@ (8003964 <HAL_TIM_PWM_Start+0x1d0>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d004      	beq.n	800390a <HAL_TIM_PWM_Start+0x176>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a14      	ldr	r2, [pc, #80]	@ (8003958 <HAL_TIM_PWM_Start+0x1c4>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d115      	bne.n	8003936 <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	689a      	ldr	r2, [r3, #8]
 8003910:	4b15      	ldr	r3, [pc, #84]	@ (8003968 <HAL_TIM_PWM_Start+0x1d4>)
 8003912:	4013      	ands	r3, r2
 8003914:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2b06      	cmp	r3, #6
 800391a:	d015      	beq.n	8003948 <HAL_TIM_PWM_Start+0x1b4>
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003922:	d011      	beq.n	8003948 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f042 0201 	orr.w	r2, r2, #1
 8003932:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003934:	e008      	b.n	8003948 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f042 0201 	orr.w	r2, r2, #1
 8003944:	601a      	str	r2, [r3, #0]
 8003946:	e000      	b.n	800394a <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003948:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800394a:	2300      	movs	r3, #0
}
 800394c:	4618      	mov	r0, r3
 800394e:	3710      	adds	r7, #16
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}
 8003954:	40012c00 	.word	0x40012c00
 8003958:	40014000 	.word	0x40014000
 800395c:	40014400 	.word	0x40014400
 8003960:	40014800 	.word	0x40014800
 8003964:	40000400 	.word	0x40000400
 8003968:	00010007 	.word	0x00010007

0800396c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b086      	sub	sp, #24
 8003970:	af00      	add	r7, sp, #0
 8003972:	60f8      	str	r0, [r7, #12]
 8003974:	60b9      	str	r1, [r7, #8]
 8003976:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003978:	2300      	movs	r3, #0
 800397a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003982:	2b01      	cmp	r3, #1
 8003984:	d101      	bne.n	800398a <HAL_TIM_OC_ConfigChannel+0x1e>
 8003986:	2302      	movs	r3, #2
 8003988:	e066      	b.n	8003a58 <HAL_TIM_OC_ConfigChannel+0xec>
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2201      	movs	r2, #1
 800398e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2b14      	cmp	r3, #20
 8003996:	d857      	bhi.n	8003a48 <HAL_TIM_OC_ConfigChannel+0xdc>
 8003998:	a201      	add	r2, pc, #4	@ (adr r2, 80039a0 <HAL_TIM_OC_ConfigChannel+0x34>)
 800399a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800399e:	bf00      	nop
 80039a0:	080039f5 	.word	0x080039f5
 80039a4:	08003a49 	.word	0x08003a49
 80039a8:	08003a49 	.word	0x08003a49
 80039ac:	08003a49 	.word	0x08003a49
 80039b0:	08003a03 	.word	0x08003a03
 80039b4:	08003a49 	.word	0x08003a49
 80039b8:	08003a49 	.word	0x08003a49
 80039bc:	08003a49 	.word	0x08003a49
 80039c0:	08003a11 	.word	0x08003a11
 80039c4:	08003a49 	.word	0x08003a49
 80039c8:	08003a49 	.word	0x08003a49
 80039cc:	08003a49 	.word	0x08003a49
 80039d0:	08003a1f 	.word	0x08003a1f
 80039d4:	08003a49 	.word	0x08003a49
 80039d8:	08003a49 	.word	0x08003a49
 80039dc:	08003a49 	.word	0x08003a49
 80039e0:	08003a2d 	.word	0x08003a2d
 80039e4:	08003a49 	.word	0x08003a49
 80039e8:	08003a49 	.word	0x08003a49
 80039ec:	08003a49 	.word	0x08003a49
 80039f0:	08003a3b 	.word	0x08003a3b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	68b9      	ldr	r1, [r7, #8]
 80039fa:	4618      	mov	r0, r3
 80039fc:	f000 fa92 	bl	8003f24 <TIM_OC1_SetConfig>
      break;
 8003a00:	e025      	b.n	8003a4e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	68b9      	ldr	r1, [r7, #8]
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f000 fb11 	bl	8004030 <TIM_OC2_SetConfig>
      break;
 8003a0e:	e01e      	b.n	8003a4e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	68b9      	ldr	r1, [r7, #8]
 8003a16:	4618      	mov	r0, r3
 8003a18:	f000 fb8a 	bl	8004130 <TIM_OC3_SetConfig>
      break;
 8003a1c:	e017      	b.n	8003a4e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	68b9      	ldr	r1, [r7, #8]
 8003a24:	4618      	mov	r0, r3
 8003a26:	f000 fc01 	bl	800422c <TIM_OC4_SetConfig>
      break;
 8003a2a:	e010      	b.n	8003a4e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	68b9      	ldr	r1, [r7, #8]
 8003a32:	4618      	mov	r0, r3
 8003a34:	f000 fc5e 	bl	80042f4 <TIM_OC5_SetConfig>
      break;
 8003a38:	e009      	b.n	8003a4e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	68b9      	ldr	r1, [r7, #8]
 8003a40:	4618      	mov	r0, r3
 8003a42:	f000 fcb5 	bl	80043b0 <TIM_OC6_SetConfig>
      break;
 8003a46:	e002      	b.n	8003a4e <HAL_TIM_OC_ConfigChannel+0xe2>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	75fb      	strb	r3, [r7, #23]
      break;
 8003a4c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2200      	movs	r2, #0
 8003a52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003a56:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3718      	adds	r7, #24
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b086      	sub	sp, #24
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	60b9      	str	r1, [r7, #8]
 8003a6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d101      	bne.n	8003a7e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003a7a:	2302      	movs	r3, #2
 8003a7c:	e0ff      	b.n	8003c7e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2201      	movs	r2, #1
 8003a82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2b14      	cmp	r3, #20
 8003a8a:	f200 80f0 	bhi.w	8003c6e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003a8e:	a201      	add	r2, pc, #4	@ (adr r2, 8003a94 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a94:	08003ae9 	.word	0x08003ae9
 8003a98:	08003c6f 	.word	0x08003c6f
 8003a9c:	08003c6f 	.word	0x08003c6f
 8003aa0:	08003c6f 	.word	0x08003c6f
 8003aa4:	08003b29 	.word	0x08003b29
 8003aa8:	08003c6f 	.word	0x08003c6f
 8003aac:	08003c6f 	.word	0x08003c6f
 8003ab0:	08003c6f 	.word	0x08003c6f
 8003ab4:	08003b6b 	.word	0x08003b6b
 8003ab8:	08003c6f 	.word	0x08003c6f
 8003abc:	08003c6f 	.word	0x08003c6f
 8003ac0:	08003c6f 	.word	0x08003c6f
 8003ac4:	08003bab 	.word	0x08003bab
 8003ac8:	08003c6f 	.word	0x08003c6f
 8003acc:	08003c6f 	.word	0x08003c6f
 8003ad0:	08003c6f 	.word	0x08003c6f
 8003ad4:	08003bed 	.word	0x08003bed
 8003ad8:	08003c6f 	.word	0x08003c6f
 8003adc:	08003c6f 	.word	0x08003c6f
 8003ae0:	08003c6f 	.word	0x08003c6f
 8003ae4:	08003c2d 	.word	0x08003c2d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	68b9      	ldr	r1, [r7, #8]
 8003aee:	4618      	mov	r0, r3
 8003af0:	f000 fa18 	bl	8003f24 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	699a      	ldr	r2, [r3, #24]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f042 0208 	orr.w	r2, r2, #8
 8003b02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	699a      	ldr	r2, [r3, #24]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f022 0204 	bic.w	r2, r2, #4
 8003b12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	6999      	ldr	r1, [r3, #24]
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	691a      	ldr	r2, [r3, #16]
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	430a      	orrs	r2, r1
 8003b24:	619a      	str	r2, [r3, #24]
      break;
 8003b26:	e0a5      	b.n	8003c74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	68b9      	ldr	r1, [r7, #8]
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f000 fa7e 	bl	8004030 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	699a      	ldr	r2, [r3, #24]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	699a      	ldr	r2, [r3, #24]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	6999      	ldr	r1, [r3, #24]
 8003b5a:	68bb      	ldr	r3, [r7, #8]
 8003b5c:	691b      	ldr	r3, [r3, #16]
 8003b5e:	021a      	lsls	r2, r3, #8
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	430a      	orrs	r2, r1
 8003b66:	619a      	str	r2, [r3, #24]
      break;
 8003b68:	e084      	b.n	8003c74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	68b9      	ldr	r1, [r7, #8]
 8003b70:	4618      	mov	r0, r3
 8003b72:	f000 fadd 	bl	8004130 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	69da      	ldr	r2, [r3, #28]
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f042 0208 	orr.w	r2, r2, #8
 8003b84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	69da      	ldr	r2, [r3, #28]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f022 0204 	bic.w	r2, r2, #4
 8003b94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	69d9      	ldr	r1, [r3, #28]
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	691a      	ldr	r2, [r3, #16]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	430a      	orrs	r2, r1
 8003ba6:	61da      	str	r2, [r3, #28]
      break;
 8003ba8:	e064      	b.n	8003c74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	68b9      	ldr	r1, [r7, #8]
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	f000 fb3b 	bl	800422c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	69da      	ldr	r2, [r3, #28]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003bc4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	69da      	ldr	r2, [r3, #28]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	69d9      	ldr	r1, [r3, #28]
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	691b      	ldr	r3, [r3, #16]
 8003be0:	021a      	lsls	r2, r3, #8
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	430a      	orrs	r2, r1
 8003be8:	61da      	str	r2, [r3, #28]
      break;
 8003bea:	e043      	b.n	8003c74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	68b9      	ldr	r1, [r7, #8]
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f000 fb7e 	bl	80042f4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f042 0208 	orr.w	r2, r2, #8
 8003c06:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f022 0204 	bic.w	r2, r2, #4
 8003c16:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	691a      	ldr	r2, [r3, #16]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	430a      	orrs	r2, r1
 8003c28:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003c2a:	e023      	b.n	8003c74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	68b9      	ldr	r1, [r7, #8]
 8003c32:	4618      	mov	r0, r3
 8003c34:	f000 fbbc 	bl	80043b0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c46:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c56:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	691b      	ldr	r3, [r3, #16]
 8003c62:	021a      	lsls	r2, r3, #8
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	430a      	orrs	r2, r1
 8003c6a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003c6c:	e002      	b.n	8003c74 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	75fb      	strb	r3, [r7, #23]
      break;
 8003c72:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3718      	adds	r7, #24
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
 8003c86:	bf00      	nop

08003c88 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b084      	sub	sp, #16
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
 8003c90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c92:	2300      	movs	r3, #0
 8003c94:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d101      	bne.n	8003ca4 <HAL_TIM_ConfigClockSource+0x1c>
 8003ca0:	2302      	movs	r3, #2
 8003ca2:	e0b6      	b.n	8003e12 <HAL_TIM_ConfigClockSource+0x18a>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2202      	movs	r2, #2
 8003cb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cc2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003cc6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003cce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	68ba      	ldr	r2, [r7, #8]
 8003cd6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ce0:	d03e      	beq.n	8003d60 <HAL_TIM_ConfigClockSource+0xd8>
 8003ce2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ce6:	f200 8087 	bhi.w	8003df8 <HAL_TIM_ConfigClockSource+0x170>
 8003cea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cee:	f000 8086 	beq.w	8003dfe <HAL_TIM_ConfigClockSource+0x176>
 8003cf2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cf6:	d87f      	bhi.n	8003df8 <HAL_TIM_ConfigClockSource+0x170>
 8003cf8:	2b70      	cmp	r3, #112	@ 0x70
 8003cfa:	d01a      	beq.n	8003d32 <HAL_TIM_ConfigClockSource+0xaa>
 8003cfc:	2b70      	cmp	r3, #112	@ 0x70
 8003cfe:	d87b      	bhi.n	8003df8 <HAL_TIM_ConfigClockSource+0x170>
 8003d00:	2b60      	cmp	r3, #96	@ 0x60
 8003d02:	d050      	beq.n	8003da6 <HAL_TIM_ConfigClockSource+0x11e>
 8003d04:	2b60      	cmp	r3, #96	@ 0x60
 8003d06:	d877      	bhi.n	8003df8 <HAL_TIM_ConfigClockSource+0x170>
 8003d08:	2b50      	cmp	r3, #80	@ 0x50
 8003d0a:	d03c      	beq.n	8003d86 <HAL_TIM_ConfigClockSource+0xfe>
 8003d0c:	2b50      	cmp	r3, #80	@ 0x50
 8003d0e:	d873      	bhi.n	8003df8 <HAL_TIM_ConfigClockSource+0x170>
 8003d10:	2b40      	cmp	r3, #64	@ 0x40
 8003d12:	d058      	beq.n	8003dc6 <HAL_TIM_ConfigClockSource+0x13e>
 8003d14:	2b40      	cmp	r3, #64	@ 0x40
 8003d16:	d86f      	bhi.n	8003df8 <HAL_TIM_ConfigClockSource+0x170>
 8003d18:	2b30      	cmp	r3, #48	@ 0x30
 8003d1a:	d064      	beq.n	8003de6 <HAL_TIM_ConfigClockSource+0x15e>
 8003d1c:	2b30      	cmp	r3, #48	@ 0x30
 8003d1e:	d86b      	bhi.n	8003df8 <HAL_TIM_ConfigClockSource+0x170>
 8003d20:	2b20      	cmp	r3, #32
 8003d22:	d060      	beq.n	8003de6 <HAL_TIM_ConfigClockSource+0x15e>
 8003d24:	2b20      	cmp	r3, #32
 8003d26:	d867      	bhi.n	8003df8 <HAL_TIM_ConfigClockSource+0x170>
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d05c      	beq.n	8003de6 <HAL_TIM_ConfigClockSource+0x15e>
 8003d2c:	2b10      	cmp	r3, #16
 8003d2e:	d05a      	beq.n	8003de6 <HAL_TIM_ConfigClockSource+0x15e>
 8003d30:	e062      	b.n	8003df8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d42:	f000 fc0f 	bl	8004564 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003d54:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	68ba      	ldr	r2, [r7, #8]
 8003d5c:	609a      	str	r2, [r3, #8]
      break;
 8003d5e:	e04f      	b.n	8003e00 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d70:	f000 fbf8 	bl	8004564 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	689a      	ldr	r2, [r3, #8]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d82:	609a      	str	r2, [r3, #8]
      break;
 8003d84:	e03c      	b.n	8003e00 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d92:	461a      	mov	r2, r3
 8003d94:	f000 fb6c 	bl	8004470 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	2150      	movs	r1, #80	@ 0x50
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f000 fbc5 	bl	800452e <TIM_ITRx_SetConfig>
      break;
 8003da4:	e02c      	b.n	8003e00 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003db2:	461a      	mov	r2, r3
 8003db4:	f000 fb8b 	bl	80044ce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	2160      	movs	r1, #96	@ 0x60
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f000 fbb5 	bl	800452e <TIM_ITRx_SetConfig>
      break;
 8003dc4:	e01c      	b.n	8003e00 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	f000 fb4c 	bl	8004470 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	2140      	movs	r1, #64	@ 0x40
 8003dde:	4618      	mov	r0, r3
 8003de0:	f000 fba5 	bl	800452e <TIM_ITRx_SetConfig>
      break;
 8003de4:	e00c      	b.n	8003e00 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4619      	mov	r1, r3
 8003df0:	4610      	mov	r0, r2
 8003df2:	f000 fb9c 	bl	800452e <TIM_ITRx_SetConfig>
      break;
 8003df6:	e003      	b.n	8003e00 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	73fb      	strb	r3, [r7, #15]
      break;
 8003dfc:	e000      	b.n	8003e00 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003dfe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2201      	movs	r2, #1
 8003e04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003e10:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	3710      	adds	r7, #16
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
	...

08003e1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b085      	sub	sp, #20
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
 8003e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	4a38      	ldr	r2, [pc, #224]	@ (8003f10 <TIM_Base_SetConfig+0xf4>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d007      	beq.n	8003e44 <TIM_Base_SetConfig+0x28>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e3a:	d003      	beq.n	8003e44 <TIM_Base_SetConfig+0x28>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	4a35      	ldr	r2, [pc, #212]	@ (8003f14 <TIM_Base_SetConfig+0xf8>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d108      	bne.n	8003e56 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	68fa      	ldr	r2, [r7, #12]
 8003e52:	4313      	orrs	r3, r2
 8003e54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	4a2d      	ldr	r2, [pc, #180]	@ (8003f10 <TIM_Base_SetConfig+0xf4>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d013      	beq.n	8003e86 <TIM_Base_SetConfig+0x6a>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e64:	d00f      	beq.n	8003e86 <TIM_Base_SetConfig+0x6a>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	4a2a      	ldr	r2, [pc, #168]	@ (8003f14 <TIM_Base_SetConfig+0xf8>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d00b      	beq.n	8003e86 <TIM_Base_SetConfig+0x6a>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	4a29      	ldr	r2, [pc, #164]	@ (8003f18 <TIM_Base_SetConfig+0xfc>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d007      	beq.n	8003e86 <TIM_Base_SetConfig+0x6a>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	4a28      	ldr	r2, [pc, #160]	@ (8003f1c <TIM_Base_SetConfig+0x100>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d003      	beq.n	8003e86 <TIM_Base_SetConfig+0x6a>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	4a27      	ldr	r2, [pc, #156]	@ (8003f20 <TIM_Base_SetConfig+0x104>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d108      	bne.n	8003e98 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	68db      	ldr	r3, [r3, #12]
 8003e92:	68fa      	ldr	r2, [r7, #12]
 8003e94:	4313      	orrs	r3, r2
 8003e96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	695b      	ldr	r3, [r3, #20]
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	68fa      	ldr	r2, [r7, #12]
 8003eaa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	689a      	ldr	r2, [r3, #8]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	4a14      	ldr	r2, [pc, #80]	@ (8003f10 <TIM_Base_SetConfig+0xf4>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d00b      	beq.n	8003edc <TIM_Base_SetConfig+0xc0>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	4a14      	ldr	r2, [pc, #80]	@ (8003f18 <TIM_Base_SetConfig+0xfc>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d007      	beq.n	8003edc <TIM_Base_SetConfig+0xc0>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	4a13      	ldr	r2, [pc, #76]	@ (8003f1c <TIM_Base_SetConfig+0x100>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d003      	beq.n	8003edc <TIM_Base_SetConfig+0xc0>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	4a12      	ldr	r2, [pc, #72]	@ (8003f20 <TIM_Base_SetConfig+0x104>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d103      	bne.n	8003ee4 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	691a      	ldr	r2, [r3, #16]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	f003 0301 	and.w	r3, r3, #1
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d105      	bne.n	8003f02 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	691b      	ldr	r3, [r3, #16]
 8003efa:	f023 0201 	bic.w	r2, r3, #1
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	611a      	str	r2, [r3, #16]
  }
}
 8003f02:	bf00      	nop
 8003f04:	3714      	adds	r7, #20
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr
 8003f0e:	bf00      	nop
 8003f10:	40012c00 	.word	0x40012c00
 8003f14:	40000400 	.word	0x40000400
 8003f18:	40014000 	.word	0x40014000
 8003f1c:	40014400 	.word	0x40014400
 8003f20:	40014800 	.word	0x40014800

08003f24 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b087      	sub	sp, #28
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
 8003f2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6a1b      	ldr	r3, [r3, #32]
 8003f32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6a1b      	ldr	r3, [r3, #32]
 8003f38:	f023 0201 	bic.w	r2, r3, #1
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	699b      	ldr	r3, [r3, #24]
 8003f4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	f023 0303 	bic.w	r3, r3, #3
 8003f5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	68fa      	ldr	r2, [r7, #12]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	f023 0302 	bic.w	r3, r3, #2
 8003f70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	697a      	ldr	r2, [r7, #20]
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	4a28      	ldr	r2, [pc, #160]	@ (8004020 <TIM_OC1_SetConfig+0xfc>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d00b      	beq.n	8003f9c <TIM_OC1_SetConfig+0x78>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	4a27      	ldr	r2, [pc, #156]	@ (8004024 <TIM_OC1_SetConfig+0x100>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d007      	beq.n	8003f9c <TIM_OC1_SetConfig+0x78>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	4a26      	ldr	r2, [pc, #152]	@ (8004028 <TIM_OC1_SetConfig+0x104>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d003      	beq.n	8003f9c <TIM_OC1_SetConfig+0x78>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	4a25      	ldr	r2, [pc, #148]	@ (800402c <TIM_OC1_SetConfig+0x108>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d10c      	bne.n	8003fb6 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	f023 0308 	bic.w	r3, r3, #8
 8003fa2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	68db      	ldr	r3, [r3, #12]
 8003fa8:	697a      	ldr	r2, [r7, #20]
 8003faa:	4313      	orrs	r3, r2
 8003fac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	f023 0304 	bic.w	r3, r3, #4
 8003fb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	4a19      	ldr	r2, [pc, #100]	@ (8004020 <TIM_OC1_SetConfig+0xfc>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d00b      	beq.n	8003fd6 <TIM_OC1_SetConfig+0xb2>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	4a18      	ldr	r2, [pc, #96]	@ (8004024 <TIM_OC1_SetConfig+0x100>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d007      	beq.n	8003fd6 <TIM_OC1_SetConfig+0xb2>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	4a17      	ldr	r2, [pc, #92]	@ (8004028 <TIM_OC1_SetConfig+0x104>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d003      	beq.n	8003fd6 <TIM_OC1_SetConfig+0xb2>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4a16      	ldr	r2, [pc, #88]	@ (800402c <TIM_OC1_SetConfig+0x108>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d111      	bne.n	8003ffa <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003fdc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003fe4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	695b      	ldr	r3, [r3, #20]
 8003fea:	693a      	ldr	r2, [r7, #16]
 8003fec:	4313      	orrs	r3, r2
 8003fee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	699b      	ldr	r3, [r3, #24]
 8003ff4:	693a      	ldr	r2, [r7, #16]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	693a      	ldr	r2, [r7, #16]
 8003ffe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	68fa      	ldr	r2, [r7, #12]
 8004004:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	685a      	ldr	r2, [r3, #4]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	697a      	ldr	r2, [r7, #20]
 8004012:	621a      	str	r2, [r3, #32]
}
 8004014:	bf00      	nop
 8004016:	371c      	adds	r7, #28
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr
 8004020:	40012c00 	.word	0x40012c00
 8004024:	40014000 	.word	0x40014000
 8004028:	40014400 	.word	0x40014400
 800402c:	40014800 	.word	0x40014800

08004030 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004030:	b480      	push	{r7}
 8004032:	b087      	sub	sp, #28
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6a1b      	ldr	r3, [r3, #32]
 800403e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6a1b      	ldr	r3, [r3, #32]
 8004044:	f023 0210 	bic.w	r2, r3, #16
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	699b      	ldr	r3, [r3, #24]
 8004056:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800405e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004062:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800406a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	021b      	lsls	r3, r3, #8
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	4313      	orrs	r3, r2
 8004076:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	f023 0320 	bic.w	r3, r3, #32
 800407e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	011b      	lsls	r3, r3, #4
 8004086:	697a      	ldr	r2, [r7, #20]
 8004088:	4313      	orrs	r3, r2
 800408a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	4a24      	ldr	r2, [pc, #144]	@ (8004120 <TIM_OC2_SetConfig+0xf0>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d10d      	bne.n	80040b0 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800409a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	011b      	lsls	r3, r3, #4
 80040a2:	697a      	ldr	r2, [r7, #20]
 80040a4:	4313      	orrs	r3, r2
 80040a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80040ae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4a1b      	ldr	r2, [pc, #108]	@ (8004120 <TIM_OC2_SetConfig+0xf0>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d00b      	beq.n	80040d0 <TIM_OC2_SetConfig+0xa0>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	4a1a      	ldr	r2, [pc, #104]	@ (8004124 <TIM_OC2_SetConfig+0xf4>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d007      	beq.n	80040d0 <TIM_OC2_SetConfig+0xa0>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	4a19      	ldr	r2, [pc, #100]	@ (8004128 <TIM_OC2_SetConfig+0xf8>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d003      	beq.n	80040d0 <TIM_OC2_SetConfig+0xa0>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	4a18      	ldr	r2, [pc, #96]	@ (800412c <TIM_OC2_SetConfig+0xfc>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d113      	bne.n	80040f8 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80040d6:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80040de:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	695b      	ldr	r3, [r3, #20]
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	693a      	ldr	r2, [r7, #16]
 80040e8:	4313      	orrs	r3, r2
 80040ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	699b      	ldr	r3, [r3, #24]
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	693a      	ldr	r2, [r7, #16]
 80040f4:	4313      	orrs	r3, r2
 80040f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	693a      	ldr	r2, [r7, #16]
 80040fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	68fa      	ldr	r2, [r7, #12]
 8004102:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	685a      	ldr	r2, [r3, #4]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	697a      	ldr	r2, [r7, #20]
 8004110:	621a      	str	r2, [r3, #32]
}
 8004112:	bf00      	nop
 8004114:	371c      	adds	r7, #28
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr
 800411e:	bf00      	nop
 8004120:	40012c00 	.word	0x40012c00
 8004124:	40014000 	.word	0x40014000
 8004128:	40014400 	.word	0x40014400
 800412c:	40014800 	.word	0x40014800

08004130 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004130:	b480      	push	{r7}
 8004132:	b087      	sub	sp, #28
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6a1b      	ldr	r3, [r3, #32]
 800413e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6a1b      	ldr	r3, [r3, #32]
 8004144:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	69db      	ldr	r3, [r3, #28]
 8004156:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800415e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004162:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	f023 0303 	bic.w	r3, r3, #3
 800416a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	68fa      	ldr	r2, [r7, #12]
 8004172:	4313      	orrs	r3, r2
 8004174:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800417c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	021b      	lsls	r3, r3, #8
 8004184:	697a      	ldr	r2, [r7, #20]
 8004186:	4313      	orrs	r3, r2
 8004188:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a23      	ldr	r2, [pc, #140]	@ (800421c <TIM_OC3_SetConfig+0xec>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d10d      	bne.n	80041ae <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004198:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	021b      	lsls	r3, r3, #8
 80041a0:	697a      	ldr	r2, [r7, #20]
 80041a2:	4313      	orrs	r3, r2
 80041a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80041ac:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	4a1a      	ldr	r2, [pc, #104]	@ (800421c <TIM_OC3_SetConfig+0xec>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d00b      	beq.n	80041ce <TIM_OC3_SetConfig+0x9e>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a19      	ldr	r2, [pc, #100]	@ (8004220 <TIM_OC3_SetConfig+0xf0>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d007      	beq.n	80041ce <TIM_OC3_SetConfig+0x9e>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	4a18      	ldr	r2, [pc, #96]	@ (8004224 <TIM_OC3_SetConfig+0xf4>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d003      	beq.n	80041ce <TIM_OC3_SetConfig+0x9e>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	4a17      	ldr	r2, [pc, #92]	@ (8004228 <TIM_OC3_SetConfig+0xf8>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d113      	bne.n	80041f6 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80041d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80041dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	695b      	ldr	r3, [r3, #20]
 80041e2:	011b      	lsls	r3, r3, #4
 80041e4:	693a      	ldr	r2, [r7, #16]
 80041e6:	4313      	orrs	r3, r2
 80041e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	699b      	ldr	r3, [r3, #24]
 80041ee:	011b      	lsls	r3, r3, #4
 80041f0:	693a      	ldr	r2, [r7, #16]
 80041f2:	4313      	orrs	r3, r2
 80041f4:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	693a      	ldr	r2, [r7, #16]
 80041fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	68fa      	ldr	r2, [r7, #12]
 8004200:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	685a      	ldr	r2, [r3, #4]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	697a      	ldr	r2, [r7, #20]
 800420e:	621a      	str	r2, [r3, #32]
}
 8004210:	bf00      	nop
 8004212:	371c      	adds	r7, #28
 8004214:	46bd      	mov	sp, r7
 8004216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421a:	4770      	bx	lr
 800421c:	40012c00 	.word	0x40012c00
 8004220:	40014000 	.word	0x40014000
 8004224:	40014400 	.word	0x40014400
 8004228:	40014800 	.word	0x40014800

0800422c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800422c:	b480      	push	{r7}
 800422e:	b087      	sub	sp, #28
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6a1b      	ldr	r3, [r3, #32]
 800423a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6a1b      	ldr	r3, [r3, #32]
 8004240:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	69db      	ldr	r3, [r3, #28]
 8004252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800425a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800425e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004266:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	021b      	lsls	r3, r3, #8
 800426e:	68fa      	ldr	r2, [r7, #12]
 8004270:	4313      	orrs	r3, r2
 8004272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800427a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	031b      	lsls	r3, r3, #12
 8004282:	693a      	ldr	r2, [r7, #16]
 8004284:	4313      	orrs	r3, r2
 8004286:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	4a16      	ldr	r2, [pc, #88]	@ (80042e4 <TIM_OC4_SetConfig+0xb8>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d00b      	beq.n	80042a8 <TIM_OC4_SetConfig+0x7c>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	4a15      	ldr	r2, [pc, #84]	@ (80042e8 <TIM_OC4_SetConfig+0xbc>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d007      	beq.n	80042a8 <TIM_OC4_SetConfig+0x7c>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	4a14      	ldr	r2, [pc, #80]	@ (80042ec <TIM_OC4_SetConfig+0xc0>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d003      	beq.n	80042a8 <TIM_OC4_SetConfig+0x7c>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	4a13      	ldr	r2, [pc, #76]	@ (80042f0 <TIM_OC4_SetConfig+0xc4>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d109      	bne.n	80042bc <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80042ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	695b      	ldr	r3, [r3, #20]
 80042b4:	019b      	lsls	r3, r3, #6
 80042b6:	697a      	ldr	r2, [r7, #20]
 80042b8:	4313      	orrs	r3, r2
 80042ba:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	697a      	ldr	r2, [r7, #20]
 80042c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	68fa      	ldr	r2, [r7, #12]
 80042c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	685a      	ldr	r2, [r3, #4]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	693a      	ldr	r2, [r7, #16]
 80042d4:	621a      	str	r2, [r3, #32]
}
 80042d6:	bf00      	nop
 80042d8:	371c      	adds	r7, #28
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr
 80042e2:	bf00      	nop
 80042e4:	40012c00 	.word	0x40012c00
 80042e8:	40014000 	.word	0x40014000
 80042ec:	40014400 	.word	0x40014400
 80042f0:	40014800 	.word	0x40014800

080042f4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b087      	sub	sp, #28
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 80042fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6a1b      	ldr	r3, [r3, #32]
 8004302:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6a1b      	ldr	r3, [r3, #32]
 8004308:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800431a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004322:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004326:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	68fa      	ldr	r2, [r7, #12]
 800432e:	4313      	orrs	r3, r2
 8004330:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004338:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	041b      	lsls	r3, r3, #16
 8004340:	693a      	ldr	r2, [r7, #16]
 8004342:	4313      	orrs	r3, r2
 8004344:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	4a15      	ldr	r2, [pc, #84]	@ (80043a0 <TIM_OC5_SetConfig+0xac>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d00b      	beq.n	8004366 <TIM_OC5_SetConfig+0x72>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	4a14      	ldr	r2, [pc, #80]	@ (80043a4 <TIM_OC5_SetConfig+0xb0>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d007      	beq.n	8004366 <TIM_OC5_SetConfig+0x72>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	4a13      	ldr	r2, [pc, #76]	@ (80043a8 <TIM_OC5_SetConfig+0xb4>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d003      	beq.n	8004366 <TIM_OC5_SetConfig+0x72>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4a12      	ldr	r2, [pc, #72]	@ (80043ac <TIM_OC5_SetConfig+0xb8>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d109      	bne.n	800437a <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800436c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	695b      	ldr	r3, [r3, #20]
 8004372:	021b      	lsls	r3, r3, #8
 8004374:	697a      	ldr	r2, [r7, #20]
 8004376:	4313      	orrs	r3, r2
 8004378:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	697a      	ldr	r2, [r7, #20]
 800437e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	68fa      	ldr	r2, [r7, #12]
 8004384:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	685a      	ldr	r2, [r3, #4]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	693a      	ldr	r2, [r7, #16]
 8004392:	621a      	str	r2, [r3, #32]
}
 8004394:	bf00      	nop
 8004396:	371c      	adds	r7, #28
 8004398:	46bd      	mov	sp, r7
 800439a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439e:	4770      	bx	lr
 80043a0:	40012c00 	.word	0x40012c00
 80043a4:	40014000 	.word	0x40014000
 80043a8:	40014400 	.word	0x40014400
 80043ac:	40014800 	.word	0x40014800

080043b0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b087      	sub	sp, #28
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
 80043b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6a1b      	ldr	r3, [r3, #32]
 80043be:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6a1b      	ldr	r3, [r3, #32]
 80043c4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80043de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	021b      	lsls	r3, r3, #8
 80043ea:	68fa      	ldr	r2, [r7, #12]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80043f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	051b      	lsls	r3, r3, #20
 80043fe:	693a      	ldr	r2, [r7, #16]
 8004400:	4313      	orrs	r3, r2
 8004402:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	4a16      	ldr	r2, [pc, #88]	@ (8004460 <TIM_OC6_SetConfig+0xb0>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d00b      	beq.n	8004424 <TIM_OC6_SetConfig+0x74>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	4a15      	ldr	r2, [pc, #84]	@ (8004464 <TIM_OC6_SetConfig+0xb4>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d007      	beq.n	8004424 <TIM_OC6_SetConfig+0x74>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	4a14      	ldr	r2, [pc, #80]	@ (8004468 <TIM_OC6_SetConfig+0xb8>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d003      	beq.n	8004424 <TIM_OC6_SetConfig+0x74>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	4a13      	ldr	r2, [pc, #76]	@ (800446c <TIM_OC6_SetConfig+0xbc>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d109      	bne.n	8004438 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800442a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	695b      	ldr	r3, [r3, #20]
 8004430:	029b      	lsls	r3, r3, #10
 8004432:	697a      	ldr	r2, [r7, #20]
 8004434:	4313      	orrs	r3, r2
 8004436:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	697a      	ldr	r2, [r7, #20]
 800443c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	68fa      	ldr	r2, [r7, #12]
 8004442:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	685a      	ldr	r2, [r3, #4]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	693a      	ldr	r2, [r7, #16]
 8004450:	621a      	str	r2, [r3, #32]
}
 8004452:	bf00      	nop
 8004454:	371c      	adds	r7, #28
 8004456:	46bd      	mov	sp, r7
 8004458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445c:	4770      	bx	lr
 800445e:	bf00      	nop
 8004460:	40012c00 	.word	0x40012c00
 8004464:	40014000 	.word	0x40014000
 8004468:	40014400 	.word	0x40014400
 800446c:	40014800 	.word	0x40014800

08004470 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004470:	b480      	push	{r7}
 8004472:	b087      	sub	sp, #28
 8004474:	af00      	add	r7, sp, #0
 8004476:	60f8      	str	r0, [r7, #12]
 8004478:	60b9      	str	r1, [r7, #8]
 800447a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6a1b      	ldr	r3, [r3, #32]
 8004480:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	6a1b      	ldr	r3, [r3, #32]
 8004486:	f023 0201 	bic.w	r2, r3, #1
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	699b      	ldr	r3, [r3, #24]
 8004492:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800449a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	011b      	lsls	r3, r3, #4
 80044a0:	693a      	ldr	r2, [r7, #16]
 80044a2:	4313      	orrs	r3, r2
 80044a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	f023 030a 	bic.w	r3, r3, #10
 80044ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80044ae:	697a      	ldr	r2, [r7, #20]
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	693a      	ldr	r2, [r7, #16]
 80044ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	697a      	ldr	r2, [r7, #20]
 80044c0:	621a      	str	r2, [r3, #32]
}
 80044c2:	bf00      	nop
 80044c4:	371c      	adds	r7, #28
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr

080044ce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80044ce:	b480      	push	{r7}
 80044d0:	b087      	sub	sp, #28
 80044d2:	af00      	add	r7, sp, #0
 80044d4:	60f8      	str	r0, [r7, #12]
 80044d6:	60b9      	str	r1, [r7, #8]
 80044d8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	6a1b      	ldr	r3, [r3, #32]
 80044de:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6a1b      	ldr	r3, [r3, #32]
 80044e4:	f023 0210 	bic.w	r2, r3, #16
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	699b      	ldr	r3, [r3, #24]
 80044f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80044f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	031b      	lsls	r3, r3, #12
 80044fe:	693a      	ldr	r2, [r7, #16]
 8004500:	4313      	orrs	r3, r2
 8004502:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800450a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	011b      	lsls	r3, r3, #4
 8004510:	697a      	ldr	r2, [r7, #20]
 8004512:	4313      	orrs	r3, r2
 8004514:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	693a      	ldr	r2, [r7, #16]
 800451a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	697a      	ldr	r2, [r7, #20]
 8004520:	621a      	str	r2, [r3, #32]
}
 8004522:	bf00      	nop
 8004524:	371c      	adds	r7, #28
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr

0800452e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800452e:	b480      	push	{r7}
 8004530:	b085      	sub	sp, #20
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
 8004536:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004544:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004546:	683a      	ldr	r2, [r7, #0]
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	4313      	orrs	r3, r2
 800454c:	f043 0307 	orr.w	r3, r3, #7
 8004550:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	68fa      	ldr	r2, [r7, #12]
 8004556:	609a      	str	r2, [r3, #8]
}
 8004558:	bf00      	nop
 800455a:	3714      	adds	r7, #20
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr

08004564 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004564:	b480      	push	{r7}
 8004566:	b087      	sub	sp, #28
 8004568:	af00      	add	r7, sp, #0
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	60b9      	str	r1, [r7, #8]
 800456e:	607a      	str	r2, [r7, #4]
 8004570:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800457e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	021a      	lsls	r2, r3, #8
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	431a      	orrs	r2, r3
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	4313      	orrs	r3, r2
 800458c:	697a      	ldr	r2, [r7, #20]
 800458e:	4313      	orrs	r3, r2
 8004590:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	697a      	ldr	r2, [r7, #20]
 8004596:	609a      	str	r2, [r3, #8]
}
 8004598:	bf00      	nop
 800459a:	371c      	adds	r7, #28
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr

080045a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b087      	sub	sp, #28
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	60f8      	str	r0, [r7, #12]
 80045ac:	60b9      	str	r1, [r7, #8]
 80045ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	f003 031f 	and.w	r3, r3, #31
 80045b6:	2201      	movs	r2, #1
 80045b8:	fa02 f303 	lsl.w	r3, r2, r3
 80045bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	6a1a      	ldr	r2, [r3, #32]
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	43db      	mvns	r3, r3
 80045c6:	401a      	ands	r2, r3
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6a1a      	ldr	r2, [r3, #32]
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	f003 031f 	and.w	r3, r3, #31
 80045d6:	6879      	ldr	r1, [r7, #4]
 80045d8:	fa01 f303 	lsl.w	r3, r1, r3
 80045dc:	431a      	orrs	r2, r3
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	621a      	str	r2, [r3, #32]
}
 80045e2:	bf00      	nop
 80045e4:	371c      	adds	r7, #28
 80045e6:	46bd      	mov	sp, r7
 80045e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ec:	4770      	bx	lr
	...

080045f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b085      	sub	sp, #20
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
 80045f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004600:	2b01      	cmp	r3, #1
 8004602:	d101      	bne.n	8004608 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004604:	2302      	movs	r3, #2
 8004606:	e054      	b.n	80046b2 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2202      	movs	r2, #2
 8004614:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a24      	ldr	r2, [pc, #144]	@ (80046c0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d108      	bne.n	8004644 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004638:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	68fa      	ldr	r2, [r7, #12]
 8004640:	4313      	orrs	r3, r2
 8004642:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800464a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	68fa      	ldr	r2, [r7, #12]
 8004652:	4313      	orrs	r3, r2
 8004654:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	68fa      	ldr	r2, [r7, #12]
 800465c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a17      	ldr	r2, [pc, #92]	@ (80046c0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d00e      	beq.n	8004686 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004670:	d009      	beq.n	8004686 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a13      	ldr	r2, [pc, #76]	@ (80046c4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d004      	beq.n	8004686 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a11      	ldr	r2, [pc, #68]	@ (80046c8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d10c      	bne.n	80046a0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800468c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	68ba      	ldr	r2, [r7, #8]
 8004694:	4313      	orrs	r3, r2
 8004696:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	68ba      	ldr	r2, [r7, #8]
 800469e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2200      	movs	r2, #0
 80046ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80046b0:	2300      	movs	r3, #0
}
 80046b2:	4618      	mov	r0, r3
 80046b4:	3714      	adds	r7, #20
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr
 80046be:	bf00      	nop
 80046c0:	40012c00 	.word	0x40012c00
 80046c4:	40000400 	.word	0x40000400
 80046c8:	40014000 	.word	0x40014000

080046cc <HAL_MultiProcessor_Init>:
  *        HAL_MultiProcessorEx_AddressLength_Set() must be called after
  *        HAL_MultiProcessor_Init().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b084      	sub	sp, #16
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	60f8      	str	r0, [r7, #12]
 80046d4:	460b      	mov	r3, r1
 80046d6:	607a      	str	r2, [r7, #4]
 80046d8:	72fb      	strb	r3, [r7, #11]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d101      	bne.n	80046e4 <HAL_MultiProcessor_Init+0x18>
  {
    return HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	e059      	b.n	8004798 <HAL_MultiProcessor_Init+0xcc>
  }

  /* Check the wake up method parameter */
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));

  if (huart->gState == HAL_UART_STATE_RESET)
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d106      	bne.n	80046fa <HAL_MultiProcessor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2200      	movs	r2, #0
 80046f0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046f4:	68f8      	ldr	r0, [r7, #12]
 80046f6:	f7fc fda1 	bl	800123c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2224      	movs	r2, #36	@ 0x24
 80046fe:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f022 0201 	bic.w	r2, r2, #1
 800470e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004714:	2b00      	cmp	r3, #0
 8004716:	d002      	beq.n	800471e <HAL_MultiProcessor_Init+0x52>
  {
    UART_AdvFeatureConfig(huart);
 8004718:	68f8      	ldr	r0, [r7, #12]
 800471a:	f000 fd07 	bl	800512c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800471e:	68f8      	ldr	r0, [r7, #12]
 8004720:	f000 fbce 	bl	8004ec0 <UART_SetConfig>
 8004724:	4603      	mov	r3, r0
 8004726:	2b01      	cmp	r3, #1
 8004728:	d101      	bne.n	800472e <HAL_MultiProcessor_Init+0x62>
  {
    return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	e034      	b.n	8004798 <HAL_MultiProcessor_Init+0xcc>
  }

  /* In multiprocessor mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register. */
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	685a      	ldr	r2, [r3, #4]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800473c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	689a      	ldr	r2, [r3, #8]
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800474c:	609a      	str	r2, [r3, #8]

  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004754:	d10a      	bne.n	800476c <HAL_MultiProcessor_Init+0xa0>
  {
    /* If address mark wake up method is chosen, set the USART address node */
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
 8004760:	7afb      	ldrb	r3, [r7, #11]
 8004762:	061a      	lsls	r2, r3, #24
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	430a      	orrs	r2, r1
 800476a:	605a      	str	r2, [r3, #4]
  }

  /* Set the wake up method by setting the WAKE bit in the CR1 register */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	687a      	ldr	r2, [r7, #4]
 800477c:	430a      	orrs	r2, r1
 800477e:	601a      	str	r2, [r3, #0]

  __HAL_UART_ENABLE(huart);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f042 0201 	orr.w	r2, r2, #1
 800478e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004790:	68f8      	ldr	r0, [r7, #12]
 8004792:	f000 fd6d 	bl	8005270 <UART_CheckIdleState>
 8004796:	4603      	mov	r3, r0
}
 8004798:	4618      	mov	r0, r3
 800479a:	3710      	adds	r7, #16
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}

080047a0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b08a      	sub	sp, #40	@ 0x28
 80047a4:	af02      	add	r7, sp, #8
 80047a6:	60f8      	str	r0, [r7, #12]
 80047a8:	60b9      	str	r1, [r7, #8]
 80047aa:	603b      	str	r3, [r7, #0]
 80047ac:	4613      	mov	r3, r2
 80047ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047b4:	2b20      	cmp	r3, #32
 80047b6:	d177      	bne.n	80048a8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d002      	beq.n	80047c4 <HAL_UART_Transmit+0x24>
 80047be:	88fb      	ldrh	r3, [r7, #6]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d101      	bne.n	80047c8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	e070      	b.n	80048aa <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2200      	movs	r2, #0
 80047cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2221      	movs	r2, #33	@ 0x21
 80047d4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80047d6:	f7fc feb3 	bl	8001540 <HAL_GetTick>
 80047da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	88fa      	ldrh	r2, [r7, #6]
 80047e0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	88fa      	ldrh	r2, [r7, #6]
 80047e8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047f4:	d108      	bne.n	8004808 <HAL_UART_Transmit+0x68>
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	691b      	ldr	r3, [r3, #16]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d104      	bne.n	8004808 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80047fe:	2300      	movs	r3, #0
 8004800:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	61bb      	str	r3, [r7, #24]
 8004806:	e003      	b.n	8004810 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800480c:	2300      	movs	r3, #0
 800480e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004810:	e02f      	b.n	8004872 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	9300      	str	r3, [sp, #0]
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	2200      	movs	r2, #0
 800481a:	2180      	movs	r1, #128	@ 0x80
 800481c:	68f8      	ldr	r0, [r7, #12]
 800481e:	f000 fdcf 	bl	80053c0 <UART_WaitOnFlagUntilTimeout>
 8004822:	4603      	mov	r3, r0
 8004824:	2b00      	cmp	r3, #0
 8004826:	d004      	beq.n	8004832 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2220      	movs	r2, #32
 800482c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800482e:	2303      	movs	r3, #3
 8004830:	e03b      	b.n	80048aa <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004832:	69fb      	ldr	r3, [r7, #28]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d10b      	bne.n	8004850 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004838:	69bb      	ldr	r3, [r7, #24]
 800483a:	881a      	ldrh	r2, [r3, #0]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004844:	b292      	uxth	r2, r2
 8004846:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004848:	69bb      	ldr	r3, [r7, #24]
 800484a:	3302      	adds	r3, #2
 800484c:	61bb      	str	r3, [r7, #24]
 800484e:	e007      	b.n	8004860 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	781a      	ldrb	r2, [r3, #0]
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800485a:	69fb      	ldr	r3, [r7, #28]
 800485c:	3301      	adds	r3, #1
 800485e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004866:	b29b      	uxth	r3, r3
 8004868:	3b01      	subs	r3, #1
 800486a:	b29a      	uxth	r2, r3
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004878:	b29b      	uxth	r3, r3
 800487a:	2b00      	cmp	r3, #0
 800487c:	d1c9      	bne.n	8004812 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	9300      	str	r3, [sp, #0]
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	2200      	movs	r2, #0
 8004886:	2140      	movs	r1, #64	@ 0x40
 8004888:	68f8      	ldr	r0, [r7, #12]
 800488a:	f000 fd99 	bl	80053c0 <UART_WaitOnFlagUntilTimeout>
 800488e:	4603      	mov	r3, r0
 8004890:	2b00      	cmp	r3, #0
 8004892:	d004      	beq.n	800489e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2220      	movs	r2, #32
 8004898:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800489a:	2303      	movs	r3, #3
 800489c:	e005      	b.n	80048aa <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2220      	movs	r2, #32
 80048a2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80048a4:	2300      	movs	r3, #0
 80048a6:	e000      	b.n	80048aa <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80048a8:	2302      	movs	r3, #2
  }
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3720      	adds	r7, #32
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}
	...

080048b4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b0ba      	sub	sp, #232	@ 0xe8
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	69db      	ldr	r3, [r3, #28]
 80048c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80048da:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80048de:	f640 030f 	movw	r3, #2063	@ 0x80f
 80048e2:	4013      	ands	r3, r2
 80048e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80048e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d115      	bne.n	800491c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80048f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048f4:	f003 0320 	and.w	r3, r3, #32
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d00f      	beq.n	800491c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80048fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004900:	f003 0320 	and.w	r3, r3, #32
 8004904:	2b00      	cmp	r3, #0
 8004906:	d009      	beq.n	800491c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800490c:	2b00      	cmp	r3, #0
 800490e:	f000 82ab 	beq.w	8004e68 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	4798      	blx	r3
      }
      return;
 800491a:	e2a5      	b.n	8004e68 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800491c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004920:	2b00      	cmp	r3, #0
 8004922:	f000 8117 	beq.w	8004b54 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004926:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800492a:	f003 0301 	and.w	r3, r3, #1
 800492e:	2b00      	cmp	r3, #0
 8004930:	d106      	bne.n	8004940 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004932:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004936:	4b85      	ldr	r3, [pc, #532]	@ (8004b4c <HAL_UART_IRQHandler+0x298>)
 8004938:	4013      	ands	r3, r2
 800493a:	2b00      	cmp	r3, #0
 800493c:	f000 810a 	beq.w	8004b54 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004940:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004944:	f003 0301 	and.w	r3, r3, #1
 8004948:	2b00      	cmp	r3, #0
 800494a:	d011      	beq.n	8004970 <HAL_UART_IRQHandler+0xbc>
 800494c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004950:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004954:	2b00      	cmp	r3, #0
 8004956:	d00b      	beq.n	8004970 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	2201      	movs	r2, #1
 800495e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004966:	f043 0201 	orr.w	r2, r3, #1
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004970:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004974:	f003 0302 	and.w	r3, r3, #2
 8004978:	2b00      	cmp	r3, #0
 800497a:	d011      	beq.n	80049a0 <HAL_UART_IRQHandler+0xec>
 800497c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004980:	f003 0301 	and.w	r3, r3, #1
 8004984:	2b00      	cmp	r3, #0
 8004986:	d00b      	beq.n	80049a0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	2202      	movs	r2, #2
 800498e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004996:	f043 0204 	orr.w	r2, r3, #4
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80049a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049a4:	f003 0304 	and.w	r3, r3, #4
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d011      	beq.n	80049d0 <HAL_UART_IRQHandler+0x11c>
 80049ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80049b0:	f003 0301 	and.w	r3, r3, #1
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d00b      	beq.n	80049d0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	2204      	movs	r2, #4
 80049be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049c6:	f043 0202 	orr.w	r2, r3, #2
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80049d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049d4:	f003 0308 	and.w	r3, r3, #8
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d017      	beq.n	8004a0c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80049dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049e0:	f003 0320 	and.w	r3, r3, #32
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d105      	bne.n	80049f4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80049e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80049ec:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d00b      	beq.n	8004a0c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	2208      	movs	r2, #8
 80049fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a02:	f043 0208 	orr.w	r2, r3, #8
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004a0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d012      	beq.n	8004a3e <HAL_UART_IRQHandler+0x18a>
 8004a18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a1c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d00c      	beq.n	8004a3e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004a2c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a34:	f043 0220 	orr.w	r2, r3, #32
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	f000 8211 	beq.w	8004e6c <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004a4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a4e:	f003 0320 	and.w	r3, r3, #32
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d00d      	beq.n	8004a72 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004a56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a5a:	f003 0320 	and.w	r3, r3, #32
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d007      	beq.n	8004a72 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d003      	beq.n	8004a72 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a78:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a86:	2b40      	cmp	r3, #64	@ 0x40
 8004a88:	d005      	beq.n	8004a96 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004a8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a8e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d04f      	beq.n	8004b36 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004a96:	6878      	ldr	r0, [r7, #4]
 8004a98:	f000 fcff 	bl	800549a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aa6:	2b40      	cmp	r3, #64	@ 0x40
 8004aa8:	d141      	bne.n	8004b2e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	3308      	adds	r3, #8
 8004ab0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ab4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004ab8:	e853 3f00 	ldrex	r3, [r3]
 8004abc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004ac0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004ac4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ac8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	3308      	adds	r3, #8
 8004ad2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004ad6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004ada:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ade:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004ae2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004ae6:	e841 2300 	strex	r3, r2, [r1]
 8004aea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004aee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d1d9      	bne.n	8004aaa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d013      	beq.n	8004b26 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b02:	4a13      	ldr	r2, [pc, #76]	@ (8004b50 <HAL_UART_IRQHandler+0x29c>)
 8004b04:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f7fc ff6f 	bl	80019ee <HAL_DMA_Abort_IT>
 8004b10:	4603      	mov	r3, r0
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d017      	beq.n	8004b46 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b1c:	687a      	ldr	r2, [r7, #4]
 8004b1e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004b20:	4610      	mov	r0, r2
 8004b22:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b24:	e00f      	b.n	8004b46 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f000 f9b4 	bl	8004e94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b2c:	e00b      	b.n	8004b46 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b2e:	6878      	ldr	r0, [r7, #4]
 8004b30:	f000 f9b0 	bl	8004e94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b34:	e007      	b.n	8004b46 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f000 f9ac 	bl	8004e94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004b44:	e192      	b.n	8004e6c <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b46:	bf00      	nop
    return;
 8004b48:	e190      	b.n	8004e6c <HAL_UART_IRQHandler+0x5b8>
 8004b4a:	bf00      	nop
 8004b4c:	04000120 	.word	0x04000120
 8004b50:	08005563 	.word	0x08005563

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	f040 814b 	bne.w	8004df4 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004b5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b62:	f003 0310 	and.w	r3, r3, #16
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	f000 8144 	beq.w	8004df4 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004b6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b70:	f003 0310 	and.w	r3, r3, #16
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	f000 813d 	beq.w	8004df4 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	2210      	movs	r2, #16
 8004b80:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b8c:	2b40      	cmp	r3, #64	@ 0x40
 8004b8e:	f040 80b5 	bne.w	8004cfc <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004b9e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	f000 8164 	beq.w	8004e70 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004bae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	f080 815c 	bcs.w	8004e70 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004bbe:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bc6:	699b      	ldr	r3, [r3, #24]
 8004bc8:	2b20      	cmp	r3, #32
 8004bca:	f000 8086 	beq.w	8004cda <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bd6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004bda:	e853 3f00 	ldrex	r3, [r3]
 8004bde:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004be2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004be6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004bea:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	461a      	mov	r2, r3
 8004bf4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004bf8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004bfc:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c00:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004c04:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004c08:	e841 2300 	strex	r3, r2, [r1]
 8004c0c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004c10:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d1da      	bne.n	8004bce <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	3308      	adds	r3, #8
 8004c1e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c20:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c22:	e853 3f00 	ldrex	r3, [r3]
 8004c26:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004c28:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004c2a:	f023 0301 	bic.w	r3, r3, #1
 8004c2e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	3308      	adds	r3, #8
 8004c38:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004c3c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004c40:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c42:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004c44:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004c48:	e841 2300 	strex	r3, r2, [r1]
 8004c4c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004c4e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d1e1      	bne.n	8004c18 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	3308      	adds	r3, #8
 8004c5a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c5c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c5e:	e853 3f00 	ldrex	r3, [r3]
 8004c62:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004c64:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c6a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	3308      	adds	r3, #8
 8004c74:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004c78:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004c7a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c7c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004c7e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004c80:	e841 2300 	strex	r3, r2, [r1]
 8004c84:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004c86:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d1e3      	bne.n	8004c54 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2220      	movs	r2, #32
 8004c90:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2200      	movs	r2, #0
 8004c98:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ca0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ca2:	e853 3f00 	ldrex	r3, [r3]
 8004ca6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004ca8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004caa:	f023 0310 	bic.w	r3, r3, #16
 8004cae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	461a      	mov	r2, r3
 8004cb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004cbc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004cbe:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cc0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004cc2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004cc4:	e841 2300 	strex	r3, r2, [r1]
 8004cc8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004cca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d1e4      	bne.n	8004c9a <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	f7fc fe4c 	bl	8001972 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2202      	movs	r2, #2
 8004cde:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	1ad3      	subs	r3, r2, r3
 8004cf0:	b29b      	uxth	r3, r3
 8004cf2:	4619      	mov	r1, r3
 8004cf4:	6878      	ldr	r0, [r7, #4]
 8004cf6:	f000 f8d7 	bl	8004ea8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004cfa:	e0b9      	b.n	8004e70 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004d08:	b29b      	uxth	r3, r3
 8004d0a:	1ad3      	subs	r3, r2, r3
 8004d0c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004d16:	b29b      	uxth	r3, r3
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	f000 80ab 	beq.w	8004e74 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8004d1e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	f000 80a6 	beq.w	8004e74 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d30:	e853 3f00 	ldrex	r3, [r3]
 8004d34:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004d36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d3c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	461a      	mov	r2, r3
 8004d46:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004d4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d4c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d4e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d52:	e841 2300 	strex	r3, r2, [r1]
 8004d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004d58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d1e4      	bne.n	8004d28 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	3308      	adds	r3, #8
 8004d64:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d68:	e853 3f00 	ldrex	r3, [r3]
 8004d6c:	623b      	str	r3, [r7, #32]
   return(result);
 8004d6e:	6a3b      	ldr	r3, [r7, #32]
 8004d70:	f023 0301 	bic.w	r3, r3, #1
 8004d74:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	3308      	adds	r3, #8
 8004d7e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004d82:	633a      	str	r2, [r7, #48]	@ 0x30
 8004d84:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d8a:	e841 2300 	strex	r3, r2, [r1]
 8004d8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d1e3      	bne.n	8004d5e <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2220      	movs	r2, #32
 8004d9a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2200      	movs	r2, #0
 8004da2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2200      	movs	r2, #0
 8004da8:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	e853 3f00 	ldrex	r3, [r3]
 8004db6:	60fb      	str	r3, [r7, #12]
   return(result);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f023 0310 	bic.w	r3, r3, #16
 8004dbe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004dcc:	61fb      	str	r3, [r7, #28]
 8004dce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dd0:	69b9      	ldr	r1, [r7, #24]
 8004dd2:	69fa      	ldr	r2, [r7, #28]
 8004dd4:	e841 2300 	strex	r3, r2, [r1]
 8004dd8:	617b      	str	r3, [r7, #20]
   return(result);
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d1e4      	bne.n	8004daa <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2202      	movs	r2, #2
 8004de4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004de6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004dea:	4619      	mov	r1, r3
 8004dec:	6878      	ldr	r0, [r7, #4]
 8004dee:	f000 f85b 	bl	8004ea8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004df2:	e03f      	b.n	8004e74 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004df4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004df8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d00e      	beq.n	8004e1e <HAL_UART_IRQHandler+0x56a>
 8004e00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e04:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d008      	beq.n	8004e1e <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004e14:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f000 fbe3 	bl	80055e2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004e1c:	e02d      	b.n	8004e7a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004e1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d00e      	beq.n	8004e48 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004e2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d008      	beq.n	8004e48 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d01c      	beq.n	8004e78 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	4798      	blx	r3
    }
    return;
 8004e46:	e017      	b.n	8004e78 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004e48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d012      	beq.n	8004e7a <HAL_UART_IRQHandler+0x5c6>
 8004e54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d00c      	beq.n	8004e7a <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8004e60:	6878      	ldr	r0, [r7, #4]
 8004e62:	f000 fb94 	bl	800558e <UART_EndTransmit_IT>
    return;
 8004e66:	e008      	b.n	8004e7a <HAL_UART_IRQHandler+0x5c6>
      return;
 8004e68:	bf00      	nop
 8004e6a:	e006      	b.n	8004e7a <HAL_UART_IRQHandler+0x5c6>
    return;
 8004e6c:	bf00      	nop
 8004e6e:	e004      	b.n	8004e7a <HAL_UART_IRQHandler+0x5c6>
      return;
 8004e70:	bf00      	nop
 8004e72:	e002      	b.n	8004e7a <HAL_UART_IRQHandler+0x5c6>
      return;
 8004e74:	bf00      	nop
 8004e76:	e000      	b.n	8004e7a <HAL_UART_IRQHandler+0x5c6>
    return;
 8004e78:	bf00      	nop
  }

}
 8004e7a:	37e8      	adds	r7, #232	@ 0xe8
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b083      	sub	sp, #12
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004e88:	bf00      	nop
 8004e8a:	370c      	adds	r7, #12
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr

08004e94 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b083      	sub	sp, #12
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004e9c:	bf00      	nop
 8004e9e:	370c      	adds	r7, #12
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea6:	4770      	bx	lr

08004ea8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b083      	sub	sp, #12
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
 8004eb0:	460b      	mov	r3, r1
 8004eb2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004eb4:	bf00      	nop
 8004eb6:	370c      	adds	r7, #12
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr

08004ec0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b088      	sub	sp, #32
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	689a      	ldr	r2, [r3, #8]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	691b      	ldr	r3, [r3, #16]
 8004ed4:	431a      	orrs	r2, r3
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	695b      	ldr	r3, [r3, #20]
 8004eda:	431a      	orrs	r2, r3
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	69db      	ldr	r3, [r3, #28]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	4b8a      	ldr	r3, [pc, #552]	@ (8005114 <UART_SetConfig+0x254>)
 8004eec:	4013      	ands	r3, r2
 8004eee:	687a      	ldr	r2, [r7, #4]
 8004ef0:	6812      	ldr	r2, [r2, #0]
 8004ef2:	6979      	ldr	r1, [r7, #20]
 8004ef4:	430b      	orrs	r3, r1
 8004ef6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	68da      	ldr	r2, [r3, #12]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	430a      	orrs	r2, r1
 8004f0c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	699b      	ldr	r3, [r3, #24]
 8004f12:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6a1b      	ldr	r3, [r3, #32]
 8004f18:	697a      	ldr	r2, [r7, #20]
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	689b      	ldr	r3, [r3, #8]
 8004f24:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	697a      	ldr	r2, [r7, #20]
 8004f2e:	430a      	orrs	r2, r1
 8004f30:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a78      	ldr	r2, [pc, #480]	@ (8005118 <UART_SetConfig+0x258>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d120      	bne.n	8004f7e <UART_SetConfig+0xbe>
 8004f3c:	4b77      	ldr	r3, [pc, #476]	@ (800511c <UART_SetConfig+0x25c>)
 8004f3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f40:	f003 0303 	and.w	r3, r3, #3
 8004f44:	2b03      	cmp	r3, #3
 8004f46:	d817      	bhi.n	8004f78 <UART_SetConfig+0xb8>
 8004f48:	a201      	add	r2, pc, #4	@ (adr r2, 8004f50 <UART_SetConfig+0x90>)
 8004f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f4e:	bf00      	nop
 8004f50:	08004f61 	.word	0x08004f61
 8004f54:	08004f6d 	.word	0x08004f6d
 8004f58:	08004f73 	.word	0x08004f73
 8004f5c:	08004f67 	.word	0x08004f67
 8004f60:	2300      	movs	r3, #0
 8004f62:	77fb      	strb	r3, [r7, #31]
 8004f64:	e01d      	b.n	8004fa2 <UART_SetConfig+0xe2>
 8004f66:	2302      	movs	r3, #2
 8004f68:	77fb      	strb	r3, [r7, #31]
 8004f6a:	e01a      	b.n	8004fa2 <UART_SetConfig+0xe2>
 8004f6c:	2304      	movs	r3, #4
 8004f6e:	77fb      	strb	r3, [r7, #31]
 8004f70:	e017      	b.n	8004fa2 <UART_SetConfig+0xe2>
 8004f72:	2308      	movs	r3, #8
 8004f74:	77fb      	strb	r3, [r7, #31]
 8004f76:	e014      	b.n	8004fa2 <UART_SetConfig+0xe2>
 8004f78:	2310      	movs	r3, #16
 8004f7a:	77fb      	strb	r3, [r7, #31]
 8004f7c:	e011      	b.n	8004fa2 <UART_SetConfig+0xe2>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a67      	ldr	r2, [pc, #412]	@ (8005120 <UART_SetConfig+0x260>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d102      	bne.n	8004f8e <UART_SetConfig+0xce>
 8004f88:	2300      	movs	r3, #0
 8004f8a:	77fb      	strb	r3, [r7, #31]
 8004f8c:	e009      	b.n	8004fa2 <UART_SetConfig+0xe2>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a64      	ldr	r2, [pc, #400]	@ (8005124 <UART_SetConfig+0x264>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d102      	bne.n	8004f9e <UART_SetConfig+0xde>
 8004f98:	2300      	movs	r3, #0
 8004f9a:	77fb      	strb	r3, [r7, #31]
 8004f9c:	e001      	b.n	8004fa2 <UART_SetConfig+0xe2>
 8004f9e:	2310      	movs	r3, #16
 8004fa0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	69db      	ldr	r3, [r3, #28]
 8004fa6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004faa:	d15a      	bne.n	8005062 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8004fac:	7ffb      	ldrb	r3, [r7, #31]
 8004fae:	2b08      	cmp	r3, #8
 8004fb0:	d827      	bhi.n	8005002 <UART_SetConfig+0x142>
 8004fb2:	a201      	add	r2, pc, #4	@ (adr r2, 8004fb8 <UART_SetConfig+0xf8>)
 8004fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fb8:	08004fdd 	.word	0x08004fdd
 8004fbc:	08004fe5 	.word	0x08004fe5
 8004fc0:	08004fed 	.word	0x08004fed
 8004fc4:	08005003 	.word	0x08005003
 8004fc8:	08004ff3 	.word	0x08004ff3
 8004fcc:	08005003 	.word	0x08005003
 8004fd0:	08005003 	.word	0x08005003
 8004fd4:	08005003 	.word	0x08005003
 8004fd8:	08004ffb 	.word	0x08004ffb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004fdc:	f7fe f902 	bl	80031e4 <HAL_RCC_GetPCLK1Freq>
 8004fe0:	61b8      	str	r0, [r7, #24]
        break;
 8004fe2:	e013      	b.n	800500c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004fe4:	f7fe f920 	bl	8003228 <HAL_RCC_GetPCLK2Freq>
 8004fe8:	61b8      	str	r0, [r7, #24]
        break;
 8004fea:	e00f      	b.n	800500c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004fec:	4b4e      	ldr	r3, [pc, #312]	@ (8005128 <UART_SetConfig+0x268>)
 8004fee:	61bb      	str	r3, [r7, #24]
        break;
 8004ff0:	e00c      	b.n	800500c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ff2:	f7fe f897 	bl	8003124 <HAL_RCC_GetSysClockFreq>
 8004ff6:	61b8      	str	r0, [r7, #24]
        break;
 8004ff8:	e008      	b.n	800500c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ffa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ffe:	61bb      	str	r3, [r7, #24]
        break;
 8005000:	e004      	b.n	800500c <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8005002:	2300      	movs	r3, #0
 8005004:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	77bb      	strb	r3, [r7, #30]
        break;
 800500a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800500c:	69bb      	ldr	r3, [r7, #24]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d074      	beq.n	80050fc <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005012:	69bb      	ldr	r3, [r7, #24]
 8005014:	005a      	lsls	r2, r3, #1
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	085b      	lsrs	r3, r3, #1
 800501c:	441a      	add	r2, r3
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	fbb2 f3f3 	udiv	r3, r2, r3
 8005026:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	2b0f      	cmp	r3, #15
 800502c:	d916      	bls.n	800505c <UART_SetConfig+0x19c>
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005034:	d212      	bcs.n	800505c <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	b29b      	uxth	r3, r3
 800503a:	f023 030f 	bic.w	r3, r3, #15
 800503e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	085b      	lsrs	r3, r3, #1
 8005044:	b29b      	uxth	r3, r3
 8005046:	f003 0307 	and.w	r3, r3, #7
 800504a:	b29a      	uxth	r2, r3
 800504c:	89fb      	ldrh	r3, [r7, #14]
 800504e:	4313      	orrs	r3, r2
 8005050:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	89fa      	ldrh	r2, [r7, #14]
 8005058:	60da      	str	r2, [r3, #12]
 800505a:	e04f      	b.n	80050fc <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800505c:	2301      	movs	r3, #1
 800505e:	77bb      	strb	r3, [r7, #30]
 8005060:	e04c      	b.n	80050fc <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005062:	7ffb      	ldrb	r3, [r7, #31]
 8005064:	2b08      	cmp	r3, #8
 8005066:	d828      	bhi.n	80050ba <UART_SetConfig+0x1fa>
 8005068:	a201      	add	r2, pc, #4	@ (adr r2, 8005070 <UART_SetConfig+0x1b0>)
 800506a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800506e:	bf00      	nop
 8005070:	08005095 	.word	0x08005095
 8005074:	0800509d 	.word	0x0800509d
 8005078:	080050a5 	.word	0x080050a5
 800507c:	080050bb 	.word	0x080050bb
 8005080:	080050ab 	.word	0x080050ab
 8005084:	080050bb 	.word	0x080050bb
 8005088:	080050bb 	.word	0x080050bb
 800508c:	080050bb 	.word	0x080050bb
 8005090:	080050b3 	.word	0x080050b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005094:	f7fe f8a6 	bl	80031e4 <HAL_RCC_GetPCLK1Freq>
 8005098:	61b8      	str	r0, [r7, #24]
        break;
 800509a:	e013      	b.n	80050c4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800509c:	f7fe f8c4 	bl	8003228 <HAL_RCC_GetPCLK2Freq>
 80050a0:	61b8      	str	r0, [r7, #24]
        break;
 80050a2:	e00f      	b.n	80050c4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050a4:	4b20      	ldr	r3, [pc, #128]	@ (8005128 <UART_SetConfig+0x268>)
 80050a6:	61bb      	str	r3, [r7, #24]
        break;
 80050a8:	e00c      	b.n	80050c4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050aa:	f7fe f83b 	bl	8003124 <HAL_RCC_GetSysClockFreq>
 80050ae:	61b8      	str	r0, [r7, #24]
        break;
 80050b0:	e008      	b.n	80050c4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050b6:	61bb      	str	r3, [r7, #24]
        break;
 80050b8:	e004      	b.n	80050c4 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80050ba:	2300      	movs	r3, #0
 80050bc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80050be:	2301      	movs	r3, #1
 80050c0:	77bb      	strb	r3, [r7, #30]
        break;
 80050c2:	bf00      	nop
    }

    if (pclk != 0U)
 80050c4:	69bb      	ldr	r3, [r7, #24]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d018      	beq.n	80050fc <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	085a      	lsrs	r2, r3, #1
 80050d0:	69bb      	ldr	r3, [r7, #24]
 80050d2:	441a      	add	r2, r3
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80050dc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	2b0f      	cmp	r3, #15
 80050e2:	d909      	bls.n	80050f8 <UART_SetConfig+0x238>
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050ea:	d205      	bcs.n	80050f8 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	b29a      	uxth	r2, r3
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	60da      	str	r2, [r3, #12]
 80050f6:	e001      	b.n	80050fc <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2200      	movs	r2, #0
 8005100:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2200      	movs	r2, #0
 8005106:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005108:	7fbb      	ldrb	r3, [r7, #30]
}
 800510a:	4618      	mov	r0, r3
 800510c:	3720      	adds	r7, #32
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}
 8005112:	bf00      	nop
 8005114:	efff69f3 	.word	0xefff69f3
 8005118:	40013800 	.word	0x40013800
 800511c:	40021000 	.word	0x40021000
 8005120:	40004400 	.word	0x40004400
 8005124:	40004800 	.word	0x40004800
 8005128:	007a1200 	.word	0x007a1200

0800512c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800512c:	b480      	push	{r7}
 800512e:	b083      	sub	sp, #12
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005138:	f003 0308 	and.w	r3, r3, #8
 800513c:	2b00      	cmp	r3, #0
 800513e:	d00a      	beq.n	8005156 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	430a      	orrs	r2, r1
 8005154:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800515a:	f003 0301 	and.w	r3, r3, #1
 800515e:	2b00      	cmp	r3, #0
 8005160:	d00a      	beq.n	8005178 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	430a      	orrs	r2, r1
 8005176:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800517c:	f003 0302 	and.w	r3, r3, #2
 8005180:	2b00      	cmp	r3, #0
 8005182:	d00a      	beq.n	800519a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	430a      	orrs	r2, r1
 8005198:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800519e:	f003 0304 	and.w	r3, r3, #4
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d00a      	beq.n	80051bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	430a      	orrs	r2, r1
 80051ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c0:	f003 0310 	and.w	r3, r3, #16
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d00a      	beq.n	80051de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	430a      	orrs	r2, r1
 80051dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051e2:	f003 0320 	and.w	r3, r3, #32
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d00a      	beq.n	8005200 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	430a      	orrs	r2, r1
 80051fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005204:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005208:	2b00      	cmp	r3, #0
 800520a:	d01a      	beq.n	8005242 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	430a      	orrs	r2, r1
 8005220:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005226:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800522a:	d10a      	bne.n	8005242 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	430a      	orrs	r2, r1
 8005240:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005246:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800524a:	2b00      	cmp	r3, #0
 800524c:	d00a      	beq.n	8005264 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	430a      	orrs	r2, r1
 8005262:	605a      	str	r2, [r3, #4]
  }
}
 8005264:	bf00      	nop
 8005266:	370c      	adds	r7, #12
 8005268:	46bd      	mov	sp, r7
 800526a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526e:	4770      	bx	lr

08005270 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b098      	sub	sp, #96	@ 0x60
 8005274:	af02      	add	r7, sp, #8
 8005276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2200      	movs	r2, #0
 800527c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005280:	f7fc f95e 	bl	8001540 <HAL_GetTick>
 8005284:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f003 0308 	and.w	r3, r3, #8
 8005290:	2b08      	cmp	r3, #8
 8005292:	d12e      	bne.n	80052f2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005294:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005298:	9300      	str	r3, [sp, #0]
 800529a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800529c:	2200      	movs	r2, #0
 800529e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f000 f88c 	bl	80053c0 <UART_WaitOnFlagUntilTimeout>
 80052a8:	4603      	mov	r3, r0
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d021      	beq.n	80052f2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052b6:	e853 3f00 	ldrex	r3, [r3]
 80052ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80052bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80052c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	461a      	mov	r2, r3
 80052ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80052cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80052ce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80052d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80052d4:	e841 2300 	strex	r3, r2, [r1]
 80052d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80052da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d1e6      	bne.n	80052ae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2220      	movs	r2, #32
 80052e4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2200      	movs	r2, #0
 80052ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80052ee:	2303      	movs	r3, #3
 80052f0:	e062      	b.n	80053b8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f003 0304 	and.w	r3, r3, #4
 80052fc:	2b04      	cmp	r3, #4
 80052fe:	d149      	bne.n	8005394 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005300:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005304:	9300      	str	r3, [sp, #0]
 8005306:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005308:	2200      	movs	r2, #0
 800530a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f000 f856 	bl	80053c0 <UART_WaitOnFlagUntilTimeout>
 8005314:	4603      	mov	r3, r0
 8005316:	2b00      	cmp	r3, #0
 8005318:	d03c      	beq.n	8005394 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005322:	e853 3f00 	ldrex	r3, [r3]
 8005326:	623b      	str	r3, [r7, #32]
   return(result);
 8005328:	6a3b      	ldr	r3, [r7, #32]
 800532a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800532e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	461a      	mov	r2, r3
 8005336:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005338:	633b      	str	r3, [r7, #48]	@ 0x30
 800533a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800533c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800533e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005340:	e841 2300 	strex	r3, r2, [r1]
 8005344:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005348:	2b00      	cmp	r3, #0
 800534a:	d1e6      	bne.n	800531a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	3308      	adds	r3, #8
 8005352:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	e853 3f00 	ldrex	r3, [r3]
 800535a:	60fb      	str	r3, [r7, #12]
   return(result);
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	f023 0301 	bic.w	r3, r3, #1
 8005362:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	3308      	adds	r3, #8
 800536a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800536c:	61fa      	str	r2, [r7, #28]
 800536e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005370:	69b9      	ldr	r1, [r7, #24]
 8005372:	69fa      	ldr	r2, [r7, #28]
 8005374:	e841 2300 	strex	r3, r2, [r1]
 8005378:	617b      	str	r3, [r7, #20]
   return(result);
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d1e5      	bne.n	800534c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2220      	movs	r2, #32
 8005384:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005390:	2303      	movs	r3, #3
 8005392:	e011      	b.n	80053b8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2220      	movs	r2, #32
 8005398:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2220      	movs	r2, #32
 800539e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2200      	movs	r2, #0
 80053a6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2200      	movs	r2, #0
 80053ac:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80053b6:	2300      	movs	r3, #0
}
 80053b8:	4618      	mov	r0, r3
 80053ba:	3758      	adds	r7, #88	@ 0x58
 80053bc:	46bd      	mov	sp, r7
 80053be:	bd80      	pop	{r7, pc}

080053c0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b084      	sub	sp, #16
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	60f8      	str	r0, [r7, #12]
 80053c8:	60b9      	str	r1, [r7, #8]
 80053ca:	603b      	str	r3, [r7, #0]
 80053cc:	4613      	mov	r3, r2
 80053ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053d0:	e04f      	b.n	8005472 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053d2:	69bb      	ldr	r3, [r7, #24]
 80053d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053d8:	d04b      	beq.n	8005472 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053da:	f7fc f8b1 	bl	8001540 <HAL_GetTick>
 80053de:	4602      	mov	r2, r0
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	1ad3      	subs	r3, r2, r3
 80053e4:	69ba      	ldr	r2, [r7, #24]
 80053e6:	429a      	cmp	r2, r3
 80053e8:	d302      	bcc.n	80053f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80053ea:	69bb      	ldr	r3, [r7, #24]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d101      	bne.n	80053f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80053f0:	2303      	movs	r3, #3
 80053f2:	e04e      	b.n	8005492 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f003 0304 	and.w	r3, r3, #4
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d037      	beq.n	8005472 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	2b80      	cmp	r3, #128	@ 0x80
 8005406:	d034      	beq.n	8005472 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	2b40      	cmp	r3, #64	@ 0x40
 800540c:	d031      	beq.n	8005472 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	69db      	ldr	r3, [r3, #28]
 8005414:	f003 0308 	and.w	r3, r3, #8
 8005418:	2b08      	cmp	r3, #8
 800541a:	d110      	bne.n	800543e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	2208      	movs	r2, #8
 8005422:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005424:	68f8      	ldr	r0, [r7, #12]
 8005426:	f000 f838 	bl	800549a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2208      	movs	r2, #8
 800542e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2200      	movs	r2, #0
 8005436:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	e029      	b.n	8005492 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	69db      	ldr	r3, [r3, #28]
 8005444:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005448:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800544c:	d111      	bne.n	8005472 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005456:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005458:	68f8      	ldr	r0, [r7, #12]
 800545a:	f000 f81e 	bl	800549a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2220      	movs	r2, #32
 8005462:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2200      	movs	r2, #0
 800546a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800546e:	2303      	movs	r3, #3
 8005470:	e00f      	b.n	8005492 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	69da      	ldr	r2, [r3, #28]
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	4013      	ands	r3, r2
 800547c:	68ba      	ldr	r2, [r7, #8]
 800547e:	429a      	cmp	r2, r3
 8005480:	bf0c      	ite	eq
 8005482:	2301      	moveq	r3, #1
 8005484:	2300      	movne	r3, #0
 8005486:	b2db      	uxtb	r3, r3
 8005488:	461a      	mov	r2, r3
 800548a:	79fb      	ldrb	r3, [r7, #7]
 800548c:	429a      	cmp	r2, r3
 800548e:	d0a0      	beq.n	80053d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005490:	2300      	movs	r3, #0
}
 8005492:	4618      	mov	r0, r3
 8005494:	3710      	adds	r7, #16
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}

0800549a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800549a:	b480      	push	{r7}
 800549c:	b095      	sub	sp, #84	@ 0x54
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054aa:	e853 3f00 	ldrex	r3, [r3]
 80054ae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80054b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054b2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80054b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	461a      	mov	r2, r3
 80054be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80054c2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054c4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80054c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80054c8:	e841 2300 	strex	r3, r2, [r1]
 80054cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80054ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d1e6      	bne.n	80054a2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	3308      	adds	r3, #8
 80054da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054dc:	6a3b      	ldr	r3, [r7, #32]
 80054de:	e853 3f00 	ldrex	r3, [r3]
 80054e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80054e4:	69fb      	ldr	r3, [r7, #28]
 80054e6:	f023 0301 	bic.w	r3, r3, #1
 80054ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	3308      	adds	r3, #8
 80054f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80054f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80054f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80054fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80054fc:	e841 2300 	strex	r3, r2, [r1]
 8005500:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005504:	2b00      	cmp	r3, #0
 8005506:	d1e5      	bne.n	80054d4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800550c:	2b01      	cmp	r3, #1
 800550e:	d118      	bne.n	8005542 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	e853 3f00 	ldrex	r3, [r3]
 800551c:	60bb      	str	r3, [r7, #8]
   return(result);
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	f023 0310 	bic.w	r3, r3, #16
 8005524:	647b      	str	r3, [r7, #68]	@ 0x44
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	461a      	mov	r2, r3
 800552c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800552e:	61bb      	str	r3, [r7, #24]
 8005530:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005532:	6979      	ldr	r1, [r7, #20]
 8005534:	69ba      	ldr	r2, [r7, #24]
 8005536:	e841 2300 	strex	r3, r2, [r1]
 800553a:	613b      	str	r3, [r7, #16]
   return(result);
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d1e6      	bne.n	8005510 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2220      	movs	r2, #32
 8005546:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2200      	movs	r2, #0
 800554e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2200      	movs	r2, #0
 8005554:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005556:	bf00      	nop
 8005558:	3754      	adds	r7, #84	@ 0x54
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr

08005562 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005562:	b580      	push	{r7, lr}
 8005564:	b084      	sub	sp, #16
 8005566:	af00      	add	r7, sp, #0
 8005568:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800556e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2200      	movs	r2, #0
 8005574:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2200      	movs	r2, #0
 800557c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005580:	68f8      	ldr	r0, [r7, #12]
 8005582:	f7ff fc87 	bl	8004e94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005586:	bf00      	nop
 8005588:	3710      	adds	r7, #16
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}

0800558e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800558e:	b580      	push	{r7, lr}
 8005590:	b088      	sub	sp, #32
 8005592:	af00      	add	r7, sp, #0
 8005594:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	e853 3f00 	ldrex	r3, [r3]
 80055a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055aa:	61fb      	str	r3, [r7, #28]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	461a      	mov	r2, r3
 80055b2:	69fb      	ldr	r3, [r7, #28]
 80055b4:	61bb      	str	r3, [r7, #24]
 80055b6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055b8:	6979      	ldr	r1, [r7, #20]
 80055ba:	69ba      	ldr	r2, [r7, #24]
 80055bc:	e841 2300 	strex	r3, r2, [r1]
 80055c0:	613b      	str	r3, [r7, #16]
   return(result);
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d1e6      	bne.n	8005596 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2220      	movs	r2, #32
 80055cc:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2200      	movs	r2, #0
 80055d2:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80055d4:	6878      	ldr	r0, [r7, #4]
 80055d6:	f7ff fc53 	bl	8004e80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80055da:	bf00      	nop
 80055dc:	3720      	adds	r7, #32
 80055de:	46bd      	mov	sp, r7
 80055e0:	bd80      	pop	{r7, pc}

080055e2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80055e2:	b480      	push	{r7}
 80055e4:	b083      	sub	sp, #12
 80055e6:	af00      	add	r7, sp, #0
 80055e8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80055ea:	bf00      	nop
 80055ec:	370c      	adds	r7, #12
 80055ee:	46bd      	mov	sp, r7
 80055f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f4:	4770      	bx	lr
	...

080055f8 <siprintf>:
 80055f8:	b40e      	push	{r1, r2, r3}
 80055fa:	b500      	push	{lr}
 80055fc:	b09c      	sub	sp, #112	@ 0x70
 80055fe:	ab1d      	add	r3, sp, #116	@ 0x74
 8005600:	9002      	str	r0, [sp, #8]
 8005602:	9006      	str	r0, [sp, #24]
 8005604:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005608:	4809      	ldr	r0, [pc, #36]	@ (8005630 <siprintf+0x38>)
 800560a:	9107      	str	r1, [sp, #28]
 800560c:	9104      	str	r1, [sp, #16]
 800560e:	4909      	ldr	r1, [pc, #36]	@ (8005634 <siprintf+0x3c>)
 8005610:	f853 2b04 	ldr.w	r2, [r3], #4
 8005614:	9105      	str	r1, [sp, #20]
 8005616:	6800      	ldr	r0, [r0, #0]
 8005618:	9301      	str	r3, [sp, #4]
 800561a:	a902      	add	r1, sp, #8
 800561c:	f000 f994 	bl	8005948 <_svfiprintf_r>
 8005620:	9b02      	ldr	r3, [sp, #8]
 8005622:	2200      	movs	r2, #0
 8005624:	701a      	strb	r2, [r3, #0]
 8005626:	b01c      	add	sp, #112	@ 0x70
 8005628:	f85d eb04 	ldr.w	lr, [sp], #4
 800562c:	b003      	add	sp, #12
 800562e:	4770      	bx	lr
 8005630:	2000000c 	.word	0x2000000c
 8005634:	ffff0208 	.word	0xffff0208

08005638 <memset>:
 8005638:	4402      	add	r2, r0
 800563a:	4603      	mov	r3, r0
 800563c:	4293      	cmp	r3, r2
 800563e:	d100      	bne.n	8005642 <memset+0xa>
 8005640:	4770      	bx	lr
 8005642:	f803 1b01 	strb.w	r1, [r3], #1
 8005646:	e7f9      	b.n	800563c <memset+0x4>

08005648 <__errno>:
 8005648:	4b01      	ldr	r3, [pc, #4]	@ (8005650 <__errno+0x8>)
 800564a:	6818      	ldr	r0, [r3, #0]
 800564c:	4770      	bx	lr
 800564e:	bf00      	nop
 8005650:	2000000c 	.word	0x2000000c

08005654 <__libc_init_array>:
 8005654:	b570      	push	{r4, r5, r6, lr}
 8005656:	4d0d      	ldr	r5, [pc, #52]	@ (800568c <__libc_init_array+0x38>)
 8005658:	4c0d      	ldr	r4, [pc, #52]	@ (8005690 <__libc_init_array+0x3c>)
 800565a:	1b64      	subs	r4, r4, r5
 800565c:	10a4      	asrs	r4, r4, #2
 800565e:	2600      	movs	r6, #0
 8005660:	42a6      	cmp	r6, r4
 8005662:	d109      	bne.n	8005678 <__libc_init_array+0x24>
 8005664:	4d0b      	ldr	r5, [pc, #44]	@ (8005694 <__libc_init_array+0x40>)
 8005666:	4c0c      	ldr	r4, [pc, #48]	@ (8005698 <__libc_init_array+0x44>)
 8005668:	f000 fc66 	bl	8005f38 <_init>
 800566c:	1b64      	subs	r4, r4, r5
 800566e:	10a4      	asrs	r4, r4, #2
 8005670:	2600      	movs	r6, #0
 8005672:	42a6      	cmp	r6, r4
 8005674:	d105      	bne.n	8005682 <__libc_init_array+0x2e>
 8005676:	bd70      	pop	{r4, r5, r6, pc}
 8005678:	f855 3b04 	ldr.w	r3, [r5], #4
 800567c:	4798      	blx	r3
 800567e:	3601      	adds	r6, #1
 8005680:	e7ee      	b.n	8005660 <__libc_init_array+0xc>
 8005682:	f855 3b04 	ldr.w	r3, [r5], #4
 8005686:	4798      	blx	r3
 8005688:	3601      	adds	r6, #1
 800568a:	e7f2      	b.n	8005672 <__libc_init_array+0x1e>
 800568c:	08005fd8 	.word	0x08005fd8
 8005690:	08005fd8 	.word	0x08005fd8
 8005694:	08005fd8 	.word	0x08005fd8
 8005698:	08005fdc 	.word	0x08005fdc

0800569c <__retarget_lock_acquire_recursive>:
 800569c:	4770      	bx	lr

0800569e <__retarget_lock_release_recursive>:
 800569e:	4770      	bx	lr

080056a0 <_free_r>:
 80056a0:	b538      	push	{r3, r4, r5, lr}
 80056a2:	4605      	mov	r5, r0
 80056a4:	2900      	cmp	r1, #0
 80056a6:	d041      	beq.n	800572c <_free_r+0x8c>
 80056a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80056ac:	1f0c      	subs	r4, r1, #4
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	bfb8      	it	lt
 80056b2:	18e4      	addlt	r4, r4, r3
 80056b4:	f000 f8e0 	bl	8005878 <__malloc_lock>
 80056b8:	4a1d      	ldr	r2, [pc, #116]	@ (8005730 <_free_r+0x90>)
 80056ba:	6813      	ldr	r3, [r2, #0]
 80056bc:	b933      	cbnz	r3, 80056cc <_free_r+0x2c>
 80056be:	6063      	str	r3, [r4, #4]
 80056c0:	6014      	str	r4, [r2, #0]
 80056c2:	4628      	mov	r0, r5
 80056c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80056c8:	f000 b8dc 	b.w	8005884 <__malloc_unlock>
 80056cc:	42a3      	cmp	r3, r4
 80056ce:	d908      	bls.n	80056e2 <_free_r+0x42>
 80056d0:	6820      	ldr	r0, [r4, #0]
 80056d2:	1821      	adds	r1, r4, r0
 80056d4:	428b      	cmp	r3, r1
 80056d6:	bf01      	itttt	eq
 80056d8:	6819      	ldreq	r1, [r3, #0]
 80056da:	685b      	ldreq	r3, [r3, #4]
 80056dc:	1809      	addeq	r1, r1, r0
 80056de:	6021      	streq	r1, [r4, #0]
 80056e0:	e7ed      	b.n	80056be <_free_r+0x1e>
 80056e2:	461a      	mov	r2, r3
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	b10b      	cbz	r3, 80056ec <_free_r+0x4c>
 80056e8:	42a3      	cmp	r3, r4
 80056ea:	d9fa      	bls.n	80056e2 <_free_r+0x42>
 80056ec:	6811      	ldr	r1, [r2, #0]
 80056ee:	1850      	adds	r0, r2, r1
 80056f0:	42a0      	cmp	r0, r4
 80056f2:	d10b      	bne.n	800570c <_free_r+0x6c>
 80056f4:	6820      	ldr	r0, [r4, #0]
 80056f6:	4401      	add	r1, r0
 80056f8:	1850      	adds	r0, r2, r1
 80056fa:	4283      	cmp	r3, r0
 80056fc:	6011      	str	r1, [r2, #0]
 80056fe:	d1e0      	bne.n	80056c2 <_free_r+0x22>
 8005700:	6818      	ldr	r0, [r3, #0]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	6053      	str	r3, [r2, #4]
 8005706:	4408      	add	r0, r1
 8005708:	6010      	str	r0, [r2, #0]
 800570a:	e7da      	b.n	80056c2 <_free_r+0x22>
 800570c:	d902      	bls.n	8005714 <_free_r+0x74>
 800570e:	230c      	movs	r3, #12
 8005710:	602b      	str	r3, [r5, #0]
 8005712:	e7d6      	b.n	80056c2 <_free_r+0x22>
 8005714:	6820      	ldr	r0, [r4, #0]
 8005716:	1821      	adds	r1, r4, r0
 8005718:	428b      	cmp	r3, r1
 800571a:	bf04      	itt	eq
 800571c:	6819      	ldreq	r1, [r3, #0]
 800571e:	685b      	ldreq	r3, [r3, #4]
 8005720:	6063      	str	r3, [r4, #4]
 8005722:	bf04      	itt	eq
 8005724:	1809      	addeq	r1, r1, r0
 8005726:	6021      	streq	r1, [r4, #0]
 8005728:	6054      	str	r4, [r2, #4]
 800572a:	e7ca      	b.n	80056c2 <_free_r+0x22>
 800572c:	bd38      	pop	{r3, r4, r5, pc}
 800572e:	bf00      	nop
 8005730:	200004d8 	.word	0x200004d8

08005734 <sbrk_aligned>:
 8005734:	b570      	push	{r4, r5, r6, lr}
 8005736:	4e0f      	ldr	r6, [pc, #60]	@ (8005774 <sbrk_aligned+0x40>)
 8005738:	460c      	mov	r4, r1
 800573a:	6831      	ldr	r1, [r6, #0]
 800573c:	4605      	mov	r5, r0
 800573e:	b911      	cbnz	r1, 8005746 <sbrk_aligned+0x12>
 8005740:	f000 fba6 	bl	8005e90 <_sbrk_r>
 8005744:	6030      	str	r0, [r6, #0]
 8005746:	4621      	mov	r1, r4
 8005748:	4628      	mov	r0, r5
 800574a:	f000 fba1 	bl	8005e90 <_sbrk_r>
 800574e:	1c43      	adds	r3, r0, #1
 8005750:	d103      	bne.n	800575a <sbrk_aligned+0x26>
 8005752:	f04f 34ff 	mov.w	r4, #4294967295
 8005756:	4620      	mov	r0, r4
 8005758:	bd70      	pop	{r4, r5, r6, pc}
 800575a:	1cc4      	adds	r4, r0, #3
 800575c:	f024 0403 	bic.w	r4, r4, #3
 8005760:	42a0      	cmp	r0, r4
 8005762:	d0f8      	beq.n	8005756 <sbrk_aligned+0x22>
 8005764:	1a21      	subs	r1, r4, r0
 8005766:	4628      	mov	r0, r5
 8005768:	f000 fb92 	bl	8005e90 <_sbrk_r>
 800576c:	3001      	adds	r0, #1
 800576e:	d1f2      	bne.n	8005756 <sbrk_aligned+0x22>
 8005770:	e7ef      	b.n	8005752 <sbrk_aligned+0x1e>
 8005772:	bf00      	nop
 8005774:	200004d4 	.word	0x200004d4

08005778 <_malloc_r>:
 8005778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800577c:	1ccd      	adds	r5, r1, #3
 800577e:	f025 0503 	bic.w	r5, r5, #3
 8005782:	3508      	adds	r5, #8
 8005784:	2d0c      	cmp	r5, #12
 8005786:	bf38      	it	cc
 8005788:	250c      	movcc	r5, #12
 800578a:	2d00      	cmp	r5, #0
 800578c:	4606      	mov	r6, r0
 800578e:	db01      	blt.n	8005794 <_malloc_r+0x1c>
 8005790:	42a9      	cmp	r1, r5
 8005792:	d904      	bls.n	800579e <_malloc_r+0x26>
 8005794:	230c      	movs	r3, #12
 8005796:	6033      	str	r3, [r6, #0]
 8005798:	2000      	movs	r0, #0
 800579a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800579e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005874 <_malloc_r+0xfc>
 80057a2:	f000 f869 	bl	8005878 <__malloc_lock>
 80057a6:	f8d8 3000 	ldr.w	r3, [r8]
 80057aa:	461c      	mov	r4, r3
 80057ac:	bb44      	cbnz	r4, 8005800 <_malloc_r+0x88>
 80057ae:	4629      	mov	r1, r5
 80057b0:	4630      	mov	r0, r6
 80057b2:	f7ff ffbf 	bl	8005734 <sbrk_aligned>
 80057b6:	1c43      	adds	r3, r0, #1
 80057b8:	4604      	mov	r4, r0
 80057ba:	d158      	bne.n	800586e <_malloc_r+0xf6>
 80057bc:	f8d8 4000 	ldr.w	r4, [r8]
 80057c0:	4627      	mov	r7, r4
 80057c2:	2f00      	cmp	r7, #0
 80057c4:	d143      	bne.n	800584e <_malloc_r+0xd6>
 80057c6:	2c00      	cmp	r4, #0
 80057c8:	d04b      	beq.n	8005862 <_malloc_r+0xea>
 80057ca:	6823      	ldr	r3, [r4, #0]
 80057cc:	4639      	mov	r1, r7
 80057ce:	4630      	mov	r0, r6
 80057d0:	eb04 0903 	add.w	r9, r4, r3
 80057d4:	f000 fb5c 	bl	8005e90 <_sbrk_r>
 80057d8:	4581      	cmp	r9, r0
 80057da:	d142      	bne.n	8005862 <_malloc_r+0xea>
 80057dc:	6821      	ldr	r1, [r4, #0]
 80057de:	1a6d      	subs	r5, r5, r1
 80057e0:	4629      	mov	r1, r5
 80057e2:	4630      	mov	r0, r6
 80057e4:	f7ff ffa6 	bl	8005734 <sbrk_aligned>
 80057e8:	3001      	adds	r0, #1
 80057ea:	d03a      	beq.n	8005862 <_malloc_r+0xea>
 80057ec:	6823      	ldr	r3, [r4, #0]
 80057ee:	442b      	add	r3, r5
 80057f0:	6023      	str	r3, [r4, #0]
 80057f2:	f8d8 3000 	ldr.w	r3, [r8]
 80057f6:	685a      	ldr	r2, [r3, #4]
 80057f8:	bb62      	cbnz	r2, 8005854 <_malloc_r+0xdc>
 80057fa:	f8c8 7000 	str.w	r7, [r8]
 80057fe:	e00f      	b.n	8005820 <_malloc_r+0xa8>
 8005800:	6822      	ldr	r2, [r4, #0]
 8005802:	1b52      	subs	r2, r2, r5
 8005804:	d420      	bmi.n	8005848 <_malloc_r+0xd0>
 8005806:	2a0b      	cmp	r2, #11
 8005808:	d917      	bls.n	800583a <_malloc_r+0xc2>
 800580a:	1961      	adds	r1, r4, r5
 800580c:	42a3      	cmp	r3, r4
 800580e:	6025      	str	r5, [r4, #0]
 8005810:	bf18      	it	ne
 8005812:	6059      	strne	r1, [r3, #4]
 8005814:	6863      	ldr	r3, [r4, #4]
 8005816:	bf08      	it	eq
 8005818:	f8c8 1000 	streq.w	r1, [r8]
 800581c:	5162      	str	r2, [r4, r5]
 800581e:	604b      	str	r3, [r1, #4]
 8005820:	4630      	mov	r0, r6
 8005822:	f000 f82f 	bl	8005884 <__malloc_unlock>
 8005826:	f104 000b 	add.w	r0, r4, #11
 800582a:	1d23      	adds	r3, r4, #4
 800582c:	f020 0007 	bic.w	r0, r0, #7
 8005830:	1ac2      	subs	r2, r0, r3
 8005832:	bf1c      	itt	ne
 8005834:	1a1b      	subne	r3, r3, r0
 8005836:	50a3      	strne	r3, [r4, r2]
 8005838:	e7af      	b.n	800579a <_malloc_r+0x22>
 800583a:	6862      	ldr	r2, [r4, #4]
 800583c:	42a3      	cmp	r3, r4
 800583e:	bf0c      	ite	eq
 8005840:	f8c8 2000 	streq.w	r2, [r8]
 8005844:	605a      	strne	r2, [r3, #4]
 8005846:	e7eb      	b.n	8005820 <_malloc_r+0xa8>
 8005848:	4623      	mov	r3, r4
 800584a:	6864      	ldr	r4, [r4, #4]
 800584c:	e7ae      	b.n	80057ac <_malloc_r+0x34>
 800584e:	463c      	mov	r4, r7
 8005850:	687f      	ldr	r7, [r7, #4]
 8005852:	e7b6      	b.n	80057c2 <_malloc_r+0x4a>
 8005854:	461a      	mov	r2, r3
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	42a3      	cmp	r3, r4
 800585a:	d1fb      	bne.n	8005854 <_malloc_r+0xdc>
 800585c:	2300      	movs	r3, #0
 800585e:	6053      	str	r3, [r2, #4]
 8005860:	e7de      	b.n	8005820 <_malloc_r+0xa8>
 8005862:	230c      	movs	r3, #12
 8005864:	6033      	str	r3, [r6, #0]
 8005866:	4630      	mov	r0, r6
 8005868:	f000 f80c 	bl	8005884 <__malloc_unlock>
 800586c:	e794      	b.n	8005798 <_malloc_r+0x20>
 800586e:	6005      	str	r5, [r0, #0]
 8005870:	e7d6      	b.n	8005820 <_malloc_r+0xa8>
 8005872:	bf00      	nop
 8005874:	200004d8 	.word	0x200004d8

08005878 <__malloc_lock>:
 8005878:	4801      	ldr	r0, [pc, #4]	@ (8005880 <__malloc_lock+0x8>)
 800587a:	f7ff bf0f 	b.w	800569c <__retarget_lock_acquire_recursive>
 800587e:	bf00      	nop
 8005880:	200004d0 	.word	0x200004d0

08005884 <__malloc_unlock>:
 8005884:	4801      	ldr	r0, [pc, #4]	@ (800588c <__malloc_unlock+0x8>)
 8005886:	f7ff bf0a 	b.w	800569e <__retarget_lock_release_recursive>
 800588a:	bf00      	nop
 800588c:	200004d0 	.word	0x200004d0

08005890 <__ssputs_r>:
 8005890:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005894:	688e      	ldr	r6, [r1, #8]
 8005896:	461f      	mov	r7, r3
 8005898:	42be      	cmp	r6, r7
 800589a:	680b      	ldr	r3, [r1, #0]
 800589c:	4682      	mov	sl, r0
 800589e:	460c      	mov	r4, r1
 80058a0:	4690      	mov	r8, r2
 80058a2:	d82d      	bhi.n	8005900 <__ssputs_r+0x70>
 80058a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80058a8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80058ac:	d026      	beq.n	80058fc <__ssputs_r+0x6c>
 80058ae:	6965      	ldr	r5, [r4, #20]
 80058b0:	6909      	ldr	r1, [r1, #16]
 80058b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80058b6:	eba3 0901 	sub.w	r9, r3, r1
 80058ba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80058be:	1c7b      	adds	r3, r7, #1
 80058c0:	444b      	add	r3, r9
 80058c2:	106d      	asrs	r5, r5, #1
 80058c4:	429d      	cmp	r5, r3
 80058c6:	bf38      	it	cc
 80058c8:	461d      	movcc	r5, r3
 80058ca:	0553      	lsls	r3, r2, #21
 80058cc:	d527      	bpl.n	800591e <__ssputs_r+0x8e>
 80058ce:	4629      	mov	r1, r5
 80058d0:	f7ff ff52 	bl	8005778 <_malloc_r>
 80058d4:	4606      	mov	r6, r0
 80058d6:	b360      	cbz	r0, 8005932 <__ssputs_r+0xa2>
 80058d8:	6921      	ldr	r1, [r4, #16]
 80058da:	464a      	mov	r2, r9
 80058dc:	f000 fae8 	bl	8005eb0 <memcpy>
 80058e0:	89a3      	ldrh	r3, [r4, #12]
 80058e2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80058e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058ea:	81a3      	strh	r3, [r4, #12]
 80058ec:	6126      	str	r6, [r4, #16]
 80058ee:	6165      	str	r5, [r4, #20]
 80058f0:	444e      	add	r6, r9
 80058f2:	eba5 0509 	sub.w	r5, r5, r9
 80058f6:	6026      	str	r6, [r4, #0]
 80058f8:	60a5      	str	r5, [r4, #8]
 80058fa:	463e      	mov	r6, r7
 80058fc:	42be      	cmp	r6, r7
 80058fe:	d900      	bls.n	8005902 <__ssputs_r+0x72>
 8005900:	463e      	mov	r6, r7
 8005902:	6820      	ldr	r0, [r4, #0]
 8005904:	4632      	mov	r2, r6
 8005906:	4641      	mov	r1, r8
 8005908:	f000 faa8 	bl	8005e5c <memmove>
 800590c:	68a3      	ldr	r3, [r4, #8]
 800590e:	1b9b      	subs	r3, r3, r6
 8005910:	60a3      	str	r3, [r4, #8]
 8005912:	6823      	ldr	r3, [r4, #0]
 8005914:	4433      	add	r3, r6
 8005916:	6023      	str	r3, [r4, #0]
 8005918:	2000      	movs	r0, #0
 800591a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800591e:	462a      	mov	r2, r5
 8005920:	f000 fad4 	bl	8005ecc <_realloc_r>
 8005924:	4606      	mov	r6, r0
 8005926:	2800      	cmp	r0, #0
 8005928:	d1e0      	bne.n	80058ec <__ssputs_r+0x5c>
 800592a:	6921      	ldr	r1, [r4, #16]
 800592c:	4650      	mov	r0, sl
 800592e:	f7ff feb7 	bl	80056a0 <_free_r>
 8005932:	230c      	movs	r3, #12
 8005934:	f8ca 3000 	str.w	r3, [sl]
 8005938:	89a3      	ldrh	r3, [r4, #12]
 800593a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800593e:	81a3      	strh	r3, [r4, #12]
 8005940:	f04f 30ff 	mov.w	r0, #4294967295
 8005944:	e7e9      	b.n	800591a <__ssputs_r+0x8a>
	...

08005948 <_svfiprintf_r>:
 8005948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800594c:	4698      	mov	r8, r3
 800594e:	898b      	ldrh	r3, [r1, #12]
 8005950:	061b      	lsls	r3, r3, #24
 8005952:	b09d      	sub	sp, #116	@ 0x74
 8005954:	4607      	mov	r7, r0
 8005956:	460d      	mov	r5, r1
 8005958:	4614      	mov	r4, r2
 800595a:	d510      	bpl.n	800597e <_svfiprintf_r+0x36>
 800595c:	690b      	ldr	r3, [r1, #16]
 800595e:	b973      	cbnz	r3, 800597e <_svfiprintf_r+0x36>
 8005960:	2140      	movs	r1, #64	@ 0x40
 8005962:	f7ff ff09 	bl	8005778 <_malloc_r>
 8005966:	6028      	str	r0, [r5, #0]
 8005968:	6128      	str	r0, [r5, #16]
 800596a:	b930      	cbnz	r0, 800597a <_svfiprintf_r+0x32>
 800596c:	230c      	movs	r3, #12
 800596e:	603b      	str	r3, [r7, #0]
 8005970:	f04f 30ff 	mov.w	r0, #4294967295
 8005974:	b01d      	add	sp, #116	@ 0x74
 8005976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800597a:	2340      	movs	r3, #64	@ 0x40
 800597c:	616b      	str	r3, [r5, #20]
 800597e:	2300      	movs	r3, #0
 8005980:	9309      	str	r3, [sp, #36]	@ 0x24
 8005982:	2320      	movs	r3, #32
 8005984:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005988:	f8cd 800c 	str.w	r8, [sp, #12]
 800598c:	2330      	movs	r3, #48	@ 0x30
 800598e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005b2c <_svfiprintf_r+0x1e4>
 8005992:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005996:	f04f 0901 	mov.w	r9, #1
 800599a:	4623      	mov	r3, r4
 800599c:	469a      	mov	sl, r3
 800599e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80059a2:	b10a      	cbz	r2, 80059a8 <_svfiprintf_r+0x60>
 80059a4:	2a25      	cmp	r2, #37	@ 0x25
 80059a6:	d1f9      	bne.n	800599c <_svfiprintf_r+0x54>
 80059a8:	ebba 0b04 	subs.w	fp, sl, r4
 80059ac:	d00b      	beq.n	80059c6 <_svfiprintf_r+0x7e>
 80059ae:	465b      	mov	r3, fp
 80059b0:	4622      	mov	r2, r4
 80059b2:	4629      	mov	r1, r5
 80059b4:	4638      	mov	r0, r7
 80059b6:	f7ff ff6b 	bl	8005890 <__ssputs_r>
 80059ba:	3001      	adds	r0, #1
 80059bc:	f000 80a7 	beq.w	8005b0e <_svfiprintf_r+0x1c6>
 80059c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80059c2:	445a      	add	r2, fp
 80059c4:	9209      	str	r2, [sp, #36]	@ 0x24
 80059c6:	f89a 3000 	ldrb.w	r3, [sl]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	f000 809f 	beq.w	8005b0e <_svfiprintf_r+0x1c6>
 80059d0:	2300      	movs	r3, #0
 80059d2:	f04f 32ff 	mov.w	r2, #4294967295
 80059d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80059da:	f10a 0a01 	add.w	sl, sl, #1
 80059de:	9304      	str	r3, [sp, #16]
 80059e0:	9307      	str	r3, [sp, #28]
 80059e2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80059e6:	931a      	str	r3, [sp, #104]	@ 0x68
 80059e8:	4654      	mov	r4, sl
 80059ea:	2205      	movs	r2, #5
 80059ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059f0:	484e      	ldr	r0, [pc, #312]	@ (8005b2c <_svfiprintf_r+0x1e4>)
 80059f2:	f7fa fbed 	bl	80001d0 <memchr>
 80059f6:	9a04      	ldr	r2, [sp, #16]
 80059f8:	b9d8      	cbnz	r0, 8005a32 <_svfiprintf_r+0xea>
 80059fa:	06d0      	lsls	r0, r2, #27
 80059fc:	bf44      	itt	mi
 80059fe:	2320      	movmi	r3, #32
 8005a00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005a04:	0711      	lsls	r1, r2, #28
 8005a06:	bf44      	itt	mi
 8005a08:	232b      	movmi	r3, #43	@ 0x2b
 8005a0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005a0e:	f89a 3000 	ldrb.w	r3, [sl]
 8005a12:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a14:	d015      	beq.n	8005a42 <_svfiprintf_r+0xfa>
 8005a16:	9a07      	ldr	r2, [sp, #28]
 8005a18:	4654      	mov	r4, sl
 8005a1a:	2000      	movs	r0, #0
 8005a1c:	f04f 0c0a 	mov.w	ip, #10
 8005a20:	4621      	mov	r1, r4
 8005a22:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a26:	3b30      	subs	r3, #48	@ 0x30
 8005a28:	2b09      	cmp	r3, #9
 8005a2a:	d94b      	bls.n	8005ac4 <_svfiprintf_r+0x17c>
 8005a2c:	b1b0      	cbz	r0, 8005a5c <_svfiprintf_r+0x114>
 8005a2e:	9207      	str	r2, [sp, #28]
 8005a30:	e014      	b.n	8005a5c <_svfiprintf_r+0x114>
 8005a32:	eba0 0308 	sub.w	r3, r0, r8
 8005a36:	fa09 f303 	lsl.w	r3, r9, r3
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	9304      	str	r3, [sp, #16]
 8005a3e:	46a2      	mov	sl, r4
 8005a40:	e7d2      	b.n	80059e8 <_svfiprintf_r+0xa0>
 8005a42:	9b03      	ldr	r3, [sp, #12]
 8005a44:	1d19      	adds	r1, r3, #4
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	9103      	str	r1, [sp, #12]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	bfbb      	ittet	lt
 8005a4e:	425b      	neglt	r3, r3
 8005a50:	f042 0202 	orrlt.w	r2, r2, #2
 8005a54:	9307      	strge	r3, [sp, #28]
 8005a56:	9307      	strlt	r3, [sp, #28]
 8005a58:	bfb8      	it	lt
 8005a5a:	9204      	strlt	r2, [sp, #16]
 8005a5c:	7823      	ldrb	r3, [r4, #0]
 8005a5e:	2b2e      	cmp	r3, #46	@ 0x2e
 8005a60:	d10a      	bne.n	8005a78 <_svfiprintf_r+0x130>
 8005a62:	7863      	ldrb	r3, [r4, #1]
 8005a64:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a66:	d132      	bne.n	8005ace <_svfiprintf_r+0x186>
 8005a68:	9b03      	ldr	r3, [sp, #12]
 8005a6a:	1d1a      	adds	r2, r3, #4
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	9203      	str	r2, [sp, #12]
 8005a70:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005a74:	3402      	adds	r4, #2
 8005a76:	9305      	str	r3, [sp, #20]
 8005a78:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005b3c <_svfiprintf_r+0x1f4>
 8005a7c:	7821      	ldrb	r1, [r4, #0]
 8005a7e:	2203      	movs	r2, #3
 8005a80:	4650      	mov	r0, sl
 8005a82:	f7fa fba5 	bl	80001d0 <memchr>
 8005a86:	b138      	cbz	r0, 8005a98 <_svfiprintf_r+0x150>
 8005a88:	9b04      	ldr	r3, [sp, #16]
 8005a8a:	eba0 000a 	sub.w	r0, r0, sl
 8005a8e:	2240      	movs	r2, #64	@ 0x40
 8005a90:	4082      	lsls	r2, r0
 8005a92:	4313      	orrs	r3, r2
 8005a94:	3401      	adds	r4, #1
 8005a96:	9304      	str	r3, [sp, #16]
 8005a98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a9c:	4824      	ldr	r0, [pc, #144]	@ (8005b30 <_svfiprintf_r+0x1e8>)
 8005a9e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005aa2:	2206      	movs	r2, #6
 8005aa4:	f7fa fb94 	bl	80001d0 <memchr>
 8005aa8:	2800      	cmp	r0, #0
 8005aaa:	d036      	beq.n	8005b1a <_svfiprintf_r+0x1d2>
 8005aac:	4b21      	ldr	r3, [pc, #132]	@ (8005b34 <_svfiprintf_r+0x1ec>)
 8005aae:	bb1b      	cbnz	r3, 8005af8 <_svfiprintf_r+0x1b0>
 8005ab0:	9b03      	ldr	r3, [sp, #12]
 8005ab2:	3307      	adds	r3, #7
 8005ab4:	f023 0307 	bic.w	r3, r3, #7
 8005ab8:	3308      	adds	r3, #8
 8005aba:	9303      	str	r3, [sp, #12]
 8005abc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005abe:	4433      	add	r3, r6
 8005ac0:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ac2:	e76a      	b.n	800599a <_svfiprintf_r+0x52>
 8005ac4:	fb0c 3202 	mla	r2, ip, r2, r3
 8005ac8:	460c      	mov	r4, r1
 8005aca:	2001      	movs	r0, #1
 8005acc:	e7a8      	b.n	8005a20 <_svfiprintf_r+0xd8>
 8005ace:	2300      	movs	r3, #0
 8005ad0:	3401      	adds	r4, #1
 8005ad2:	9305      	str	r3, [sp, #20]
 8005ad4:	4619      	mov	r1, r3
 8005ad6:	f04f 0c0a 	mov.w	ip, #10
 8005ada:	4620      	mov	r0, r4
 8005adc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ae0:	3a30      	subs	r2, #48	@ 0x30
 8005ae2:	2a09      	cmp	r2, #9
 8005ae4:	d903      	bls.n	8005aee <_svfiprintf_r+0x1a6>
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d0c6      	beq.n	8005a78 <_svfiprintf_r+0x130>
 8005aea:	9105      	str	r1, [sp, #20]
 8005aec:	e7c4      	b.n	8005a78 <_svfiprintf_r+0x130>
 8005aee:	fb0c 2101 	mla	r1, ip, r1, r2
 8005af2:	4604      	mov	r4, r0
 8005af4:	2301      	movs	r3, #1
 8005af6:	e7f0      	b.n	8005ada <_svfiprintf_r+0x192>
 8005af8:	ab03      	add	r3, sp, #12
 8005afa:	9300      	str	r3, [sp, #0]
 8005afc:	462a      	mov	r2, r5
 8005afe:	4b0e      	ldr	r3, [pc, #56]	@ (8005b38 <_svfiprintf_r+0x1f0>)
 8005b00:	a904      	add	r1, sp, #16
 8005b02:	4638      	mov	r0, r7
 8005b04:	f3af 8000 	nop.w
 8005b08:	1c42      	adds	r2, r0, #1
 8005b0a:	4606      	mov	r6, r0
 8005b0c:	d1d6      	bne.n	8005abc <_svfiprintf_r+0x174>
 8005b0e:	89ab      	ldrh	r3, [r5, #12]
 8005b10:	065b      	lsls	r3, r3, #25
 8005b12:	f53f af2d 	bmi.w	8005970 <_svfiprintf_r+0x28>
 8005b16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005b18:	e72c      	b.n	8005974 <_svfiprintf_r+0x2c>
 8005b1a:	ab03      	add	r3, sp, #12
 8005b1c:	9300      	str	r3, [sp, #0]
 8005b1e:	462a      	mov	r2, r5
 8005b20:	4b05      	ldr	r3, [pc, #20]	@ (8005b38 <_svfiprintf_r+0x1f0>)
 8005b22:	a904      	add	r1, sp, #16
 8005b24:	4638      	mov	r0, r7
 8005b26:	f000 f879 	bl	8005c1c <_printf_i>
 8005b2a:	e7ed      	b.n	8005b08 <_svfiprintf_r+0x1c0>
 8005b2c:	08005f9c 	.word	0x08005f9c
 8005b30:	08005fa6 	.word	0x08005fa6
 8005b34:	00000000 	.word	0x00000000
 8005b38:	08005891 	.word	0x08005891
 8005b3c:	08005fa2 	.word	0x08005fa2

08005b40 <_printf_common>:
 8005b40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b44:	4616      	mov	r6, r2
 8005b46:	4698      	mov	r8, r3
 8005b48:	688a      	ldr	r2, [r1, #8]
 8005b4a:	690b      	ldr	r3, [r1, #16]
 8005b4c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005b50:	4293      	cmp	r3, r2
 8005b52:	bfb8      	it	lt
 8005b54:	4613      	movlt	r3, r2
 8005b56:	6033      	str	r3, [r6, #0]
 8005b58:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005b5c:	4607      	mov	r7, r0
 8005b5e:	460c      	mov	r4, r1
 8005b60:	b10a      	cbz	r2, 8005b66 <_printf_common+0x26>
 8005b62:	3301      	adds	r3, #1
 8005b64:	6033      	str	r3, [r6, #0]
 8005b66:	6823      	ldr	r3, [r4, #0]
 8005b68:	0699      	lsls	r1, r3, #26
 8005b6a:	bf42      	ittt	mi
 8005b6c:	6833      	ldrmi	r3, [r6, #0]
 8005b6e:	3302      	addmi	r3, #2
 8005b70:	6033      	strmi	r3, [r6, #0]
 8005b72:	6825      	ldr	r5, [r4, #0]
 8005b74:	f015 0506 	ands.w	r5, r5, #6
 8005b78:	d106      	bne.n	8005b88 <_printf_common+0x48>
 8005b7a:	f104 0a19 	add.w	sl, r4, #25
 8005b7e:	68e3      	ldr	r3, [r4, #12]
 8005b80:	6832      	ldr	r2, [r6, #0]
 8005b82:	1a9b      	subs	r3, r3, r2
 8005b84:	42ab      	cmp	r3, r5
 8005b86:	dc26      	bgt.n	8005bd6 <_printf_common+0x96>
 8005b88:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005b8c:	6822      	ldr	r2, [r4, #0]
 8005b8e:	3b00      	subs	r3, #0
 8005b90:	bf18      	it	ne
 8005b92:	2301      	movne	r3, #1
 8005b94:	0692      	lsls	r2, r2, #26
 8005b96:	d42b      	bmi.n	8005bf0 <_printf_common+0xb0>
 8005b98:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005b9c:	4641      	mov	r1, r8
 8005b9e:	4638      	mov	r0, r7
 8005ba0:	47c8      	blx	r9
 8005ba2:	3001      	adds	r0, #1
 8005ba4:	d01e      	beq.n	8005be4 <_printf_common+0xa4>
 8005ba6:	6823      	ldr	r3, [r4, #0]
 8005ba8:	6922      	ldr	r2, [r4, #16]
 8005baa:	f003 0306 	and.w	r3, r3, #6
 8005bae:	2b04      	cmp	r3, #4
 8005bb0:	bf02      	ittt	eq
 8005bb2:	68e5      	ldreq	r5, [r4, #12]
 8005bb4:	6833      	ldreq	r3, [r6, #0]
 8005bb6:	1aed      	subeq	r5, r5, r3
 8005bb8:	68a3      	ldr	r3, [r4, #8]
 8005bba:	bf0c      	ite	eq
 8005bbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005bc0:	2500      	movne	r5, #0
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	bfc4      	itt	gt
 8005bc6:	1a9b      	subgt	r3, r3, r2
 8005bc8:	18ed      	addgt	r5, r5, r3
 8005bca:	2600      	movs	r6, #0
 8005bcc:	341a      	adds	r4, #26
 8005bce:	42b5      	cmp	r5, r6
 8005bd0:	d11a      	bne.n	8005c08 <_printf_common+0xc8>
 8005bd2:	2000      	movs	r0, #0
 8005bd4:	e008      	b.n	8005be8 <_printf_common+0xa8>
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	4652      	mov	r2, sl
 8005bda:	4641      	mov	r1, r8
 8005bdc:	4638      	mov	r0, r7
 8005bde:	47c8      	blx	r9
 8005be0:	3001      	adds	r0, #1
 8005be2:	d103      	bne.n	8005bec <_printf_common+0xac>
 8005be4:	f04f 30ff 	mov.w	r0, #4294967295
 8005be8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bec:	3501      	adds	r5, #1
 8005bee:	e7c6      	b.n	8005b7e <_printf_common+0x3e>
 8005bf0:	18e1      	adds	r1, r4, r3
 8005bf2:	1c5a      	adds	r2, r3, #1
 8005bf4:	2030      	movs	r0, #48	@ 0x30
 8005bf6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005bfa:	4422      	add	r2, r4
 8005bfc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005c00:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005c04:	3302      	adds	r3, #2
 8005c06:	e7c7      	b.n	8005b98 <_printf_common+0x58>
 8005c08:	2301      	movs	r3, #1
 8005c0a:	4622      	mov	r2, r4
 8005c0c:	4641      	mov	r1, r8
 8005c0e:	4638      	mov	r0, r7
 8005c10:	47c8      	blx	r9
 8005c12:	3001      	adds	r0, #1
 8005c14:	d0e6      	beq.n	8005be4 <_printf_common+0xa4>
 8005c16:	3601      	adds	r6, #1
 8005c18:	e7d9      	b.n	8005bce <_printf_common+0x8e>
	...

08005c1c <_printf_i>:
 8005c1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c20:	7e0f      	ldrb	r7, [r1, #24]
 8005c22:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005c24:	2f78      	cmp	r7, #120	@ 0x78
 8005c26:	4691      	mov	r9, r2
 8005c28:	4680      	mov	r8, r0
 8005c2a:	460c      	mov	r4, r1
 8005c2c:	469a      	mov	sl, r3
 8005c2e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005c32:	d807      	bhi.n	8005c44 <_printf_i+0x28>
 8005c34:	2f62      	cmp	r7, #98	@ 0x62
 8005c36:	d80a      	bhi.n	8005c4e <_printf_i+0x32>
 8005c38:	2f00      	cmp	r7, #0
 8005c3a:	f000 80d2 	beq.w	8005de2 <_printf_i+0x1c6>
 8005c3e:	2f58      	cmp	r7, #88	@ 0x58
 8005c40:	f000 80b9 	beq.w	8005db6 <_printf_i+0x19a>
 8005c44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c48:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005c4c:	e03a      	b.n	8005cc4 <_printf_i+0xa8>
 8005c4e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005c52:	2b15      	cmp	r3, #21
 8005c54:	d8f6      	bhi.n	8005c44 <_printf_i+0x28>
 8005c56:	a101      	add	r1, pc, #4	@ (adr r1, 8005c5c <_printf_i+0x40>)
 8005c58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c5c:	08005cb5 	.word	0x08005cb5
 8005c60:	08005cc9 	.word	0x08005cc9
 8005c64:	08005c45 	.word	0x08005c45
 8005c68:	08005c45 	.word	0x08005c45
 8005c6c:	08005c45 	.word	0x08005c45
 8005c70:	08005c45 	.word	0x08005c45
 8005c74:	08005cc9 	.word	0x08005cc9
 8005c78:	08005c45 	.word	0x08005c45
 8005c7c:	08005c45 	.word	0x08005c45
 8005c80:	08005c45 	.word	0x08005c45
 8005c84:	08005c45 	.word	0x08005c45
 8005c88:	08005dc9 	.word	0x08005dc9
 8005c8c:	08005cf3 	.word	0x08005cf3
 8005c90:	08005d83 	.word	0x08005d83
 8005c94:	08005c45 	.word	0x08005c45
 8005c98:	08005c45 	.word	0x08005c45
 8005c9c:	08005deb 	.word	0x08005deb
 8005ca0:	08005c45 	.word	0x08005c45
 8005ca4:	08005cf3 	.word	0x08005cf3
 8005ca8:	08005c45 	.word	0x08005c45
 8005cac:	08005c45 	.word	0x08005c45
 8005cb0:	08005d8b 	.word	0x08005d8b
 8005cb4:	6833      	ldr	r3, [r6, #0]
 8005cb6:	1d1a      	adds	r2, r3, #4
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	6032      	str	r2, [r6, #0]
 8005cbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005cc0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	e09d      	b.n	8005e04 <_printf_i+0x1e8>
 8005cc8:	6833      	ldr	r3, [r6, #0]
 8005cca:	6820      	ldr	r0, [r4, #0]
 8005ccc:	1d19      	adds	r1, r3, #4
 8005cce:	6031      	str	r1, [r6, #0]
 8005cd0:	0606      	lsls	r6, r0, #24
 8005cd2:	d501      	bpl.n	8005cd8 <_printf_i+0xbc>
 8005cd4:	681d      	ldr	r5, [r3, #0]
 8005cd6:	e003      	b.n	8005ce0 <_printf_i+0xc4>
 8005cd8:	0645      	lsls	r5, r0, #25
 8005cda:	d5fb      	bpl.n	8005cd4 <_printf_i+0xb8>
 8005cdc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005ce0:	2d00      	cmp	r5, #0
 8005ce2:	da03      	bge.n	8005cec <_printf_i+0xd0>
 8005ce4:	232d      	movs	r3, #45	@ 0x2d
 8005ce6:	426d      	negs	r5, r5
 8005ce8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005cec:	4859      	ldr	r0, [pc, #356]	@ (8005e54 <_printf_i+0x238>)
 8005cee:	230a      	movs	r3, #10
 8005cf0:	e011      	b.n	8005d16 <_printf_i+0xfa>
 8005cf2:	6821      	ldr	r1, [r4, #0]
 8005cf4:	6833      	ldr	r3, [r6, #0]
 8005cf6:	0608      	lsls	r0, r1, #24
 8005cf8:	f853 5b04 	ldr.w	r5, [r3], #4
 8005cfc:	d402      	bmi.n	8005d04 <_printf_i+0xe8>
 8005cfe:	0649      	lsls	r1, r1, #25
 8005d00:	bf48      	it	mi
 8005d02:	b2ad      	uxthmi	r5, r5
 8005d04:	2f6f      	cmp	r7, #111	@ 0x6f
 8005d06:	4853      	ldr	r0, [pc, #332]	@ (8005e54 <_printf_i+0x238>)
 8005d08:	6033      	str	r3, [r6, #0]
 8005d0a:	bf14      	ite	ne
 8005d0c:	230a      	movne	r3, #10
 8005d0e:	2308      	moveq	r3, #8
 8005d10:	2100      	movs	r1, #0
 8005d12:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005d16:	6866      	ldr	r6, [r4, #4]
 8005d18:	60a6      	str	r6, [r4, #8]
 8005d1a:	2e00      	cmp	r6, #0
 8005d1c:	bfa2      	ittt	ge
 8005d1e:	6821      	ldrge	r1, [r4, #0]
 8005d20:	f021 0104 	bicge.w	r1, r1, #4
 8005d24:	6021      	strge	r1, [r4, #0]
 8005d26:	b90d      	cbnz	r5, 8005d2c <_printf_i+0x110>
 8005d28:	2e00      	cmp	r6, #0
 8005d2a:	d04b      	beq.n	8005dc4 <_printf_i+0x1a8>
 8005d2c:	4616      	mov	r6, r2
 8005d2e:	fbb5 f1f3 	udiv	r1, r5, r3
 8005d32:	fb03 5711 	mls	r7, r3, r1, r5
 8005d36:	5dc7      	ldrb	r7, [r0, r7]
 8005d38:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005d3c:	462f      	mov	r7, r5
 8005d3e:	42bb      	cmp	r3, r7
 8005d40:	460d      	mov	r5, r1
 8005d42:	d9f4      	bls.n	8005d2e <_printf_i+0x112>
 8005d44:	2b08      	cmp	r3, #8
 8005d46:	d10b      	bne.n	8005d60 <_printf_i+0x144>
 8005d48:	6823      	ldr	r3, [r4, #0]
 8005d4a:	07df      	lsls	r7, r3, #31
 8005d4c:	d508      	bpl.n	8005d60 <_printf_i+0x144>
 8005d4e:	6923      	ldr	r3, [r4, #16]
 8005d50:	6861      	ldr	r1, [r4, #4]
 8005d52:	4299      	cmp	r1, r3
 8005d54:	bfde      	ittt	le
 8005d56:	2330      	movle	r3, #48	@ 0x30
 8005d58:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005d5c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005d60:	1b92      	subs	r2, r2, r6
 8005d62:	6122      	str	r2, [r4, #16]
 8005d64:	f8cd a000 	str.w	sl, [sp]
 8005d68:	464b      	mov	r3, r9
 8005d6a:	aa03      	add	r2, sp, #12
 8005d6c:	4621      	mov	r1, r4
 8005d6e:	4640      	mov	r0, r8
 8005d70:	f7ff fee6 	bl	8005b40 <_printf_common>
 8005d74:	3001      	adds	r0, #1
 8005d76:	d14a      	bne.n	8005e0e <_printf_i+0x1f2>
 8005d78:	f04f 30ff 	mov.w	r0, #4294967295
 8005d7c:	b004      	add	sp, #16
 8005d7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d82:	6823      	ldr	r3, [r4, #0]
 8005d84:	f043 0320 	orr.w	r3, r3, #32
 8005d88:	6023      	str	r3, [r4, #0]
 8005d8a:	4833      	ldr	r0, [pc, #204]	@ (8005e58 <_printf_i+0x23c>)
 8005d8c:	2778      	movs	r7, #120	@ 0x78
 8005d8e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005d92:	6823      	ldr	r3, [r4, #0]
 8005d94:	6831      	ldr	r1, [r6, #0]
 8005d96:	061f      	lsls	r7, r3, #24
 8005d98:	f851 5b04 	ldr.w	r5, [r1], #4
 8005d9c:	d402      	bmi.n	8005da4 <_printf_i+0x188>
 8005d9e:	065f      	lsls	r7, r3, #25
 8005da0:	bf48      	it	mi
 8005da2:	b2ad      	uxthmi	r5, r5
 8005da4:	6031      	str	r1, [r6, #0]
 8005da6:	07d9      	lsls	r1, r3, #31
 8005da8:	bf44      	itt	mi
 8005daa:	f043 0320 	orrmi.w	r3, r3, #32
 8005dae:	6023      	strmi	r3, [r4, #0]
 8005db0:	b11d      	cbz	r5, 8005dba <_printf_i+0x19e>
 8005db2:	2310      	movs	r3, #16
 8005db4:	e7ac      	b.n	8005d10 <_printf_i+0xf4>
 8005db6:	4827      	ldr	r0, [pc, #156]	@ (8005e54 <_printf_i+0x238>)
 8005db8:	e7e9      	b.n	8005d8e <_printf_i+0x172>
 8005dba:	6823      	ldr	r3, [r4, #0]
 8005dbc:	f023 0320 	bic.w	r3, r3, #32
 8005dc0:	6023      	str	r3, [r4, #0]
 8005dc2:	e7f6      	b.n	8005db2 <_printf_i+0x196>
 8005dc4:	4616      	mov	r6, r2
 8005dc6:	e7bd      	b.n	8005d44 <_printf_i+0x128>
 8005dc8:	6833      	ldr	r3, [r6, #0]
 8005dca:	6825      	ldr	r5, [r4, #0]
 8005dcc:	6961      	ldr	r1, [r4, #20]
 8005dce:	1d18      	adds	r0, r3, #4
 8005dd0:	6030      	str	r0, [r6, #0]
 8005dd2:	062e      	lsls	r6, r5, #24
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	d501      	bpl.n	8005ddc <_printf_i+0x1c0>
 8005dd8:	6019      	str	r1, [r3, #0]
 8005dda:	e002      	b.n	8005de2 <_printf_i+0x1c6>
 8005ddc:	0668      	lsls	r0, r5, #25
 8005dde:	d5fb      	bpl.n	8005dd8 <_printf_i+0x1bc>
 8005de0:	8019      	strh	r1, [r3, #0]
 8005de2:	2300      	movs	r3, #0
 8005de4:	6123      	str	r3, [r4, #16]
 8005de6:	4616      	mov	r6, r2
 8005de8:	e7bc      	b.n	8005d64 <_printf_i+0x148>
 8005dea:	6833      	ldr	r3, [r6, #0]
 8005dec:	1d1a      	adds	r2, r3, #4
 8005dee:	6032      	str	r2, [r6, #0]
 8005df0:	681e      	ldr	r6, [r3, #0]
 8005df2:	6862      	ldr	r2, [r4, #4]
 8005df4:	2100      	movs	r1, #0
 8005df6:	4630      	mov	r0, r6
 8005df8:	f7fa f9ea 	bl	80001d0 <memchr>
 8005dfc:	b108      	cbz	r0, 8005e02 <_printf_i+0x1e6>
 8005dfe:	1b80      	subs	r0, r0, r6
 8005e00:	6060      	str	r0, [r4, #4]
 8005e02:	6863      	ldr	r3, [r4, #4]
 8005e04:	6123      	str	r3, [r4, #16]
 8005e06:	2300      	movs	r3, #0
 8005e08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e0c:	e7aa      	b.n	8005d64 <_printf_i+0x148>
 8005e0e:	6923      	ldr	r3, [r4, #16]
 8005e10:	4632      	mov	r2, r6
 8005e12:	4649      	mov	r1, r9
 8005e14:	4640      	mov	r0, r8
 8005e16:	47d0      	blx	sl
 8005e18:	3001      	adds	r0, #1
 8005e1a:	d0ad      	beq.n	8005d78 <_printf_i+0x15c>
 8005e1c:	6823      	ldr	r3, [r4, #0]
 8005e1e:	079b      	lsls	r3, r3, #30
 8005e20:	d413      	bmi.n	8005e4a <_printf_i+0x22e>
 8005e22:	68e0      	ldr	r0, [r4, #12]
 8005e24:	9b03      	ldr	r3, [sp, #12]
 8005e26:	4298      	cmp	r0, r3
 8005e28:	bfb8      	it	lt
 8005e2a:	4618      	movlt	r0, r3
 8005e2c:	e7a6      	b.n	8005d7c <_printf_i+0x160>
 8005e2e:	2301      	movs	r3, #1
 8005e30:	4632      	mov	r2, r6
 8005e32:	4649      	mov	r1, r9
 8005e34:	4640      	mov	r0, r8
 8005e36:	47d0      	blx	sl
 8005e38:	3001      	adds	r0, #1
 8005e3a:	d09d      	beq.n	8005d78 <_printf_i+0x15c>
 8005e3c:	3501      	adds	r5, #1
 8005e3e:	68e3      	ldr	r3, [r4, #12]
 8005e40:	9903      	ldr	r1, [sp, #12]
 8005e42:	1a5b      	subs	r3, r3, r1
 8005e44:	42ab      	cmp	r3, r5
 8005e46:	dcf2      	bgt.n	8005e2e <_printf_i+0x212>
 8005e48:	e7eb      	b.n	8005e22 <_printf_i+0x206>
 8005e4a:	2500      	movs	r5, #0
 8005e4c:	f104 0619 	add.w	r6, r4, #25
 8005e50:	e7f5      	b.n	8005e3e <_printf_i+0x222>
 8005e52:	bf00      	nop
 8005e54:	08005fad 	.word	0x08005fad
 8005e58:	08005fbe 	.word	0x08005fbe

08005e5c <memmove>:
 8005e5c:	4288      	cmp	r0, r1
 8005e5e:	b510      	push	{r4, lr}
 8005e60:	eb01 0402 	add.w	r4, r1, r2
 8005e64:	d902      	bls.n	8005e6c <memmove+0x10>
 8005e66:	4284      	cmp	r4, r0
 8005e68:	4623      	mov	r3, r4
 8005e6a:	d807      	bhi.n	8005e7c <memmove+0x20>
 8005e6c:	1e43      	subs	r3, r0, #1
 8005e6e:	42a1      	cmp	r1, r4
 8005e70:	d008      	beq.n	8005e84 <memmove+0x28>
 8005e72:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005e76:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005e7a:	e7f8      	b.n	8005e6e <memmove+0x12>
 8005e7c:	4402      	add	r2, r0
 8005e7e:	4601      	mov	r1, r0
 8005e80:	428a      	cmp	r2, r1
 8005e82:	d100      	bne.n	8005e86 <memmove+0x2a>
 8005e84:	bd10      	pop	{r4, pc}
 8005e86:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005e8a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005e8e:	e7f7      	b.n	8005e80 <memmove+0x24>

08005e90 <_sbrk_r>:
 8005e90:	b538      	push	{r3, r4, r5, lr}
 8005e92:	4d06      	ldr	r5, [pc, #24]	@ (8005eac <_sbrk_r+0x1c>)
 8005e94:	2300      	movs	r3, #0
 8005e96:	4604      	mov	r4, r0
 8005e98:	4608      	mov	r0, r1
 8005e9a:	602b      	str	r3, [r5, #0]
 8005e9c:	f7fb fa84 	bl	80013a8 <_sbrk>
 8005ea0:	1c43      	adds	r3, r0, #1
 8005ea2:	d102      	bne.n	8005eaa <_sbrk_r+0x1a>
 8005ea4:	682b      	ldr	r3, [r5, #0]
 8005ea6:	b103      	cbz	r3, 8005eaa <_sbrk_r+0x1a>
 8005ea8:	6023      	str	r3, [r4, #0]
 8005eaa:	bd38      	pop	{r3, r4, r5, pc}
 8005eac:	200004cc 	.word	0x200004cc

08005eb0 <memcpy>:
 8005eb0:	440a      	add	r2, r1
 8005eb2:	4291      	cmp	r1, r2
 8005eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8005eb8:	d100      	bne.n	8005ebc <memcpy+0xc>
 8005eba:	4770      	bx	lr
 8005ebc:	b510      	push	{r4, lr}
 8005ebe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ec2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ec6:	4291      	cmp	r1, r2
 8005ec8:	d1f9      	bne.n	8005ebe <memcpy+0xe>
 8005eca:	bd10      	pop	{r4, pc}

08005ecc <_realloc_r>:
 8005ecc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ed0:	4680      	mov	r8, r0
 8005ed2:	4615      	mov	r5, r2
 8005ed4:	460c      	mov	r4, r1
 8005ed6:	b921      	cbnz	r1, 8005ee2 <_realloc_r+0x16>
 8005ed8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005edc:	4611      	mov	r1, r2
 8005ede:	f7ff bc4b 	b.w	8005778 <_malloc_r>
 8005ee2:	b92a      	cbnz	r2, 8005ef0 <_realloc_r+0x24>
 8005ee4:	f7ff fbdc 	bl	80056a0 <_free_r>
 8005ee8:	2400      	movs	r4, #0
 8005eea:	4620      	mov	r0, r4
 8005eec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ef0:	f000 f81a 	bl	8005f28 <_malloc_usable_size_r>
 8005ef4:	4285      	cmp	r5, r0
 8005ef6:	4606      	mov	r6, r0
 8005ef8:	d802      	bhi.n	8005f00 <_realloc_r+0x34>
 8005efa:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005efe:	d8f4      	bhi.n	8005eea <_realloc_r+0x1e>
 8005f00:	4629      	mov	r1, r5
 8005f02:	4640      	mov	r0, r8
 8005f04:	f7ff fc38 	bl	8005778 <_malloc_r>
 8005f08:	4607      	mov	r7, r0
 8005f0a:	2800      	cmp	r0, #0
 8005f0c:	d0ec      	beq.n	8005ee8 <_realloc_r+0x1c>
 8005f0e:	42b5      	cmp	r5, r6
 8005f10:	462a      	mov	r2, r5
 8005f12:	4621      	mov	r1, r4
 8005f14:	bf28      	it	cs
 8005f16:	4632      	movcs	r2, r6
 8005f18:	f7ff ffca 	bl	8005eb0 <memcpy>
 8005f1c:	4621      	mov	r1, r4
 8005f1e:	4640      	mov	r0, r8
 8005f20:	f7ff fbbe 	bl	80056a0 <_free_r>
 8005f24:	463c      	mov	r4, r7
 8005f26:	e7e0      	b.n	8005eea <_realloc_r+0x1e>

08005f28 <_malloc_usable_size_r>:
 8005f28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f2c:	1f18      	subs	r0, r3, #4
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	bfbc      	itt	lt
 8005f32:	580b      	ldrlt	r3, [r1, r0]
 8005f34:	18c0      	addlt	r0, r0, r3
 8005f36:	4770      	bx	lr

08005f38 <_init>:
 8005f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f3a:	bf00      	nop
 8005f3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f3e:	bc08      	pop	{r3}
 8005f40:	469e      	mov	lr, r3
 8005f42:	4770      	bx	lr

08005f44 <_fini>:
 8005f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f46:	bf00      	nop
 8005f48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f4a:	bc08      	pop	{r3}
 8005f4c:	469e      	mov	lr, r3
 8005f4e:	4770      	bx	lr
