

================================================================
== Vitis HLS Report for 'RNI_Pipeline_WEIGHTS_LOOP'
================================================================
* Date:           Wed Jun 26 20:09:50 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.919 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65537|  20.000 ns|  0.655 ms|    2|  65537|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- WEIGHTS_LOOP  |        0|    65535|         2|          1|          1|  0 ~ 65535|       yes|
        +----------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    177|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      99|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      99|    222|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln78_fu_145_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln80_fu_177_p2     |         +|   0|  0|  23|          16|          16|
    |and_ln80_fu_167_p2     |       and|   0|  0|   8|           8|           8|
    |icmp_ln78_fu_131_p2    |      icmp|   0|  0|  71|          64|          64|
    |select_ln80_fu_159_p3  |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 177|         154|          93|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |conv4_i11_i_fu_46        |   9|          2|   16|         32|
    |weight_index_2_fu_50     |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   83|        166|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |conv4_i11_i_fu_46         |  16|   0|   16|          0|
    |weight_index_2_fu_50      |  64|   0|   64|          0|
    |zext_ln78_1_cast_reg_207  |  15|   0|   64|         49|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  99|   0|  148|         49|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP|  return value|
|zext_ln78               |   in|   15|     ap_none|                  zext_ln78|        scalar|
|zext_ln77               |   in|    1|     ap_none|                  zext_ln77|        scalar|
|zext_ln78_1             |   in|   15|     ap_none|                zext_ln78_1|        scalar|
|input_list_address0     |  out|    3|   ap_memory|                 input_list|         array|
|input_list_ce0          |  out|    1|   ap_memory|                 input_list|         array|
|input_list_q0           |   in|    1|   ap_memory|                 input_list|         array|
|conv4_i11_i_out         |  out|   16|      ap_vld|            conv4_i11_i_out|       pointer|
|conv4_i11_i_out_ap_vld  |  out|    1|      ap_vld|            conv4_i11_i_out|       pointer|
|WEIGHTS_address0        |  out|   15|   ap_memory|                    WEIGHTS|         array|
|WEIGHTS_ce0             |  out|    1|   ap_memory|                    WEIGHTS|         array|
|WEIGHTS_q0              |   in|    8|   ap_memory|                    WEIGHTS|         array|
+------------------------+-----+-----+------------+---------------------------+--------------+

