Acosta, R. 2006. Embedded systems gallery. http://www.eetimes.com/design/automotive-design/4004589/Verification-challenges-of-embedded-memory-devices.
Ascia, G., Catania, V., and Palesi, M. 2001. Parameterised system design based on genetic algorithms. In Proceedings of the ACM 2nd International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES).
Oren Avissar , Rajeev Barua , Dave Stewart, Heterogeneous memory management for embedded systems, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA[doi>10.1145/502217.502223]
Benini, L., Macchiarulo, L., Macii, A., and Poncino, M. 2002. Layout driven memory synthesis for embededed systems-on-chip. In Proceedings of the ACM 3rd International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES).
Yun Cao , Hiroyuki Tomiyama , Takanori Okuma , Hiroto Yasuura, Data memory design considering effective bitwidth for low-energy embedded systems, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan[doi>10.1145/581199.581245]
Deb, K. 1996. Multi-objective evolutionary algorithms: Introducing bias among pareto-optimal solutions. Tech. rep., IIT Kanpur.
Jason D. Hiser , Jack W. Davidson, EMBARC: an efficient memory bank assignment algorithm for retargetable compilers, Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 11-13, 2004, Washington, DC, USA[doi>10.1145/997163.997190]
Pradip K. Jha , Nikil D. Dutt, Library Mapping for Memories, Proceedings of the 1997 European conference on Design and Test, p.288, March 17-20, 1997
Ko, M., and Bhattacharyya, S. 2003. Data partitioning for DSP software synthesis. In Proceedings of the International Workshop on Software and Compilers for Embedded Processors.
R. Leupers , D. Kotte, Variable partitioning for dual memory bank DSPs, Proceedings of the Acoustics, Speech, and Signal Processing, 200. on IEEE International Conference, p.1121-1124, May 07-11, 2001[doi>10.1109/ICASSP.2001.941118]
Maurizio Palesi , Tony Givargis, Multi-objective design space exploration using genetic algorithms, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado[doi>10.1145/774789.774804]
Preeti Ranjan Panda , Alexandru Nicolau , Nikil Dutt, Memory Issues in Embedded Systems-on-Chip: Optimizations and Exploration, Kluwer Academic Publishers, Norwell, MA, 1998
Preeti Ranjan Panda , Nikil D. Dutt , Alexandru Nicolau, On-chip vs. off-chip memory: the data partitioning problem in embedded processor-based systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.3, p.682-704, July 2000[doi>10.1145/348019.348570]
T. S. Rajesh Kumar , R. Govindarajan , C. P. Ravi Kumar, Optimal Code and Data Layout in Embedded Systems, Proceedings of the 16th International Conference on VLSI Design, p.573, January 04-08, 2003
Rajesh Kumar, T.S. 2008. On-Chip Memory Architecture Exploration of Embedded System on Chip . Ph.D. Thesis, Supercomputer Education & Research Centre, Indian Institute of Science, Bangalore 560012, India.
Mazen A. R. Saghir , Paul Chow , Corinna G. Lee, Exploiting dual data-memory banks in digital signal processors, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.234-243, October 01-04, 1996, Cambridge, Massachusetts, USA[doi>10.1145/237090.237193]
Herman Schmit , Donald E. Thomas, Array mapping in behavioral synthesis, Proceedings of the 8th international symposium on System synthesis, p.90-95, September 13-15, 1995, Cannes, France[doi>10.1145/224486.224508]
SEMATECH. 2001. International technology roadmap for semiconductors. SEMATECH, Austin TX.
Jaewon Seo , Taewhan Kim , Preeti R. Panda, An integrated algorithm for memory allocation and assignment in high-level synthesis, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514072]
Jaewon Seo , Taewhan Kim , Preeti Ranjan Panda, Memory allocation and mapping in high-level synthesis: an integrated approach, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.5, p.928-938, October 2003[doi>10.1109/TVLSI.2003.817116]
Jan SjÃ¶din , Carl von Platen, Storage allocation for embedded processors, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA[doi>10.1145/502217.502221]
Sundararajan Sriram , Shuvra S. Bhattacharyya, Embedded Multiprocessors: Scheduling and Synchronization, Marcel Dekker, Inc., New York, NY, 2000
Sundaram Anantharaman , Santosh Pande, An Efficient Data Partitioning Method for Limited Memory Embedded Systems, Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems, p.108-222, June 01, 1998
Radoslaw Szymanek , Francky Catthoor , Krzysztof Kuchcinski, Time-Energy Design Space Exploration for Multi-Layer Memory Architectures, Proceedings of the conference on Design, automation and test in Europe, p.10318, February 16-20, 2004
Texas Instruments 2001. TMS320C55x DSP CPU Reference Guide. Texas Instruments, http://dspvillage.ti.com/docs/dspproducthome.html.
Sumesh Udayakumaran , Angel Dominguez , Rajeev Barua, Dynamic allocation for scratch-pad memory using compile-time decisions, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.2, p.472-511, May 2006[doi>10.1145/1151074.1151085]
