{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "home_castle-versions_castle-6_specification.txt"}, "page_content": "Castle 6 specification\nProcessing performance\nCastle 6 is based on AMD(formerly Xilinx)Zynq Ultrascale+ MPSoC \ndevices.TheUltrascale+ MPSoC is part of a SoM (System on Module) boardfromTrenz \nElectronicTE08xxfamilythat can be plugged on the C6 base PCB.System \nscalabilityisbased on different SoMs equipped with different Ultrascale+ MPSoC \ndevices likeZU4EG,ZU7EV,ZU9EG.\nCastle 6 is based on AMD(formerly Xilinx)Zynq Ultrascale+ MPSoC devices.\nCastle 6 is based on AMD(formerly Xilinx)Zynq Ultrascale+ MPSoC devices.\nTheUltrascale+ MPSoC is part of a SoM (System on Module) boardfromTrenz \nElectronicTE08xxfamilythat can be plugged on the C6 base PCB.\nTheUltrascale+ MPSoC is part of a SoM (System on Module) boardfromTrenz \nElectronicTE08xxfamilythat can be plugged on the C6 base PCB.\nSystem scalabilityisbased on different SoMs equipped with different Ultrascale+ \nMPSoC devices likeZU4EG,ZU7EV,ZU9EG.\nSystem scalabilityisbased on different SoMs equipped with different Ultrascale+ \nMPSoC devices likeZU4EG,ZU7EV,ZU9EG.\nI/Os of Base PCB\n1\u00d7 RS485 (full duplex)2\u00d7 RS2321\u00d7 trigger input2\u00d7 trigger output (for PS and PL \ndomains)JTAG interface and serial console for Castle DebuggingGlobal Clock \nInterfaceI2CCAN (inter PIM and PC communication)\n1\u00d7 RS485 (full duplex)\n1\u00d7 RS485 (full duplex)\n2\u00d7 RS232\n2\u00d7 RS232\n1\u00d7 trigger input\n1\u00d7 trigger input\n2\u00d7 trigger output (for PS and PL domains)\n2\u00d7 trigger output (for PS and PL domains)\nJTAG interface and serial console for Castle Debugging\nJTAG interface and serial console for Castle Debugging\nGlobal Clock Interface\nGlobal Clock Interface\nI2C\nI2C\nCAN (inter PIM and PC communication)\nCAN (inter PIM and PC communication)\nInterfaces of the standard BIP (Bus Interface PCB)\nSupports multiple communication interfaces on the Bus Interface PCB. All bus lines \ncan be stimulated to error conditions (shortcuts, open load, ...)\n1 x SPE (Single Pair Ethernet) 2,5 ... 10 Gbit2 x SPE 100/1000 Mbit1 x SPE 10 Mbit4 \n\u00d7 CAN4\u00d7 LIN2\u00d7 Flexray\n1 x SPE (Single Pair Ethernet) 2,5 ... 10 Gbit\n1 x SPE (Single Pair Ethernet) 2,5 ... 10 Gbit\n2 x SPE 100/1000 Mbit\n2 x SPE 100/1000 Mbit\n1 x SPE 10 Mbit\n1 x SPE 10 Mbit\n4 \u00d7 CAN\n4 \u00d7 CAN\n4\u00d7 LIN\n4\u00d7 LIN\n2\u00d7 Flexray\n2\u00d7 Flexray\n! Not all of these interfaces are available at the same time!\n! The base PCB contains2 BIP slots!\nDBs (Daughter boards) for generic I/Os\nThe base PCB contains four slots where DBs can be plugged.\nThese DBs mainly contain generic I/Os like digital inputs / outputs, ADCs or DACs.\nThe I/Os of two of the DBs are available on the front side of the PIM (DUT \ninterface), while the I/Os of the two other DBs are available on the rear panel of \nthePIR(Product Interface Rack).\nAt the moment there are 3 variants:\n6e5997_DB6ANA16e5997_DB6ANA26e5997_DB6DIO1\n6e5997_DB6ANA1\n6e5997_DB6ANA1\n6e5997_DB6ANA2\n6e5997_DB6ANA2\n6e5997_DB6DIO1\n6e5997_DB6DIO1\nDUT Supply\n0 ... 20 Volt, 0 ... 15ACurrent measurement in 4 ranges from 40A to 50\u00b5A.Voltage \nmeasurement.Programmable supply voltage micro drops.\n0 ... 20 Volt, 0 ... 15A\n0 ... 20 Volt, 0 ... 15A\nCurrent measurement in 4 ranges from 40A to 50\u00b5A.\nCurrent measurement in 4 ranges from 40A to 50\u00b5A.\nVoltage measurement.\nVoltage measurement.\nProgrammable supply voltage micro drops.\nProgrammable supply voltage micro drops.\nCastle 6 test set up\nRefer tosectionMultiple rack configurationin Castle Test System - User Manual.", "type": "Document"}}