Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 30 10:00:11 2019
| Host         : 654F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file R_I_TOP_control_sets_placed.rpt
| Design       : R_I_TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    42 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|      3 |            1 |
|      5 |            1 |
|      6 |            1 |
|     12 |            1 |
|    16+ |           33 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1024 |          503 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+------------------------------------+------------------+------------------+----------------+
|          Clock Signal         |            Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------+------------------------------------+------------------+------------------+----------------+
|  cpu/PC/bbstub_douta[30]      |                                    |                  |                1 |              1 |
|  cpu/PC/bbstub_douta[26]      |                                    | cpu/PC/rt1       |                1 |              1 |
|  cpu/PC/bbstub_douta[30]_0[0] |                                    | cpu/PC/E[0]      |                1 |              1 |
|  cpu/clk_tmp                  |                                    |                  |                1 |              1 |
|  cpu/dec/ALU_OP_reg[1]_1      |                                    |                  |                1 |              1 |
|  cpu/PC/rd_reg[4]_i_1_0[0]    |                                    |                  |                1 |              3 |
|  cpu/PC/bbstub_douta[30]_0[0] |                                    |                  |                2 |              5 |
| ~clk_IBUF_BUFG                |                                    | rst_IBUF         |                1 |              6 |
|  cpu/PC/bbstub_douta[28][0]   |                                    |                  |                3 |             12 |
|  cpu/PC/E[0]                  |                                    |                  |                5 |             16 |
| ~clk_IBUF_BUFG                | cpu/dec/REG_Files[0][31]_i_4_2[0]  | rst_IBUF         |               15 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/REG_Files[13][31]_i_2_0[0] | rst_IBUF         |               12 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/REG_Files[0][31]_i_7_1[0]  | rst_IBUF         |               13 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/REG_Files[0][31]_i_8_0[0]  | rst_IBUF         |               14 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/REG_Files[0][31]_i_5_2[0]  | rst_IBUF         |                8 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/REG_Files[24][31]_i_2_3[0] | rst_IBUF         |               13 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/REG_Files[0][31]_i_7_3[0]  | rst_IBUF         |               13 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/REG_Files[0][31]_i_8_2[0]  | rst_IBUF         |               16 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/REG_Files[0][31]_i_7_2[0]  | rst_IBUF         |               15 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/REG_Files[24][31]_i_2_0[0] | rst_IBUF         |               23 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/Write_Reg_reg_1[0]         | rst_IBUF         |               17 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/Write_Reg_reg_2[0]         | rst_IBUF         |               12 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/REG_Files[24][31]_i_2_1[0] | rst_IBUF         |               17 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/REG_Files[0][31]_i_7_0[0]  | rst_IBUF         |               14 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/Write_Reg_reg_3[0]         | rst_IBUF         |               19 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/REG_Files[0][31]_i_4_1[0]  | rst_IBUF         |               15 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/Write_Reg_reg_4[0]         | rst_IBUF         |               12 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/Write_Reg_reg_5[0]         | rst_IBUF         |                9 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/REG_Files[25][31]_i_2_1[0] | rst_IBUF         |               23 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/REG_Files[0][31]_i_4_0[0]  | rst_IBUF         |               10 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/REG_Files[24][31]_i_2_2[0] | rst_IBUF         |               19 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/REG_Files[0][31]_i_5_1[0]  | rst_IBUF         |               15 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/REG_Files[0][31]_i_5_0[0]  | rst_IBUF         |               14 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/REG_Files[7][31]_i_2_0[0]  | rst_IBUF         |               18 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/Write_Reg_reg_0[0]         | rst_IBUF         |               16 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/REG_Files[0][31]_i_8_1[0]  | rst_IBUF         |               23 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/REG_Files[3][31]_i_2_0[0]  | rst_IBUF         |               18 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/REG_Files[0][31]_i_7_4[0]  | rst_IBUF         |               24 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/REG_Files[25][31]_i_2_0[0] | rst_IBUF         |               18 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/rd_reg[3]_0[0]             | rst_IBUF         |               17 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/rd_reg[2]_0[0]             | rst_IBUF         |               14 |             32 |
| ~clk_IBUF_BUFG                | cpu/dec/rd_reg[4]_0[0]             | rst_IBUF         |               17 |             32 |
+-------------------------------+------------------------------------+------------------+------------------+----------------+


