[CRU_BIGCORE0, cru]
@ = 0x0FD810000, 0x00002000

B0PLL_CON0 = 0x0000 ; B0PLL configuration register 0
> 15, 1, B0PLL_BP ; BYPASS: Bypass mode control signal.
= 1, BYPASS ; bypass mode is enabled. (FOUT = FIN).
= 0, NORMAL ; PLL operates normally.

> 0, 10, B0PLL_M ; M: Division value of the 10-bit programmable main-divider. PLL has to be reset if M value is changed. 64 <= pll_m <= 1023

B0PLL_CON1 = 0x0004 ; B0PLL configuration register 1
> 13, 1, B0PLL_RESETB ; RESETB: Power down control signal.
= 0, NORMAL ; RESETB=0 from 1, PLL starts its normal operation after lock time.
= 1, POWER_DOWN ; RESETB=1, power down mode is enabled and all digital blocks are reset.

> 6, 3, B0PLL_S ; Division value of the 3-bit programmable scaler. 0 <= pll_s <= 6
> 0, 6, B0PLL_P ; P: Division value of the 6-bit programmable pre-divider. PLL has to be reset if P value is changed. 1 <= pll_p <= 63

B0PLL_CON4 = 0x0010 ; B0PLL configuration register 4
> 15, 1, B0PLL_FSEL ; FSEL: Monitoring pin.
= 0, FREF ; FEED_OUT = FREF.
= 1, FEED ; FEED_OUT = FEED.

> 14, 1, B0PLL_FEED_EN ; FEED_EN: Monitoring pin.
= 0, DISABLED ; FEED_OUT is disabled.
= 1, ENABLED ; FEED_OUT is enabled.

> 4, 5, B0PLL_EXTAFC ; EXTAFC: Monitoring pin. If pll_afc_enb=1, AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.

> 3, 1, B0PLL_AFC_ENB ; AFC_ENB: Monitoring pin.
= 0, ENABLED ; AFC is enabled and VCO is calibrated automatically.
= 1, DISABLED ; AFC is disabled and VCO is calibrated manually by pll_extafc[4:0] for the test of VCO range.

> 1, 2, B0PLL_ICP ; Charge-pump current control signal.

B0PLL_CON5 = 0x0014 ; B0PLL configuration register 5
> 9, 2, B0PLL_LOCK_CON_DLY ; LOCK_CON_DLY: Lock detector setting of the detection resolution.
> 7, 2, B0PLL_LOCK_CON_OUT ; LOCK_CON_OUT: Lock detector setting of the output margin.
> 5, 2, B0PLL_LOCK_CON_IN ; LOCK_CON_IN: Lock detector setting of the input margin.
> 0, 1, B0PLL_FOUT_MASK ; FOUT_MASK: Scaler's re-initialization time control pin.

B0PLL_CON6 = 0x0018 ; B0PLL configuration register 6
> 15, 1, B0PLL_LOCK ; LOCK: PLL lock flag.
= 0, UNLOCKED ; PLL is unlocked.
= 1, LOCKED ; PLL is locked.

> 10, 5, B0PLL_AFC_CODE ; AFC_CODE: Monitoring pin. Output code of AFC(5 bits).

MODE_CON00 = 0x0280 ; Internal PLL mode select register
> 0, 2, CLK_B0PLL_MODE ; clk_b0pll_mux clock mux.
= 0, XIN_OSC0_FUNC
= 1, CLK_B0PLL
= 2, CLK_DEEPSLOW

CLKSEL_CON00 = 0x0300 ; Internal clock select and division register 0
> 13, 2, CLK_CORE_B0_SEL ; clk_core_b0 clock mux.
= 0, CLK_CORE_B0_UC
= 1, CLK_CORE_B0_CLEAN
= 2, CLK_CORE_B01_PVTPLL_T

> 8, 5, CLK_CORE_B0_UC_DIV ; Divide clk_core_b0_uc by (div_con + 1).

> 6, 2, CLK_CORE_B01_SRC_SEL ; clk_core_b01_src clock mux.
= 0, CLK_CORE_B01_SLOW_SRC
= 1, CLK_CORE_B01_GPLL_SRC
= 2, CLK_B0PLL

> 1, 5, CLK_CORE_B01_GPLL_SRC_DIV ; Divide clk_core_b01_gpll_src by (div_con + 1).

> 0, 1, CLK_CORE_B01_SLOW_SRC_SEL ; clk_core_b01_slow_src clock mux.
= 0, XIN_OSC0_FUNC
= 1, CLK_DEEPSLOW

CLKSEL_CON01 = 0x0304 ; Internal clock select and division register 1
> 14, 1, REFCLK_BIGCORE0_PVTPLL_SEL ; refclk_bigcore0_pvtpll clock mux.
= 0, CLK_CORE_B01
= 1, XIN_OSC0_FUNC

> 13, 1, CLK_TESTOUT_B0_SEL ; clk_testout_b0 clock mux.
= 0, CLK_B0PLL
= 1, CLK_CORE_B01_PVTPLL

> 7, 6, CLK_TESTOUT_B0_DIV ; Divide clk_testout_b0 by (div_con + 1).

> 5, 2, CLK_CORE_B1_SEL ; clk_core_b1 clock mux.
= 0, CLK_CORE_B1_UC
= 1, CLK_CORE_B1_CLEAN
= 2, CLK_CORE_B01_PVTPLL_T

> 0, 5, CLK_CORE_B1_UC_DIV ; Divide clk_core_b1_uc by (div_con + 1).

CLKSEL_CON02 = 0x0308 ; Internal clock select and division register 2
> 2, 1, CLK_CORE_B01_PVTPLL_T_SEL ; clk_core_b01_pvtpll_t clock mux.
= 0, CLK_DEEPSLOW
= 1, CLK_CORE_B01_PVTPLL

> 0, 2, PCLK_BIGCORE0_ROOT_SEL ; pclk_bigcore0_root clock mux.
= 0, CLK_MATRIX_100M_SRC
= 1, CLK_MATRIX_50M_SRC
= 2, XIN_OSC0_FUNC

GATE_CON00 = 0x0800 ; Internal clock gate and division register 0
> 15, 1, PCLK_BIGCORE0_BIU_EN ; pclk_bigcore0_biu clock gating control.
= 0, ENABLE
= 1, DISABLE

> 14, 1, PCLK_BIGCORE0_ROOT_EN ; pclk_bigcore0_root clock gating control.
= 0, ENABLE
= 1, DISABLE

> 13, 1, CLK_CORE_BIGCORE0_PVTM_EN ; clk_core_bigcore0_pvtm clock gating control.
= 0, ENABLE
= 1, DISABLE

> 12, 1, CLK_BIGCORE0_PVTM_EN ; clk_bigcore0_pvtm clock gating control.
= 0, ENABLE
= 1, DISABLE

> 11, 1, REFCLK_BIGCORE0_PVTPLL_EN ; refclk_bigcore0_pvtpll clock gating control.
= 0, ENABLE
= 1, DISABLE

> 10, 1, CLK_TESTOUT_B0_EN ; clk_testout_b0 clock gating control.
= 0, ENABLE
= 1, DISABLE

> 7, 1, CLK_CORE_B1_UC_EN ; clk_core_b1_uc clock gating control.
= 0, ENABLE
= 1, DISABLE

> 6, 1, CLK_CORE_B1_CLEAN_EN ; clk_core_b1_clean clock gating control.
= 0, ENABLE
= 1, DISABLE

> 3, 1, CLK_CORE_B0_UC_EN ; clk_core_b0_uc clock gating control.
= 0, ENABLE
= 1, DISABLE

> 2, 1, CLK_CORE_B0_CLEAN_EN ; clk_core_b0_clean clock gating control.
= 0, ENABLE
= 1, DISABLE

> 1, 1, CLK_CORE_B01_I_EN ; clk_core_b01_i clock gating control.
= 0, ENABLE
= 1, DISABLE

GATE_CON01 = 0x0804 ; Internal clock gate and division register 1
> 4, 1, CLK_24M_BIGCORE0_CPUBOOST_EN ; clk_24m_bigcore0_cpuboost clock gating control.
= 0, ENABLE
= 1, DISABLE

> 3, 1, PCLK_BIGCORE0_CPUBOOST_EN ; pclk_bigcore0_cpuboost clock gating control.
= 0, ENABLE
= 1, DISABLE

> 2, 1, PCLK_BIGCORE0_CRU_EN ; pclk_bigcore0_cru clock gating control.
= 0, ENABLE
= 1, DISABLE

> 1, 1, PCLK_BIGCORE0_GRF_EN ; pclk_bigcore0_grf clock gating control.
= 0, ENABLE
= 1, DISABLE

> 0, 1, PCLK_BIGCORE0_PVTM_EN ; pclk_bigcore0_pvtm clock gating control.
= 0, ENABLE
= 1, DISABLE

SOFTRST_CON00 = 0x0A00 ; Internal clock reset register 0
> 15, 1, PRESETN_BIGCORE0_BIU ; When high, reset relative logic
> 12, 1, RESETN_BIGCORE0_PVTM ; When high, reset relative logic
> 11, 1, RESETN_BIGCORE0_PVTPLL ; When high, reset relative logic
> 9, 1, NCORERESET_B1 ; When high, reset relative logic
> 8, 1, NCPUPORESET_B1 ; When high, reset relative logic
> 5, 1, NCORERESET_B0 ; When high, reset relative logic
> 4, 1, NCPUPORESET_B0 ; When high, reset relative logic

SOFTRST_CON01 = 0x0A04 ; Internal clock reset register 1
> 4, 1, RESETN_24M_BIGCORE0_CPUBOOST ; When high, reset relative logic
> 3, 1, PRESETN_BIGCORE0_CPUBOOST ; When high, reset relative logic
> 2, 1, PRESETN_BIGCORE0_CRU ; When high, reset relative logic
> 1, 1, PRESETN_BIGCORE0_GRF ; When high, reset relative logic
> 0, 1, PRESETN_BIGCORE0_PVTM ; When high, reset relative logic

SMOTH_DIVFREE_CON04 = 0x0CC0 ; Smoothdiv control register
> 16, 16, CLK_CORE_B0_UC_FREQ_KEEP ; freq_keep Cycles to keep every step.

> 15, 1, CLK_CORE_B0_UC_BYPASS ; bypass Division signal bypass.
= 1, BYPASS
= 0, USE ; Use Smoothdiv to control clock division.

> 14, 1, CLK_CORE_B0_UC_GATE_SMTH_EN ; gate_smth_en If trigger smoothdiv function when clk been gated.
= 1, ENABLE
= 0, DISABLE

> 13, 1, CLK_CORE_B0_UC_SMDIV_CLK_OFF ; smdiv_clk_off Turn off smoothdiv module clk.
= 1, TURN_OFF
= 0, TURN_ON

> 0, 5, CLK_CORE_B0_UC_STEP ; step Step of div from 0x1f to setting configuration.

SMOTH_DIVFREE_CON05 = 0x0CC4 ; Smoothdiv control register
> 16, 16, CLK_CORE_B1_UC_FREQ_KEEP ; freq_keep Cycles to keep every step.

> 15, 1, CLK_CORE_B1_UC_BYPASS ; bypass Division signal bypass.
= 1, BYPASS
= 0, USE ; Use Smoothdiv to control clock division.

> 14, 1, CLK_CORE_B1_UC_GATE_SMTH_EN ; gate_smth_en If trigger smoothdiv function when clk been gated.
= 1, ENABLE
= 0, DISABLE

> 13, 1, CLK_CORE_B1_UC_SMDIV_CLK_OFF ; smdiv_clk_off Turn off smoothdiv module clk.
= 1, TURN_OFF
= 0, TURN_ON

> 0, 5, CLK_CORE_B1_UC_STEP ; step Step of div from 0x1f to setting configuration .

AUTOCS_CLK_CORE_B01_I_CON0 = 0x0D00 ; Auto clock switch control register 0
> 16, 16, CLK_CORE_B01_I_WAIT_TH ; wait_th. Wait time threshold, measured by original clk.
> 0, 16, CLK_CORE_B01_I_IDLE_TH ; idle_th. Idle time threshold, measured by original clk.

AUTOCS_CLK_CORE_B01_I_CON1 = 0x0D04 ; Auto clock switch control register 1
> 14, 2, CLK_CORE_B01_I_CLKSEL_CFG ; clksel_cfg Auto switch clock selection.
= 0, ORIGINAL_CLK
= 1, XIN_OSC0_FUNC_DIV
= 2, CLK_RTC_32K

> 13, 1, CLK_CORE_B01_I_SWITCH_EN ; switch_en
= 1, ENABLE ; Enable clk_core_b01_i switched to lower frequency when module is inactive.
= 0, DISABLE ; Disable auto switch function.

> 12, 1, CLK_CORE_B01_I_AUTOCS_EN ; autocs_en
= 1, ENABLE ; Enable clk_core_b01_i switch to lower frequency.
= 0, DISABLE

> 0, 12, CLK_CORE_B01_I_AUTOCS_CTRL ; autocs_ctrl.
= 0xFFF, ENABLE ; Enable clk_core_b01_i switch to lower frequency.
= 0x000, DISABLE

