Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 26 14:47:53 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_3_chromes_timing_summary_routed.rpt -pb vga_3_chromes_timing_summary_routed.pb -rpx vga_3_chromes_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_3_chromes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    22          
DPIR-1     Warning           Asynchronous driver check      22          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: U0/PIXEL_CLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.738        0.000                      0                    3        0.530        0.000                      0                    3        4.500        0.000                       0                     4  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.738        0.000                      0                    3        0.530        0.000                      0                    3        4.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.530ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.738ns  (required time - arrival time)
  Source:                 U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.580ns (25.709%)  route 1.676ns (74.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.552     5.073    U0/PIXEL_CLK_reg_0
    SLICE_X13Y22         FDCE                                         r  U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.676     7.205    U0/cnt_reg_n_0_[0]
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.124     7.329 r  U0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     7.329    U0/cnt[0]_i_1_n_0
    SLICE_X13Y22         FDCE                                         r  U0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.436    14.777    U0/PIXEL_CLK_reg_0
    SLICE_X13Y22         FDCE                                         r  U0/cnt_reg[0]/C
                         clock pessimism              0.296    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X13Y22         FDCE (Setup_fdce_C_D)        0.029    15.067    U0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  7.738    

Slack (MET) :             7.758ns  (required time - arrival time)
  Source:                 U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.606ns (26.555%)  route 1.676ns (73.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.552     5.073    U0/PIXEL_CLK_reg_0
    SLICE_X13Y22         FDCE                                         r  U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  U0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.676     7.205    U0/cnt_reg_n_0_[0]
    SLICE_X13Y22         LUT2 (Prop_lut2_I1_O)        0.150     7.355 r  U0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.355    U0/cnt[1]_i_1_n_0
    SLICE_X13Y22         FDCE                                         r  U0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.436    14.777    U0/PIXEL_CLK_reg_0
    SLICE_X13Y22         FDCE                                         r  U0/cnt_reg[1]/C
                         clock pessimism              0.296    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X13Y22         FDCE (Setup_fdce_C_D)        0.075    15.113    U0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                  7.758    

Slack (MET) :             8.140ns  (required time - arrival time)
  Source:                 U0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.718ns (38.191%)  route 1.162ns (61.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.552     5.073    U0/PIXEL_CLK_reg_0
    SLICE_X13Y22         FDCE                                         r  U0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.419     5.492 r  U0/cnt_reg[1]/Q
                         net (fo=2, routed)           1.162     6.654    U0/p_1_in
    SLICE_X12Y22         LUT3 (Prop_lut3_I2_O)        0.299     6.953 r  U0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.953    U0/PIXEL_CLK_i_1_n_0
    SLICE_X12Y22         FDRE                                         r  U0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.436    14.777    U0/PIXEL_CLK_reg_0
    SLICE_X12Y22         FDRE                                         r  U0/PIXEL_CLK_reg/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X12Y22         FDRE (Setup_fdre_C_D)        0.077    15.093    U0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -6.953    
  -------------------------------------------------------------------
                         slack                                  8.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 U0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.227ns (34.236%)  route 0.436ns (65.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.556     1.439    U0/PIXEL_CLK_reg_0
    SLICE_X13Y22         FDCE                                         r  U0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.128     1.567 r  U0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.436     2.003    U0/p_1_in
    SLICE_X12Y22         LUT3 (Prop_lut3_I2_O)        0.099     2.102 r  U0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     2.102    U0/PIXEL_CLK_i_1_n_0
    SLICE_X12Y22         FDRE                                         r  U0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.823     1.950    U0/PIXEL_CLK_reg_0
    SLICE_X12Y22         FDRE                                         r  U0/PIXEL_CLK_reg/C
                         clock pessimism             -0.498     1.452    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.120     1.572    U0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 U0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.226ns (34.374%)  route 0.431ns (65.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.556     1.439    U0/PIXEL_CLK_reg_0
    SLICE_X13Y22         FDCE                                         r  U0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.128     1.567 r  U0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.431     1.999    U0/p_1_in
    SLICE_X13Y22         LUT2 (Prop_lut2_I0_O)        0.098     2.097 r  U0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.097    U0/cnt[1]_i_1_n_0
    SLICE_X13Y22         FDCE                                         r  U0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.823     1.950    U0/PIXEL_CLK_reg_0
    SLICE_X13Y22         FDCE                                         r  U0/cnt_reg[1]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X13Y22         FDCE (Hold_fdce_C_D)         0.107     1.546    U0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.933%)  route 0.662ns (78.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.556     1.439    U0/PIXEL_CLK_reg_0
    SLICE_X13Y22         FDCE                                         r  U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.141     1.580 f  U0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.662     2.242    U0/cnt_reg_n_0_[0]
    SLICE_X13Y22         LUT1 (Prop_lut1_I0_O)        0.045     2.287 r  U0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.287    U0/cnt[0]_i_1_n_0
    SLICE_X13Y22         FDCE                                         r  U0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.823     1.950    U0/PIXEL_CLK_reg_0
    SLICE_X13Y22         FDCE                                         r  U0/cnt_reg[0]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X13Y22         FDCE (Hold_fdce_C_D)         0.091     1.530    U0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.757    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y22   U0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y22   U0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y22   U0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y22   U0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y22   U0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y22   U0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y22   U0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y22   U0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y22   U0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y22   U0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y22   U0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y22   U0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y22   U0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y22   U0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y22   U0/cnt_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/countY_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.673ns  (logic 9.702ns (18.419%)  route 42.971ns (81.581%))
  Logic Levels:           11  (DSP48E1=1 FDCE=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE                         0.000     0.000 r  U1/countY_reg[3]/C
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1/countY_reg[3]/Q
                         net (fo=7, routed)           0.761     1.180    U2/O4[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[3]_P[4])
                                                      4.013     5.193 f  U2/data_vector[0]1/P[4]
                         net (fo=2820, routed)       33.051    38.244    U2/data_vector[0]1_n_101
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.124    38.368 r  U2/GREEN_OBUF[2]_inst_i_151/O
                         net (fo=24, routed)          2.139    40.507    U2/GREEN_OBUF[2]_inst_i_151_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I4_O)        0.124    40.631 r  U2/RED_OBUF[2]_inst_i_78/O
                         net (fo=11, routed)          1.462    42.094    U2/RED_OBUF[2]_inst_i_78_n_0
    SLICE_X44Y49         LUT3 (Prop_lut3_I0_O)        0.154    42.248 r  U2/RED_OBUF[2]_inst_i_93/O
                         net (fo=3, routed)           0.822    43.069    U2/RED_OBUF[2]_inst_i_93_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.327    43.396 r  U2/RED_OBUF[2]_inst_i_32/O
                         net (fo=1, routed)           0.000    43.396    U2/RED_OBUF[2]_inst_i_32_n_0
    SLICE_X42Y49         MUXF7 (Prop_muxf7_I0_O)      0.209    43.605 r  U2/RED_OBUF[2]_inst_i_10/O
                         net (fo=1, routed)           0.873    44.478    U2/RED_OBUF[2]_inst_i_10_n_0
    SLICE_X45Y51         LUT6 (Prop_lut6_I3_O)        0.297    44.775 r  U2/RED_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.000    44.775    U2/RED_OBUF[2]_inst_i_4_n_0
    SLICE_X45Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    44.987 r  U2/RED_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.875    45.863    U2/RED_OBUF[2]_inst_i_2_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.299    46.162 r  U2/RED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.987    49.149    RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    52.673 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    52.673    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countY_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.508ns  (logic 9.450ns (17.998%)  route 43.058ns (82.002%))
  Logic Levels:           11  (DSP48E1=1 FDCE=1 LUT5=1 LUT6=5 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE                         0.000     0.000 r  U1/countY_reg[3]/C
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1/countY_reg[3]/Q
                         net (fo=7, routed)           0.761     1.180    U2/O4[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[3]_P[4])
                                                      4.013     5.193 r  U2/data_vector[0]1/P[4]
                         net (fo=2820, routed)       33.402    38.596    U2/data_vector[0]1_n_101
    SLICE_X38Y61         LUT6 (Prop_lut6_I0_O)        0.124    38.720 r  U2/GREEN_OBUF[1]_inst_i_396/O
                         net (fo=17, routed)          2.329    41.049    U2/GREEN_OBUF[1]_inst_i_396_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124    41.173 r  U2/GREEN_OBUF[1]_inst_i_259/O
                         net (fo=1, routed)           0.709    41.881    U2/GREEN_OBUF[1]_inst_i_259_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I0_O)        0.124    42.005 r  U2/GREEN_OBUF[1]_inst_i_106/O
                         net (fo=1, routed)           1.051    43.056    U2/GREEN_OBUF[1]_inst_i_106_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I1_O)        0.124    43.180 r  U2/GREEN_OBUF[1]_inst_i_34/O
                         net (fo=1, routed)           0.000    43.180    U2/GREEN_OBUF[1]_inst_i_34_n_0
    SLICE_X53Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    43.392 r  U2/GREEN_OBUF[1]_inst_i_10/O
                         net (fo=1, routed)           0.744    44.136    U2/GREEN_OBUF[1]_inst_i_10_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I0_O)        0.299    44.435 r  U2/GREEN_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.000    44.435    U2/GREEN_OBUF[1]_inst_i_4_n_0
    SLICE_X54Y49         MUXF7 (Prop_muxf7_I0_O)      0.209    44.644 r  U2/GREEN_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.813    45.457    U2/GREEN_OBUF[1]_inst_i_2_n_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.297    45.754 r  U2/GREEN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.249    49.003    GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    52.508 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    52.508    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countY_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.399ns  (logic 8.825ns (16.841%)  route 43.575ns (83.159%))
  Logic Levels:           10  (DSP48E1=1 FDCE=1 LUT4=1 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE                         0.000     0.000 r  U1/countY_reg[3]/C
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1/countY_reg[3]/Q
                         net (fo=7, routed)           0.761     1.180    U2/O4[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[3]_P[4])
                                                      4.013     5.193 f  U2/data_vector[0]1/P[4]
                         net (fo=2820, routed)       33.051    38.244    U2/data_vector[0]1_n_101
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.124    38.368 r  U2/GREEN_OBUF[2]_inst_i_151/O
                         net (fo=24, routed)          2.905    41.273    U2/GREEN_OBUF[2]_inst_i_151_n_0
    SLICE_X35Y48         LUT4 (Prop_lut4_I2_O)        0.124    41.397 r  U2/BLUE_OBUF[3]_inst_i_129/O
                         net (fo=1, routed)           0.263    41.660    U2/BLUE_OBUF[3]_inst_i_129_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124    41.784 r  U2/BLUE_OBUF[3]_inst_i_50/O
                         net (fo=3, routed)           1.346    43.130    U2/BLUE_OBUF[3]_inst_i_50_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I0_O)        0.124    43.254 r  U2/BLUE_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.857    44.111    U2/BLUE_OBUF[3]_inst_i_15_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124    44.235 r  U2/BLUE_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.574    44.808    U2/BLUE_OBUF[3]_inst_i_4_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.124    44.932 r  U2/BLUE_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.980    45.912    U2/BLUE_OBUF[3]_inst_i_2_n_0
    SLICE_X28Y50         LUT5 (Prop_lut5_I0_O)        0.124    46.036 r  U2/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.838    48.875    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    52.399 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    52.399    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countY_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.985ns  (logic 9.229ns (17.753%)  route 42.756ns (82.247%))
  Logic Levels:           11  (DSP48E1=1 FDCE=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE                         0.000     0.000 r  U1/countY_reg[3]/C
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1/countY_reg[3]/Q
                         net (fo=7, routed)           0.761     1.180    U2/O4[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[3]_P[4])
                                                      4.013     5.193 r  U2/data_vector[0]1/P[4]
                         net (fo=2820, routed)       33.402    38.596    U2/data_vector[0]1_n_101
    SLICE_X38Y61         LUT6 (Prop_lut6_I0_O)        0.124    38.720 r  U2/GREEN_OBUF[1]_inst_i_396/O
                         net (fo=17, routed)          1.555    40.275    U2/GREEN_OBUF[1]_inst_i_396_n_0
    SLICE_X31Y54         LUT5 (Prop_lut5_I3_O)        0.124    40.399 r  U2/BLUE_OBUF[2]_inst_i_142/O
                         net (fo=6, routed)           1.275    41.674    U2/BLUE_OBUF[2]_inst_i_142_n_0
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.124    41.798 r  U2/BLUE_OBUF[2]_inst_i_96/O
                         net (fo=1, routed)           0.816    42.614    U2/BLUE_OBUF[2]_inst_i_96_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I1_O)        0.124    42.738 r  U2/BLUE_OBUF[2]_inst_i_31/O
                         net (fo=1, routed)           0.958    43.696    U2/BLUE_OBUF[2]_inst_i_31_n_0
    SLICE_X30Y59         LUT6 (Prop_lut6_I1_O)        0.124    43.820 r  U2/BLUE_OBUF[2]_inst_i_10/O
                         net (fo=1, routed)           0.000    43.820    U2/BLUE_OBUF[2]_inst_i_10_n_0
    SLICE_X30Y59         MUXF7 (Prop_muxf7_I0_O)      0.241    44.061 r  U2/BLUE_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.000    44.061    U2/BLUE_OBUF[2]_inst_i_4_n_0
    SLICE_X30Y59         MUXF8 (Prop_muxf8_I0_O)      0.098    44.159 r  U2/BLUE_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.018    45.176    U2/BLUE_OBUF[2]_inst_i_2_n_0
    SLICE_X31Y54         LUT5 (Prop_lut5_I0_O)        0.319    45.495 r  U2/BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.971    48.466    BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    51.985 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    51.985    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countY_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.321ns  (logic 8.829ns (17.204%)  route 42.492ns (82.796%))
  Logic Levels:           10  (DSP48E1=1 FDCE=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE                         0.000     0.000 r  U1/countY_reg[3]/C
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1/countY_reg[3]/Q
                         net (fo=7, routed)           0.761     1.180    U2/O4[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[3]_P[4])
                                                      4.013     5.193 f  U2/data_vector[0]1/P[4]
                         net (fo=2820, routed)       33.051    38.244    U2/data_vector[0]1_n_101
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.124    38.368 r  U2/GREEN_OBUF[2]_inst_i_151/O
                         net (fo=24, routed)          1.857    40.225    U2/GREEN_OBUF[2]_inst_i_151_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I5_O)        0.124    40.349 r  U2/GREEN_OBUF[2]_inst_i_301/O
                         net (fo=1, routed)           0.444    40.793    U2/GREEN_OBUF[2]_inst_i_301_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I3_O)        0.124    40.917 r  U2/GREEN_OBUF[2]_inst_i_133/O
                         net (fo=1, routed)           0.670    41.587    U2/GREEN_OBUF[2]_inst_i_133_n_0
    SLICE_X48Y61         LUT5 (Prop_lut5_I4_O)        0.124    41.711 r  U2/GREEN_OBUF[2]_inst_i_43/O
                         net (fo=1, routed)           1.182    42.893    U2/GREEN_OBUF[2]_inst_i_43_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.124    43.017 r  U2/GREEN_OBUF[2]_inst_i_11/O
                         net (fo=1, routed)           1.157    44.174    U2/GREEN_OBUF[2]_inst_i_11_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I5_O)        0.124    44.298 r  U2/GREEN_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.490    44.788    U2/GREEN_OBUF[2]_inst_i_3_n_0
    SLICE_X43Y54         LUT5 (Prop_lut5_I2_O)        0.124    44.912 r  U2/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.880    47.792    GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    51.321 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    51.321    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countY_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.963ns  (logic 9.508ns (18.657%)  route 41.455ns (81.343%))
  Logic Levels:           11  (DSP48E1=1 FDCE=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE                         0.000     0.000 r  U1/countY_reg[3]/C
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1/countY_reg[3]/Q
                         net (fo=7, routed)           0.761     1.180    U2/O4[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[3]_P[4])
                                                      4.013     5.193 f  U2/data_vector[0]1/P[4]
                         net (fo=2820, routed)       33.051    38.244    U2/data_vector[0]1_n_101
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.124    38.368 r  U2/GREEN_OBUF[2]_inst_i_151/O
                         net (fo=24, routed)          2.984    41.353    U2/GREEN_OBUF[2]_inst_i_151_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I5_O)        0.124    41.477 r  U2/BLUE_OBUF[1]_inst_i_262/O
                         net (fo=1, routed)           0.760    42.236    U2/BLUE_OBUF[1]_inst_i_262_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.124    42.360 r  U2/BLUE_OBUF[1]_inst_i_99/O
                         net (fo=1, routed)           0.000    42.360    U2/BLUE_OBUF[1]_inst_i_99_n_0
    SLICE_X37Y43         MUXF7 (Prop_muxf7_I1_O)      0.245    42.605 r  U2/BLUE_OBUF[1]_inst_i_33/O
                         net (fo=1, routed)           0.307    42.912    U2/BLUE_OBUF[1]_inst_i_33_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.298    43.210 r  U2/BLUE_OBUF[1]_inst_i_10/O
                         net (fo=1, routed)           0.000    43.210    U2/BLUE_OBUF[1]_inst_i_10_n_0
    SLICE_X36Y42         MUXF7 (Prop_muxf7_I0_O)      0.238    43.448 r  U2/BLUE_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.000    43.448    U2/BLUE_OBUF[1]_inst_i_4_n_0
    SLICE_X36Y42         MUXF8 (Prop_muxf8_I0_O)      0.104    43.552 r  U2/BLUE_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.985    44.537    U2/BLUE_OBUF[1]_inst_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I0_O)        0.316    44.853 r  U2/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.607    47.460    BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    50.963 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    50.963    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countY_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.746ns  (logic 9.030ns (17.795%)  route 41.716ns (82.205%))
  Logic Levels:           10  (DSP48E1=1 FDCE=1 LUT3=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE                         0.000     0.000 r  U1/countY_reg[3]/C
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1/countY_reg[3]/Q
                         net (fo=7, routed)           0.761     1.180    U2/O4[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[3]_P[4])
                                                      4.013     5.193 f  U2/data_vector[0]1/P[4]
                         net (fo=2820, routed)       33.248    38.442    U2/data_vector[0]1_n_101
    SLICE_X38Y61         LUT6 (Prop_lut6_I0_O)        0.124    38.566 r  U2/RED_OBUF[3]_inst_i_202/O
                         net (fo=1, routed)           0.670    39.236    U2/RED_OBUF[3]_inst_i_202_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I3_O)        0.124    39.360 r  U2/RED_OBUF[3]_inst_i_146/O
                         net (fo=1, routed)           0.976    40.336    U2/RED_OBUF[3]_inst_i_146_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I2_O)        0.150    40.486 r  U2/RED_OBUF[3]_inst_i_88/O
                         net (fo=1, routed)           0.588    41.074    U2/RED_OBUF[3]_inst_i_88_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I0_O)        0.326    41.400 r  U2/RED_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.788    42.188    U2/RED_OBUF[3]_inst_i_37_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I5_O)        0.124    42.312 r  U2/RED_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.810    43.122    U2/RED_OBUF[3]_inst_i_11_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I3_O)        0.124    43.246 r  U2/RED_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.964    44.210    U2/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X34Y54         LUT5 (Prop_lut5_I2_O)        0.124    44.334 r  U2/RED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.910    47.244    RED_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    50.746 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    50.746    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countY_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.871ns  (logic 8.830ns (17.707%)  route 41.041ns (82.293%))
  Logic Levels:           10  (DSP48E1=1 FDCE=1 LUT5=4 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE                         0.000     0.000 r  U1/countY_reg[3]/C
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1/countY_reg[3]/Q
                         net (fo=7, routed)           0.761     1.180    U2/O4[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[3]_P[4])
                                                      4.013     5.193 f  U2/data_vector[0]1/P[4]
                         net (fo=2820, routed)       31.814    37.008    U2/data_vector[0]1_n_101
    SLICE_X33Y57         LUT5 (Prop_lut5_I3_O)        0.124    37.132 r  U2/RED_OBUF[3]_inst_i_168/O
                         net (fo=17, routed)          0.774    37.905    U2/RED_OBUF[3]_inst_i_168_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I1_O)        0.124    38.029 r  U2/RED_OBUF[3]_inst_i_131/O
                         net (fo=7, routed)           1.013    39.043    U2/RED_OBUF[3]_inst_i_131_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I2_O)        0.124    39.167 r  U2/GREEN_OBUF[3]_inst_i_35/O
                         net (fo=4, routed)           0.962    40.128    U2/GREEN_OBUF[3]_inst_i_35_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I0_O)        0.124    40.252 r  U2/GREEN_OBUF[3]_inst_i_12/O
                         net (fo=4, routed)           1.292    41.545    U2/GREEN_OBUF[3]_inst_i_12_n_0
    SLICE_X35Y58         LUT5 (Prop_lut5_I0_O)        0.124    41.669 r  U2/GREEN_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.960    42.629    U2/GREEN_OBUF[3]_inst_i_10_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I3_O)        0.124    42.753 r  U2/GREEN_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.815    43.568    U2/GREEN_OBUF[3]_inst_i_3_n_0
    SLICE_X33Y54         LUT5 (Prop_lut5_I2_O)        0.124    43.692 r  U2/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.649    46.341    GREEN_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    49.871 r  GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.871    GREEN[3]
    D17                                                               r  GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countY_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.454ns  (logic 9.535ns (19.281%)  route 39.919ns (80.719%))
  Logic Levels:           10  (DSP48E1=1 FDCE=1 LUT5=4 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE                         0.000     0.000 r  U1/countY_reg[3]/C
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1/countY_reg[3]/Q
                         net (fo=7, routed)           0.761     1.180    U2/O4[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[3]_P[4])
                                                      4.013     5.193 f  U2/data_vector[0]1/P[4]
                         net (fo=2820, routed)       29.079    34.273    U2/data_vector[0]1_n_101
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.153    34.426 r  U2/RED_OBUF[3]_inst_i_112/O
                         net (fo=36, routed)          3.300    37.725    U2/RED_OBUF[3]_inst_i_112_n_0
    SLICE_X60Y57         LUT5 (Prop_lut5_I1_O)        0.349    38.074 r  U2/RED_OBUF[1]_inst_i_80/O
                         net (fo=5, routed)           1.140    39.214    U2/RED_OBUF[1]_inst_i_80_n_0
    SLICE_X52Y58         LUT5 (Prop_lut5_I4_O)        0.328    39.542 r  U2/RED_OBUF[1]_inst_i_45/O
                         net (fo=1, routed)           0.981    40.523    U2/RED_OBUF[1]_inst_i_45_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I5_O)        0.124    40.647 r  U2/RED_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           0.598    41.245    U2/RED_OBUF[1]_inst_i_13_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124    41.369 r  U2/RED_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.000    41.369    U2/RED_OBUF[1]_inst_i_4_n_0
    SLICE_X56Y57         MUXF7 (Prop_muxf7_I0_O)      0.209    41.578 r  U2/RED_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.637    42.215    U2/RED_OBUF[1]_inst_i_2_n_0
    SLICE_X53Y54         LUT5 (Prop_lut5_I0_O)        0.297    42.512 r  U2/RED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.423    45.935    RED_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    49.454 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    49.454    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countY_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.420ns  (logic 8.929ns (18.067%)  route 40.491ns (81.933%))
  Logic Levels:           9  (DSP48E1=1 FDCE=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE                         0.000     0.000 r  U1/countY_reg[3]/C
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1/countY_reg[3]/Q
                         net (fo=7, routed)           0.761     1.180    U2/O4[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[3]_P[4])
                                                      4.013     5.193 f  U2/data_vector[0]1/P[4]
                         net (fo=2820, routed)       29.079    34.273    U2/data_vector[0]1_n_101
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.153    34.426 r  U2/RED_OBUF[3]_inst_i_112/O
                         net (fo=36, routed)          3.949    38.375    U2/RED_OBUF[3]_inst_i_112_n_0
    SLICE_X60Y46         LUT6 (Prop_lut6_I0_O)        0.327    38.702 r  U2/GREEN_OBUF[0]_inst_i_65/O
                         net (fo=2, routed)           0.794    39.496    U2/GREEN_OBUF[0]_inst_i_65_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I0_O)        0.124    39.620 r  U2/GREEN_OBUF[0]_inst_i_22/O
                         net (fo=1, routed)           0.879    40.499    U2/GREEN_OBUF[0]_inst_i_22_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I0_O)        0.124    40.623 r  U2/GREEN_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           1.035    41.658    U2/GREEN_OBUF[0]_inst_i_7_n_0
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.124    41.782 r  U2/GREEN_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.806    42.587    U2/GREEN_OBUF[0]_inst_i_2_n_0
    SLICE_X53Y40         LUT5 (Prop_lut5_I0_O)        0.124    42.711 r  U2/GREEN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.188    45.899    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    49.420 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    49.420    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/countX_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/countX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.209ns (65.983%)  route 0.108ns (34.017%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDCE                         0.000     0.000 r  U1/countX_reg[6]/C
    SLICE_X12Y20         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  U1/countX_reg[6]/Q
                         net (fo=10, routed)          0.108     0.272    U1/out[6]
    SLICE_X13Y20         LUT6 (Prop_lut6_I2_O)        0.045     0.317 r  U1/countX[0]_i_1/O
                         net (fo=1, routed)           0.000     0.317    U1/p_0_in[0]
    SLICE_X13Y20         FDCE                                         r  U1/countX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countX_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/countX_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDCE                         0.000     0.000 r  U1/countX_reg[1]/C
    SLICE_X12Y20         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1/countX_reg[1]/Q
                         net (fo=6, routed)           0.128     0.292    U1/out[1]
    SLICE_X13Y20         LUT6 (Prop_lut6_I4_O)        0.045     0.337 r  U1/countX[4]_i_1/O
                         net (fo=1, routed)           0.000     0.337    U1/p_0_in[4]
    SLICE_X13Y20         FDCE                                         r  U1/countX_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countX_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/countX_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.246ns (70.417%)  route 0.103ns (29.583%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE                         0.000     0.000 r  U1/countX_reg[9]/C
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U1/countX_reg[9]/Q
                         net (fo=7, routed)           0.103     0.251    U1/out[9]
    SLICE_X12Y19         LUT6 (Prop_lut6_I3_O)        0.098     0.349 r  U1/countX[10]_i_1/O
                         net (fo=1, routed)           0.000     0.349    U1/p_0_in[10]
    SLICE_X12Y19         FDCE                                         r  U1/countX_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countY_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/countY_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.226ns (60.898%)  route 0.145ns (39.102%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE                         0.000     0.000 r  U1/countY_reg[3]/C
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U1/countY_reg[3]/Q
                         net (fo=7, routed)           0.145     0.273    U1/O4[3]
    SLICE_X13Y21         LUT6 (Prop_lut6_I4_O)        0.098     0.371 r  U1/countY[4]_i_1/O
                         net (fo=1, routed)           0.000     0.371    U1/p_0_in__0[4]
    SLICE_X13Y21         FDCE                                         r  U1/countY_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countY_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/countY_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE                         0.000     0.000 r  U1/countY_reg[5]/C
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1/countY_reg[5]/Q
                         net (fo=9, routed)           0.172     0.336    U1/O4[5]
    SLICE_X14Y21         LUT3 (Prop_lut3_I1_O)        0.045     0.381 r  U1/countY[5]_i_1/O
                         net (fo=1, routed)           0.000     0.381    U1/p_0_in__0[5]
    SLICE_X14Y21         FDCE                                         r  U1/countY_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countY_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/countY_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE                         0.000     0.000 r  U1/countY_reg[0]/C
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1/countY_reg[0]/Q
                         net (fo=8, routed)           0.175     0.339    U1/O4[0]
    SLICE_X14Y21         LUT3 (Prop_lut3_I2_O)        0.043     0.382 r  U1/countY[1]_i_1/O
                         net (fo=1, routed)           0.000     0.382    U1/p_0_in__0[1]
    SLICE_X14Y21         FDCE                                         r  U1/countY_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countY_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/countY_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE                         0.000     0.000 r  U1/countY_reg[0]/C
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  U1/countY_reg[0]/Q
                         net (fo=8, routed)           0.175     0.339    U1/O4[0]
    SLICE_X14Y21         LUT2 (Prop_lut2_I1_O)        0.045     0.384 r  U1/countY[0]_i_1/O
                         net (fo=1, routed)           0.000     0.384    U1/p_0_in__0[0]
    SLICE_X14Y21         FDCE                                         r  U1/countY_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countY_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/countY_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.209ns (54.272%)  route 0.176ns (45.728%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE                         0.000     0.000 r  U1/countY_reg[0]/C
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1/countY_reg[0]/Q
                         net (fo=8, routed)           0.176     0.340    U1/O4[0]
    SLICE_X13Y21         LUT4 (Prop_lut4_I2_O)        0.045     0.385 r  U1/countY[2]_i_1/O
                         net (fo=1, routed)           0.000     0.385    U1/p_0_in__0[2]
    SLICE_X13Y21         FDCE                                         r  U1/countY_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countY_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/countY_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.247ns (63.829%)  route 0.140ns (36.171%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE                         0.000     0.000 r  U1/countY_reg[7]/C
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U1/countY_reg[7]/Q
                         net (fo=7, routed)           0.140     0.288    U1/O4[7]
    SLICE_X14Y21         LUT6 (Prop_lut6_I3_O)        0.099     0.387 r  U1/countY[8]_i_1/O
                         net (fo=1, routed)           0.000     0.387    U1/p_0_in__0[8]
    SLICE_X14Y21         FDCE                                         r  U1/countY_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countY_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/countY_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.213ns (54.742%)  route 0.176ns (45.258%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE                         0.000     0.000 r  U1/countY_reg[0]/C
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1/countY_reg[0]/Q
                         net (fo=8, routed)           0.176     0.340    U1/O4[0]
    SLICE_X13Y21         LUT5 (Prop_lut5_I3_O)        0.049     0.389 r  U1/countY[3]_i_1/O
                         net (fo=1, routed)           0.000     0.389    U1/p_0_in__0[3]
    SLICE_X13Y21         FDCE                                         r  U1/countY_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.883ns  (logic 1.565ns (40.311%)  route 2.318ns (59.689%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=37, routed)          2.318     3.759    U0/RST_IBUF
    SLICE_X12Y22         LUT3 (Prop_lut3_I1_O)        0.124     3.883 r  U0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     3.883    U0/PIXEL_CLK_i_1_n_0
    SLICE_X12Y22         FDRE                                         r  U0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.436     4.777    U0/PIXEL_CLK_reg_0
    SLICE_X12Y22         FDRE                                         r  U0/PIXEL_CLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.625ns  (logic 1.441ns (39.755%)  route 2.184ns (60.245%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=37, routed)          2.184     3.625    U0/RST_IBUF
    SLICE_X13Y22         FDCE                                         f  U0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.436     4.777    U0/PIXEL_CLK_reg_0
    SLICE_X13Y22         FDCE                                         r  U0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.625ns  (logic 1.441ns (39.755%)  route 2.184ns (60.245%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=37, routed)          2.184     3.625    U0/RST_IBUF
    SLICE_X13Y22         FDCE                                         f  U0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.436     4.777    U0/PIXEL_CLK_reg_0
    SLICE_X13Y22         FDCE                                         r  U0/cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.130ns  (logic 0.210ns (18.547%)  route 0.920ns (81.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=37, routed)          0.920     1.130    U0/RST_IBUF
    SLICE_X13Y22         FDCE                                         f  U0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.823     1.950    U0/PIXEL_CLK_reg_0
    SLICE_X13Y22         FDCE                                         r  U0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.130ns  (logic 0.210ns (18.547%)  route 0.920ns (81.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=37, routed)          0.920     1.130    U0/RST_IBUF
    SLICE_X13Y22         FDCE                                         f  U0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.823     1.950    U0/PIXEL_CLK_reg_0
    SLICE_X13Y22         FDCE                                         r  U0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.218ns  (logic 0.255ns (20.892%)  route 0.964ns (79.108%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  RST_IBUF_inst/O
                         net (fo=37, routed)          0.964     1.173    U0/RST_IBUF
    SLICE_X12Y22         LUT3 (Prop_lut3_I1_O)        0.045     1.218 r  U0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.218    U0/PIXEL_CLK_i_1_n_0
    SLICE_X12Y22         FDRE                                         r  U0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.823     1.950    U0/PIXEL_CLK_reg_0
    SLICE_X12Y22         FDRE                                         r  U0/PIXEL_CLK_reg/C





