Analysis & Synthesis report for DE1_SoC
Fri Mar 13 07:02:26 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Protected by Synthesis
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Source assignments for lab4_cpu:u0|lab4_cpu_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_t6j1:auto_generated
 14. Source assignments for lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1
 15. Source assignments for lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_r:the_lab4_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1
 16. Source assignments for lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a|altsyncram:the_altsyncram|altsyncram_tjn1:auto_generated
 17. Source assignments for lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b|altsyncram:the_altsyncram|altsyncram_ujn1:auto_generated
 18. Source assignments for lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_debug:the_lab4_cpu_nios2_processor_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 19. Source assignments for lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_gqf1:auto_generated
 20. Source assignments for lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_tck:the_lab4_cpu_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 21. Source assignments for lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_tck:the_lab4_cpu_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 22. Source assignments for lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_sysclk:the_lab4_cpu_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 23. Source assignments for lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_sysclk:the_lab4_cpu_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 24. Source assignments for lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_demux:cmd_demux
 25. Source assignments for lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 26. Source assignments for lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_demux_001:rsp_demux
 27. Source assignments for lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_demux_001:rsp_demux_001
 28. Source assignments for lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 29. Source assignments for lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_003
 30. Source assignments for lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_004
 31. Source assignments for lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_005
 32. Source assignments for lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_006
 33. Source assignments for lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_007
 34. Source assignments for lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_008
 35. Source assignments for lab4_cpu:u0|altera_reset_controller:rst_controller
 36. Source assignments for lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 37. Source assignments for lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 38. Source assignments for sld_signaltap:auto_signaltap_0
 39. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_onchip_memory:onchip_memory
 40. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_onchip_memory:onchip_memory|altsyncram:the_altsyncram
 41. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo
 42. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_r:the_lab4_cpu_jtag_uart_scfifo_r|scfifo:rfifo
 43. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a
 44. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a|altsyncram:the_altsyncram
 45. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b
 46. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b|altsyncram:the_altsyncram
 47. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_debug:the_lab4_cpu_nios2_processor_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 48. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram
 49. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram
 50. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_tck:the_lab4_cpu_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 51. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_tck:the_lab4_cpu_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 52. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_sysclk:the_lab4_cpu_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 53. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_sysclk:the_lab4_cpu_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 54. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab4_cpu_nios2_processor_jtag_debug_module_phy
 55. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_data_master_translator
 56. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_instruction_master_translator
 57. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator
 58. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator
 59. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator
 60. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 61. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datatomem_s1_translator
 62. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datatosent_s1_translator
 63. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charreceived_s1_translator
 64. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charsent_s1_translator
 65. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transenable_s1_translator
 66. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent
 67. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_instruction_master_agent
 68. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent
 69. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor
 70. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo
 71. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent
 72. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 73. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo
 74. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent
 75. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 76. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo
 77. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 78. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 79. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 80. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datatomem_s1_agent
 81. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datatomem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 82. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datatomem_s1_agent_rsp_fifo
 83. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datatosent_s1_agent
 84. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datatosent_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 85. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datatosent_s1_agent_rsp_fifo
 86. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charreceived_s1_agent
 87. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charreceived_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 88. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charreceived_s1_agent_rsp_fifo
 89. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charsent_s1_agent
 90. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charsent_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 91. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charsent_s1_agent_rsp_fifo
 92. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transenable_s1_agent
 93. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transenable_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 94. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transenable_s1_agent_rsp_fifo
 95. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router:router|lab4_cpu_mm_interconnect_0_router_default_decode:the_default_decode
 96. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_001:router_001|lab4_cpu_mm_interconnect_0_router_001_default_decode:the_default_decode
 97. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_002:router_002|lab4_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
 98. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_002:router_003|lab4_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode
 99. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_004:router_004|lab4_cpu_mm_interconnect_0_router_004_default_decode:the_default_decode
100. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_004:router_005|lab4_cpu_mm_interconnect_0_router_004_default_decode:the_default_decode
101. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_004:router_006|lab4_cpu_mm_interconnect_0_router_004_default_decode:the_default_decode
102. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_004:router_007|lab4_cpu_mm_interconnect_0_router_004_default_decode:the_default_decode
103. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_004:router_008|lab4_cpu_mm_interconnect_0_router_004_default_decode:the_default_decode
104. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_004:router_009|lab4_cpu_mm_interconnect_0_router_004_default_decode:the_default_decode
105. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_004:router_010|lab4_cpu_mm_interconnect_0_router_004_default_decode:the_default_decode
106. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
107. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
108. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
109. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
110. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
111. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
112. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
113. Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
114. Parameter Settings for User Entity Instance: lab4_cpu:u0|altera_reset_controller:rst_controller
115. Parameter Settings for User Entity Instance: lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
116. Parameter Settings for User Entity Instance: lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
117. Parameter Settings for User Entity Instance: transmit:tsmt|transmitEnable:te
118. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
119. altsyncram Parameter Settings by Entity Instance
120. scfifo Parameter Settings by Entity Instance
121. Port Connectivity Checks: "receive:rcv|startBit:myStartBit|DFlipFlop:dff3"
122. Port Connectivity Checks: "receive:rcv|startBit:myStartBit|DFlipFlop:dff2"
123. Port Connectivity Checks: "receive:rcv|startBit:myStartBit|DFlipFlop:dff1"
124. Port Connectivity Checks: "receive:rcv|startBit:myStartBit|DFlipFlop:dff0"
125. Port Connectivity Checks: "receive:rcv|SIPO:sr0|DFlipFlop:ff0"
126. Port Connectivity Checks: "receive:rcv|SIPO:sr0|DFlipFlop:ff1"
127. Port Connectivity Checks: "receive:rcv|SIPO:sr0|DFlipFlop:ff2"
128. Port Connectivity Checks: "receive:rcv|SIPO:sr0|DFlipFlop:ff3"
129. Port Connectivity Checks: "receive:rcv|SIPO:sr0|DFlipFlop:ff4"
130. Port Connectivity Checks: "receive:rcv|SIPO:sr0|DFlipFlop:ff5"
131. Port Connectivity Checks: "receive:rcv|SIPO:sr0|DFlipFlop:ff6"
132. Port Connectivity Checks: "receive:rcv|SIPO:sr0|DFlipFlop:ff7"
133. Port Connectivity Checks: "receive:rcv|DFlipFlop:ff0"
134. Port Connectivity Checks: "receive:rcv|DFlipFlop:ff1"
135. Port Connectivity Checks: "receive:rcv|DFlipFlop:ff2"
136. Port Connectivity Checks: "receive:rcv|DFlipFlop:ff3"
137. Port Connectivity Checks: "receive:rcv|DFlipFlop:ff4"
138. Port Connectivity Checks: "receive:rcv|DFlipFlop:ff5"
139. Port Connectivity Checks: "receive:rcv|DFlipFlop:ff6"
140. Port Connectivity Checks: "receive:rcv|DFlipFlop:ff7"
141. Port Connectivity Checks: "transmit:tsmt|BIC:myBIC|DFlipFlop:b3"
142. Port Connectivity Checks: "transmit:tsmt|BIC:myBIC|DFlipFlop:b2"
143. Port Connectivity Checks: "transmit:tsmt|BIC:myBIC|DFlipFlop:b1"
144. Port Connectivity Checks: "transmit:tsmt|BIC:myBIC|DFlipFlop:b0"
145. Port Connectivity Checks: "transmit:tsmt|BSC:myBSC|DFlipFlop:b3"
146. Port Connectivity Checks: "transmit:tsmt|BSC:myBSC|DFlipFlop:b2"
147. Port Connectivity Checks: "transmit:tsmt|BSC:myBSC|DFlipFlop:b1"
148. Port Connectivity Checks: "transmit:tsmt|BSC:myBSC|DFlipFlop:b0"
149. Port Connectivity Checks: "transmit:tsmt|PISO:sr1|DFlipFlop2:ff0"
150. Port Connectivity Checks: "transmit:tsmt|PISO:sr1|DFlipFlop2:ff1"
151. Port Connectivity Checks: "transmit:tsmt|PISO:sr1|DFlipFlop2:ff2"
152. Port Connectivity Checks: "transmit:tsmt|PISO:sr1|DFlipFlop2:ff3"
153. Port Connectivity Checks: "transmit:tsmt|PISO:sr1|DFlipFlop2:ff4"
154. Port Connectivity Checks: "transmit:tsmt|PISO:sr1|DFlipFlop2:ff5"
155. Port Connectivity Checks: "transmit:tsmt|PISO:sr1|DFlipFlop2:ff6"
156. Port Connectivity Checks: "transmit:tsmt|PISO:sr1|DFlipFlop2:ff7"
157. Port Connectivity Checks: "transmit:tsmt|PISO:sr1|DFlipFlop2:ff8"
158. Port Connectivity Checks: "transmit:tsmt|PISO:sr1|DFlipFlop2:ff9"
159. Port Connectivity Checks: "transmit:tsmt|PISO:sr1|mux2:m0"
160. Port Connectivity Checks: "transmit:tsmt|PISO:sr1|mux2:m9"
161. Port Connectivity Checks: "transmit:tsmt|transmitEnable:te|DFlipFlop:b1"
162. Port Connectivity Checks: "transmit:tsmt|transmitEnable:te|DFlipFlop:b0"
163. Port Connectivity Checks: "lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
164. Port Connectivity Checks: "lab4_cpu:u0|altera_reset_controller:rst_controller"
165. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
166. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
167. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
168. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_004:router_004|lab4_cpu_mm_interconnect_0_router_004_default_decode:the_default_decode"
169. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_002:router_002|lab4_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode"
170. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_001:router_001|lab4_cpu_mm_interconnect_0_router_001_default_decode:the_default_decode"
171. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router:router|lab4_cpu_mm_interconnect_0_router_default_decode:the_default_decode"
172. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transenable_s1_agent_rsp_fifo"
173. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transenable_s1_agent"
174. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charsent_s1_agent_rsp_fifo"
175. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charsent_s1_agent"
176. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charreceived_s1_agent_rsp_fifo"
177. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charreceived_s1_agent"
178. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datatosent_s1_agent_rsp_fifo"
179. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datatosent_s1_agent"
180. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datatomem_s1_agent_rsp_fifo"
181. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datatomem_s1_agent"
182. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
183. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
184. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo"
185. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent"
186. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo"
187. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent"
188. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo"
189. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent"
190. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_instruction_master_agent"
191. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent"
192. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transenable_s1_translator"
193. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charsent_s1_translator"
194. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charreceived_s1_translator"
195. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datatosent_s1_translator"
196. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datatomem_s1_translator"
197. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
198. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator"
199. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator"
200. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator"
201. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_instruction_master_translator"
202. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_data_master_translator"
203. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab4_cpu_nios2_processor_jtag_debug_module_phy"
204. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_sysclk:the_lab4_cpu_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
205. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_sysclk:the_lab4_cpu_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
206. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_pib:the_lab4_cpu_nios2_processor_nios2_oci_pib"
207. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_fifo:the_lab4_cpu_nios2_processor_nios2_oci_fifo|lab4_cpu_nios2_processor_nios2_oci_fifo_wrptr_inc:the_lab4_cpu_nios2_processor_nios2_oci_fifo_wrptr_inc"
208. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_dtrace:the_lab4_cpu_nios2_processor_nios2_oci_dtrace|lab4_cpu_nios2_processor_nios2_oci_td_mode:lab4_cpu_nios2_processor_nios2_oci_trc_ctrl_td_mode"
209. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_itrace:the_lab4_cpu_nios2_processor_nios2_oci_itrace"
210. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_dbrk:the_lab4_cpu_nios2_processor_nios2_oci_dbrk"
211. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_xbrk:the_lab4_cpu_nios2_processor_nios2_oci_xbrk"
212. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_debug:the_lab4_cpu_nios2_processor_nios2_oci_debug"
213. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci"
214. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_test_bench:the_lab4_cpu_nios2_processor_test_bench"
215. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor"
216. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic"
217. Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart"
218. Port Connectivity Checks: "clkCounter2:cc2|DFlipFlop:dff3"
219. Port Connectivity Checks: "clkCounter2:cc2|DFlipFlop:dff2"
220. Port Connectivity Checks: "clkCounter2:cc2|DFlipFlop:dff1"
221. Port Connectivity Checks: "clkCounter2:cc2|DFlipFlop:dff0"
222. Port Connectivity Checks: "clkCounter:cc1|DFlipFlop:dff3"
223. Port Connectivity Checks: "clkCounter:cc1|DFlipFlop:dff2"
224. Port Connectivity Checks: "clkCounter:cc1|DFlipFlop:dff1"
225. Port Connectivity Checks: "clkCounter:cc1|DFlipFlop:dff0"
226. Port Connectivity Checks: "clock_divider:cd"
227. SignalTap II Logic Analyzer Settings
228. Post-Synthesis Netlist Statistics for Top Partition
229. Elapsed Time Per Partition
230. Analysis & Synthesis Messages
231. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Mar 13 07:02:26 2015       ;
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                   ; DE1_SoC                                     ;
; Top-level Entity Name           ; serialComCPU                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A until Partition Merge                   ;
; Total registers                 ; N/A until Partition Merge                   ;
; Total pins                      ; N/A until Partition Merge                   ;
; Total virtual pins              ; N/A until Partition Merge                   ;
; Total block memory bits         ; N/A until Partition Merge                   ;
; Total DSP Blocks                ; N/A until Partition Merge                   ;
; Total HSSI RX PCSs              ; N/A until Partition Merge                   ;
; Total HSSI PMA RX Deserializers ; N/A until Partition Merge                   ;
; Total HSSI TX PCSs              ; N/A until Partition Merge                   ;
; Total HSSI PMA TX Serializers   ; N/A until Partition Merge                   ;
; Total PLLs                      ; N/A until Partition Merge                   ;
; Total DLLs                      ; N/A until Partition Merge                   ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; serialComCPU       ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                               ; Library ;
+-----------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; SerialComCPU1/synthesis/lab4_cpu.v                                                      ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/lab4_cpu.v                                                      ;         ;
; SerialComCPU1/synthesis/submodules/lab4_cpu_transEnable.v                               ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_transEnable.v                               ;         ;
; SerialComCPU1/synthesis/submodules/lab4_cpu_onchip_memory.v                             ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_onchip_memory.v                             ;         ;
; SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_test_bench.v                ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_test_bench.v                ;         ;
; SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_oci_test_bench.v            ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_oci_test_bench.v            ;         ;
; SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v ;         ;
; SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_tck.v     ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_tck.v     ;         ;
; SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_sysclk.v  ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_sysclk.v  ;         ;
; SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v                           ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_nios2_processor.v                           ;         ;
; SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_mux_001.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_mux_001.sv            ;         ;
; SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_mux.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_mux.sv                ;         ;
; SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_demux_002.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_demux_002.sv          ;         ;
; SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_004.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_004.sv             ;         ;
; SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_002.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_002.sv             ;         ;
; SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_001.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_001.sv             ;         ;
; SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router.sv                 ;         ;
; SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_mux_002.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_mux_002.sv            ;         ;
; SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_mux.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_mux.sv                ;         ;
; SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_demux_001.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_demux_001.sv          ;         ;
; SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_demux.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_demux.sv              ;         ;
; SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v                         ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v                         ;         ;
; SerialComCPU1/synthesis/submodules/lab4_cpu_LEDs.v                                      ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_LEDs.v                                      ;         ;
; SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v                                 ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_jtag_uart.v                                 ;         ;
; SerialComCPU1/synthesis/submodules/lab4_cpu_irq_mapper.sv                               ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_irq_mapper.sv                               ;         ;
; SerialComCPU1/synthesis/submodules/lab4_cpu_dataToMem.v                                 ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_dataToMem.v                                 ;         ;
; SerialComCPU1/synthesis/submodules/lab4_cpu_charSent.v                                  ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/lab4_cpu_charSent.v                                  ;         ;
; SerialComCPU1/synthesis/submodules/altera_reset_synchronizer.v                          ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/altera_reset_synchronizer.v                          ;         ;
; SerialComCPU1/synthesis/submodules/altera_reset_controller.v                            ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/altera_reset_controller.v                            ;         ;
; SerialComCPU1/synthesis/submodules/altera_merlin_slave_translator.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/altera_merlin_slave_translator.sv                    ;         ;
; SerialComCPU1/synthesis/submodules/altera_merlin_slave_agent.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/altera_merlin_slave_agent.sv                         ;         ;
; SerialComCPU1/synthesis/submodules/altera_merlin_master_translator.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/altera_merlin_master_translator.sv                   ;         ;
; SerialComCPU1/synthesis/submodules/altera_merlin_master_agent.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/altera_merlin_master_agent.sv                        ;         ;
; SerialComCPU1/synthesis/submodules/altera_merlin_burst_uncompressor.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/altera_merlin_burst_uncompressor.sv                  ;         ;
; SerialComCPU1/synthesis/submodules/altera_merlin_arbitrator.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/altera_merlin_arbitrator.sv                          ;         ;
; SerialComCPU1/synthesis/submodules/altera_avalon_sc_fifo.v                              ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/SerialComCPU1/synthesis/submodules/altera_avalon_sc_fifo.v                              ;         ;
; transmitEnable.v                                                                        ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/transmitEnable.v                                                                        ;         ;
; transmit.v                                                                              ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/transmit.v                                                                              ;         ;
; startBit.v                                                                              ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/startBit.v                                                                              ;         ;
; SIPO.v                                                                                  ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/SIPO.v                                                                                  ;         ;
; serialComCPU.v                                                                          ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/serialComCPU.v                                                                          ;         ;
; receive.v                                                                               ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/receive.v                                                                               ;         ;
; PISO.v                                                                                  ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/PISO.v                                                                                  ;         ;
; mux2.v                                                                                  ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/mux2.v                                                                                  ;         ;
; DFlipFlop2.v                                                                            ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/DFlipFlop2.v                                                                            ;         ;
; DFlipFlop.v                                                                             ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/DFlipFlop.v                                                                             ;         ;
; clock_divider.v                                                                         ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/clock_divider.v                                                                         ;         ;
; clkCounter2.v                                                                           ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/clkCounter2.v                                                                           ;         ;
; clkCounter.v                                                                            ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/clkCounter.v                                                                            ;         ;
; BSC.v                                                                                   ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/BSC.v                                                                                   ;         ;
; BIC.v                                                                                   ; yes             ; User Verilog HDL File        ; C:/Users/x5277219/Desktop/Lab4NIOS/BIC.v                                                                                   ;         ;
; altsyncram.tdf                                                                          ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf                                                              ;         ;
; stratix_ram_block.inc                                                                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                       ;         ;
; lpm_mux.inc                                                                             ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                 ;         ;
; lpm_decode.inc                                                                          ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc                                                              ;         ;
; aglobal140.inc                                                                          ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc                                                              ;         ;
; a_rdenreg.inc                                                                           ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                               ;         ;
; altrom.inc                                                                              ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altrom.inc                                                                  ;         ;
; altram.inc                                                                              ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altram.inc                                                                  ;         ;
; altdpram.inc                                                                            ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.inc                                                                ;         ;
; db/altsyncram_t6j1.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/x5277219/Desktop/Lab4NIOS/db/altsyncram_t6j1.tdf                                                                  ;         ;
; db/decode_5la.tdf                                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/x5277219/Desktop/Lab4NIOS/db/decode_5la.tdf                                                                       ;         ;
; db/mux_2hb.tdf                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/x5277219/Desktop/Lab4NIOS/db/mux_2hb.tdf                                                                          ;         ;
; scfifo.tdf                                                                              ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf                                                                  ;         ;
; a_regfifo.inc                                                                           ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_regfifo.inc                                                               ;         ;
; a_dpfifo.inc                                                                            ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                ;         ;
; a_i2fifo.inc                                                                            ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                ;         ;
; a_fffifo.inc                                                                            ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                ;         ;
; a_f2fifo.inc                                                                            ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                ;         ;
; db/scfifo_3291.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/x5277219/Desktop/Lab4NIOS/db/scfifo_3291.tdf                                                                      ;         ;
; db/a_dpfifo_a891.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/x5277219/Desktop/Lab4NIOS/db/a_dpfifo_a891.tdf                                                                    ;         ;
; db/a_fefifo_7cf.tdf                                                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/x5277219/Desktop/Lab4NIOS/db/a_fefifo_7cf.tdf                                                                     ;         ;
; db/cntr_vg7.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/x5277219/Desktop/Lab4NIOS/db/cntr_vg7.tdf                                                                         ;         ;
; db/dpram_7s81.tdf                                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/x5277219/Desktop/Lab4NIOS/db/dpram_7s81.tdf                                                                       ;         ;
; db/altsyncram_b8s1.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/x5277219/Desktop/Lab4NIOS/db/altsyncram_b8s1.tdf                                                                  ;         ;
; db/cntr_jgb.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/x5277219/Desktop/Lab4NIOS/db/cntr_jgb.tdf                                                                         ;         ;
; alt_jtag_atlantic.v                                                                     ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                         ;         ;
; db/altsyncram_tjn1.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/x5277219/Desktop/Lab4NIOS/db/altsyncram_tjn1.tdf                                                                  ;         ;
; db/altsyncram_ujn1.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/x5277219/Desktop/Lab4NIOS/db/altsyncram_ujn1.tdf                                                                  ;         ;
; altera_std_synchronizer.v                                                               ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                   ;         ;
; db/altsyncram_gqf1.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/x5277219/Desktop/Lab4NIOS/db/altsyncram_gqf1.tdf                                                                  ;         ;
; sld_virtual_jtag_basic.v                                                                ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                    ;         ;
; sld_signaltap.vhd                                                                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                           ;         ;
; sld_signaltap_impl.vhd                                                                  ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                      ;         ;
; sld_ela_control.vhd                                                                     ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                         ;         ;
; lpm_shiftreg.tdf                                                                        ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                            ;         ;
; lpm_constant.inc                                                                        ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_constant.inc                                                            ;         ;
; dffeea.inc                                                                              ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/dffeea.inc                                                                  ;         ;
; sld_mbpmg.vhd                                                                           ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                               ;         ;
; sld_ela_trigger_flow_mgr.vhd                                                            ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                ;         ;
; sld_buffer_manager.vhd                                                                  ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                      ;         ;
; db/altsyncram_2884.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/x5277219/Desktop/Lab4NIOS/db/altsyncram_2884.tdf                                                                  ;         ;
; db/decode_8la.tdf                                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/x5277219/Desktop/Lab4NIOS/db/decode_8la.tdf                                                                       ;         ;
; db/mux_ahb.tdf                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/x5277219/Desktop/Lab4NIOS/db/mux_ahb.tdf                                                                          ;         ;
; altdpram.tdf                                                                            ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.tdf                                                                ;         ;
; memmodes.inc                                                                            ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/others/maxplus2/memmodes.inc                                                              ;         ;
; a_hdffe.inc                                                                             ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                 ;         ;
; alt_le_rden_reg.inc                                                                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                         ;         ;
; altsyncram.inc                                                                          ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.inc                                                              ;         ;
; lpm_mux.tdf                                                                             ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                 ;         ;
; muxlut.inc                                                                              ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/muxlut.inc                                                                  ;         ;
; bypassff.inc                                                                            ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/bypassff.inc                                                                ;         ;
; altshift.inc                                                                            ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altshift.inc                                                                ;         ;
; db/mux_clc.tdf                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/x5277219/Desktop/Lab4NIOS/db/mux_clc.tdf                                                                          ;         ;
; lpm_decode.tdf                                                                          ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                              ;         ;
; declut.inc                                                                              ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/declut.inc                                                                  ;         ;
; lpm_compare.inc                                                                         ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_compare.inc                                                             ;         ;
; db/decode_vnf.tdf                                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/x5277219/Desktop/Lab4NIOS/db/decode_vnf.tdf                                                                       ;         ;
; lpm_counter.tdf                                                                         ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                             ;         ;
; lpm_add_sub.inc                                                                         ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                             ;         ;
; cmpconst.inc                                                                            ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/cmpconst.inc                                                                ;         ;
; lpm_counter.inc                                                                         ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.inc                                                             ;         ;
; alt_counter_stratix.inc                                                                 ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                     ;         ;
; db/cntr_59i.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/x5277219/Desktop/Lab4NIOS/db/cntr_59i.tdf                                                                         ;         ;
; db/cmpr_d9c.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/x5277219/Desktop/Lab4NIOS/db/cmpr_d9c.tdf                                                                         ;         ;
; db/cntr_24j.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/x5277219/Desktop/Lab4NIOS/db/cntr_24j.tdf                                                                         ;         ;
; db/cntr_09i.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/x5277219/Desktop/Lab4NIOS/db/cntr_09i.tdf                                                                         ;         ;
; db/cntr_kri.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/x5277219/Desktop/Lab4NIOS/db/cntr_kri.tdf                                                                         ;         ;
; db/cmpr_99c.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/x5277219/Desktop/Lab4NIOS/db/cmpr_99c.tdf                                                                         ;         ;
; sld_rom_sr.vhd                                                                          ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                              ;         ;
; sld_hub.vhd                                                                             ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                 ;         ;
; sld_jtag_hub.vhd                                                                        ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                            ;         ;
+-----------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimate of Logic utilization (ALMs needed) ; 745      ;
;                                             ;          ;
; Combinational ALUT usage for logic          ; 1169     ;
;     -- 7 input functions                    ; 4        ;
;     -- 6 input functions                    ; 199      ;
;     -- 5 input functions                    ; 195      ;
;     -- 4 input functions                    ; 251      ;
;     -- <=3 input functions                  ; 520      ;
;                                             ;          ;
; Dedicated logic registers                   ; 962      ;
;                                             ;          ;
; I/O pins                                    ; 0        ;
; Total MLAB memory bits                      ; 0        ;
; Total block memory bits                     ; 338944   ;
; Total DSP Blocks                            ; 0        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 987      ;
; Total fan-out                               ; 10584    ;
; Average fan-out                             ; 4.44     ;
+---------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                               ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |serialComCPU                                                                                                            ; 1169 (1)          ; 962 (0)      ; 338944            ; 0          ; 0    ; 0            ; |serialComCPU                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |clkCounter2:cc2|                                                                                                     ; 5 (1)             ; 5 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|clkCounter2:cc2                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |DFlipFlop:dff0|                                                                                                   ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|clkCounter2:cc2|DFlipFlop:dff0                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |DFlipFlop:dff1|                                                                                                   ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|clkCounter2:cc2|DFlipFlop:dff1                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |DFlipFlop:dff2|                                                                                                   ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|clkCounter2:cc2|DFlipFlop:dff2                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |DFlipFlop:dff3|                                                                                                   ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|clkCounter2:cc2|DFlipFlop:dff3                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |clkCounter:cc1|                                                                                                      ; 5 (5)             ; 5 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|clkCounter:cc1                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |DFlipFlop:dff0|                                                                                                   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|clkCounter:cc1|DFlipFlop:dff0                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |DFlipFlop:dff1|                                                                                                   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|clkCounter:cc1|DFlipFlop:dff1                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |DFlipFlop:dff2|                                                                                                   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|clkCounter:cc1|DFlipFlop:dff2                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |DFlipFlop:dff3|                                                                                                   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|clkCounter:cc1|DFlipFlop:dff3                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |clock_divider:cd|                                                                                                    ; 5 (5)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|clock_divider:cd                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |lab4_cpu:u0|                                                                                                         ; 1102 (0)          ; 892 (0)      ; 338944            ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |altera_reset_controller:rst_controller|                                                                           ; 7 (6)             ; 16 (10)      ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                ; 1 (1)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                     ; work         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                    ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                         ; work         ;
;       |lab4_cpu_LEDs:datatosent|                                                                                         ; 9 (9)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_LEDs:datatosent                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |lab4_cpu_LEDs:leds|                                                                                               ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_LEDs:leds                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |lab4_cpu_charSent:charreceived|                                                                                   ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_charSent:charreceived                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |lab4_cpu_charSent:charsent|                                                                                       ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_charSent:charsent                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |lab4_cpu_dataToMem:datatomem|                                                                                     ; 8 (8)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_dataToMem:datatomem                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |lab4_cpu_jtag_uart:jtag_uart|                                                                                     ; 114 (32)          ; 113 (13)     ; 1024              ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|                                                        ; 34 (34)           ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                       ; work         ;
;          |lab4_cpu_jtag_uart_scfifo_r:the_lab4_cpu_jtag_uart_scfifo_r|                                                   ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_r:the_lab4_cpu_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                  ; work         ;
;             |scfifo:rfifo|                                                                                               ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_r:the_lab4_cpu_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                     ; work         ;
;                |scfifo_3291:auto_generated|                                                                              ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_r:the_lab4_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                          ; work         ;
;                   |a_dpfifo_a891:dpfifo|                                                                                 ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_r:the_lab4_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                           ; 12 (6)            ; 8 (2)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_r:the_lab4_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                             ; work         ;
;                         |cntr_vg7:count_usedw|                                                                           ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_r:the_lab4_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                        ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                             ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_r:the_lab4_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                               ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                   ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_r:the_lab4_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                     ; work         ;
;                      |dpram_7s81:FIFOram|                                                                                ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_r:the_lab4_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                                                                                                                  ; work         ;
;                         |altsyncram_b8s1:altsyncram1|                                                                    ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_r:the_lab4_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                                                                                                                      ; work         ;
;          |lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|                                                   ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                  ; work         ;
;             |scfifo:wfifo|                                                                                               ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                     ; work         ;
;                |scfifo_3291:auto_generated|                                                                              ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                          ; work         ;
;                   |a_dpfifo_a891:dpfifo|                                                                                 ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                           ; 12 (6)            ; 8 (2)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                             ; work         ;
;                         |cntr_vg7:count_usedw|                                                                           ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                        ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                             ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                               ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                   ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                     ; work         ;
;                      |dpram_7s81:FIFOram|                                                                                ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                                                                                                                  ; work         ;
;                         |altsyncram_b8s1:altsyncram1|                                                                    ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                                                                                                                      ; work         ;
;       |lab4_cpu_mm_interconnect_0:mm_interconnect_0|                                                                     ; 273 (0)           ; 160 (0)      ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |altera_avalon_sc_fifo:charreceived_s1_agent_rsp_fifo|                                                          ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charreceived_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; work         ;
;          |altera_avalon_sc_fifo:charsent_s1_agent_rsp_fifo|                                                              ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charsent_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; work         ;
;          |altera_avalon_sc_fifo:datatomem_s1_agent_rsp_fifo|                                                             ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datatomem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                            ; work         ;
;          |altera_avalon_sc_fifo:datatosent_s1_agent_rsp_fifo|                                                            ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datatosent_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; work         ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                              ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; work         ;
;          |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                                                                  ; 6 (6)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                 ; work         ;
;          |altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo|                                        ; 9 (9)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|                                                         ; 7 (7)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                        ; work         ;
;          |altera_avalon_sc_fifo:transenable_s1_agent_rsp_fifo|                                                           ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transenable_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                          ; work         ;
;          |altera_merlin_master_agent:nios2_processor_data_master_agent|                                                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent                                                                                                                                                                                                                                                                                 ; work         ;
;          |altera_merlin_master_agent:nios2_processor_instruction_master_agent|                                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_instruction_master_agent                                                                                                                                                                                                                                                                          ; work         ;
;          |altera_merlin_master_translator:nios2_processor_data_master_translator|                                        ; 7 (7)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_data_master_translator                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_merlin_master_translator:nios2_processor_instruction_master_translator|                                 ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_instruction_master_translator                                                                                                                                                                                                                                                                ; work         ;
;          |altera_merlin_slave_translator:charreceived_s1_translator|                                                     ; 3 (3)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charreceived_s1_translator                                                                                                                                                                                                                                                                                    ; work         ;
;          |altera_merlin_slave_translator:charsent_s1_translator|                                                         ; 3 (3)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charsent_s1_translator                                                                                                                                                                                                                                                                                        ; work         ;
;          |altera_merlin_slave_translator:datatomem_s1_translator|                                                        ; 3 (3)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datatomem_s1_translator                                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_merlin_slave_translator:datatosent_s1_translator|                                                       ; 5 (5)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datatosent_s1_translator                                                                                                                                                                                                                                                                                      ; work         ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                         ; 2 (2)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                        ; work         ;
;          |altera_merlin_slave_translator:leds_s1_translator|                                                             ; 5 (5)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                                                                                            ; work         ;
;          |altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator|                                   ; 1 (1)             ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator                                                                                                                                                                                                                                                                  ; work         ;
;          |altera_merlin_slave_translator:onchip_memory_s1_translator|                                                    ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                                                                                                                                                   ; work         ;
;          |altera_merlin_slave_translator:transenable_s1_translator|                                                      ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transenable_s1_translator                                                                                                                                                                                                                                                                                     ; work         ;
;          |lab4_cpu_mm_interconnect_0_cmd_demux:cmd_demux|                                                                ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                               ; work         ;
;          |lab4_cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                        ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                       ; work         ;
;          |lab4_cpu_mm_interconnect_0_cmd_demux_001:rsp_demux_001|                                                        ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                       ; work         ;
;          |lab4_cpu_mm_interconnect_0_cmd_demux_001:rsp_demux|                                                            ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                                                                                                                                                           ; work         ;
;          |lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                ; 60 (55)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                               ; work         ;
;             |altera_merlin_arbitrator:arb|                                                                               ; 5 (5)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; work         ;
;          |lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux|                                                                    ; 55 (51)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                   ; work         ;
;             |altera_merlin_arbitrator:arb|                                                                               ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                      ; work         ;
;          |lab4_cpu_mm_interconnect_0_router:router|                                                                      ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                     ; work         ;
;          |lab4_cpu_mm_interconnect_0_router_001:router_001|                                                              ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                             ; work         ;
;          |lab4_cpu_mm_interconnect_0_rsp_mux:rsp_mux|                                                                    ; 35 (35)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                   ; work         ;
;       |lab4_cpu_nios2_processor:nios2_processor|                                                                         ; 674 (507)         ; 575 (306)    ; 10240             ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|                                     ; 167 (6)           ; 269 (80)     ; 8192              ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci                                                                                                                                                                                                                                                                        ; work         ;
;             |lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|  ; 67 (0)            ; 96 (0)       ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper                                                                                                                                                              ; work         ;
;                |lab4_cpu_nios2_processor_jtag_debug_module_sysclk:the_lab4_cpu_nios2_processor_jtag_debug_module_sysclk| ; 6 (6)             ; 49 (45)      ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_sysclk:the_lab4_cpu_nios2_processor_jtag_debug_module_sysclk                                                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                 ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_sysclk:the_lab4_cpu_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                 ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_sysclk:the_lab4_cpu_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |lab4_cpu_nios2_processor_jtag_debug_module_tck:the_lab4_cpu_nios2_processor_jtag_debug_module_tck|       ; 57 (57)           ; 47 (43)      ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_tck:the_lab4_cpu_nios2_processor_jtag_debug_module_tck                                                            ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                 ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_tck:the_lab4_cpu_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                 ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_tck:the_lab4_cpu_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:lab4_cpu_nios2_processor_jtag_debug_module_phy|                                   ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab4_cpu_nios2_processor_jtag_debug_module_phy                                                                                        ; work         ;
;             |lab4_cpu_nios2_processor_nios2_avalon_reg:the_lab4_cpu_nios2_processor_nios2_avalon_reg|                    ; 8 (8)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_avalon_reg:the_lab4_cpu_nios2_processor_nios2_avalon_reg                                                                                                                                                                                ; work         ;
;             |lab4_cpu_nios2_processor_nios2_oci_break:the_lab4_cpu_nios2_processor_nios2_oci_break|                      ; 2 (2)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_break:the_lab4_cpu_nios2_processor_nios2_oci_break                                                                                                                                                                                  ; work         ;
;             |lab4_cpu_nios2_processor_nios2_oci_debug:the_lab4_cpu_nios2_processor_nios2_oci_debug|                      ; 6 (6)             ; 9 (7)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_debug:the_lab4_cpu_nios2_processor_nios2_oci_debug                                                                                                                                                                                  ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                     ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_debug:the_lab4_cpu_nios2_processor_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                              ; work         ;
;             |lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem|                            ; 78 (78)           ; 49 (49)      ; 8192              ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem                                                                                                                                                                                        ; work         ;
;                |lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram|                    ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram                                                                                                   ; work         ;
;                   |altsyncram:the_altsyncram|                                                                            ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_gqf1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_gqf1:auto_generated                                          ; work         ;
;          |lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a|                      ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a                                                                                                                                                                                                                                                         ; work         ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; work         ;
;                |altsyncram_tjn1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a|altsyncram:the_altsyncram|altsyncram_tjn1:auto_generated                                                                                                                                                                                                ; work         ;
;          |lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b|                      ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b                                                                                                                                                                                                                                                         ; work         ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; work         ;
;                |altsyncram_ujn1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b|altsyncram:the_altsyncram|altsyncram_ujn1:auto_generated                                                                                                                                                                                                ; work         ;
;       |lab4_cpu_onchip_memory:onchip_memory|                                                                             ; 2 (0)             ; 1 (0)        ; 327680            ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_onchip_memory:onchip_memory                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram:the_altsyncram|                                                                                     ; 2 (0)             ; 1 (0)        ; 327680            ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_onchip_memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram_t6j1:auto_generated|                                                                             ; 2 (0)             ; 1 (1)        ; 327680            ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_t6j1:auto_generated                                                                                                                                                                                                                                                                                             ; work         ;
;                |decode_5la:decode3|                                                                                      ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_t6j1:auto_generated|decode_5la:decode3                                                                                                                                                                                                                                                                          ; work         ;
;       |lab4_cpu_transEnable:transenable|                                                                                 ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|lab4_cpu:u0|lab4_cpu_transEnable:transenable                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |receive:rcv|                                                                                                         ; 26 (4)            ; 31 (3)       ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |BIC:myBIC|                                                                                                        ; 5 (1)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|BIC:myBIC                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |DFlipFlop:b0|                                                                                                  ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|BIC:myBIC|DFlipFlop:b0                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |DFlipFlop:b1|                                                                                                  ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|BIC:myBIC|DFlipFlop:b1                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |DFlipFlop:b2|                                                                                                  ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|BIC:myBIC|DFlipFlop:b2                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |DFlipFlop:b3|                                                                                                  ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|BIC:myBIC|DFlipFlop:b3                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |BSC:myBSC|                                                                                                        ; 4 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|BSC:myBSC                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |DFlipFlop:b0|                                                                                                  ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|BSC:myBSC|DFlipFlop:b0                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |DFlipFlop:b1|                                                                                                  ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|BSC:myBSC|DFlipFlop:b1                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |DFlipFlop:b2|                                                                                                  ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|BSC:myBSC|DFlipFlop:b2                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |DFlipFlop:b3|                                                                                                  ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|BSC:myBSC|DFlipFlop:b3                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |DFlipFlop:ff0|                                                                                                    ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|DFlipFlop:ff0                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |DFlipFlop:ff1|                                                                                                    ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|DFlipFlop:ff1                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |DFlipFlop:ff2|                                                                                                    ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|DFlipFlop:ff2                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |DFlipFlop:ff3|                                                                                                    ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|DFlipFlop:ff3                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |DFlipFlop:ff4|                                                                                                    ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|DFlipFlop:ff4                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |DFlipFlop:ff5|                                                                                                    ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|DFlipFlop:ff5                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |DFlipFlop:ff6|                                                                                                    ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|DFlipFlop:ff6                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |DFlipFlop:ff7|                                                                                                    ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|DFlipFlop:ff7                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |SIPO:sr0|                                                                                                         ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|SIPO:sr0                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |DFlipFlop:ff0|                                                                                                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|SIPO:sr0|DFlipFlop:ff0                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |DFlipFlop:ff1|                                                                                                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|SIPO:sr0|DFlipFlop:ff1                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |DFlipFlop:ff2|                                                                                                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|SIPO:sr0|DFlipFlop:ff2                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |DFlipFlop:ff3|                                                                                                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|SIPO:sr0|DFlipFlop:ff3                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |DFlipFlop:ff4|                                                                                                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|SIPO:sr0|DFlipFlop:ff4                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |DFlipFlop:ff5|                                                                                                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|SIPO:sr0|DFlipFlop:ff5                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |DFlipFlop:ff6|                                                                                                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|SIPO:sr0|DFlipFlop:ff6                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |DFlipFlop:ff7|                                                                                                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|SIPO:sr0|DFlipFlop:ff7                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |startBit:myStartBit|                                                                                              ; 13 (13)           ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|startBit:myStartBit                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |DFlipFlop:dff0|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|startBit:myStartBit|DFlipFlop:dff0                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |DFlipFlop:dff1|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|startBit:myStartBit|DFlipFlop:dff1                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |DFlipFlop:dff2|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|startBit:myStartBit|DFlipFlop:dff2                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |DFlipFlop:dff3|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|receive:rcv|startBit:myStartBit|DFlipFlop:dff3                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |transmit:tsmt|                                                                                                       ; 25 (4)            ; 24 (4)       ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |BIC:myBIC|                                                                                                        ; 5 (1)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|BIC:myBIC                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |DFlipFlop:b0|                                                                                                  ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|BIC:myBIC|DFlipFlop:b0                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |DFlipFlop:b1|                                                                                                  ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|BIC:myBIC|DFlipFlop:b1                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |DFlipFlop:b2|                                                                                                  ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|BIC:myBIC|DFlipFlop:b2                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |DFlipFlop:b3|                                                                                                  ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|BIC:myBIC|DFlipFlop:b3                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |BSC:myBSC|                                                                                                        ; 4 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|BSC:myBSC                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |DFlipFlop:b0|                                                                                                  ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|BSC:myBSC|DFlipFlop:b0                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |DFlipFlop:b1|                                                                                                  ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|BSC:myBSC|DFlipFlop:b1                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |DFlipFlop:b2|                                                                                                  ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|BSC:myBSC|DFlipFlop:b2                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |DFlipFlop:b3|                                                                                                  ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|BSC:myBSC|DFlipFlop:b3                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |PISO:sr1|                                                                                                         ; 10 (0)            ; 10 (0)       ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|PISO:sr1                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |DFlipFlop2:ff0|                                                                                                ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|PISO:sr1|DFlipFlop2:ff0                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |DFlipFlop2:ff1|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|PISO:sr1|DFlipFlop2:ff1                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |DFlipFlop2:ff2|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|PISO:sr1|DFlipFlop2:ff2                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |DFlipFlop2:ff3|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|PISO:sr1|DFlipFlop2:ff3                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |DFlipFlop2:ff4|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|PISO:sr1|DFlipFlop2:ff4                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |DFlipFlop2:ff5|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|PISO:sr1|DFlipFlop2:ff5                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |DFlipFlop2:ff6|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|PISO:sr1|DFlipFlop2:ff6                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |DFlipFlop2:ff7|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|PISO:sr1|DFlipFlop2:ff7                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |DFlipFlop2:ff8|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|PISO:sr1|DFlipFlop2:ff8                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |DFlipFlop2:ff9|                                                                                                ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|PISO:sr1|DFlipFlop2:ff9                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |mux2:m0|                                                                                                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|PISO:sr1|mux2:m0                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |mux2:m1|                                                                                                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|PISO:sr1|mux2:m1                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |mux2:m2|                                                                                                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|PISO:sr1|mux2:m2                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |mux2:m3|                                                                                                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|PISO:sr1|mux2:m3                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |mux2:m4|                                                                                                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|PISO:sr1|mux2:m4                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |mux2:m5|                                                                                                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|PISO:sr1|mux2:m5                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |mux2:m6|                                                                                                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|PISO:sr1|mux2:m6                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |mux2:m7|                                                                                                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|PISO:sr1|mux2:m7                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |mux2:m8|                                                                                                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|PISO:sr1|mux2:m8                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |transmitEnable:te|                                                                                                ; 2 (2)             ; 2 (0)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|transmitEnable:te                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |DFlipFlop:b0|                                                                                                  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|transmitEnable:te|DFlipFlop:b0                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;          |DFlipFlop:b1|                                                                                                  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |serialComCPU|transmit:tsmt|transmitEnable:te|DFlipFlop:b1                                                                                                                                                                                                                                                                                                                                                          ; work         ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_r:the_lab4_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                                 ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                                 ;
; lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_gqf1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; lab4_cpu_nios2_processor_ociram_default_contents.mif ;
; lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a|altsyncram:the_altsyncram|altsyncram_tjn1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; lab4_cpu_nios2_processor_rf_ram_a.mif                ;
; lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b|altsyncram:the_altsyncram|altsyncram_ujn1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; lab4_cpu_nios2_processor_rf_ram_b.mif                ;
; lab4_cpu:u0|lab4_cpu_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_t6j1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                    ; AUTO ; Single Port      ; 10240        ; 32           ; --           ; --           ; 327680 ; lab4_cpu_onchip_memory.hex                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_tck:the_lab4_cpu_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_tck:the_lab4_cpu_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_tck:the_lab4_cpu_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_tck:the_lab4_cpu_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_debug:the_lab4_cpu_nios2_processor_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_sysclk:the_lab4_cpu_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_sysclk:the_lab4_cpu_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_debug:the_lab4_cpu_nios2_processor_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                               ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_sysclk:the_lab4_cpu_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_sysclk:the_lab4_cpu_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                ;
+----------------------------------------------------+--------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                  ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------------------+------------------------+
; receive:rcv|startBit:myStartBit|en                 ; GND                                  ; yes                    ;
; receive:rcv|startBit:myStartBit|NS[3]              ; receive:rcv|startBit:myStartBit|en~0 ; yes                    ;
; receive:rcv|startBit:myStartBit|NS[0]              ; receive:rcv|startBit:myStartBit|en~0 ; yes                    ;
; receive:rcv|startBit:myStartBit|NS[1]              ; receive:rcv|startBit:myStartBit|en~0 ; yes                    ;
; receive:rcv|startBit:myStartBit|NS[2]              ; receive:rcv|startBit:myStartBit|en~0 ; yes                    ;
; Number of user-specified and inferred latches = 5  ;                                      ;                        ;
+----------------------------------------------------+--------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 962   ;
; Number of registers using Synchronous Clear  ; 210   ;
; Number of registers using Synchronous Load   ; 165   ;
; Number of registers using Asynchronous Clear ; 668   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 340   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                     ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                             ; 1       ;
; lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                             ; 4       ;
; lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                             ; 1       ;
; lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                             ; 1       ;
; lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                  ; 1       ;
; lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                  ; 1       ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                        ; 3       ;
; lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|hbreak_enabled                                                                                                                                                                   ; 6       ;
; lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; 1       ;
; transmit:tsmt|PISO:sr1|DFlipFlop2:ff0|q                                                                                                                                                                                               ; 1       ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                  ; 3       ;
; lab4_cpu:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                ; 1       ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                              ; 11      ;
; transmit:tsmt|PISO:sr1|DFlipFlop2:ff1|q                                                                                                                                                                                               ; 1       ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                  ; 25      ;
; lab4_cpu:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                ; 2       ;
; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                               ; 5       ;
; lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|i_read                                                                                                                                                                           ; 4       ;
; lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|F_pc[14]                                                                                                                                                                         ; 2       ;
; transmit:tsmt|PISO:sr1|DFlipFlop2:ff2|q                                                                                                                                                                                               ; 1       ;
; lab4_cpu:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                ; 1       ;
; lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                  ; 2       ;
; lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_avalon_reg:the_lab4_cpu_nios2_processor_nios2_avalon_reg|oci_ienable[5] ; 2       ;
; lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                              ; 2       ;
; transmit:tsmt|PISO:sr1|DFlipFlop2:ff3|q                                                                                                                                                                                               ; 1       ;
; transmit:tsmt|PISO:sr1|DFlipFlop2:ff4|q                                                                                                                                                                                               ; 1       ;
; transmit:tsmt|PISO:sr1|DFlipFlop2:ff5|q                                                                                                                                                                                               ; 1       ;
; transmit:tsmt|PISO:sr1|DFlipFlop2:ff6|q                                                                                                                                                                                               ; 1       ;
; transmit:tsmt|PISO:sr1|DFlipFlop2:ff7|q                                                                                                                                                                                               ; 1       ;
; transmit:tsmt|PISO:sr1|DFlipFlop2:ff8|q                                                                                                                                                                                               ; 1       ;
; transmit:tsmt|PISO:sr1|DFlipFlop2:ff9|q                                                                                                                                                                                               ; 1       ;
; Total number of inverted registers = 31                                                                                                                                                                                               ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4_cpu:u0|lab4_cpu_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_t6j1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_r:the_lab4_cpu_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a|altsyncram:the_altsyncram|altsyncram_tjn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b|altsyncram:the_altsyncram|altsyncram_ujn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_debug:the_lab4_cpu_nios2_processor_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_gqf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_tck:the_lab4_cpu_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_tck:the_lab4_cpu_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_sysclk:the_lab4_cpu_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_sysclk:the_lab4_cpu_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_demux_001:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_008 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for lab4_cpu:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_onchip_memory:onchip_memory ;
+----------------+----------------------------+-------------------------------------------------+
; Parameter Name ; Value                      ; Type                                            ;
+----------------+----------------------------+-------------------------------------------------+
; INIT_FILE      ; lab4_cpu_onchip_memory.hex ; String                                          ;
+----------------+----------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_onchip_memory:onchip_memory|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                  ;
+------------------------------------+----------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT                ; Untyped                                               ;
; WIDTH_A                            ; 32                         ; Signed Integer                                        ;
; WIDTHAD_A                          ; 14                         ; Signed Integer                                        ;
; NUMWORDS_A                         ; 10240                      ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                               ;
; WIDTH_B                            ; 1                          ; Untyped                                               ;
; WIDTHAD_B                          ; 1                          ; Untyped                                               ;
; NUMWORDS_B                         ; 1                          ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 4                          ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                               ;
; BYTE_SIZE                          ; 8                          ; Signed Integer                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                               ;
; INIT_FILE                          ; lab4_cpu_onchip_memory.hex ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 10240                      ; Signed Integer                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                     ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                     ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_t6j1            ; Untyped                                               ;
+------------------------------------+----------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_r:the_lab4_cpu_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a ;
+----------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                 ; Type                                                                                                                              ;
+----------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; lab4_cpu_nios2_processor_rf_ram_a.mif ; String                                                                                                                            ;
+----------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                                                                                    ;
+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT                             ; Untyped                                                                                                                                 ;
; WIDTH_A                            ; 32                                    ; Signed Integer                                                                                                                          ;
; WIDTHAD_A                          ; 5                                     ; Signed Integer                                                                                                                          ;
; NUMWORDS_A                         ; 32                                    ; Signed Integer                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                 ;
; WIDTH_B                            ; 32                                    ; Signed Integer                                                                                                                          ;
; WIDTHAD_B                          ; 5                                     ; Signed Integer                                                                                                                          ;
; NUMWORDS_B                         ; 32                                    ; Signed Integer                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0                                ; Untyped                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                                                                                 ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                 ;
; INIT_FILE                          ; lab4_cpu_nios2_processor_rf_ram_a.mif ; Untyped                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                                     ; Signed Integer                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                             ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_tjn1                       ; Untyped                                                                                                                                 ;
+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b ;
+----------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                 ; Type                                                                                                                              ;
+----------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; lab4_cpu_nios2_processor_rf_ram_b.mif ; String                                                                                                                            ;
+----------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                                                                                    ;
+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT                             ; Untyped                                                                                                                                 ;
; WIDTH_A                            ; 32                                    ; Signed Integer                                                                                                                          ;
; WIDTHAD_A                          ; 5                                     ; Signed Integer                                                                                                                          ;
; NUMWORDS_A                         ; 32                                    ; Signed Integer                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                 ;
; WIDTH_B                            ; 32                                    ; Signed Integer                                                                                                                          ;
; WIDTHAD_B                          ; 5                                     ; Signed Integer                                                                                                                          ;
; NUMWORDS_B                         ; 32                                    ; Signed Integer                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0                                ; Untyped                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                                                                                 ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                 ;
; INIT_FILE                          ; lab4_cpu_nios2_processor_rf_ram_b.mif ; Untyped                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                                     ; Signed Integer                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                             ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_ujn1                       ; Untyped                                                                                                                                 ;
+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_debug:the_lab4_cpu_nios2_processor_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram ;
+----------------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                ; Type                                                                                                                                                                                                                                                                     ;
+----------------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; lab4_cpu_nios2_processor_ociram_default_contents.mif ; String                                                                                                                                                                                                                                                                   ;
+----------------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                                                                                                                                                                                                                                                           ;
+------------------------------------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                                                                                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                                                                                                                                                                                                                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT                                          ; Untyped                                                                                                                                                                                                                                                                        ;
; WIDTH_A                            ; 32                                                   ; Signed Integer                                                                                                                                                                                                                                                                 ;
; WIDTHAD_A                          ; 8                                                    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; NUMWORDS_A                         ; 256                                                  ; Signed Integer                                                                                                                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                                                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                                                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                                                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                                                                                                                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                                                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                                                                                                                                                                                                                                                                        ;
; WIDTH_B                            ; 1                                                    ; Untyped                                                                                                                                                                                                                                                                        ;
; WIDTHAD_B                          ; 1                                                    ; Untyped                                                                                                                                                                                                                                                                        ;
; NUMWORDS_B                         ; 1                                                    ; Untyped                                                                                                                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                                                                                                                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                                                                                                                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                                                                                                                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                                                                                                                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                                                                                                                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                                                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                                                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                                                                                                                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 4                                                    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                                                                                                                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                                                                                                                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                                                                                                                                                                                                                                                        ;
; INIT_FILE                          ; lab4_cpu_nios2_processor_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                                                                                                                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                                                                                                                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                                                                                                                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                                                                                                                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V                                            ; Untyped                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_gqf1                                      ; Untyped                                                                                                                                                                                                                                                                        ;
+------------------------------------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_tck:the_lab4_cpu_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_tck:the_lab4_cpu_nios2_processor_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_sysclk:the_lab4_cpu_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_sysclk:the_lab4_cpu_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab4_cpu_nios2_processor_jtag_debug_module_phy ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                   ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                   ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                   ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                   ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 14    ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datatomem_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datatosent_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charreceived_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charsent_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transenable_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                                 ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                 ;
; ID                        ; 0     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_instruction_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                                        ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                        ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                                        ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                        ;
; ID                        ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                            ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datatomem_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datatomem_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datatomem_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datatosent_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datatosent_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datatosent_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charreceived_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charreceived_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charreceived_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charsent_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charsent_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charsent_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transenable_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transenable_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transenable_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router:router|lab4_cpu_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_001:router_001|lab4_cpu_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_002:router_002|lab4_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_002:router_003|lab4_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_004:router_004|lab4_cpu_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_004:router_005|lab4_cpu_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_004:router_006|lab4_cpu_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_004:router_007|lab4_cpu_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_004:router_008|lab4_cpu_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_004:router_009|lab4_cpu_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_004:router_010|lab4_cpu_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transmit:tsmt|transmitEnable:te ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; Idle1          ; 00    ; Unsigned Binary                                     ;
; Idle2          ; 01    ; Unsigned Binary                                     ;
; Enable         ; 10    ; Unsigned Binary                                     ;
; Empty          ; 11    ; Unsigned Binary                                     ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                      ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                             ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                     ; String         ;
; sld_node_info                                   ; 805334528                                                                                                         ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 28                                                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 28                                                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                             ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                 ; Untyped        ;
; sld_sample_depth                                ; 32768                                                                                                             ; Untyped        ;
; sld_segment_size                                ; 32768                                                                                                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                              ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                              ; String         ;
; sld_inversion_mask_length                       ; 113                                                                                                               ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                               ; Untyped        ;
; sld_storage_qualifier_bits                      ; 28                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                 ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; lab4_cpu:u0|lab4_cpu_onchip_memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 10240                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                   ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                             ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                 ;
; Entity Instance            ; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                ;
; Entity Instance            ; lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_r:the_lab4_cpu_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receive:rcv|startBit:myStartBit|DFlipFlop:dff3"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receive:rcv|startBit:myStartBit|DFlipFlop:dff2"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receive:rcv|startBit:myStartBit|DFlipFlop:dff1"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receive:rcv|startBit:myStartBit|DFlipFlop:dff0"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receive:rcv|SIPO:sr0|DFlipFlop:ff0"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receive:rcv|SIPO:sr0|DFlipFlop:ff1"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receive:rcv|SIPO:sr0|DFlipFlop:ff2"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receive:rcv|SIPO:sr0|DFlipFlop:ff3"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receive:rcv|SIPO:sr0|DFlipFlop:ff4"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receive:rcv|SIPO:sr0|DFlipFlop:ff5"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receive:rcv|SIPO:sr0|DFlipFlop:ff6"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receive:rcv|SIPO:sr0|DFlipFlop:ff7"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receive:rcv|DFlipFlop:ff0"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receive:rcv|DFlipFlop:ff1"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receive:rcv|DFlipFlop:ff2"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receive:rcv|DFlipFlop:ff3"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receive:rcv|DFlipFlop:ff4"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receive:rcv|DFlipFlop:ff5"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receive:rcv|DFlipFlop:ff6"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receive:rcv|DFlipFlop:ff7"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transmit:tsmt|BIC:myBIC|DFlipFlop:b3"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transmit:tsmt|BIC:myBIC|DFlipFlop:b2"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transmit:tsmt|BIC:myBIC|DFlipFlop:b1"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transmit:tsmt|BIC:myBIC|DFlipFlop:b0"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transmit:tsmt|BSC:myBSC|DFlipFlop:b3"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transmit:tsmt|BSC:myBSC|DFlipFlop:b2"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transmit:tsmt|BSC:myBSC|DFlipFlop:b1"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transmit:tsmt|BSC:myBSC|DFlipFlop:b0"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transmit:tsmt|PISO:sr1|DFlipFlop2:ff0"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transmit:tsmt|PISO:sr1|DFlipFlop2:ff1"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transmit:tsmt|PISO:sr1|DFlipFlop2:ff2"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transmit:tsmt|PISO:sr1|DFlipFlop2:ff3"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transmit:tsmt|PISO:sr1|DFlipFlop2:ff4"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transmit:tsmt|PISO:sr1|DFlipFlop2:ff5"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transmit:tsmt|PISO:sr1|DFlipFlop2:ff6"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transmit:tsmt|PISO:sr1|DFlipFlop2:ff7"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transmit:tsmt|PISO:sr1|DFlipFlop2:ff8"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transmit:tsmt|PISO:sr1|DFlipFlop2:ff9"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "transmit:tsmt|PISO:sr1|mux2:m0" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "transmit:tsmt|PISO:sr1|mux2:m9" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; d0   ; Input ; Info     ; Stuck at VCC                     ;
; d1   ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transmit:tsmt|transmitEnable:te|DFlipFlop:b1"                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transmit:tsmt|transmitEnable:te|DFlipFlop:b0"                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------------------+
; Port           ; Type  ; Severity ; Details                                    ;
+----------------+-------+----------+--------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                               ;
+----------------+-------+----------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_004:router_004|lab4_cpu_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_002:router_002|lab4_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_001:router_001|lab4_cpu_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router:router|lab4_cpu_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:transenable_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:transenable_s1_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                               ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                          ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charsent_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charsent_s1_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                            ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                             ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                       ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:charreceived_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:charreceived_s1_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                 ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                           ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datatosent_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datatosent_s1_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                              ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                               ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                         ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datatomem_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datatomem_s1_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                            ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                             ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                       ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                        ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                         ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                   ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                 ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                  ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                            ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                  ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                             ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_instruction_master_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                    ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                             ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:transenable_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                        ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                   ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charsent_s1_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                     ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:charreceived_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                         ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                    ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datatosent_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                       ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                  ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datatomem_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                      ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                 ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                     ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                 ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                            ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                          ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                     ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                           ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_instruction_master_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                             ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_data_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                      ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab4_cpu_nios2_processor_jtag_debug_module_phy" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                           ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_sysclk:the_lab4_cpu_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_sysclk:the_lab4_cpu_nios2_processor_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_pib:the_lab4_cpu_nios2_processor_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                   ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_fifo:the_lab4_cpu_nios2_processor_nios2_oci_fifo|lab4_cpu_nios2_processor_nios2_oci_fifo_wrptr_inc:the_lab4_cpu_nios2_processor_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_dtrace:the_lab4_cpu_nios2_processor_nios2_oci_dtrace|lab4_cpu_nios2_processor_nios2_oci_td_mode:lab4_cpu_nios2_processor_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_itrace:the_lab4_cpu_nios2_processor_nios2_oci_itrace" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_dbrk:the_lab4_cpu_nios2_processor_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_xbrk:the_lab4_cpu_nios2_processor_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_debug:the_lab4_cpu_nios2_processor_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                            ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                       ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
; oci_ienable[4..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_test_bench:the_lab4_cpu_nios2_processor_test_bench" ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                 ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                                                            ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                                                            ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor" ;
+--------------+--------+----------+-----------------------------------------------+
; Port         ; Type   ; Severity ; Details                                       ;
+--------------+--------+----------+-----------------------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected                        ;
+--------------+--------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic"                                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart"                                                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkCounter2:cc2|DFlipFlop:dff3"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkCounter2:cc2|DFlipFlop:dff2"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkCounter2:cc2|DFlipFlop:dff1"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkCounter2:cc2|DFlipFlop:dff0"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkCounter:cc1|DFlipFlop:dff3"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkCounter:cc1|DFlipFlop:dff2"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkCounter:cc1|DFlipFlop:dff1"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkCounter:cc1|DFlipFlop:dff0"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qBar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_divider:cd"                                                                                    ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; divided_clocks[31..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; divided_clocks[3..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 28                  ; 28               ; 32768        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 962                         ;
;     CLR               ; 333                         ;
;     CLR SCLR          ; 63                          ;
;     CLR SCLR SLD      ; 16                          ;
;     CLR SLD           ; 68                          ;
;     ENA               ; 59                          ;
;     ENA CLR           ; 124                         ;
;     ENA CLR SCLR      ; 47                          ;
;     ENA CLR SLD       ; 17                          ;
;     ENA SCLR          ; 61                          ;
;     ENA SCLR SLD      ; 23                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 32                          ;
;     plain             ; 110                         ;
; arriav_lcell_comb     ; 1169                        ;
;     arith             ; 113                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 68                          ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 1052                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 174                         ;
;         3 data inputs ; 211                         ;
;         4 data inputs ; 250                         ;
;         5 data inputs ; 195                         ;
;         6 data inputs ; 199                         ;
; boundary_port         ; 79                          ;
; stratixv_ram_block    ; 176                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.12                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Fri Mar 13 07:01:38 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --recompile=on
Critical Warning (12819): Rapid Recompile may ignore modifying, adding, or deleting SDC files.
    Info (12845): SDC file was deleted: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/altera_reset_controller.sdc.
    Info (12845): SDC file was deleted: c:/users/x5277219/desktop/lab4/db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.sdc.
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12248): Elaborating Qsys system entity "lab4_cpu.qsys"
Info (12250): 2015.03.13.07:01:40 Progress: Loading Lab4NIOS/lab4_cpu.qsys
Info (12250): 2015.03.13.07:01:40 Progress: Reading input file
Info (12250): 2015.03.13.07:01:40 Progress: Adding clk_0 [clock_source 14.0]
Info (12250): 2015.03.13.07:01:41 Progress: Parameterizing module clk_0
Info (12250): 2015.03.13.07:01:41 Progress: Adding onchip_memory [altera_avalon_onchip_memory2 14.0]
Info (12250): 2015.03.13.07:01:41 Progress: Parameterizing module onchip_memory
Info (12250): 2015.03.13.07:01:41 Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.0]
Info (12250): 2015.03.13.07:01:41 Progress: Parameterizing module jtag_uart
Info (12250): 2015.03.13.07:01:41 Progress: Adding LEDs [altera_avalon_pio 14.0]
Info (12250): 2015.03.13.07:01:41 Progress: Parameterizing module LEDs
Info (12250): 2015.03.13.07:01:41 Progress: Adding nios2_processor [altera_nios2_qsys 14.0]
Info (12250): 2015.03.13.07:01:41 Progress: Parameterizing module nios2_processor
Info (12250): 2015.03.13.07:01:41 Progress: Adding dataToMem [altera_avalon_pio 14.0]
Info (12250): 2015.03.13.07:01:41 Progress: Parameterizing module dataToMem
Info (12250): 2015.03.13.07:01:41 Progress: Adding dataToSent [altera_avalon_pio 14.0]
Info (12250): 2015.03.13.07:01:41 Progress: Parameterizing module dataToSent
Info (12250): 2015.03.13.07:01:41 Progress: Adding charSent [altera_avalon_pio 14.0]
Info (12250): 2015.03.13.07:01:41 Progress: Parameterizing module charSent
Info (12250): 2015.03.13.07:01:41 Progress: Adding charReceived [altera_avalon_pio 14.0]
Info (12250): 2015.03.13.07:01:41 Progress: Parameterizing module charReceived
Info (12250): 2015.03.13.07:01:41 Progress: Adding transEnable [altera_avalon_pio 14.0]
Info (12250): 2015.03.13.07:01:41 Progress: Parameterizing module transEnable
Info (12250): 2015.03.13.07:01:41 Progress: Building connections
Info (12250): 2015.03.13.07:01:42 Progress: Parameterizing connections
Info (12250): 2015.03.13.07:01:42 Progress: Validating
Info (12250): 2015.03.13.07:01:42 Progress: Done reading input file
Info (12250): Lab4_cpu.nios2_processor: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info (12250): Lab4_cpu.dataToMem: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Lab4_cpu.charSent: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Lab4_cpu.charReceived: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Lab4_cpu: Generating lab4_cpu "lab4_cpu" for QUARTUS_SYNTH
Info (12250): Onchip_memory: Starting RTL generation for module 'lab4_cpu_onchip_memory'
Info (12250): Onchip_memory:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab4_cpu_onchip_memory --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_5869822817828377076.dir/0001_onchip_memory_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_5869822817828377076.dir/0001_onchip_memory_gen//lab4_cpu_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory: Done RTL generation for module 'lab4_cpu_onchip_memory'
Info (12250): Onchip_memory: "lab4_cpu" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info (12250): Jtag_uart: Starting RTL generation for module 'lab4_cpu_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab4_cpu_jtag_uart --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_5869822817828377076.dir/0002_jtag_uart_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_5869822817828377076.dir/0002_jtag_uart_gen//lab4_cpu_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'lab4_cpu_jtag_uart'
Info (12250): Jtag_uart: "lab4_cpu" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): LEDs: Starting RTL generation for module 'lab4_cpu_LEDs'
Info (12250): LEDs:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_cpu_LEDs --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_5869822817828377076.dir/0003_LEDs_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_5869822817828377076.dir/0003_LEDs_gen//lab4_cpu_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info (12250): LEDs: Done RTL generation for module 'lab4_cpu_LEDs'
Info (12250): LEDs: "lab4_cpu" instantiated altera_avalon_pio "LEDs"
Info (12250): Nios2_processor: Starting RTL generation for module 'lab4_cpu_nios2_processor'
Info (12250): Nios2_processor:   Generation command is [exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=lab4_cpu_nios2_processor --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_5869822817828377076.dir/0004_nios2_processor_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_5869822817828377076.dir/0004_nios2_processor_gen//lab4_cpu_nios2_processor_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Nios2_processor: # 2015.03.13 07:01:50 (*) Starting Nios II generation
Info (12250): Nios2_processor: # 2015.03.13 07:01:50 (*)   Checking for plaintext license.
Info (12250): Nios2_processor: # 2015.03.13 07:01:51 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info (12250): Nios2_processor: # 2015.03.13 07:01:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Nios2_processor: # 2015.03.13 07:02:11 (*)   Plaintext license not found.
Info (12250): Nios2_processor: # 2015.03.13 07:02:11 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Nios2_processor: # 2015.03.13 07:02:11 (*)   Elaborating CPU configuration settings
Info (12250): Nios2_processor: # 2015.03.13 07:02:11 (*)   Creating all objects for CPU
Info (12250): Nios2_processor: # 2015.03.13 07:02:13 (*)   Generating RTL from CPU objects
Info (12250): Nios2_processor: # 2015.03.13 07:02:13 (*)   Creating plain-text RTL
Info (12250): Nios2_processor: # 2015.03.13 07:02:15 (*) Done Nios II generation
Info (12250): Nios2_processor: Done RTL generation for module 'lab4_cpu_nios2_processor'
Info (12250): Nios2_processor: "lab4_cpu" instantiated altera_nios2_qsys "nios2_processor"
Info (12250): DataToMem: Starting RTL generation for module 'lab4_cpu_dataToMem'
Info (12250): DataToMem:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_cpu_dataToMem --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_5869822817828377076.dir/0005_dataToMem_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_5869822817828377076.dir/0005_dataToMem_gen//lab4_cpu_dataToMem_component_configuration.pl  --do_build_sim=0  ]
Info (12250): DataToMem: Done RTL generation for module 'lab4_cpu_dataToMem'
Info (12250): DataToMem: "lab4_cpu" instantiated altera_avalon_pio "dataToMem"
Info (12250): CharSent: Starting RTL generation for module 'lab4_cpu_charSent'
Info (12250): CharSent:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_cpu_charSent --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_5869822817828377076.dir/0006_charSent_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_5869822817828377076.dir/0006_charSent_gen//lab4_cpu_charSent_component_configuration.pl  --do_build_sim=0  ]
Info (12250): CharSent: Done RTL generation for module 'lab4_cpu_charSent'
Info (12250): CharSent: "lab4_cpu" instantiated altera_avalon_pio "charSent"
Info (12250): TransEnable: Starting RTL generation for module 'lab4_cpu_transEnable'
Info (12250): TransEnable:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_cpu_transEnable --dir=C:/Users/x5277219/AppData/Local/Temp/alt6507_5869822817828377076.dir/0007_transEnable_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/x5277219/AppData/Local/Temp/alt6507_5869822817828377076.dir/0007_transEnable_gen//lab4_cpu_transEnable_component_configuration.pl  --do_build_sim=0  ]
Info (12250): TransEnable: Done RTL generation for module 'lab4_cpu_transEnable'
Info (12250): TransEnable: "lab4_cpu" instantiated altera_avalon_pio "transEnable"
Info (12250): Mm_interconnect_0: "lab4_cpu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "lab4_cpu" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "lab4_cpu" instantiated altera_reset_controller "rst_controller"
Info (12250): Nios2_processor_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_processor_data_master_translator"
Info (12250): Nios2_processor_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_processor_jtag_debug_module_translator"
Info (12250): Nios2_processor_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_processor_data_master_agent"
Info (12250): Nios2_processor_jtag_debug_module_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_processor_jtag_debug_module_agent"
Info (12250): Nios2_processor_jtag_debug_module_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_processor_jtag_debug_module_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Users/x5277219/Desktop/Lab4NIOS/db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv
Info (12250): Lab4_cpu: Done "lab4_cpu" with 27 modules, 41 files
Info (12249): Finished elaborating Qsys system entity "lab4_cpu.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/lab4_cpu.v
    Info (12023): Found entity 1: lab4_cpu
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_transenable.v
    Info (12023): Found entity 1: lab4_cpu_transEnable
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_onchip_memory.v
    Info (12023): Found entity 1: lab4_cpu_onchip_memory
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_nios2_processor_test_bench.v
    Info (12023): Found entity 1: lab4_cpu_nios2_processor_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_nios2_processor_oci_test_bench.v
    Info (12023): Found entity 1: lab4_cpu_nios2_processor_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: lab4_cpu_nios2_processor_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_tck.v
    Info (12023): Found entity 1: lab4_cpu_nios2_processor_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_nios2_processor_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: lab4_cpu_nios2_processor_jtag_debug_module_sysclk
Info (12021): Found 21 design units, including 21 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_nios2_processor.v
    Info (12023): Found entity 1: lab4_cpu_nios2_processor_register_bank_a_module
    Info (12023): Found entity 2: lab4_cpu_nios2_processor_register_bank_b_module
    Info (12023): Found entity 3: lab4_cpu_nios2_processor_nios2_oci_debug
    Info (12023): Found entity 4: lab4_cpu_nios2_processor_ociram_sp_ram_module
    Info (12023): Found entity 5: lab4_cpu_nios2_processor_nios2_ocimem
    Info (12023): Found entity 6: lab4_cpu_nios2_processor_nios2_avalon_reg
    Info (12023): Found entity 7: lab4_cpu_nios2_processor_nios2_oci_break
    Info (12023): Found entity 8: lab4_cpu_nios2_processor_nios2_oci_xbrk
    Info (12023): Found entity 9: lab4_cpu_nios2_processor_nios2_oci_dbrk
    Info (12023): Found entity 10: lab4_cpu_nios2_processor_nios2_oci_itrace
    Info (12023): Found entity 11: lab4_cpu_nios2_processor_nios2_oci_td_mode
    Info (12023): Found entity 12: lab4_cpu_nios2_processor_nios2_oci_dtrace
    Info (12023): Found entity 13: lab4_cpu_nios2_processor_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: lab4_cpu_nios2_processor_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: lab4_cpu_nios2_processor_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: lab4_cpu_nios2_processor_nios2_oci_fifo
    Info (12023): Found entity 17: lab4_cpu_nios2_processor_nios2_oci_pib
    Info (12023): Found entity 18: lab4_cpu_nios2_processor_nios2_oci_im
    Info (12023): Found entity 19: lab4_cpu_nios2_processor_nios2_performance_monitors
    Info (12023): Found entity 20: lab4_cpu_nios2_processor_nios2_oci
    Info (12023): Found entity 21: lab4_cpu_nios2_processor
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_rsp_demux_002
Info (12021): Found 2 design units, including 2 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_router_004_default_decode
    Info (12023): Found entity 2: lab4_cpu_mm_interconnect_0_router_004
Info (12021): Found 2 design units, including 2 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: lab4_cpu_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: lab4_cpu_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: lab4_cpu_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_cmd_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_mm_interconnect_0.v
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_leds.v
    Info (12023): Found entity 1: lab4_cpu_LEDs
Info (12021): Found 5 design units, including 5 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_jtag_uart.v
    Info (12023): Found entity 1: lab4_cpu_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: lab4_cpu_jtag_uart_scfifo_w
    Info (12023): Found entity 3: lab4_cpu_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: lab4_cpu_jtag_uart_scfifo_r
    Info (12023): Found entity 5: lab4_cpu_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_irq_mapper.sv
    Info (12023): Found entity 1: lab4_cpu_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_datatomem.v
    Info (12023): Found entity 1: lab4_cpu_dataToMem
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/lab4_cpu_charsent.v
    Info (12023): Found entity 1: lab4_cpu_charSent
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file serialcomcpu1/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu1/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file transmitenable.v
    Info (12023): Found entity 1: transmitEnable
Info (12021): Found 1 design units, including 1 entities, in source file transmit.v
    Info (12023): Found entity 1: transmit
Info (12021): Found 1 design units, including 1 entities, in source file startbit.v
    Info (12023): Found entity 1: startBit
Info (12021): Found 1 design units, including 1 entities, in source file sipo.v
    Info (12023): Found entity 1: SIPO
Info (12021): Found 1 design units, including 1 entities, in source file serialcomcpu.v
    Info (12023): Found entity 1: serialComCPU
Info (12021): Found 1 design units, including 1 entities, in source file serialcom.v
    Info (12023): Found entity 1: serialCom
Info (12021): Found 1 design units, including 1 entities, in source file receive.v
    Info (12023): Found entity 1: receive
Info (12021): Found 1 design units, including 1 entities, in source file piso.v
    Info (12023): Found entity 1: PISO
Info (12021): Found 1 design units, including 1 entities, in source file onboardserialcom.v
    Info (12023): Found entity 1: onBoardSerialCom
Info (12021): Found 1 design units, including 1 entities, in source file mux2.v
    Info (12023): Found entity 1: mux2
Info (12021): Found 1 design units, including 1 entities, in source file dflipflop2.v
    Info (12023): Found entity 1: DFlipFlop2
Info (12021): Found 1 design units, including 1 entities, in source file dflipflop.v
    Info (12023): Found entity 1: DFlipFlop
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.v
    Info (12023): Found entity 1: clock_divider
Info (12021): Found 1 design units, including 1 entities, in source file clkcounter2.v
    Info (12023): Found entity 1: clkCounter2
Info (12021): Found 1 design units, including 1 entities, in source file clkcounter.v
    Info (12023): Found entity 1: clkCounter
Info (12021): Found 1 design units, including 1 entities, in source file bsc.v
    Info (12023): Found entity 1: BSC
Info (12021): Found 1 design units, including 1 entities, in source file bic.v
    Info (12023): Found entity 1: BIC
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/lab4_cpu.v
    Info (12023): Found entity 1: lab4_cpu
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab4_cpu/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_leds.v
    Info (12023): Found entity 1: lab4_cpu_LEDs
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_charsent.v
    Info (12023): Found entity 1: lab4_cpu_charSent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_datatomem.v
    Info (12023): Found entity 1: lab4_cpu_dataToMem
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_irq_mapper.sv
    Info (12023): Found entity 1: lab4_cpu_irq_mapper
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_jtag_uart.v
    Info (12023): Found entity 1: lab4_cpu_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: lab4_cpu_jtag_uart_scfifo_w
    Info (12023): Found entity 3: lab4_cpu_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: lab4_cpu_jtag_uart_scfifo_r
    Info (12023): Found entity 5: lab4_cpu_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0.v
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_cmd_mux_002
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: lab4_cpu_mm_interconnect_0_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: lab4_cpu_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: lab4_cpu_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_router_004_default_decode
    Info (12023): Found entity 2: lab4_cpu_mm_interconnect_0_router_004
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_rsp_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: lab4_cpu_mm_interconnect_0_rsp_mux_001
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor.v
    Info (12023): Found entity 1: lab4_cpu_nios2_processor_register_bank_a_module
    Info (12023): Found entity 2: lab4_cpu_nios2_processor_register_bank_b_module
    Info (12023): Found entity 3: lab4_cpu_nios2_processor_nios2_oci_debug
    Info (12023): Found entity 4: lab4_cpu_nios2_processor_ociram_sp_ram_module
    Info (12023): Found entity 5: lab4_cpu_nios2_processor_nios2_ocimem
    Info (12023): Found entity 6: lab4_cpu_nios2_processor_nios2_avalon_reg
    Info (12023): Found entity 7: lab4_cpu_nios2_processor_nios2_oci_break
    Info (12023): Found entity 8: lab4_cpu_nios2_processor_nios2_oci_xbrk
    Info (12023): Found entity 9: lab4_cpu_nios2_processor_nios2_oci_dbrk
    Info (12023): Found entity 10: lab4_cpu_nios2_processor_nios2_oci_itrace
    Info (12023): Found entity 11: lab4_cpu_nios2_processor_nios2_oci_td_mode
    Info (12023): Found entity 12: lab4_cpu_nios2_processor_nios2_oci_dtrace
    Info (12023): Found entity 13: lab4_cpu_nios2_processor_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: lab4_cpu_nios2_processor_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: lab4_cpu_nios2_processor_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: lab4_cpu_nios2_processor_nios2_oci_fifo
    Info (12023): Found entity 17: lab4_cpu_nios2_processor_nios2_oci_pib
    Info (12023): Found entity 18: lab4_cpu_nios2_processor_nios2_oci_im
    Info (12023): Found entity 19: lab4_cpu_nios2_processor_nios2_performance_monitors
    Info (12023): Found entity 20: lab4_cpu_nios2_processor_nios2_oci
    Info (12023): Found entity 21: lab4_cpu_nios2_processor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: lab4_cpu_nios2_processor_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_tck.v
    Info (12023): Found entity 1: lab4_cpu_nios2_processor_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: lab4_cpu_nios2_processor_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_oci_test_bench.v
    Info (12023): Found entity 1: lab4_cpu_nios2_processor_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_nios2_processor_test_bench.v
    Info (12023): Found entity 1: lab4_cpu_nios2_processor_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_onchip_memory.v
    Info (12023): Found entity 1: lab4_cpu_onchip_memory
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab4_cpu/submodules/lab4_cpu_transenable.v
    Info (12023): Found entity 1: lab4_cpu_transEnable
Info (12127): Elaborating entity "serialComCPU" for the top level hierarchy
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:cd"
Info (12128): Elaborating entity "clkCounter" for hierarchy "clkCounter:cc1"
Info (12128): Elaborating entity "DFlipFlop" for hierarchy "clkCounter:cc1|DFlipFlop:dff0"
Info (12128): Elaborating entity "clkCounter2" for hierarchy "clkCounter2:cc2"
Info (12128): Elaborating entity "lab4_cpu" for hierarchy "lab4_cpu:u0"
Info (12128): Elaborating entity "lab4_cpu_onchip_memory" for hierarchy "lab4_cpu:u0|lab4_cpu_onchip_memory:onchip_memory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab4_cpu:u0|lab4_cpu_onchip_memory:onchip_memory|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "lab4_cpu:u0|lab4_cpu_onchip_memory:onchip_memory|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "lab4_cpu:u0|lab4_cpu_onchip_memory:onchip_memory|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "lab4_cpu_onchip_memory.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "10240"
    Info (12134): Parameter "numwords_a" = "10240"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t6j1.tdf
    Info (12023): Found entity 1: altsyncram_t6j1
Info (12128): Elaborating entity "altsyncram_t6j1" for hierarchy "lab4_cpu:u0|lab4_cpu_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_t6j1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la
Info (12128): Elaborating entity "decode_5la" for hierarchy "lab4_cpu:u0|lab4_cpu_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_t6j1:auto_generated|decode_5la:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb
Info (12128): Elaborating entity "mux_2hb" for hierarchy "lab4_cpu:u0|lab4_cpu_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_t6j1:auto_generated|mux_2hb:mux2"
Info (12128): Elaborating entity "lab4_cpu_jtag_uart" for hierarchy "lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "lab4_cpu_jtag_uart_scfifo_w" for hierarchy "lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf
    Info (12023): Found entity 1: a_dpfifo_a891
Info (12128): Elaborating entity "a_dpfifo_a891" for hierarchy "lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf
    Info (12023): Found entity 1: dpram_7s81
Info (12128): Elaborating entity "dpram_7s81" for hierarchy "lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf
    Info (12023): Found entity 1: altsyncram_b8s1
Info (12128): Elaborating entity "altsyncram_b8s1" for hierarchy "lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_w:the_lab4_cpu_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count"
Info (12128): Elaborating entity "lab4_cpu_jtag_uart_scfifo_r" for hierarchy "lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|lab4_cpu_jtag_uart_scfifo_r:the_lab4_cpu_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "lab4_cpu:u0|lab4_cpu_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_cpu_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "lab4_cpu_LEDs" for hierarchy "lab4_cpu:u0|lab4_cpu_LEDs:leds"
Info (12128): Elaborating entity "lab4_cpu_nios2_processor" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor"
Info (12128): Elaborating entity "lab4_cpu_nios2_processor_test_bench" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_test_bench:the_lab4_cpu_nios2_processor_test_bench"
Info (12128): Elaborating entity "lab4_cpu_nios2_processor_register_bank_a_module" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "lab4_cpu_nios2_processor_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tjn1.tdf
    Info (12023): Found entity 1: altsyncram_tjn1
Info (12128): Elaborating entity "altsyncram_tjn1" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_a_module:lab4_cpu_nios2_processor_register_bank_a|altsyncram:the_altsyncram|altsyncram_tjn1:auto_generated"
Info (12128): Elaborating entity "lab4_cpu_nios2_processor_register_bank_b_module" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "lab4_cpu_nios2_processor_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ujn1.tdf
    Info (12023): Found entity 1: altsyncram_ujn1
Info (12128): Elaborating entity "altsyncram_ujn1" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_register_bank_b_module:lab4_cpu_nios2_processor_register_bank_b|altsyncram:the_altsyncram|altsyncram_ujn1:auto_generated"
Info (12128): Elaborating entity "lab4_cpu_nios2_processor_nios2_oci" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci"
Info (12128): Elaborating entity "lab4_cpu_nios2_processor_nios2_oci_debug" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_debug:the_lab4_cpu_nios2_processor_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_debug:the_lab4_cpu_nios2_processor_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_debug:the_lab4_cpu_nios2_processor_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_debug:the_lab4_cpu_nios2_processor_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "lab4_cpu_nios2_processor_nios2_ocimem" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem"
Info (12128): Elaborating entity "lab4_cpu_nios2_processor_ociram_sp_ram_module" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "lab4_cpu_nios2_processor_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gqf1.tdf
    Info (12023): Found entity 1: altsyncram_gqf1
Info (12128): Elaborating entity "altsyncram_gqf1" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_ocimem:the_lab4_cpu_nios2_processor_nios2_ocimem|lab4_cpu_nios2_processor_ociram_sp_ram_module:lab4_cpu_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_gqf1:auto_generated"
Info (12128): Elaborating entity "lab4_cpu_nios2_processor_nios2_avalon_reg" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_avalon_reg:the_lab4_cpu_nios2_processor_nios2_avalon_reg"
Info (12128): Elaborating entity "lab4_cpu_nios2_processor_nios2_oci_break" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_break:the_lab4_cpu_nios2_processor_nios2_oci_break"
Info (12128): Elaborating entity "lab4_cpu_nios2_processor_nios2_oci_xbrk" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_xbrk:the_lab4_cpu_nios2_processor_nios2_oci_xbrk"
Info (12128): Elaborating entity "lab4_cpu_nios2_processor_nios2_oci_dbrk" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_dbrk:the_lab4_cpu_nios2_processor_nios2_oci_dbrk"
Info (12128): Elaborating entity "lab4_cpu_nios2_processor_nios2_oci_itrace" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_itrace:the_lab4_cpu_nios2_processor_nios2_oci_itrace"
Info (12128): Elaborating entity "lab4_cpu_nios2_processor_nios2_oci_dtrace" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_dtrace:the_lab4_cpu_nios2_processor_nios2_oci_dtrace"
Info (12128): Elaborating entity "lab4_cpu_nios2_processor_nios2_oci_td_mode" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_dtrace:the_lab4_cpu_nios2_processor_nios2_oci_dtrace|lab4_cpu_nios2_processor_nios2_oci_td_mode:lab4_cpu_nios2_processor_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "lab4_cpu_nios2_processor_nios2_oci_fifo" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_fifo:the_lab4_cpu_nios2_processor_nios2_oci_fifo"
Info (12128): Elaborating entity "lab4_cpu_nios2_processor_nios2_oci_compute_input_tm_cnt" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_fifo:the_lab4_cpu_nios2_processor_nios2_oci_fifo|lab4_cpu_nios2_processor_nios2_oci_compute_input_tm_cnt:the_lab4_cpu_nios2_processor_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "lab4_cpu_nios2_processor_nios2_oci_fifo_wrptr_inc" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_fifo:the_lab4_cpu_nios2_processor_nios2_oci_fifo|lab4_cpu_nios2_processor_nios2_oci_fifo_wrptr_inc:the_lab4_cpu_nios2_processor_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "lab4_cpu_nios2_processor_nios2_oci_fifo_cnt_inc" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_fifo:the_lab4_cpu_nios2_processor_nios2_oci_fifo|lab4_cpu_nios2_processor_nios2_oci_fifo_cnt_inc:the_lab4_cpu_nios2_processor_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "lab4_cpu_nios2_processor_oci_test_bench" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_fifo:the_lab4_cpu_nios2_processor_nios2_oci_fifo|lab4_cpu_nios2_processor_oci_test_bench:the_lab4_cpu_nios2_processor_oci_test_bench"
Info (12128): Elaborating entity "lab4_cpu_nios2_processor_nios2_oci_pib" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_pib:the_lab4_cpu_nios2_processor_nios2_oci_pib"
Info (12128): Elaborating entity "lab4_cpu_nios2_processor_nios2_oci_im" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_nios2_oci_im:the_lab4_cpu_nios2_processor_nios2_oci_im"
Info (12128): Elaborating entity "lab4_cpu_nios2_processor_jtag_debug_module_wrapper" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "lab4_cpu_nios2_processor_jtag_debug_module_tck" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_tck:the_lab4_cpu_nios2_processor_jtag_debug_module_tck"
Info (12128): Elaborating entity "lab4_cpu_nios2_processor_jtag_debug_module_sysclk" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|lab4_cpu_nios2_processor_jtag_debug_module_sysclk:the_lab4_cpu_nios2_processor_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab4_cpu_nios2_processor_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab4_cpu_nios2_processor_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab4_cpu_nios2_processor_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab4_cpu_nios2_processor_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab4_cpu_nios2_processor_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "lab4_cpu:u0|lab4_cpu_nios2_processor:nios2_processor|lab4_cpu_nios2_processor_nios2_oci:the_lab4_cpu_nios2_processor_nios2_oci|lab4_cpu_nios2_processor_jtag_debug_module_wrapper:the_lab4_cpu_nios2_processor_jtag_debug_module_wrapper|sld_virtual_jtag_basic:lab4_cpu_nios2_processor_jtag_debug_module_phy"
Info (12128): Elaborating entity "lab4_cpu_dataToMem" for hierarchy "lab4_cpu:u0|lab4_cpu_dataToMem:datatomem"
Info (12128): Elaborating entity "lab4_cpu_charSent" for hierarchy "lab4_cpu:u0|lab4_cpu_charSent:charsent"
Info (12128): Elaborating entity "lab4_cpu_transEnable" for hierarchy "lab4_cpu:u0|lab4_cpu_transEnable:transenable"
Info (12128): Elaborating entity "lab4_cpu_mm_interconnect_0" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_instruction_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo"
Info (12128): Elaborating entity "lab4_cpu_mm_interconnect_0_router" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "lab4_cpu_mm_interconnect_0_router_default_decode" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router:router|lab4_cpu_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "lab4_cpu_mm_interconnect_0_router_001" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "lab4_cpu_mm_interconnect_0_router_001_default_decode" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_001:router_001|lab4_cpu_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "lab4_cpu_mm_interconnect_0_router_002" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "lab4_cpu_mm_interconnect_0_router_002_default_decode" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_002:router_002|lab4_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "lab4_cpu_mm_interconnect_0_router_004" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_004:router_004"
Info (12128): Elaborating entity "lab4_cpu_mm_interconnect_0_router_004_default_decode" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_router_004:router_004|lab4_cpu_mm_interconnect_0_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "lab4_cpu_mm_interconnect_0_cmd_demux" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "lab4_cpu_mm_interconnect_0_cmd_demux_001" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001"
Info (12128): Elaborating entity "lab4_cpu_mm_interconnect_0_cmd_mux" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "lab4_cpu_mm_interconnect_0_cmd_mux_002" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002"
Info (12128): Elaborating entity "lab4_cpu_mm_interconnect_0_rsp_demux_002" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002"
Info (12128): Elaborating entity "lab4_cpu_mm_interconnect_0_rsp_mux" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "lab4_cpu_mm_interconnect_0_rsp_mux_001" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab4_cpu:u0|lab4_cpu_mm_interconnect_0:mm_interconnect_0|lab4_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "lab4_cpu_irq_mapper" for hierarchy "lab4_cpu:u0|lab4_cpu_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab4_cpu:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab4_cpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "transmit" for hierarchy "transmit:tsmt"
Info (12128): Elaborating entity "transmitEnable" for hierarchy "transmit:tsmt|transmitEnable:te"
Info (12128): Elaborating entity "PISO" for hierarchy "transmit:tsmt|PISO:sr1"
Info (12128): Elaborating entity "mux2" for hierarchy "transmit:tsmt|PISO:sr1|mux2:m9"
Info (12128): Elaborating entity "DFlipFlop2" for hierarchy "transmit:tsmt|PISO:sr1|DFlipFlop2:ff9"
Info (12128): Elaborating entity "BSC" for hierarchy "transmit:tsmt|BSC:myBSC"
Info (12128): Elaborating entity "BIC" for hierarchy "transmit:tsmt|BIC:myBIC"
Info (12128): Elaborating entity "receive" for hierarchy "receive:rcv"
Info (12128): Elaborating entity "SIPO" for hierarchy "receive:rcv|SIPO:sr0"
Info (12128): Elaborating entity "startBit" for hierarchy "receive:rcv|startBit:myStartBit"
Warning (10240): Verilog HDL Always Construct warning at startBit.v(7): inferring latch(es) for variable "NS", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at startBit.v(7): inferring latch(es) for variable "en", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "en" at startBit.v(15)
Info (10041): Inferred latch for "NS[0]" at startBit.v(15)
Info (10041): Inferred latch for "NS[1]" at startBit.v(15)
Info (10041): Inferred latch for "NS[2]" at startBit.v(15)
Info (10041): Inferred latch for "NS[3]" at startBit.v(15)
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2884.tdf
    Info (12023): Found entity 1: altsyncram_2884
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_clc.tdf
    Info (12023): Found entity 1: mux_clc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf
    Info (12023): Found entity 1: cntr_59i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf
    Info (12023): Found entity 1: cntr_24j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12244): Starting Rapid Recompile for partition "Top"
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (21057): Implemented 1812 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 44 input pins
    Info (21059): Implemented 35 output pins
    Info (21061): Implemented 1557 logic cells
    Info (21064): Implemented 176 RAM segments
Info (144001): Generated suppressed messages file C:/Users/x5277219/Desktop/Lab4NIOS/output_files/DE1_SoC.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 788 megabytes
    Info: Processing ended: Fri Mar 13 07:02:27 2015
    Info: Elapsed time: 00:00:49
    Info: Total CPU time (on all processors): 00:00:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/x5277219/Desktop/Lab4NIOS/output_files/DE1_SoC.map.smsg.


