HelpInfo,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\mbin\assistant
Implementation;Synthesis;RootName:transceiver_integration
Implementation;Synthesis|| CG133 ||@W:No assignment to count||transceiver_integration.srr(70);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/70||SPI_Master.v(26);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\SPI_Master.v'/linenumber/26
Implementation;Synthesis|| CL169 ||@W:Pruning register chip_rdy ||transceiver_integration.srr(73);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/73||spi_mode_config.v(832);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\spi_mode_config.v'/linenumber/832
Implementation;Synthesis|| CL169 ||@W:Pruning register chip_rdy ||transceiver_integration.srr(75);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/75||spi_mode_config.v(103);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\spi_mode_config.v'/linenumber/103
Implementation;Synthesis|| CL169 ||@W:Pruning register chip_state[2:0] ||transceiver_integration.srr(77);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/77||spi_mode_config.v(103);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\spi_mode_config.v'/linenumber/103
Implementation;Synthesis|| CL246 ||@W:Input port bits 3 to 0 of SLAVE_OUTPUT[7:0] are unused||transceiver_integration.srr(83);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/83||spi_mode_config.v(23);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\spi_mode_config.v'/linenumber/23
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cntr[13] to a constant 0||transceiver_integration.srr(97);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/97||orbit_control.v(32);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\orbit_control.v'/linenumber/32
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 13 of cntr[13:0] ||transceiver_integration.srr(98);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/98||orbit_control.v(32);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\orbit_control.v'/linenumber/32
Implementation;Synthesis|| MT530 ||@W:Found inferred clock spi_master|state_q_inferred_clock[0] which controls 41 sequential elements including spi_master_0.ctr_q[2:0]. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(173);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/173||spi_master.v(90);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\spi_master.v'/linenumber/90
Implementation;Synthesis|| MT530 ||@W:Found inferred clock spi_mode_config|next_b_inferred_clock which controls 19 sequential elements including read_buffer_0.byte_out[7]. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(174);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/174||read_buffer.v(43);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/43
Implementation;Synthesis|| MT530 ||@W:Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock which controls 14 sequential elements including orbit_control_0.cntr[12:0]. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(175);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/175||orbit_control.v(32);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\orbit_control.v'/linenumber/32
Implementation;Synthesis|| MT530 ||@W:Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock which controls 18 sequential elements including clock_div_1MHZ_10HZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/176||clock_div_1mhz_10hz.v(22);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\clock_div_1mhz_10hz.v'/linenumber/22
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CLK_26MHZ|GLA_inferred_clock which controls 78 sequential elements including clock_div_26MHZ_1MHZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/177||clock_div_26mhz_1mhz.v(23);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\clock_div_26mhz_1mhz.v'/linenumber/23
Implementation;Synthesis|| MT530 ||@W:Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock which controls 44 sequential elements including read_buffer_0.buffer_a[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(178);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/178||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance read_buffer_0.byte_out_cl_7[0],  because it is equivalent to instance read_buffer_0.byte_out_cl_6[0]||transceiver_integration.srr(214);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/214||read_buffer.v(43);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/43
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance read_buffer_0.byte_out_cl_6[0],  because it is equivalent to instance read_buffer_0.byte_out_cl_5[0]||transceiver_integration.srr(215);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/215||read_buffer.v(43);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/43
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance read_buffer_0.byte_out_cl_5[0],  because it is equivalent to instance read_buffer_0.byte_out_cl_4[0]||transceiver_integration.srr(216);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/216||read_buffer.v(43);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/43
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance read_buffer_0.byte_out_cl_4[0],  because it is equivalent to instance read_buffer_0.byte_out_cl_3[0]||transceiver_integration.srr(217);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/217||read_buffer.v(43);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/43
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance read_buffer_0.byte_out_cl_3[0],  because it is equivalent to instance read_buffer_0.byte_out_cl_2[0]||transceiver_integration.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/218||read_buffer.v(43);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/43
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance read_buffer_0.byte_out_cl_2[0],  because it is equivalent to instance read_buffer_0.byte_out_cl_1[0]||transceiver_integration.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/219||read_buffer.v(43);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/43
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance read_buffer_0.byte_out_cl_1[0],  because it is equivalent to instance read_buffer_0.byte_out_cl[0]||transceiver_integration.srr(220);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/220||read_buffer.v(43);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/43
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance read_buffer_0.buffer_b[8],  because it is equivalent to instance read_buffer_0.buffer_b[14]||transceiver_integration.srr(221);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/221||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance read_buffer_0.buffer_b[6],  because it is equivalent to instance read_buffer_0.buffer_b[14]||transceiver_integration.srr(222);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/222||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance read_buffer_0.buffer_a[8],  because it is equivalent to instance read_buffer_0.buffer_a[14]||transceiver_integration.srr(223);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/223||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO161 ||@W:Register bit buffer_a[14] is always 1, optimizing ...||transceiver_integration.srr(234);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/234||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO161 ||@W:Register bit buffer_b[14] is always 1, optimizing ...||transceiver_integration.srr(235);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/235||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO161 ||@W:Register bit buffer_a[2] is always 1, optimizing ...||transceiver_integration.srr(242);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/242||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO161 ||@W:Register bit buffer_a[1] is always 1, optimizing ...||transceiver_integration.srr(243);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/243||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO161 ||@W:Register bit buffer_a[0] is always 1, optimizing ...||transceiver_integration.srr(244);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/244||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO161 ||@W:Register bit buffer_a[11] is always 1, optimizing ...||transceiver_integration.srr(245);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/245||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO161 ||@W:Register bit buffer_a[10] is always 1, optimizing ...||transceiver_integration.srr(246);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/246||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO161 ||@W:Register bit buffer_b[2] is always 1, optimizing ...||transceiver_integration.srr(247);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/247||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO161 ||@W:Register bit buffer_b[1] is always 1, optimizing ...||transceiver_integration.srr(248);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/248||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO161 ||@W:Register bit buffer_b[0] is always 1, optimizing ...||transceiver_integration.srr(249);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/249||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO161 ||@W:Register bit buffer_b[11] is always 1, optimizing ...||transceiver_integration.srr(250);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/250||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO161 ||@W:Register bit buffer_b[10] is always 1, optimizing ...||transceiver_integration.srr(251);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/251||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MT420 ||@W:Found inferred clock spi_mode_config|next_b_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_mode_config_0.next_b"||transceiver_integration.srr(353);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/353||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock spi_master|state_q_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:spi_master_0.state_q[0]"||transceiver_integration.srr(355);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/355||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:reset_pulse_0.CLK_OUT_48MHZ"||transceiver_integration.srr(357);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/357||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_26MHZ_1MHZ_0.clk_out"||transceiver_integration.srr(359);liberoaction://cross_probe/hdl/file/'C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\transceiver_integration.srr'/linenumber/359||null;null
Implementation;Synthesis||(null)||Please refer to the log file for details about 41 Warning(s)||transceiver_integration.srr;liberoaction://open_report/file/transceiver_integration.srr||(null);(null)
Implementation;Compile;RootName:transceiver_integration
Implementation;Compile||(null)||Please refer to the log file for details about 6 Warning(s) , 2 Info(s)||transceiver_integration_compile_log.rpt;liberoaction://open_report/file/transceiver_integration_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:transceiver_integration
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||transceiver_integration_placeroute_log.rpt;liberoaction://open_report/file/transceiver_integration_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:transceiver_integration
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||transceiver_integration_prgdata_log.rpt;liberoaction://open_report/file/transceiver_integration_prgdata_log.rpt||(null);(null)
