$comment
	File created using the following command:
		vcd file MIPS.msim.vcd -direction
$end
$date
	Sun Nov 26 12:20:06 2017
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module fluxodedados_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " instRdOut [4] $end
$var wire 1 # instRdOut [3] $end
$var wire 1 $ instRdOut [2] $end
$var wire 1 % instRdOut [1] $end
$var wire 1 & instRdOut [0] $end
$var wire 1 ' instRsOut [4] $end
$var wire 1 ( instRsOut [3] $end
$var wire 1 ) instRsOut [2] $end
$var wire 1 * instRsOut [1] $end
$var wire 1 + instRsOut [0] $end
$var wire 1 , instRtOut [4] $end
$var wire 1 - instRtOut [3] $end
$var wire 1 . instRtOut [2] $end
$var wire 1 / instRtOut [1] $end
$var wire 1 0 instRtOut [0] $end
$var wire 1 1 PCOutTeste [31] $end
$var wire 1 2 PCOutTeste [30] $end
$var wire 1 3 PCOutTeste [29] $end
$var wire 1 4 PCOutTeste [28] $end
$var wire 1 5 PCOutTeste [27] $end
$var wire 1 6 PCOutTeste [26] $end
$var wire 1 7 PCOutTeste [25] $end
$var wire 1 8 PCOutTeste [24] $end
$var wire 1 9 PCOutTeste [23] $end
$var wire 1 : PCOutTeste [22] $end
$var wire 1 ; PCOutTeste [21] $end
$var wire 1 < PCOutTeste [20] $end
$var wire 1 = PCOutTeste [19] $end
$var wire 1 > PCOutTeste [18] $end
$var wire 1 ? PCOutTeste [17] $end
$var wire 1 @ PCOutTeste [16] $end
$var wire 1 A PCOutTeste [15] $end
$var wire 1 B PCOutTeste [14] $end
$var wire 1 C PCOutTeste [13] $end
$var wire 1 D PCOutTeste [12] $end
$var wire 1 E PCOutTeste [11] $end
$var wire 1 F PCOutTeste [10] $end
$var wire 1 G PCOutTeste [9] $end
$var wire 1 H PCOutTeste [8] $end
$var wire 1 I PCOutTeste [7] $end
$var wire 1 J PCOutTeste [6] $end
$var wire 1 K PCOutTeste [5] $end
$var wire 1 L PCOutTeste [4] $end
$var wire 1 M PCOutTeste [3] $end
$var wire 1 N PCOutTeste [2] $end
$var wire 1 O PCOutTeste [1] $end
$var wire 1 P PCOutTeste [0] $end
$var wire 1 Q readData1Out [31] $end
$var wire 1 R readData1Out [30] $end
$var wire 1 S readData1Out [29] $end
$var wire 1 T readData1Out [28] $end
$var wire 1 U readData1Out [27] $end
$var wire 1 V readData1Out [26] $end
$var wire 1 W readData1Out [25] $end
$var wire 1 X readData1Out [24] $end
$var wire 1 Y readData1Out [23] $end
$var wire 1 Z readData1Out [22] $end
$var wire 1 [ readData1Out [21] $end
$var wire 1 \ readData1Out [20] $end
$var wire 1 ] readData1Out [19] $end
$var wire 1 ^ readData1Out [18] $end
$var wire 1 _ readData1Out [17] $end
$var wire 1 ` readData1Out [16] $end
$var wire 1 a readData1Out [15] $end
$var wire 1 b readData1Out [14] $end
$var wire 1 c readData1Out [13] $end
$var wire 1 d readData1Out [12] $end
$var wire 1 e readData1Out [11] $end
$var wire 1 f readData1Out [10] $end
$var wire 1 g readData1Out [9] $end
$var wire 1 h readData1Out [8] $end
$var wire 1 i readData1Out [7] $end
$var wire 1 j readData1Out [6] $end
$var wire 1 k readData1Out [5] $end
$var wire 1 l readData1Out [4] $end
$var wire 1 m readData1Out [3] $end
$var wire 1 n readData1Out [2] $end
$var wire 1 o readData1Out [1] $end
$var wire 1 p readData1Out [0] $end
$var wire 1 q readData2Out [31] $end
$var wire 1 r readData2Out [30] $end
$var wire 1 s readData2Out [29] $end
$var wire 1 t readData2Out [28] $end
$var wire 1 u readData2Out [27] $end
$var wire 1 v readData2Out [26] $end
$var wire 1 w readData2Out [25] $end
$var wire 1 x readData2Out [24] $end
$var wire 1 y readData2Out [23] $end
$var wire 1 z readData2Out [22] $end
$var wire 1 { readData2Out [21] $end
$var wire 1 | readData2Out [20] $end
$var wire 1 } readData2Out [19] $end
$var wire 1 ~ readData2Out [18] $end
$var wire 1 !! readData2Out [17] $end
$var wire 1 "! readData2Out [16] $end
$var wire 1 #! readData2Out [15] $end
$var wire 1 $! readData2Out [14] $end
$var wire 1 %! readData2Out [13] $end
$var wire 1 &! readData2Out [12] $end
$var wire 1 '! readData2Out [11] $end
$var wire 1 (! readData2Out [10] $end
$var wire 1 )! readData2Out [9] $end
$var wire 1 *! readData2Out [8] $end
$var wire 1 +! readData2Out [7] $end
$var wire 1 ,! readData2Out [6] $end
$var wire 1 -! readData2Out [5] $end
$var wire 1 .! readData2Out [4] $end
$var wire 1 /! readData2Out [3] $end
$var wire 1 0! readData2Out [2] $end
$var wire 1 1! readData2Out [1] $end
$var wire 1 2! readData2Out [0] $end
$var wire 1 3! regTestEnd [4] $end
$var wire 1 4! regTestEnd [3] $end
$var wire 1 5! regTestEnd [2] $end
$var wire 1 6! regTestEnd [1] $end
$var wire 1 7! regTestEnd [0] $end
$var wire 1 8! regTestOut [31] $end
$var wire 1 9! regTestOut [30] $end
$var wire 1 :! regTestOut [29] $end
$var wire 1 ;! regTestOut [28] $end
$var wire 1 <! regTestOut [27] $end
$var wire 1 =! regTestOut [26] $end
$var wire 1 >! regTestOut [25] $end
$var wire 1 ?! regTestOut [24] $end
$var wire 1 @! regTestOut [23] $end
$var wire 1 A! regTestOut [22] $end
$var wire 1 B! regTestOut [21] $end
$var wire 1 C! regTestOut [20] $end
$var wire 1 D! regTestOut [19] $end
$var wire 1 E! regTestOut [18] $end
$var wire 1 F! regTestOut [17] $end
$var wire 1 G! regTestOut [16] $end
$var wire 1 H! regTestOut [15] $end
$var wire 1 I! regTestOut [14] $end
$var wire 1 J! regTestOut [13] $end
$var wire 1 K! regTestOut [12] $end
$var wire 1 L! regTestOut [11] $end
$var wire 1 M! regTestOut [10] $end
$var wire 1 N! regTestOut [9] $end
$var wire 1 O! regTestOut [8] $end
$var wire 1 P! regTestOut [7] $end
$var wire 1 Q! regTestOut [6] $end
$var wire 1 R! regTestOut [5] $end
$var wire 1 S! regTestOut [4] $end
$var wire 1 T! regTestOut [3] $end
$var wire 1 U! regTestOut [2] $end
$var wire 1 V! regTestOut [1] $end
$var wire 1 W! regTestOut [0] $end
$var wire 1 X! ULAINA [31] $end
$var wire 1 Y! ULAINA [30] $end
$var wire 1 Z! ULAINA [29] $end
$var wire 1 [! ULAINA [28] $end
$var wire 1 \! ULAINA [27] $end
$var wire 1 ]! ULAINA [26] $end
$var wire 1 ^! ULAINA [25] $end
$var wire 1 _! ULAINA [24] $end
$var wire 1 `! ULAINA [23] $end
$var wire 1 a! ULAINA [22] $end
$var wire 1 b! ULAINA [21] $end
$var wire 1 c! ULAINA [20] $end
$var wire 1 d! ULAINA [19] $end
$var wire 1 e! ULAINA [18] $end
$var wire 1 f! ULAINA [17] $end
$var wire 1 g! ULAINA [16] $end
$var wire 1 h! ULAINA [15] $end
$var wire 1 i! ULAINA [14] $end
$var wire 1 j! ULAINA [13] $end
$var wire 1 k! ULAINA [12] $end
$var wire 1 l! ULAINA [11] $end
$var wire 1 m! ULAINA [10] $end
$var wire 1 n! ULAINA [9] $end
$var wire 1 o! ULAINA [8] $end
$var wire 1 p! ULAINA [7] $end
$var wire 1 q! ULAINA [6] $end
$var wire 1 r! ULAINA [5] $end
$var wire 1 s! ULAINA [4] $end
$var wire 1 t! ULAINA [3] $end
$var wire 1 u! ULAINA [2] $end
$var wire 1 v! ULAINA [1] $end
$var wire 1 w! ULAINA [0] $end
$var wire 1 x! ULAINB [31] $end
$var wire 1 y! ULAINB [30] $end
$var wire 1 z! ULAINB [29] $end
$var wire 1 {! ULAINB [28] $end
$var wire 1 |! ULAINB [27] $end
$var wire 1 }! ULAINB [26] $end
$var wire 1 ~! ULAINB [25] $end
$var wire 1 !" ULAINB [24] $end
$var wire 1 "" ULAINB [23] $end
$var wire 1 #" ULAINB [22] $end
$var wire 1 $" ULAINB [21] $end
$var wire 1 %" ULAINB [20] $end
$var wire 1 &" ULAINB [19] $end
$var wire 1 '" ULAINB [18] $end
$var wire 1 (" ULAINB [17] $end
$var wire 1 )" ULAINB [16] $end
$var wire 1 *" ULAINB [15] $end
$var wire 1 +" ULAINB [14] $end
$var wire 1 ," ULAINB [13] $end
$var wire 1 -" ULAINB [12] $end
$var wire 1 ." ULAINB [11] $end
$var wire 1 /" ULAINB [10] $end
$var wire 1 0" ULAINB [9] $end
$var wire 1 1" ULAINB [8] $end
$var wire 1 2" ULAINB [7] $end
$var wire 1 3" ULAINB [6] $end
$var wire 1 4" ULAINB [5] $end
$var wire 1 5" ULAINB [4] $end
$var wire 1 6" ULAINB [3] $end
$var wire 1 7" ULAINB [2] $end
$var wire 1 8" ULAINB [1] $end
$var wire 1 9" ULAINB [0] $end
$var wire 1 :" ULAOUTTESTE [31] $end
$var wire 1 ;" ULAOUTTESTE [30] $end
$var wire 1 <" ULAOUTTESTE [29] $end
$var wire 1 =" ULAOUTTESTE [28] $end
$var wire 1 >" ULAOUTTESTE [27] $end
$var wire 1 ?" ULAOUTTESTE [26] $end
$var wire 1 @" ULAOUTTESTE [25] $end
$var wire 1 A" ULAOUTTESTE [24] $end
$var wire 1 B" ULAOUTTESTE [23] $end
$var wire 1 C" ULAOUTTESTE [22] $end
$var wire 1 D" ULAOUTTESTE [21] $end
$var wire 1 E" ULAOUTTESTE [20] $end
$var wire 1 F" ULAOUTTESTE [19] $end
$var wire 1 G" ULAOUTTESTE [18] $end
$var wire 1 H" ULAOUTTESTE [17] $end
$var wire 1 I" ULAOUTTESTE [16] $end
$var wire 1 J" ULAOUTTESTE [15] $end
$var wire 1 K" ULAOUTTESTE [14] $end
$var wire 1 L" ULAOUTTESTE [13] $end
$var wire 1 M" ULAOUTTESTE [12] $end
$var wire 1 N" ULAOUTTESTE [11] $end
$var wire 1 O" ULAOUTTESTE [10] $end
$var wire 1 P" ULAOUTTESTE [9] $end
$var wire 1 Q" ULAOUTTESTE [8] $end
$var wire 1 R" ULAOUTTESTE [7] $end
$var wire 1 S" ULAOUTTESTE [6] $end
$var wire 1 T" ULAOUTTESTE [5] $end
$var wire 1 U" ULAOUTTESTE [4] $end
$var wire 1 V" ULAOUTTESTE [3] $end
$var wire 1 W" ULAOUTTESTE [2] $end
$var wire 1 X" ULAOUTTESTE [1] $end
$var wire 1 Y" ULAOUTTESTE [0] $end
$var wire 1 Z" ULASEL [3] $end
$var wire 1 [" ULASEL [2] $end
$var wire 1 \" ULASEL [1] $end
$var wire 1 ]" ULASEL [0] $end
$var wire 1 ^" word [9] $end
$var wire 1 _" word [8] $end
$var wire 1 `" word [7] $end
$var wire 1 a" word [6] $end
$var wire 1 b" word [5] $end
$var wire 1 c" word [4] $end
$var wire 1 d" word [3] $end
$var wire 1 e" word [2] $end
$var wire 1 f" word [1] $end
$var wire 1 g" word [0] $end
$var wire 1 h" writeData [31] $end
$var wire 1 i" writeData [30] $end
$var wire 1 j" writeData [29] $end
$var wire 1 k" writeData [28] $end
$var wire 1 l" writeData [27] $end
$var wire 1 m" writeData [26] $end
$var wire 1 n" writeData [25] $end
$var wire 1 o" writeData [24] $end
$var wire 1 p" writeData [23] $end
$var wire 1 q" writeData [22] $end
$var wire 1 r" writeData [21] $end
$var wire 1 s" writeData [20] $end
$var wire 1 t" writeData [19] $end
$var wire 1 u" writeData [18] $end
$var wire 1 v" writeData [17] $end
$var wire 1 w" writeData [16] $end
$var wire 1 x" writeData [15] $end
$var wire 1 y" writeData [14] $end
$var wire 1 z" writeData [13] $end
$var wire 1 {" writeData [12] $end
$var wire 1 |" writeData [11] $end
$var wire 1 }" writeData [10] $end
$var wire 1 ~" writeData [9] $end
$var wire 1 !# writeData [8] $end
$var wire 1 "# writeData [7] $end
$var wire 1 ## writeData [6] $end
$var wire 1 $# writeData [5] $end
$var wire 1 %# writeData [4] $end
$var wire 1 &# writeData [3] $end
$var wire 1 '# writeData [2] $end
$var wire 1 (# writeData [1] $end
$var wire 1 )# writeData [0] $end

$scope module i1 $end
$var wire 1 *# gnd $end
$var wire 1 +# vcc $end
$var wire 1 ,# unknown $end
$var wire 1 -# devoe $end
$var wire 1 .# devclrn $end
$var wire 1 /# devpor $end
$var wire 1 0# ww_devoe $end
$var wire 1 1# ww_devclrn $end
$var wire 1 2# ww_devpor $end
$var wire 1 3# ww_clk $end
$var wire 1 4# ww_regTestEnd [4] $end
$var wire 1 5# ww_regTestEnd [3] $end
$var wire 1 6# ww_regTestEnd [2] $end
$var wire 1 7# ww_regTestEnd [1] $end
$var wire 1 8# ww_regTestEnd [0] $end
$var wire 1 9# ww_regTestOut [31] $end
$var wire 1 :# ww_regTestOut [30] $end
$var wire 1 ;# ww_regTestOut [29] $end
$var wire 1 <# ww_regTestOut [28] $end
$var wire 1 =# ww_regTestOut [27] $end
$var wire 1 ># ww_regTestOut [26] $end
$var wire 1 ?# ww_regTestOut [25] $end
$var wire 1 @# ww_regTestOut [24] $end
$var wire 1 A# ww_regTestOut [23] $end
$var wire 1 B# ww_regTestOut [22] $end
$var wire 1 C# ww_regTestOut [21] $end
$var wire 1 D# ww_regTestOut [20] $end
$var wire 1 E# ww_regTestOut [19] $end
$var wire 1 F# ww_regTestOut [18] $end
$var wire 1 G# ww_regTestOut [17] $end
$var wire 1 H# ww_regTestOut [16] $end
$var wire 1 I# ww_regTestOut [15] $end
$var wire 1 J# ww_regTestOut [14] $end
$var wire 1 K# ww_regTestOut [13] $end
$var wire 1 L# ww_regTestOut [12] $end
$var wire 1 M# ww_regTestOut [11] $end
$var wire 1 N# ww_regTestOut [10] $end
$var wire 1 O# ww_regTestOut [9] $end
$var wire 1 P# ww_regTestOut [8] $end
$var wire 1 Q# ww_regTestOut [7] $end
$var wire 1 R# ww_regTestOut [6] $end
$var wire 1 S# ww_regTestOut [5] $end
$var wire 1 T# ww_regTestOut [4] $end
$var wire 1 U# ww_regTestOut [3] $end
$var wire 1 V# ww_regTestOut [2] $end
$var wire 1 W# ww_regTestOut [1] $end
$var wire 1 X# ww_regTestOut [0] $end
$var wire 1 Y# ww_instRsOut [4] $end
$var wire 1 Z# ww_instRsOut [3] $end
$var wire 1 [# ww_instRsOut [2] $end
$var wire 1 \# ww_instRsOut [1] $end
$var wire 1 ]# ww_instRsOut [0] $end
$var wire 1 ^# ww_instRtOut [4] $end
$var wire 1 _# ww_instRtOut [3] $end
$var wire 1 `# ww_instRtOut [2] $end
$var wire 1 a# ww_instRtOut [1] $end
$var wire 1 b# ww_instRtOut [0] $end
$var wire 1 c# ww_instRdOut [4] $end
$var wire 1 d# ww_instRdOut [3] $end
$var wire 1 e# ww_instRdOut [2] $end
$var wire 1 f# ww_instRdOut [1] $end
$var wire 1 g# ww_instRdOut [0] $end
$var wire 1 h# ww_readData1Out [31] $end
$var wire 1 i# ww_readData1Out [30] $end
$var wire 1 j# ww_readData1Out [29] $end
$var wire 1 k# ww_readData1Out [28] $end
$var wire 1 l# ww_readData1Out [27] $end
$var wire 1 m# ww_readData1Out [26] $end
$var wire 1 n# ww_readData1Out [25] $end
$var wire 1 o# ww_readData1Out [24] $end
$var wire 1 p# ww_readData1Out [23] $end
$var wire 1 q# ww_readData1Out [22] $end
$var wire 1 r# ww_readData1Out [21] $end
$var wire 1 s# ww_readData1Out [20] $end
$var wire 1 t# ww_readData1Out [19] $end
$var wire 1 u# ww_readData1Out [18] $end
$var wire 1 v# ww_readData1Out [17] $end
$var wire 1 w# ww_readData1Out [16] $end
$var wire 1 x# ww_readData1Out [15] $end
$var wire 1 y# ww_readData1Out [14] $end
$var wire 1 z# ww_readData1Out [13] $end
$var wire 1 {# ww_readData1Out [12] $end
$var wire 1 |# ww_readData1Out [11] $end
$var wire 1 }# ww_readData1Out [10] $end
$var wire 1 ~# ww_readData1Out [9] $end
$var wire 1 !$ ww_readData1Out [8] $end
$var wire 1 "$ ww_readData1Out [7] $end
$var wire 1 #$ ww_readData1Out [6] $end
$var wire 1 $$ ww_readData1Out [5] $end
$var wire 1 %$ ww_readData1Out [4] $end
$var wire 1 &$ ww_readData1Out [3] $end
$var wire 1 '$ ww_readData1Out [2] $end
$var wire 1 ($ ww_readData1Out [1] $end
$var wire 1 )$ ww_readData1Out [0] $end
$var wire 1 *$ ww_readData2Out [31] $end
$var wire 1 +$ ww_readData2Out [30] $end
$var wire 1 ,$ ww_readData2Out [29] $end
$var wire 1 -$ ww_readData2Out [28] $end
$var wire 1 .$ ww_readData2Out [27] $end
$var wire 1 /$ ww_readData2Out [26] $end
$var wire 1 0$ ww_readData2Out [25] $end
$var wire 1 1$ ww_readData2Out [24] $end
$var wire 1 2$ ww_readData2Out [23] $end
$var wire 1 3$ ww_readData2Out [22] $end
$var wire 1 4$ ww_readData2Out [21] $end
$var wire 1 5$ ww_readData2Out [20] $end
$var wire 1 6$ ww_readData2Out [19] $end
$var wire 1 7$ ww_readData2Out [18] $end
$var wire 1 8$ ww_readData2Out [17] $end
$var wire 1 9$ ww_readData2Out [16] $end
$var wire 1 :$ ww_readData2Out [15] $end
$var wire 1 ;$ ww_readData2Out [14] $end
$var wire 1 <$ ww_readData2Out [13] $end
$var wire 1 =$ ww_readData2Out [12] $end
$var wire 1 >$ ww_readData2Out [11] $end
$var wire 1 ?$ ww_readData2Out [10] $end
$var wire 1 @$ ww_readData2Out [9] $end
$var wire 1 A$ ww_readData2Out [8] $end
$var wire 1 B$ ww_readData2Out [7] $end
$var wire 1 C$ ww_readData2Out [6] $end
$var wire 1 D$ ww_readData2Out [5] $end
$var wire 1 E$ ww_readData2Out [4] $end
$var wire 1 F$ ww_readData2Out [3] $end
$var wire 1 G$ ww_readData2Out [2] $end
$var wire 1 H$ ww_readData2Out [1] $end
$var wire 1 I$ ww_readData2Out [0] $end
$var wire 1 J$ ww_writeData [31] $end
$var wire 1 K$ ww_writeData [30] $end
$var wire 1 L$ ww_writeData [29] $end
$var wire 1 M$ ww_writeData [28] $end
$var wire 1 N$ ww_writeData [27] $end
$var wire 1 O$ ww_writeData [26] $end
$var wire 1 P$ ww_writeData [25] $end
$var wire 1 Q$ ww_writeData [24] $end
$var wire 1 R$ ww_writeData [23] $end
$var wire 1 S$ ww_writeData [22] $end
$var wire 1 T$ ww_writeData [21] $end
$var wire 1 U$ ww_writeData [20] $end
$var wire 1 V$ ww_writeData [19] $end
$var wire 1 W$ ww_writeData [18] $end
$var wire 1 X$ ww_writeData [17] $end
$var wire 1 Y$ ww_writeData [16] $end
$var wire 1 Z$ ww_writeData [15] $end
$var wire 1 [$ ww_writeData [14] $end
$var wire 1 \$ ww_writeData [13] $end
$var wire 1 ]$ ww_writeData [12] $end
$var wire 1 ^$ ww_writeData [11] $end
$var wire 1 _$ ww_writeData [10] $end
$var wire 1 `$ ww_writeData [9] $end
$var wire 1 a$ ww_writeData [8] $end
$var wire 1 b$ ww_writeData [7] $end
$var wire 1 c$ ww_writeData [6] $end
$var wire 1 d$ ww_writeData [5] $end
$var wire 1 e$ ww_writeData [4] $end
$var wire 1 f$ ww_writeData [3] $end
$var wire 1 g$ ww_writeData [2] $end
$var wire 1 h$ ww_writeData [1] $end
$var wire 1 i$ ww_writeData [0] $end
$var wire 1 j$ ww_PCOutTeste [31] $end
$var wire 1 k$ ww_PCOutTeste [30] $end
$var wire 1 l$ ww_PCOutTeste [29] $end
$var wire 1 m$ ww_PCOutTeste [28] $end
$var wire 1 n$ ww_PCOutTeste [27] $end
$var wire 1 o$ ww_PCOutTeste [26] $end
$var wire 1 p$ ww_PCOutTeste [25] $end
$var wire 1 q$ ww_PCOutTeste [24] $end
$var wire 1 r$ ww_PCOutTeste [23] $end
$var wire 1 s$ ww_PCOutTeste [22] $end
$var wire 1 t$ ww_PCOutTeste [21] $end
$var wire 1 u$ ww_PCOutTeste [20] $end
$var wire 1 v$ ww_PCOutTeste [19] $end
$var wire 1 w$ ww_PCOutTeste [18] $end
$var wire 1 x$ ww_PCOutTeste [17] $end
$var wire 1 y$ ww_PCOutTeste [16] $end
$var wire 1 z$ ww_PCOutTeste [15] $end
$var wire 1 {$ ww_PCOutTeste [14] $end
$var wire 1 |$ ww_PCOutTeste [13] $end
$var wire 1 }$ ww_PCOutTeste [12] $end
$var wire 1 ~$ ww_PCOutTeste [11] $end
$var wire 1 !% ww_PCOutTeste [10] $end
$var wire 1 "% ww_PCOutTeste [9] $end
$var wire 1 #% ww_PCOutTeste [8] $end
$var wire 1 $% ww_PCOutTeste [7] $end
$var wire 1 %% ww_PCOutTeste [6] $end
$var wire 1 &% ww_PCOutTeste [5] $end
$var wire 1 '% ww_PCOutTeste [4] $end
$var wire 1 (% ww_PCOutTeste [3] $end
$var wire 1 )% ww_PCOutTeste [2] $end
$var wire 1 *% ww_PCOutTeste [1] $end
$var wire 1 +% ww_PCOutTeste [0] $end
$var wire 1 ,% ww_ULAINA [31] $end
$var wire 1 -% ww_ULAINA [30] $end
$var wire 1 .% ww_ULAINA [29] $end
$var wire 1 /% ww_ULAINA [28] $end
$var wire 1 0% ww_ULAINA [27] $end
$var wire 1 1% ww_ULAINA [26] $end
$var wire 1 2% ww_ULAINA [25] $end
$var wire 1 3% ww_ULAINA [24] $end
$var wire 1 4% ww_ULAINA [23] $end
$var wire 1 5% ww_ULAINA [22] $end
$var wire 1 6% ww_ULAINA [21] $end
$var wire 1 7% ww_ULAINA [20] $end
$var wire 1 8% ww_ULAINA [19] $end
$var wire 1 9% ww_ULAINA [18] $end
$var wire 1 :% ww_ULAINA [17] $end
$var wire 1 ;% ww_ULAINA [16] $end
$var wire 1 <% ww_ULAINA [15] $end
$var wire 1 =% ww_ULAINA [14] $end
$var wire 1 >% ww_ULAINA [13] $end
$var wire 1 ?% ww_ULAINA [12] $end
$var wire 1 @% ww_ULAINA [11] $end
$var wire 1 A% ww_ULAINA [10] $end
$var wire 1 B% ww_ULAINA [9] $end
$var wire 1 C% ww_ULAINA [8] $end
$var wire 1 D% ww_ULAINA [7] $end
$var wire 1 E% ww_ULAINA [6] $end
$var wire 1 F% ww_ULAINA [5] $end
$var wire 1 G% ww_ULAINA [4] $end
$var wire 1 H% ww_ULAINA [3] $end
$var wire 1 I% ww_ULAINA [2] $end
$var wire 1 J% ww_ULAINA [1] $end
$var wire 1 K% ww_ULAINA [0] $end
$var wire 1 L% ww_ULAINB [31] $end
$var wire 1 M% ww_ULAINB [30] $end
$var wire 1 N% ww_ULAINB [29] $end
$var wire 1 O% ww_ULAINB [28] $end
$var wire 1 P% ww_ULAINB [27] $end
$var wire 1 Q% ww_ULAINB [26] $end
$var wire 1 R% ww_ULAINB [25] $end
$var wire 1 S% ww_ULAINB [24] $end
$var wire 1 T% ww_ULAINB [23] $end
$var wire 1 U% ww_ULAINB [22] $end
$var wire 1 V% ww_ULAINB [21] $end
$var wire 1 W% ww_ULAINB [20] $end
$var wire 1 X% ww_ULAINB [19] $end
$var wire 1 Y% ww_ULAINB [18] $end
$var wire 1 Z% ww_ULAINB [17] $end
$var wire 1 [% ww_ULAINB [16] $end
$var wire 1 \% ww_ULAINB [15] $end
$var wire 1 ]% ww_ULAINB [14] $end
$var wire 1 ^% ww_ULAINB [13] $end
$var wire 1 _% ww_ULAINB [12] $end
$var wire 1 `% ww_ULAINB [11] $end
$var wire 1 a% ww_ULAINB [10] $end
$var wire 1 b% ww_ULAINB [9] $end
$var wire 1 c% ww_ULAINB [8] $end
$var wire 1 d% ww_ULAINB [7] $end
$var wire 1 e% ww_ULAINB [6] $end
$var wire 1 f% ww_ULAINB [5] $end
$var wire 1 g% ww_ULAINB [4] $end
$var wire 1 h% ww_ULAINB [3] $end
$var wire 1 i% ww_ULAINB [2] $end
$var wire 1 j% ww_ULAINB [1] $end
$var wire 1 k% ww_ULAINB [0] $end
$var wire 1 l% ww_ULAOUTTESTE [31] $end
$var wire 1 m% ww_ULAOUTTESTE [30] $end
$var wire 1 n% ww_ULAOUTTESTE [29] $end
$var wire 1 o% ww_ULAOUTTESTE [28] $end
$var wire 1 p% ww_ULAOUTTESTE [27] $end
$var wire 1 q% ww_ULAOUTTESTE [26] $end
$var wire 1 r% ww_ULAOUTTESTE [25] $end
$var wire 1 s% ww_ULAOUTTESTE [24] $end
$var wire 1 t% ww_ULAOUTTESTE [23] $end
$var wire 1 u% ww_ULAOUTTESTE [22] $end
$var wire 1 v% ww_ULAOUTTESTE [21] $end
$var wire 1 w% ww_ULAOUTTESTE [20] $end
$var wire 1 x% ww_ULAOUTTESTE [19] $end
$var wire 1 y% ww_ULAOUTTESTE [18] $end
$var wire 1 z% ww_ULAOUTTESTE [17] $end
$var wire 1 {% ww_ULAOUTTESTE [16] $end
$var wire 1 |% ww_ULAOUTTESTE [15] $end
$var wire 1 }% ww_ULAOUTTESTE [14] $end
$var wire 1 ~% ww_ULAOUTTESTE [13] $end
$var wire 1 !& ww_ULAOUTTESTE [12] $end
$var wire 1 "& ww_ULAOUTTESTE [11] $end
$var wire 1 #& ww_ULAOUTTESTE [10] $end
$var wire 1 $& ww_ULAOUTTESTE [9] $end
$var wire 1 %& ww_ULAOUTTESTE [8] $end
$var wire 1 && ww_ULAOUTTESTE [7] $end
$var wire 1 '& ww_ULAOUTTESTE [6] $end
$var wire 1 (& ww_ULAOUTTESTE [5] $end
$var wire 1 )& ww_ULAOUTTESTE [4] $end
$var wire 1 *& ww_ULAOUTTESTE [3] $end
$var wire 1 +& ww_ULAOUTTESTE [2] $end
$var wire 1 ,& ww_ULAOUTTESTE [1] $end
$var wire 1 -& ww_ULAOUTTESTE [0] $end
$var wire 1 .& ww_word [9] $end
$var wire 1 /& ww_word [8] $end
$var wire 1 0& ww_word [7] $end
$var wire 1 1& ww_word [6] $end
$var wire 1 2& ww_word [5] $end
$var wire 1 3& ww_word [4] $end
$var wire 1 4& ww_word [3] $end
$var wire 1 5& ww_word [2] $end
$var wire 1 6& ww_word [1] $end
$var wire 1 7& ww_word [0] $end
$var wire 1 8& ww_ULASEL [3] $end
$var wire 1 9& ww_ULASEL [2] $end
$var wire 1 :& ww_ULASEL [1] $end
$var wire 1 ;& ww_ULASEL [0] $end
$var wire 1 <& \UCFD|Mux4~0clkctrl_INCLK_bus\ [3] $end
$var wire 1 =& \UCFD|Mux4~0clkctrl_INCLK_bus\ [2] $end
$var wire 1 >& \UCFD|Mux4~0clkctrl_INCLK_bus\ [1] $end
$var wire 1 ?& \UCFD|Mux4~0clkctrl_INCLK_bus\ [0] $end
$var wire 1 @& \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 A& \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 B& \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 C& \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 D& \regTestOut[0]~output_o\ $end
$var wire 1 E& \regTestOut[1]~output_o\ $end
$var wire 1 F& \regTestOut[2]~output_o\ $end
$var wire 1 G& \regTestOut[3]~output_o\ $end
$var wire 1 H& \regTestOut[4]~output_o\ $end
$var wire 1 I& \regTestOut[5]~output_o\ $end
$var wire 1 J& \regTestOut[6]~output_o\ $end
$var wire 1 K& \regTestOut[7]~output_o\ $end
$var wire 1 L& \regTestOut[8]~output_o\ $end
$var wire 1 M& \regTestOut[9]~output_o\ $end
$var wire 1 N& \regTestOut[10]~output_o\ $end
$var wire 1 O& \regTestOut[11]~output_o\ $end
$var wire 1 P& \regTestOut[12]~output_o\ $end
$var wire 1 Q& \regTestOut[13]~output_o\ $end
$var wire 1 R& \regTestOut[14]~output_o\ $end
$var wire 1 S& \regTestOut[15]~output_o\ $end
$var wire 1 T& \regTestOut[16]~output_o\ $end
$var wire 1 U& \regTestOut[17]~output_o\ $end
$var wire 1 V& \regTestOut[18]~output_o\ $end
$var wire 1 W& \regTestOut[19]~output_o\ $end
$var wire 1 X& \regTestOut[20]~output_o\ $end
$var wire 1 Y& \regTestOut[21]~output_o\ $end
$var wire 1 Z& \regTestOut[22]~output_o\ $end
$var wire 1 [& \regTestOut[23]~output_o\ $end
$var wire 1 \& \regTestOut[24]~output_o\ $end
$var wire 1 ]& \regTestOut[25]~output_o\ $end
$var wire 1 ^& \regTestOut[26]~output_o\ $end
$var wire 1 _& \regTestOut[27]~output_o\ $end
$var wire 1 `& \regTestOut[28]~output_o\ $end
$var wire 1 a& \regTestOut[29]~output_o\ $end
$var wire 1 b& \regTestOut[30]~output_o\ $end
$var wire 1 c& \regTestOut[31]~output_o\ $end
$var wire 1 d& \instRsOut[0]~output_o\ $end
$var wire 1 e& \instRsOut[1]~output_o\ $end
$var wire 1 f& \instRsOut[2]~output_o\ $end
$var wire 1 g& \instRsOut[3]~output_o\ $end
$var wire 1 h& \instRsOut[4]~output_o\ $end
$var wire 1 i& \instRtOut[0]~output_o\ $end
$var wire 1 j& \instRtOut[1]~output_o\ $end
$var wire 1 k& \instRtOut[2]~output_o\ $end
$var wire 1 l& \instRtOut[3]~output_o\ $end
$var wire 1 m& \instRtOut[4]~output_o\ $end
$var wire 1 n& \instRdOut[0]~output_o\ $end
$var wire 1 o& \instRdOut[1]~output_o\ $end
$var wire 1 p& \instRdOut[2]~output_o\ $end
$var wire 1 q& \instRdOut[3]~output_o\ $end
$var wire 1 r& \instRdOut[4]~output_o\ $end
$var wire 1 s& \readData1Out[0]~output_o\ $end
$var wire 1 t& \readData1Out[1]~output_o\ $end
$var wire 1 u& \readData1Out[2]~output_o\ $end
$var wire 1 v& \readData1Out[3]~output_o\ $end
$var wire 1 w& \readData1Out[4]~output_o\ $end
$var wire 1 x& \readData1Out[5]~output_o\ $end
$var wire 1 y& \readData1Out[6]~output_o\ $end
$var wire 1 z& \readData1Out[7]~output_o\ $end
$var wire 1 {& \readData1Out[8]~output_o\ $end
$var wire 1 |& \readData1Out[9]~output_o\ $end
$var wire 1 }& \readData1Out[10]~output_o\ $end
$var wire 1 ~& \readData1Out[11]~output_o\ $end
$var wire 1 !' \readData1Out[12]~output_o\ $end
$var wire 1 "' \readData1Out[13]~output_o\ $end
$var wire 1 #' \readData1Out[14]~output_o\ $end
$var wire 1 $' \readData1Out[15]~output_o\ $end
$var wire 1 %' \readData1Out[16]~output_o\ $end
$var wire 1 &' \readData1Out[17]~output_o\ $end
$var wire 1 '' \readData1Out[18]~output_o\ $end
$var wire 1 (' \readData1Out[19]~output_o\ $end
$var wire 1 )' \readData1Out[20]~output_o\ $end
$var wire 1 *' \readData1Out[21]~output_o\ $end
$var wire 1 +' \readData1Out[22]~output_o\ $end
$var wire 1 ,' \readData1Out[23]~output_o\ $end
$var wire 1 -' \readData1Out[24]~output_o\ $end
$var wire 1 .' \readData1Out[25]~output_o\ $end
$var wire 1 /' \readData1Out[26]~output_o\ $end
$var wire 1 0' \readData1Out[27]~output_o\ $end
$var wire 1 1' \readData1Out[28]~output_o\ $end
$var wire 1 2' \readData1Out[29]~output_o\ $end
$var wire 1 3' \readData1Out[30]~output_o\ $end
$var wire 1 4' \readData1Out[31]~output_o\ $end
$var wire 1 5' \readData2Out[0]~output_o\ $end
$var wire 1 6' \readData2Out[1]~output_o\ $end
$var wire 1 7' \readData2Out[2]~output_o\ $end
$var wire 1 8' \readData2Out[3]~output_o\ $end
$var wire 1 9' \readData2Out[4]~output_o\ $end
$var wire 1 :' \readData2Out[5]~output_o\ $end
$var wire 1 ;' \readData2Out[6]~output_o\ $end
$var wire 1 <' \readData2Out[7]~output_o\ $end
$var wire 1 =' \readData2Out[8]~output_o\ $end
$var wire 1 >' \readData2Out[9]~output_o\ $end
$var wire 1 ?' \readData2Out[10]~output_o\ $end
$var wire 1 @' \readData2Out[11]~output_o\ $end
$var wire 1 A' \readData2Out[12]~output_o\ $end
$var wire 1 B' \readData2Out[13]~output_o\ $end
$var wire 1 C' \readData2Out[14]~output_o\ $end
$var wire 1 D' \readData2Out[15]~output_o\ $end
$var wire 1 E' \readData2Out[16]~output_o\ $end
$var wire 1 F' \readData2Out[17]~output_o\ $end
$var wire 1 G' \readData2Out[18]~output_o\ $end
$var wire 1 H' \readData2Out[19]~output_o\ $end
$var wire 1 I' \readData2Out[20]~output_o\ $end
$var wire 1 J' \readData2Out[21]~output_o\ $end
$var wire 1 K' \readData2Out[22]~output_o\ $end
$var wire 1 L' \readData2Out[23]~output_o\ $end
$var wire 1 M' \readData2Out[24]~output_o\ $end
$var wire 1 N' \readData2Out[25]~output_o\ $end
$var wire 1 O' \readData2Out[26]~output_o\ $end
$var wire 1 P' \readData2Out[27]~output_o\ $end
$var wire 1 Q' \readData2Out[28]~output_o\ $end
$var wire 1 R' \readData2Out[29]~output_o\ $end
$var wire 1 S' \readData2Out[30]~output_o\ $end
$var wire 1 T' \readData2Out[31]~output_o\ $end
$var wire 1 U' \writeData[0]~output_o\ $end
$var wire 1 V' \writeData[1]~output_o\ $end
$var wire 1 W' \writeData[2]~output_o\ $end
$var wire 1 X' \writeData[3]~output_o\ $end
$var wire 1 Y' \writeData[4]~output_o\ $end
$var wire 1 Z' \writeData[5]~output_o\ $end
$var wire 1 [' \writeData[6]~output_o\ $end
$var wire 1 \' \writeData[7]~output_o\ $end
$var wire 1 ]' \writeData[8]~output_o\ $end
$var wire 1 ^' \writeData[9]~output_o\ $end
$var wire 1 _' \writeData[10]~output_o\ $end
$var wire 1 `' \writeData[11]~output_o\ $end
$var wire 1 a' \writeData[12]~output_o\ $end
$var wire 1 b' \writeData[13]~output_o\ $end
$var wire 1 c' \writeData[14]~output_o\ $end
$var wire 1 d' \writeData[15]~output_o\ $end
$var wire 1 e' \writeData[16]~output_o\ $end
$var wire 1 f' \writeData[17]~output_o\ $end
$var wire 1 g' \writeData[18]~output_o\ $end
$var wire 1 h' \writeData[19]~output_o\ $end
$var wire 1 i' \writeData[20]~output_o\ $end
$var wire 1 j' \writeData[21]~output_o\ $end
$var wire 1 k' \writeData[22]~output_o\ $end
$var wire 1 l' \writeData[23]~output_o\ $end
$var wire 1 m' \writeData[24]~output_o\ $end
$var wire 1 n' \writeData[25]~output_o\ $end
$var wire 1 o' \writeData[26]~output_o\ $end
$var wire 1 p' \writeData[27]~output_o\ $end
$var wire 1 q' \writeData[28]~output_o\ $end
$var wire 1 r' \writeData[29]~output_o\ $end
$var wire 1 s' \writeData[30]~output_o\ $end
$var wire 1 t' \writeData[31]~output_o\ $end
$var wire 1 u' \PCOutTeste[0]~output_o\ $end
$var wire 1 v' \PCOutTeste[1]~output_o\ $end
$var wire 1 w' \PCOutTeste[2]~output_o\ $end
$var wire 1 x' \PCOutTeste[3]~output_o\ $end
$var wire 1 y' \PCOutTeste[4]~output_o\ $end
$var wire 1 z' \PCOutTeste[5]~output_o\ $end
$var wire 1 {' \PCOutTeste[6]~output_o\ $end
$var wire 1 |' \PCOutTeste[7]~output_o\ $end
$var wire 1 }' \PCOutTeste[8]~output_o\ $end
$var wire 1 ~' \PCOutTeste[9]~output_o\ $end
$var wire 1 !( \PCOutTeste[10]~output_o\ $end
$var wire 1 "( \PCOutTeste[11]~output_o\ $end
$var wire 1 #( \PCOutTeste[12]~output_o\ $end
$var wire 1 $( \PCOutTeste[13]~output_o\ $end
$var wire 1 %( \PCOutTeste[14]~output_o\ $end
$var wire 1 &( \PCOutTeste[15]~output_o\ $end
$var wire 1 '( \PCOutTeste[16]~output_o\ $end
$var wire 1 (( \PCOutTeste[17]~output_o\ $end
$var wire 1 )( \PCOutTeste[18]~output_o\ $end
$var wire 1 *( \PCOutTeste[19]~output_o\ $end
$var wire 1 +( \PCOutTeste[20]~output_o\ $end
$var wire 1 ,( \PCOutTeste[21]~output_o\ $end
$var wire 1 -( \PCOutTeste[22]~output_o\ $end
$var wire 1 .( \PCOutTeste[23]~output_o\ $end
$var wire 1 /( \PCOutTeste[24]~output_o\ $end
$var wire 1 0( \PCOutTeste[25]~output_o\ $end
$var wire 1 1( \PCOutTeste[26]~output_o\ $end
$var wire 1 2( \PCOutTeste[27]~output_o\ $end
$var wire 1 3( \PCOutTeste[28]~output_o\ $end
$var wire 1 4( \PCOutTeste[29]~output_o\ $end
$var wire 1 5( \PCOutTeste[30]~output_o\ $end
$var wire 1 6( \PCOutTeste[31]~output_o\ $end
$var wire 1 7( \ULAINA[0]~output_o\ $end
$var wire 1 8( \ULAINA[1]~output_o\ $end
$var wire 1 9( \ULAINA[2]~output_o\ $end
$var wire 1 :( \ULAINA[3]~output_o\ $end
$var wire 1 ;( \ULAINA[4]~output_o\ $end
$var wire 1 <( \ULAINA[5]~output_o\ $end
$var wire 1 =( \ULAINA[6]~output_o\ $end
$var wire 1 >( \ULAINA[7]~output_o\ $end
$var wire 1 ?( \ULAINA[8]~output_o\ $end
$var wire 1 @( \ULAINA[9]~output_o\ $end
$var wire 1 A( \ULAINA[10]~output_o\ $end
$var wire 1 B( \ULAINA[11]~output_o\ $end
$var wire 1 C( \ULAINA[12]~output_o\ $end
$var wire 1 D( \ULAINA[13]~output_o\ $end
$var wire 1 E( \ULAINA[14]~output_o\ $end
$var wire 1 F( \ULAINA[15]~output_o\ $end
$var wire 1 G( \ULAINA[16]~output_o\ $end
$var wire 1 H( \ULAINA[17]~output_o\ $end
$var wire 1 I( \ULAINA[18]~output_o\ $end
$var wire 1 J( \ULAINA[19]~output_o\ $end
$var wire 1 K( \ULAINA[20]~output_o\ $end
$var wire 1 L( \ULAINA[21]~output_o\ $end
$var wire 1 M( \ULAINA[22]~output_o\ $end
$var wire 1 N( \ULAINA[23]~output_o\ $end
$var wire 1 O( \ULAINA[24]~output_o\ $end
$var wire 1 P( \ULAINA[25]~output_o\ $end
$var wire 1 Q( \ULAINA[26]~output_o\ $end
$var wire 1 R( \ULAINA[27]~output_o\ $end
$var wire 1 S( \ULAINA[28]~output_o\ $end
$var wire 1 T( \ULAINA[29]~output_o\ $end
$var wire 1 U( \ULAINA[30]~output_o\ $end
$var wire 1 V( \ULAINA[31]~output_o\ $end
$var wire 1 W( \ULAINB[0]~output_o\ $end
$var wire 1 X( \ULAINB[1]~output_o\ $end
$var wire 1 Y( \ULAINB[2]~output_o\ $end
$var wire 1 Z( \ULAINB[3]~output_o\ $end
$var wire 1 [( \ULAINB[4]~output_o\ $end
$var wire 1 \( \ULAINB[5]~output_o\ $end
$var wire 1 ]( \ULAINB[6]~output_o\ $end
$var wire 1 ^( \ULAINB[7]~output_o\ $end
$var wire 1 _( \ULAINB[8]~output_o\ $end
$var wire 1 `( \ULAINB[9]~output_o\ $end
$var wire 1 a( \ULAINB[10]~output_o\ $end
$var wire 1 b( \ULAINB[11]~output_o\ $end
$var wire 1 c( \ULAINB[12]~output_o\ $end
$var wire 1 d( \ULAINB[13]~output_o\ $end
$var wire 1 e( \ULAINB[14]~output_o\ $end
$var wire 1 f( \ULAINB[15]~output_o\ $end
$var wire 1 g( \ULAINB[16]~output_o\ $end
$var wire 1 h( \ULAINB[17]~output_o\ $end
$var wire 1 i( \ULAINB[18]~output_o\ $end
$var wire 1 j( \ULAINB[19]~output_o\ $end
$var wire 1 k( \ULAINB[20]~output_o\ $end
$var wire 1 l( \ULAINB[21]~output_o\ $end
$var wire 1 m( \ULAINB[22]~output_o\ $end
$var wire 1 n( \ULAINB[23]~output_o\ $end
$var wire 1 o( \ULAINB[24]~output_o\ $end
$var wire 1 p( \ULAINB[25]~output_o\ $end
$var wire 1 q( \ULAINB[26]~output_o\ $end
$var wire 1 r( \ULAINB[27]~output_o\ $end
$var wire 1 s( \ULAINB[28]~output_o\ $end
$var wire 1 t( \ULAINB[29]~output_o\ $end
$var wire 1 u( \ULAINB[30]~output_o\ $end
$var wire 1 v( \ULAINB[31]~output_o\ $end
$var wire 1 w( \ULAOUTTESTE[0]~output_o\ $end
$var wire 1 x( \ULAOUTTESTE[1]~output_o\ $end
$var wire 1 y( \ULAOUTTESTE[2]~output_o\ $end
$var wire 1 z( \ULAOUTTESTE[3]~output_o\ $end
$var wire 1 {( \ULAOUTTESTE[4]~output_o\ $end
$var wire 1 |( \ULAOUTTESTE[5]~output_o\ $end
$var wire 1 }( \ULAOUTTESTE[6]~output_o\ $end
$var wire 1 ~( \ULAOUTTESTE[7]~output_o\ $end
$var wire 1 !) \ULAOUTTESTE[8]~output_o\ $end
$var wire 1 ") \ULAOUTTESTE[9]~output_o\ $end
$var wire 1 #) \ULAOUTTESTE[10]~output_o\ $end
$var wire 1 $) \ULAOUTTESTE[11]~output_o\ $end
$var wire 1 %) \ULAOUTTESTE[12]~output_o\ $end
$var wire 1 &) \ULAOUTTESTE[13]~output_o\ $end
$var wire 1 ') \ULAOUTTESTE[14]~output_o\ $end
$var wire 1 () \ULAOUTTESTE[15]~output_o\ $end
$var wire 1 )) \ULAOUTTESTE[16]~output_o\ $end
$var wire 1 *) \ULAOUTTESTE[17]~output_o\ $end
$var wire 1 +) \ULAOUTTESTE[18]~output_o\ $end
$var wire 1 ,) \ULAOUTTESTE[19]~output_o\ $end
$var wire 1 -) \ULAOUTTESTE[20]~output_o\ $end
$var wire 1 .) \ULAOUTTESTE[21]~output_o\ $end
$var wire 1 /) \ULAOUTTESTE[22]~output_o\ $end
$var wire 1 0) \ULAOUTTESTE[23]~output_o\ $end
$var wire 1 1) \ULAOUTTESTE[24]~output_o\ $end
$var wire 1 2) \ULAOUTTESTE[25]~output_o\ $end
$var wire 1 3) \ULAOUTTESTE[26]~output_o\ $end
$var wire 1 4) \ULAOUTTESTE[27]~output_o\ $end
$var wire 1 5) \ULAOUTTESTE[28]~output_o\ $end
$var wire 1 6) \ULAOUTTESTE[29]~output_o\ $end
$var wire 1 7) \ULAOUTTESTE[30]~output_o\ $end
$var wire 1 8) \ULAOUTTESTE[31]~output_o\ $end
$var wire 1 9) \word[0]~output_o\ $end
$var wire 1 :) \word[1]~output_o\ $end
$var wire 1 ;) \word[2]~output_o\ $end
$var wire 1 <) \word[3]~output_o\ $end
$var wire 1 =) \word[4]~output_o\ $end
$var wire 1 >) \word[5]~output_o\ $end
$var wire 1 ?) \word[6]~output_o\ $end
$var wire 1 @) \word[7]~output_o\ $end
$var wire 1 A) \word[8]~output_o\ $end
$var wire 1 B) \word[9]~output_o\ $end
$var wire 1 C) \ULASEL[0]~output_o\ $end
$var wire 1 D) \ULASEL[1]~output_o\ $end
$var wire 1 E) \ULASEL[2]~output_o\ $end
$var wire 1 F) \ULASEL[3]~output_o\ $end
$var wire 1 G) \regTestEnd[3]~input_o\ $end
$var wire 1 H) \regTestEnd[4]~input_o\ $end
$var wire 1 I) \regTestEnd[2]~input_o\ $end
$var wire 1 J) \BancoReg|Mux81~0_combout\ $end
$var wire 1 K) \regTestEnd[1]~input_o\ $end
$var wire 1 L) \regTestEnd[0]~input_o\ $end
$var wire 1 M) \BancoReg|Mux81~2_combout\ $end
$var wire 1 N) \clk~input_o\ $end
$var wire 1 O) \clk~inputclkctrl_outclk\ $end
$var wire 1 P) \PC|DOUT[0]~32_combout\ $end
$var wire 1 Q) \PC|DOUT[0]~33\ $end
$var wire 1 R) \PC|DOUT[1]~34_combout\ $end
$var wire 1 S) \PC|DOUT[1]~35\ $end
$var wire 1 T) \PC|DOUT[2]~36_combout\ $end
$var wire 1 U) \PC|DOUT[2]~37\ $end
$var wire 1 V) \PC|DOUT[3]~38_combout\ $end
$var wire 1 W) \PC|DOUT[3]~39\ $end
$var wire 1 X) \PC|DOUT[4]~40_combout\ $end
$var wire 1 Y) \InstMem|ram~38_combout\ $end
$var wire 1 Z) \InstMem|ram~43_combout\ $end
$var wire 1 [) \UCFD|Mux4~0_combout\ $end
$var wire 1 \) \InstMem|ram~45_combout\ $end
$var wire 1 ]) \InstMem|ram~46_combout\ $end
$var wire 1 ^) \BancoReg|Mux63~2_combout\ $end
$var wire 1 _) \UCULA|Mux7~0_combout\ $end
$var wire 1 `) \InstMem|ram~47_combout\ $end
$var wire 1 a) \UCULA|Mux6~0_combout\ $end
$var wire 1 b) \UCULA|Mux4~0_combout\ $end
$var wire 1 c) \UCULA|Mux4~1_combout\ $end
$var wire 1 d) \BancoReg|ram[5][1]~feeder_combout\ $end
$var wire 1 e) \BancoReg|Decoder0~0_combout\ $end
$var wire 1 f) \BancoReg|Decoder0~1_combout\ $end
$var wire 1 g) \BancoReg|ram[5][1]~q\ $end
$var wire 1 h) \BancoReg|ram[0][0]~3_combout\ $end
$var wire 1 i) \BancoReg|ram[0][0]~9_combout\ $end
$var wire 1 j) \BancoReg|ram[0][1]~q\ $end
$var wire 1 k) \BancoReg|Mux62~3_combout\ $end
$var wire 1 l) \BancoReg|Mux62~2_combout\ $end
$var wire 1 m) \MemDados|ram~487feeder_combout\ $end
$var wire 1 n) \UCULA|Mux5~0_combout\ $end
$var wire 1 o) \UCULA|Mux5~1_combout\ $end
$var wire 1 p) \UCFD|Mux4~0clkctrl_outclk\ $end
$var wire 1 q) \InstMem|ram~44_combout\ $end
$var wire 1 r) \BancoReg|ram[5][3]~q\ $end
$var wire 1 s) \BancoReg|ram[0][3]~11_combout\ $end
$var wire 1 t) \BancoReg|ram[0][3]~q\ $end
$var wire 1 u) \BancoReg|Mux60~0_combout\ $end
$var wire 1 v) \BancoReg|Mux60~1_combout\ $end
$var wire 1 w) \MemDados|ram~937feeder_combout\ $end
$var wire 1 x) \UCFD|Mux7~0_combout\ $end
$var wire 1 y) \MemDados|ram~456feeder_combout\ $end
$var wire 1 z) \muxRtImm|C[0]~88_combout\ $end
$var wire 1 {) \BancoReg|Mux63~0_combout\ $end
$var wire 1 |) \ULA|Add1~0_combout\ $end
$var wire 1 }) \ULA|Add1~1_combout\ $end
$var wire 1 ~) \InstMem|ram~41_combout\ $end
$var wire 1 !* \BancoReg|Mux31~1_combout\ $end
$var wire 1 "* \InstMem|ram~42_combout\ $end
$var wire 1 #* \BancoReg|Decoder0~2_combout\ $end
$var wire 1 $* \BancoReg|Decoder0~3_combout\ $end
$var wire 1 %* \BancoReg|ram[4][0]~q\ $end
$var wire 1 &* \BancoReg|ram[5][0]~q\ $end
$var wire 1 '* \BancoReg|Mux31~0_combout\ $end
$var wire 1 (* \BancoReg|Mux31~2_combout\ $end
$var wire 1 )* \ULA|Add0~0_combout\ $end
$var wire 1 ** \ULA|Add0~1_combout\ $end
$var wire 1 +* \ULA|tempAdd[0]~0_combout\ $end
$var wire 1 ,* \ULA|Mux31~1_combout\ $end
$var wire 1 -* \BancoReg|ram[5][31]~q\ $end
$var wire 1 .* \BancoReg|ram[0][31]~feeder_combout\ $end
$var wire 1 /* \BancoReg|ram[0][31]~q\ $end
$var wire 1 0* \BancoReg|Mux32~2_combout\ $end
$var wire 1 1* \muxRtImm|C[31]~90_combout\ $end
$var wire 1 2* \BancoReg|Mux33~3_combout\ $end
$var wire 1 3* \MemDados|ram~420feeder_combout\ $end
$var wire 1 4* \MemDados|ram~1758_combout\ $end
$var wire 1 5* \MemDados|ram~1769_combout\ $end
$var wire 1 6* \MemDados|ram~420_q\ $end
$var wire 1 7* \MemDados|ram~1736_combout\ $end
$var wire 1 8* \MemDados|ram~1766_combout\ $end
$var wire 1 9* \MemDados|ram~388_q\ $end
$var wire 1 :* \MemDados|ram~356feeder_combout\ $end
$var wire 1 ;* \MemDados|ram~1742_combout\ $end
$var wire 1 <* \MemDados|ram~1767_combout\ $end
$var wire 1 =* \MemDados|ram~356_q\ $end
$var wire 1 >* \MemDados|ram~1752_combout\ $end
$var wire 1 ?* \MemDados|ram~1768_combout\ $end
$var wire 1 @* \MemDados|ram~324_q\ $end
$var wire 1 A* \MemDados|ram~1702_combout\ $end
$var wire 1 B* \MemDados|ram~1703_combout\ $end
$var wire 1 C* \MemDados|ram~228feeder_combout\ $end
$var wire 1 D* \MemDados|ram~1744_combout\ $end
$var wire 1 E* \MemDados|ram~1770_combout\ $end
$var wire 1 F* \MemDados|ram~228_q\ $end
$var wire 1 G* \MemDados|ram~1760_combout\ $end
$var wire 1 H* \MemDados|ram~1773_combout\ $end
$var wire 1 I* \MemDados|ram~292_q\ $end
$var wire 1 J* \MemDados|ram~260feeder_combout\ $end
$var wire 1 K* \MemDados|ram~1734_combout\ $end
$var wire 1 L* \MemDados|ram~1771_combout\ $end
$var wire 1 M* \MemDados|ram~260_q\ $end
$var wire 1 N* \MemDados|ram~1750_combout\ $end
$var wire 1 O* \MemDados|ram~1772_combout\ $end
$var wire 1 P* \MemDados|ram~196_q\ $end
$var wire 1 Q* \MemDados|ram~1704_combout\ $end
$var wire 1 R* \MemDados|ram~1705_combout\ $end
$var wire 1 S* \MemDados|ram~132feeder_combout\ $end
$var wire 1 T* \MemDados|ram~1738_combout\ $end
$var wire 1 U* \MemDados|ram~1774_combout\ $end
$var wire 1 V* \MemDados|ram~132_q\ $end
$var wire 1 W* \MemDados|ram~1762_combout\ $end
$var wire 1 X* \MemDados|ram~1777_combout\ $end
$var wire 1 Y* \MemDados|ram~164_q\ $end
$var wire 1 Z* \MemDados|ram~100feeder_combout\ $end
$var wire 1 [* \MemDados|ram~1746_combout\ $end
$var wire 1 \* \MemDados|ram~1775_combout\ $end
$var wire 1 ]* \MemDados|ram~100_q\ $end
$var wire 1 ^* \MemDados|ram~1754_combout\ $end
$var wire 1 _* \MemDados|ram~1776_combout\ $end
$var wire 1 `* \MemDados|ram~68_q\ $end
$var wire 1 a* \MemDados|ram~1706_combout\ $end
$var wire 1 b* \MemDados|ram~1707_combout\ $end
$var wire 1 c* \MemDados|ram~1708_combout\ $end
$var wire 1 d* \MemDados|ram~484feeder_combout\ $end
$var wire 1 e* \MemDados|ram~484_q\ $end
$var wire 1 f* \MemDados|ram~1764_combout\ $end
$var wire 1 g* \MemDados|ram~1781_combout\ $end
$var wire 1 h* \MemDados|ram~548_q\ $end
$var wire 1 i* \MemDados|ram~516feeder_combout\ $end
$var wire 1 j* \MemDados|ram~516_q\ $end
$var wire 1 k* \MemDados|ram~1780_combout\ $end
$var wire 1 l* \MemDados|ram~452_q\ $end
$var wire 1 m* \MemDados|ram~1709_combout\ $end
$var wire 1 n* \MemDados|ram~1710_combout\ $end
$var wire 1 o* \MemDados|ram~1711_combout\ $end
$var wire 1 p* \MemDados|ram~932feeder_combout\ $end
$var wire 1 q* \MemDados|ram~1759_combout\ $end
$var wire 1 r* \MemDados|ram~932_q\ $end
$var wire 1 s* \MemDados|ram~1765_combout\ $end
$var wire 1 t* \MemDados|ram~1060_q\ $end
$var wire 1 u* \MemDados|ram~804feeder_combout\ $end
$var wire 1 v* \MemDados|ram~1761_combout\ $end
$var wire 1 w* \MemDados|ram~804_q\ $end
$var wire 1 x* \MemDados|ram~1763_combout\ $end
$var wire 1 y* \MemDados|ram~676_q\ $end
$var wire 1 z* \MemDados|ram~1699_combout\ $end
$var wire 1 {* \MemDados|ram~1700_combout\ $end
$var wire 1 |* \MemDados|ram~1745_combout\ $end
$var wire 1 }* \MemDados|ram~740_q\ $end
$var wire 1 ~* \MemDados|ram~1747_combout\ $end
$var wire 1 !+ \MemDados|ram~612_q\ $end
$var wire 1 "+ \MemDados|ram~1694_combout\ $end
$var wire 1 #+ \MemDados|ram~1749_combout\ $end
$var wire 1 $+ \MemDados|ram~996_q\ $end
$var wire 1 %+ \MemDados|ram~868feeder_combout\ $end
$var wire 1 &+ \MemDados|ram~1743_combout\ $end
$var wire 1 '+ \MemDados|ram~868_q\ $end
$var wire 1 (+ \MemDados|ram~1695_combout\ $end
$var wire 1 )+ \MemDados|ram~708feeder_combout\ $end
$var wire 1 *+ \MemDados|ram~1751_combout\ $end
$var wire 1 ++ \MemDados|ram~708_q\ $end
$var wire 1 ,+ \MemDados|ram~964feeder_combout\ $end
$var wire 1 -+ \MemDados|ram~964_q\ $end
$var wire 1 .+ \MemDados|ram~580feeder_combout\ $end
$var wire 1 /+ \MemDados|ram~1755_combout\ $end
$var wire 1 0+ \MemDados|ram~580_q\ $end
$var wire 1 1+ \MemDados|ram~836feeder_combout\ $end
$var wire 1 2+ \MemDados|ram~1753_combout\ $end
$var wire 1 3+ \MemDados|ram~836_q\ $end
$var wire 1 4+ \MemDados|ram~1696_combout\ $end
$var wire 1 5+ \MemDados|ram~1697_combout\ $end
$var wire 1 6+ \MemDados|ram~1698_combout\ $end
$var wire 1 7+ \MemDados|ram~1028feeder_combout\ $end
$var wire 1 8+ \MemDados|ram~1740_combout\ $end
$var wire 1 9+ \MemDados|ram~1741_combout\ $end
$var wire 1 :+ \MemDados|ram~1028_q\ $end
$var wire 1 ;+ \MemDados|ram~1735_combout\ $end
$var wire 1 <+ \MemDados|ram~772_q\ $end
$var wire 1 =+ \MemDados|ram~900feeder_combout\ $end
$var wire 1 >+ \MemDados|ram~1737_combout\ $end
$var wire 1 ?+ \MemDados|ram~900_q\ $end
$var wire 1 @+ \MemDados|ram~1739_combout\ $end
$var wire 1 A+ \MemDados|ram~644_q\ $end
$var wire 1 B+ \MemDados|ram~1692_combout\ $end
$var wire 1 C+ \MemDados|ram~1693_combout\ $end
$var wire 1 D+ \MemDados|ram~1701_combout\ $end
$var wire 1 E+ \MemDados|ram~1712_combout\ $end
$var wire 1 F+ \BancoReg|Mux2~0_combout\ $end
$var wire 1 G+ \BancoReg|ram[4][29]~q\ $end
$var wire 1 H+ \BancoReg|Mux2~1_combout\ $end
$var wire 1 I+ \BancoReg|ram[5][27]~q\ $end
$var wire 1 J+ \BancoReg|Mux36~2_combout\ $end
$var wire 1 K+ \BancoReg|Mux36~3_combout\ $end
$var wire 1 L+ \MemDados|ram~833feeder_combout\ $end
$var wire 1 M+ \MemDados|ram~833_q\ $end
$var wire 1 N+ \MemDados|ram~705feeder_combout\ $end
$var wire 1 O+ \MemDados|ram~705_q\ $end
$var wire 1 P+ \MemDados|ram~577_q\ $end
$var wire 1 Q+ \MemDados|ram~1633_combout\ $end
$var wire 1 R+ \MemDados|ram~961_q\ $end
$var wire 1 S+ \MemDados|ram~1634_combout\ $end
$var wire 1 T+ \MemDados|ram~897feeder_combout\ $end
$var wire 1 U+ \MemDados|ram~897_q\ $end
$var wire 1 V+ \MemDados|ram~1025_q\ $end
$var wire 1 W+ \MemDados|ram~769feeder_combout\ $end
$var wire 1 X+ \MemDados|ram~769_q\ $end
$var wire 1 Y+ \MemDados|ram~641_q\ $end
$var wire 1 Z+ \MemDados|ram~1631_combout\ $end
$var wire 1 [+ \MemDados|ram~1632_combout\ $end
$var wire 1 \+ \MemDados|ram~1635_combout\ $end
$var wire 1 ]+ \MemDados|ram~993_q\ $end
$var wire 1 ^+ \MemDados|ram~737_q\ $end
$var wire 1 _+ \MemDados|ram~865feeder_combout\ $end
$var wire 1 `+ \MemDados|ram~865_q\ $end
$var wire 1 a+ \MemDados|ram~609_q\ $end
$var wire 1 b+ \MemDados|ram~1629_combout\ $end
$var wire 1 c+ \MemDados|ram~1630_combout\ $end
$var wire 1 d+ \MemDados|ram~801feeder_combout\ $end
$var wire 1 e+ \MemDados|ram~801_q\ $end
$var wire 1 f+ \MemDados|ram~1057_q\ $end
$var wire 1 g+ \MemDados|ram~929feeder_combout\ $end
$var wire 1 h+ \MemDados|ram~929_q\ $end
$var wire 1 i+ \MemDados|ram~673_q\ $end
$var wire 1 j+ \MemDados|ram~1636_combout\ $end
$var wire 1 k+ \MemDados|ram~1637_combout\ $end
$var wire 1 l+ \MemDados|ram~1638_combout\ $end
$var wire 1 m+ \MemDados|ram~513feeder_combout\ $end
$var wire 1 n+ \MemDados|ram~513_q\ $end
$var wire 1 o+ \MemDados|ram~545_q\ $end
$var wire 1 p+ \MemDados|ram~449feeder_combout\ $end
$var wire 1 q+ \MemDados|ram~449_q\ $end
$var wire 1 r+ \MemDados|ram~481feeder_combout\ $end
$var wire 1 s+ \MemDados|ram~481_q\ $end
$var wire 1 t+ \MemDados|ram~1646_combout\ $end
$var wire 1 u+ \MemDados|ram~1647_combout\ $end
$var wire 1 v+ \MemDados|ram~289_q\ $end
$var wire 1 w+ \MemDados|ram~257_q\ $end
$var wire 1 x+ \MemDados|ram~225feeder_combout\ $end
$var wire 1 y+ \MemDados|ram~225_q\ $end
$var wire 1 z+ \MemDados|ram~193_q\ $end
$var wire 1 {+ \MemDados|ram~1639_combout\ $end
$var wire 1 |+ \MemDados|ram~1640_combout\ $end
$var wire 1 }+ \MemDados|ram~1815_combout\ $end
$var wire 1 ~+ \MemDados|ram~97_q\ $end
$var wire 1 !, \MemDados|ram~161_q\ $end
$var wire 1 ", \MemDados|ram~1816_combout\ $end
$var wire 1 #, \MemDados|ram~129_q\ $end
$var wire 1 $, \MemDados|ram~65_q\ $end
$var wire 1 %, \MemDados|ram~1643_combout\ $end
$var wire 1 &, \MemDados|ram~1644_combout\ $end
$var wire 1 ', \MemDados|ram~353feeder_combout\ $end
$var wire 1 (, \MemDados|ram~353_q\ $end
$var wire 1 ), \MemDados|ram~417_q\ $end
$var wire 1 *, \MemDados|ram~385feeder_combout\ $end
$var wire 1 +, \MemDados|ram~385_q\ $end
$var wire 1 ,, \MemDados|ram~321_q\ $end
$var wire 1 -, \MemDados|ram~1641_combout\ $end
$var wire 1 ., \MemDados|ram~1642_combout\ $end
$var wire 1 /, \MemDados|ram~1645_combout\ $end
$var wire 1 0, \MemDados|ram~1648_combout\ $end
$var wire 1 1, \MemDados|ram~1649_combout\ $end
$var wire 1 2, \BancoReg|ram[5][26]~q\ $end
$var wire 1 3, \BancoReg|Mux37~2_combout\ $end
$var wire 1 4, \BancoReg|Mux37~3_combout\ $end
$var wire 1 5, \MemDados|ram~224feeder_combout\ $end
$var wire 1 6, \MemDados|ram~224_q\ $end
$var wire 1 7, \MemDados|ram~288_q\ $end
$var wire 1 8, \MemDados|ram~256feeder_combout\ $end
$var wire 1 9, \MemDados|ram~256_q\ $end
$var wire 1 :, \MemDados|ram~192feeder_combout\ $end
$var wire 1 ;, \MemDados|ram~192_q\ $end
$var wire 1 <, \MemDados|ram~1620_combout\ $end
$var wire 1 =, \MemDados|ram~1621_combout\ $end
$var wire 1 >, \MemDados|ram~1813_combout\ $end
$var wire 1 ?, \MemDados|ram~128_q\ $end
$var wire 1 @, \MemDados|ram~160_q\ $end
$var wire 1 A, \MemDados|ram~1814_combout\ $end
$var wire 1 B, \MemDados|ram~96_q\ $end
$var wire 1 C, \MemDados|ram~64_q\ $end
$var wire 1 D, \MemDados|ram~1622_combout\ $end
$var wire 1 E, \MemDados|ram~1623_combout\ $end
$var wire 1 F, \MemDados|ram~1624_combout\ $end
$var wire 1 G, \MemDados|ram~416feeder_combout\ $end
$var wire 1 H, \MemDados|ram~416_q\ $end
$var wire 1 I, \MemDados|ram~384_q\ $end
$var wire 1 J, \MemDados|ram~352feeder_combout\ $end
$var wire 1 K, \MemDados|ram~352_q\ $end
$var wire 1 L, \MemDados|ram~320_q\ $end
$var wire 1 M, \MemDados|ram~1618_combout\ $end
$var wire 1 N, \MemDados|ram~1619_combout\ $end
$var wire 1 O, \MemDados|ram~480feeder_combout\ $end
$var wire 1 P, \MemDados|ram~480_q\ $end
$var wire 1 Q, \MemDados|ram~544_q\ $end
$var wire 1 R, \MemDados|ram~512feeder_combout\ $end
$var wire 1 S, \MemDados|ram~512_q\ $end
$var wire 1 T, \MemDados|ram~448_q\ $end
$var wire 1 U, \MemDados|ram~1625_combout\ $end
$var wire 1 V, \MemDados|ram~1626_combout\ $end
$var wire 1 W, \MemDados|ram~1627_combout\ $end
$var wire 1 X, \MemDados|ram~864feeder_combout\ $end
$var wire 1 Y, \MemDados|ram~864_q\ $end
$var wire 1 Z, \MemDados|ram~992_q\ $end
$var wire 1 [, \MemDados|ram~736feeder_combout\ $end
$var wire 1 \, \MemDados|ram~736_q\ $end
$var wire 1 ], \MemDados|ram~608_q\ $end
$var wire 1 ^, \MemDados|ram~1610_combout\ $end
$var wire 1 _, \MemDados|ram~1611_combout\ $end
$var wire 1 `, \MemDados|ram~704feeder_combout\ $end
$var wire 1 a, \MemDados|ram~704_q\ $end
$var wire 1 b, \MemDados|ram~960_q\ $end
$var wire 1 c, \MemDados|ram~832feeder_combout\ $end
$var wire 1 d, \MemDados|ram~832_q\ $end
$var wire 1 e, \MemDados|ram~576_q\ $end
$var wire 1 f, \MemDados|ram~1612_combout\ $end
$var wire 1 g, \MemDados|ram~1613_combout\ $end
$var wire 1 h, \MemDados|ram~1614_combout\ $end
$var wire 1 i, \MemDados|ram~1024feeder_combout\ $end
$var wire 1 j, \MemDados|ram~1024_q\ $end
$var wire 1 k, \MemDados|ram~640_q\ $end
$var wire 1 l, \MemDados|ram~896feeder_combout\ $end
$var wire 1 m, \MemDados|ram~896_q\ $end
$var wire 1 n, \MemDados|ram~1608_combout\ $end
$var wire 1 o, \MemDados|ram~768_q\ $end
$var wire 1 p, \MemDados|ram~1609_combout\ $end
$var wire 1 q, \MemDados|ram~928feeder_combout\ $end
$var wire 1 r, \MemDados|ram~928_q\ $end
$var wire 1 s, \MemDados|ram~1056_q\ $end
$var wire 1 t, \MemDados|ram~800feeder_combout\ $end
$var wire 1 u, \MemDados|ram~800_q\ $end
$var wire 1 v, \MemDados|ram~672_q\ $end
$var wire 1 w, \MemDados|ram~1615_combout\ $end
$var wire 1 x, \MemDados|ram~1616_combout\ $end
$var wire 1 y, \MemDados|ram~1617_combout\ $end
$var wire 1 z, \MemDados|ram~1628_combout\ $end
$var wire 1 {, \BancoReg|ram[5][25]~q\ $end
$var wire 1 |, \BancoReg|ram[0][25]~q\ $end
$var wire 1 }, \BancoReg|Mux38~2_combout\ $end
$var wire 1 ~, \BancoReg|Mux38~3_combout\ $end
$var wire 1 !- \MemDados|ram~287feeder_combout\ $end
$var wire 1 "- \MemDados|ram~287_q\ $end
$var wire 1 #- \MemDados|ram~255_q\ $end
$var wire 1 $- \MemDados|ram~223feeder_combout\ $end
$var wire 1 %- \MemDados|ram~223_q\ $end
$var wire 1 &- \MemDados|ram~191_q\ $end
$var wire 1 '- \MemDados|ram~1597_combout\ $end
$var wire 1 (- \MemDados|ram~1598_combout\ $end
$var wire 1 )- \MemDados|ram~511feeder_combout\ $end
$var wire 1 *- \MemDados|ram~511_q\ $end
$var wire 1 +- \MemDados|ram~543_q\ $end
$var wire 1 ,- \MemDados|ram~479feeder_combout\ $end
$var wire 1 -- \MemDados|ram~479_q\ $end
$var wire 1 .- \MemDados|ram~447_q\ $end
$var wire 1 /- \MemDados|ram~1604_combout\ $end
$var wire 1 0- \MemDados|ram~1605_combout\ $end
$var wire 1 1- \MemDados|ram~351feeder_combout\ $end
$var wire 1 2- \MemDados|ram~351_q\ $end
$var wire 1 3- \MemDados|ram~415_q\ $end
$var wire 1 4- \MemDados|ram~383feeder_combout\ $end
$var wire 1 5- \MemDados|ram~383_q\ $end
$var wire 1 6- \MemDados|ram~319_q\ $end
$var wire 1 7- \MemDados|ram~1599_combout\ $end
$var wire 1 8- \MemDados|ram~1600_combout\ $end
$var wire 1 9- \MemDados|ram~95_q\ $end
$var wire 1 :- \MemDados|ram~159_q\ $end
$var wire 1 ;- \MemDados|ram~127feeder_combout\ $end
$var wire 1 <- \MemDados|ram~127_q\ $end
$var wire 1 =- \MemDados|ram~63_q\ $end
$var wire 1 >- \MemDados|ram~1601_combout\ $end
$var wire 1 ?- \MemDados|ram~1602_combout\ $end
$var wire 1 @- \MemDados|ram~1603_combout\ $end
$var wire 1 A- \MemDados|ram~1606_combout\ $end
$var wire 1 B- \MemDados|ram~703feeder_combout\ $end
$var wire 1 C- \MemDados|ram~703_q\ $end
$var wire 1 D- \MemDados|ram~575_q\ $end
$var wire 1 E- \MemDados|ram~1591_combout\ $end
$var wire 1 F- \MemDados|ram~831feeder_combout\ $end
$var wire 1 G- \MemDados|ram~831_q\ $end
$var wire 1 H- \MemDados|ram~959_q\ $end
$var wire 1 I- \MemDados|ram~1592_combout\ $end
$var wire 1 J- \MemDados|ram~895feeder_combout\ $end
$var wire 1 K- \MemDados|ram~895_q\ $end
$var wire 1 L- \MemDados|ram~1023_q\ $end
$var wire 1 M- \MemDados|ram~767feeder_combout\ $end
$var wire 1 N- \MemDados|ram~767_q\ $end
$var wire 1 O- \MemDados|ram~639_q\ $end
$var wire 1 P- \MemDados|ram~1589_combout\ $end
$var wire 1 Q- \MemDados|ram~1590_combout\ $end
$var wire 1 R- \MemDados|ram~1593_combout\ $end
$var wire 1 S- \MemDados|ram~991feeder_combout\ $end
$var wire 1 T- \MemDados|ram~991_q\ $end
$var wire 1 U- \MemDados|ram~735_q\ $end
$var wire 1 V- \MemDados|ram~863feeder_combout\ $end
$var wire 1 W- \MemDados|ram~863_q\ $end
$var wire 1 X- \MemDados|ram~607_q\ $end
$var wire 1 Y- \MemDados|ram~1587_combout\ $end
$var wire 1 Z- \MemDados|ram~1588_combout\ $end
$var wire 1 [- \MemDados|ram~799feeder_combout\ $end
$var wire 1 \- \MemDados|ram~799_q\ $end
$var wire 1 ]- \MemDados|ram~1055_q\ $end
$var wire 1 ^- \MemDados|ram~927feeder_combout\ $end
$var wire 1 _- \MemDados|ram~927_q\ $end
$var wire 1 `- \MemDados|ram~671_q\ $end
$var wire 1 a- \MemDados|ram~1594_combout\ $end
$var wire 1 b- \MemDados|ram~1595_combout\ $end
$var wire 1 c- \MemDados|ram~1596_combout\ $end
$var wire 1 d- \MemDados|ram~1607_combout\ $end
$var wire 1 e- \BancoReg|ram[5][24]~q\ $end
$var wire 1 f- \BancoReg|Mux39~2_combout\ $end
$var wire 1 g- \BancoReg|Mux39~3_combout\ $end
$var wire 1 h- \MemDados|ram~222feeder_combout\ $end
$var wire 1 i- \MemDados|ram~222_q\ $end
$var wire 1 j- \MemDados|ram~286_q\ $end
$var wire 1 k- \MemDados|ram~254feeder_combout\ $end
$var wire 1 l- \MemDados|ram~254_q\ $end
$var wire 1 m- \MemDados|ram~190feeder_combout\ $end
$var wire 1 n- \MemDados|ram~190_q\ $end
$var wire 1 o- \MemDados|ram~1578_combout\ $end
$var wire 1 p- \MemDados|ram~1579_combout\ $end
$var wire 1 q- \MemDados|ram~126feeder_combout\ $end
$var wire 1 r- \MemDados|ram~126_q\ $end
$var wire 1 s- \MemDados|ram~158_q\ $end
$var wire 1 t- \MemDados|ram~94_q\ $end
$var wire 1 u- \MemDados|ram~62_q\ $end
$var wire 1 v- \MemDados|ram~1580_combout\ $end
$var wire 1 w- \MemDados|ram~1581_combout\ $end
$var wire 1 x- \MemDados|ram~1582_combout\ $end
$var wire 1 y- \MemDados|ram~478feeder_combout\ $end
$var wire 1 z- \MemDados|ram~478_q\ $end
$var wire 1 {- \MemDados|ram~542_q\ $end
$var wire 1 |- \MemDados|ram~510feeder_combout\ $end
$var wire 1 }- \MemDados|ram~510_q\ $end
$var wire 1 ~- \MemDados|ram~446_q\ $end
$var wire 1 !. \MemDados|ram~1583_combout\ $end
$var wire 1 ". \MemDados|ram~1584_combout\ $end
$var wire 1 #. \MemDados|ram~414feeder_combout\ $end
$var wire 1 $. \MemDados|ram~414_q\ $end
$var wire 1 %. \MemDados|ram~382_q\ $end
$var wire 1 &. \MemDados|ram~350feeder_combout\ $end
$var wire 1 '. \MemDados|ram~350_q\ $end
$var wire 1 (. \MemDados|ram~318_q\ $end
$var wire 1 ). \MemDados|ram~1576_combout\ $end
$var wire 1 *. \MemDados|ram~1577_combout\ $end
$var wire 1 +. \MemDados|ram~1585_combout\ $end
$var wire 1 ,. \MemDados|ram~862feeder_combout\ $end
$var wire 1 -. \MemDados|ram~862_q\ $end
$var wire 1 .. \MemDados|ram~990_q\ $end
$var wire 1 /. \MemDados|ram~734feeder_combout\ $end
$var wire 1 0. \MemDados|ram~734_q\ $end
$var wire 1 1. \MemDados|ram~606_q\ $end
$var wire 1 2. \MemDados|ram~1568_combout\ $end
$var wire 1 3. \MemDados|ram~1569_combout\ $end
$var wire 1 4. \MemDados|ram~702feeder_combout\ $end
$var wire 1 5. \MemDados|ram~702_q\ $end
$var wire 1 6. \MemDados|ram~958_q\ $end
$var wire 1 7. \MemDados|ram~830feeder_combout\ $end
$var wire 1 8. \MemDados|ram~830_q\ $end
$var wire 1 9. \MemDados|ram~574_q\ $end
$var wire 1 :. \MemDados|ram~1570_combout\ $end
$var wire 1 ;. \MemDados|ram~1571_combout\ $end
$var wire 1 <. \MemDados|ram~1572_combout\ $end
$var wire 1 =. \MemDados|ram~766feeder_combout\ $end
$var wire 1 >. \MemDados|ram~766_q\ $end
$var wire 1 ?. \MemDados|ram~638feeder_combout\ $end
$var wire 1 @. \MemDados|ram~638_q\ $end
$var wire 1 A. \MemDados|ram~894feeder_combout\ $end
$var wire 1 B. \MemDados|ram~894_q\ $end
$var wire 1 C. \MemDados|ram~1566_combout\ $end
$var wire 1 D. \MemDados|ram~1022feeder_combout\ $end
$var wire 1 E. \MemDados|ram~1022_q\ $end
$var wire 1 F. \MemDados|ram~1567_combout\ $end
$var wire 1 G. \MemDados|ram~926feeder_combout\ $end
$var wire 1 H. \MemDados|ram~926_q\ $end
$var wire 1 I. \MemDados|ram~1054_q\ $end
$var wire 1 J. \MemDados|ram~798feeder_combout\ $end
$var wire 1 K. \MemDados|ram~798_q\ $end
$var wire 1 L. \MemDados|ram~670_q\ $end
$var wire 1 M. \MemDados|ram~1573_combout\ $end
$var wire 1 N. \MemDados|ram~1574_combout\ $end
$var wire 1 O. \MemDados|ram~1575_combout\ $end
$var wire 1 P. \MemDados|ram~1586_combout\ $end
$var wire 1 Q. \muxRtImm|C[24]~97_combout\ $end
$var wire 1 R. \BancoReg|Mux40~3_combout\ $end
$var wire 1 S. \MemDados|ram~989feeder_combout\ $end
$var wire 1 T. \MemDados|ram~989_q\ $end
$var wire 1 U. \MemDados|ram~733feeder_combout\ $end
$var wire 1 V. \MemDados|ram~733_q\ $end
$var wire 1 W. \MemDados|ram~861feeder_combout\ $end
$var wire 1 X. \MemDados|ram~861_q\ $end
$var wire 1 Y. \MemDados|ram~605feeder_combout\ $end
$var wire 1 Z. \MemDados|ram~605_q\ $end
$var wire 1 [. \MemDados|ram~1545_combout\ $end
$var wire 1 \. \MemDados|ram~1546_combout\ $end
$var wire 1 ]. \MemDados|ram~797feeder_combout\ $end
$var wire 1 ^. \MemDados|ram~797_q\ $end
$var wire 1 _. \MemDados|ram~1053_q\ $end
$var wire 1 `. \MemDados|ram~925feeder_combout\ $end
$var wire 1 a. \MemDados|ram~925_q\ $end
$var wire 1 b. \MemDados|ram~669_q\ $end
$var wire 1 c. \MemDados|ram~1552_combout\ $end
$var wire 1 d. \MemDados|ram~1553_combout\ $end
$var wire 1 e. \MemDados|ram~829_q\ $end
$var wire 1 f. \MemDados|ram~957_q\ $end
$var wire 1 g. \MemDados|ram~701feeder_combout\ $end
$var wire 1 h. \MemDados|ram~701_q\ $end
$var wire 1 i. \MemDados|ram~573_q\ $end
$var wire 1 j. \MemDados|ram~1549_combout\ $end
$var wire 1 k. \MemDados|ram~1550_combout\ $end
$var wire 1 l. \MemDados|ram~1021feeder_combout\ $end
$var wire 1 m. \MemDados|ram~1021_q\ $end
$var wire 1 n. \MemDados|ram~893feeder_combout\ $end
$var wire 1 o. \MemDados|ram~893_q\ $end
$var wire 1 p. \MemDados|ram~637feeder_combout\ $end
$var wire 1 q. \MemDados|ram~637_q\ $end
$var wire 1 r. \MemDados|ram~765feeder_combout\ $end
$var wire 1 s. \MemDados|ram~765_q\ $end
$var wire 1 t. \MemDados|ram~1547_combout\ $end
$var wire 1 u. \MemDados|ram~1548_combout\ $end
$var wire 1 v. \MemDados|ram~1551_combout\ $end
$var wire 1 w. \MemDados|ram~1554_combout\ $end
$var wire 1 x. \MemDados|ram~349feeder_combout\ $end
$var wire 1 y. \MemDados|ram~349_q\ $end
$var wire 1 z. \MemDados|ram~413_q\ $end
$var wire 1 {. \MemDados|ram~381feeder_combout\ $end
$var wire 1 |. \MemDados|ram~381_q\ $end
$var wire 1 }. \MemDados|ram~317_q\ $end
$var wire 1 ~. \MemDados|ram~1557_combout\ $end
$var wire 1 !/ \MemDados|ram~1558_combout\ $end
$var wire 1 "/ \MemDados|ram~1812_combout\ $end
$var wire 1 #/ \MemDados|ram~93_q\ $end
$var wire 1 $/ \MemDados|ram~157_q\ $end
$var wire 1 %/ \MemDados|ram~125feeder_combout\ $end
$var wire 1 &/ \MemDados|ram~125_q\ $end
$var wire 1 '/ \MemDados|ram~61_q\ $end
$var wire 1 (/ \MemDados|ram~1559_combout\ $end
$var wire 1 )/ \MemDados|ram~1560_combout\ $end
$var wire 1 */ \MemDados|ram~1561_combout\ $end
$var wire 1 +/ \MemDados|ram~509feeder_combout\ $end
$var wire 1 ,/ \MemDados|ram~509_q\ $end
$var wire 1 -/ \MemDados|ram~541_q\ $end
$var wire 1 ./ \MemDados|ram~477feeder_combout\ $end
$var wire 1 // \MemDados|ram~477_q\ $end
$var wire 1 0/ \MemDados|ram~445_q\ $end
$var wire 1 1/ \MemDados|ram~1562_combout\ $end
$var wire 1 2/ \MemDados|ram~1563_combout\ $end
$var wire 1 3/ \MemDados|ram~285feeder_combout\ $end
$var wire 1 4/ \MemDados|ram~285_q\ $end
$var wire 1 5/ \MemDados|ram~253_q\ $end
$var wire 1 6/ \MemDados|ram~221feeder_combout\ $end
$var wire 1 7/ \MemDados|ram~221_q\ $end
$var wire 1 8/ \MemDados|ram~189_q\ $end
$var wire 1 9/ \MemDados|ram~1555_combout\ $end
$var wire 1 :/ \MemDados|ram~1556_combout\ $end
$var wire 1 ;/ \MemDados|ram~1564_combout\ $end
$var wire 1 </ \MemDados|ram~1565_combout\ $end
$var wire 1 =/ \BancoReg|ram[0][22]~q\ $end
$var wire 1 >/ \BancoReg|Mux9~0_combout\ $end
$var wire 1 ?/ \BancoReg|ram[4][22]~q\ $end
$var wire 1 @/ \BancoReg|Mux9~1_combout\ $end
$var wire 1 A/ \BancoReg|ram[0][21]~q\ $end
$var wire 1 B/ \BancoReg|ram[5][21]~q\ $end
$var wire 1 C/ \BancoReg|Mux42~2_combout\ $end
$var wire 1 D/ \muxRtImm|C[21]~100_combout\ $end
$var wire 1 E/ \BancoReg|Mux44~3_combout\ $end
$var wire 1 F/ \MemDados|ram~89feeder_combout\ $end
$var wire 1 G/ \MemDados|ram~89_q\ $end
$var wire 1 H/ \MemDados|ram~153_q\ $end
$var wire 1 I/ \MemDados|ram~1808_combout\ $end
$var wire 1 J/ \MemDados|ram~121_q\ $end
$var wire 1 K/ \MemDados|ram~57_q\ $end
$var wire 1 L/ \MemDados|ram~1475_combout\ $end
$var wire 1 M/ \MemDados|ram~1476_combout\ $end
$var wire 1 N/ \MemDados|ram~345feeder_combout\ $end
$var wire 1 O/ \MemDados|ram~345_q\ $end
$var wire 1 P/ \MemDados|ram~409_q\ $end
$var wire 1 Q/ \MemDados|ram~377_q\ $end
$var wire 1 R/ \MemDados|ram~313_q\ $end
$var wire 1 S/ \MemDados|ram~1473_combout\ $end
$var wire 1 T/ \MemDados|ram~1474_combout\ $end
$var wire 1 U/ \MemDados|ram~1477_combout\ $end
$var wire 1 V/ \MemDados|ram~505feeder_combout\ $end
$var wire 1 W/ \MemDados|ram~505_q\ $end
$var wire 1 X/ \MemDados|ram~537_q\ $end
$var wire 1 Y/ \MemDados|ram~473feeder_combout\ $end
$var wire 1 Z/ \MemDados|ram~473_q\ $end
$var wire 1 [/ \MemDados|ram~441_q\ $end
$var wire 1 \/ \MemDados|ram~1478_combout\ $end
$var wire 1 ]/ \MemDados|ram~1479_combout\ $end
$var wire 1 ^/ \MemDados|ram~281_q\ $end
$var wire 1 _/ \MemDados|ram~249_q\ $end
$var wire 1 `/ \MemDados|ram~217feeder_combout\ $end
$var wire 1 a/ \MemDados|ram~217_q\ $end
$var wire 1 b/ \MemDados|ram~185_q\ $end
$var wire 1 c/ \MemDados|ram~1471_combout\ $end
$var wire 1 d/ \MemDados|ram~1472_combout\ $end
$var wire 1 e/ \MemDados|ram~1480_combout\ $end
$var wire 1 f/ \MemDados|ram~985feeder_combout\ $end
$var wire 1 g/ \MemDados|ram~985_q\ $end
$var wire 1 h/ \MemDados|ram~729_q\ $end
$var wire 1 i/ \MemDados|ram~857feeder_combout\ $end
$var wire 1 j/ \MemDados|ram~857_q\ $end
$var wire 1 k/ \MemDados|ram~601_q\ $end
$var wire 1 l/ \MemDados|ram~1461_combout\ $end
$var wire 1 m/ \MemDados|ram~1462_combout\ $end
$var wire 1 n/ \MemDados|ram~889feeder_combout\ $end
$var wire 1 o/ \MemDados|ram~889_q\ $end
$var wire 1 p/ \MemDados|ram~1017_q\ $end
$var wire 1 q/ \MemDados|ram~761feeder_combout\ $end
$var wire 1 r/ \MemDados|ram~761_q\ $end
$var wire 1 s/ \MemDados|ram~633_q\ $end
$var wire 1 t/ \MemDados|ram~1463_combout\ $end
$var wire 1 u/ \MemDados|ram~1464_combout\ $end
$var wire 1 v/ \MemDados|ram~825feeder_combout\ $end
$var wire 1 w/ \MemDados|ram~825_q\ $end
$var wire 1 x/ \MemDados|ram~953_q\ $end
$var wire 1 y/ \MemDados|ram~697feeder_combout\ $end
$var wire 1 z/ \MemDados|ram~697_q\ $end
$var wire 1 {/ \MemDados|ram~569_q\ $end
$var wire 1 |/ \MemDados|ram~1465_combout\ $end
$var wire 1 }/ \MemDados|ram~1466_combout\ $end
$var wire 1 ~/ \MemDados|ram~1467_combout\ $end
$var wire 1 !0 \MemDados|ram~793feeder_combout\ $end
$var wire 1 "0 \MemDados|ram~793_q\ $end
$var wire 1 #0 \MemDados|ram~1049_q\ $end
$var wire 1 $0 \MemDados|ram~921feeder_combout\ $end
$var wire 1 %0 \MemDados|ram~921_q\ $end
$var wire 1 &0 \MemDados|ram~665_q\ $end
$var wire 1 '0 \MemDados|ram~1468_combout\ $end
$var wire 1 (0 \MemDados|ram~1469_combout\ $end
$var wire 1 )0 \MemDados|ram~1470_combout\ $end
$var wire 1 *0 \MemDados|ram~1481_combout\ $end
$var wire 1 +0 \BancoReg|Mux45~3_combout\ $end
$var wire 1 ,0 \MemDados|ram~472feeder_combout\ $end
$var wire 1 -0 \MemDados|ram~472_q\ $end
$var wire 1 .0 \MemDados|ram~536_q\ $end
$var wire 1 /0 \MemDados|ram~504feeder_combout\ $end
$var wire 1 00 \MemDados|ram~504_q\ $end
$var wire 1 10 \MemDados|ram~440_q\ $end
$var wire 1 20 \MemDados|ram~1457_combout\ $end
$var wire 1 30 \MemDados|ram~1458_combout\ $end
$var wire 1 40 \MemDados|ram~1806_combout\ $end
$var wire 1 50 \MemDados|ram~120_q\ $end
$var wire 1 60 \MemDados|ram~1807_combout\ $end
$var wire 1 70 \MemDados|ram~88_q\ $end
$var wire 1 80 \MemDados|ram~56_q\ $end
$var wire 1 90 \MemDados|ram~1454_combout\ $end
$var wire 1 :0 \MemDados|ram~152_q\ $end
$var wire 1 ;0 \MemDados|ram~1455_combout\ $end
$var wire 1 <0 \MemDados|ram~216feeder_combout\ $end
$var wire 1 =0 \MemDados|ram~216_q\ $end
$var wire 1 >0 \MemDados|ram~280_q\ $end
$var wire 1 ?0 \MemDados|ram~248feeder_combout\ $end
$var wire 1 @0 \MemDados|ram~248_q\ $end
$var wire 1 A0 \MemDados|ram~184_q\ $end
$var wire 1 B0 \MemDados|ram~1452_combout\ $end
$var wire 1 C0 \MemDados|ram~1453_combout\ $end
$var wire 1 D0 \MemDados|ram~1456_combout\ $end
$var wire 1 E0 \MemDados|ram~408feeder_combout\ $end
$var wire 1 F0 \MemDados|ram~408_q\ $end
$var wire 1 G0 \MemDados|ram~376_q\ $end
$var wire 1 H0 \MemDados|ram~344_q\ $end
$var wire 1 I0 \MemDados|ram~312_q\ $end
$var wire 1 J0 \MemDados|ram~1450_combout\ $end
$var wire 1 K0 \MemDados|ram~1451_combout\ $end
$var wire 1 L0 \MemDados|ram~1459_combout\ $end
$var wire 1 M0 \MemDados|ram~792feeder_combout\ $end
$var wire 1 N0 \MemDados|ram~792_q\ $end
$var wire 1 O0 \MemDados|ram~664_q\ $end
$var wire 1 P0 \MemDados|ram~1447_combout\ $end
$var wire 1 Q0 \MemDados|ram~1048_q\ $end
$var wire 1 R0 \MemDados|ram~920feeder_combout\ $end
$var wire 1 S0 \MemDados|ram~920_q\ $end
$var wire 1 T0 \MemDados|ram~1448_combout\ $end
$var wire 1 U0 \MemDados|ram~856_q\ $end
$var wire 1 V0 \MemDados|ram~984_q\ $end
$var wire 1 W0 \MemDados|ram~728feeder_combout\ $end
$var wire 1 X0 \MemDados|ram~728_q\ $end
$var wire 1 Y0 \MemDados|ram~600_q\ $end
$var wire 1 Z0 \MemDados|ram~1442_combout\ $end
$var wire 1 [0 \MemDados|ram~1443_combout\ $end
$var wire 1 \0 \MemDados|ram~696feeder_combout\ $end
$var wire 1 ]0 \MemDados|ram~696_q\ $end
$var wire 1 ^0 \MemDados|ram~952_q\ $end
$var wire 1 _0 \MemDados|ram~824feeder_combout\ $end
$var wire 1 `0 \MemDados|ram~824_q\ $end
$var wire 1 a0 \MemDados|ram~568_q\ $end
$var wire 1 b0 \MemDados|ram~1444_combout\ $end
$var wire 1 c0 \MemDados|ram~1445_combout\ $end
$var wire 1 d0 \MemDados|ram~1446_combout\ $end
$var wire 1 e0 \MemDados|ram~1016feeder_combout\ $end
$var wire 1 f0 \MemDados|ram~1016_q\ $end
$var wire 1 g0 \MemDados|ram~760_q\ $end
$var wire 1 h0 \MemDados|ram~888feeder_combout\ $end
$var wire 1 i0 \MemDados|ram~888_q\ $end
$var wire 1 j0 \MemDados|ram~632_q\ $end
$var wire 1 k0 \MemDados|ram~1440_combout\ $end
$var wire 1 l0 \MemDados|ram~1441_combout\ $end
$var wire 1 m0 \MemDados|ram~1449_combout\ $end
$var wire 1 n0 \MemDados|ram~1460_combout\ $end
$var wire 1 o0 \BancoReg|ram[4][18]~q\ $end
$var wire 1 p0 \BancoReg|ram[0][18]~q\ $end
$var wire 1 q0 \BancoReg|Mux13~0_combout\ $end
$var wire 1 r0 \BancoReg|Mux13~1_combout\ $end
$var wire 1 s0 \BancoReg|ram[0][17]~q\ $end
$var wire 1 t0 \BancoReg|ram[5][17]~feeder_combout\ $end
$var wire 1 u0 \BancoReg|ram[5][17]~q\ $end
$var wire 1 v0 \BancoReg|Mux46~2_combout\ $end
$var wire 1 w0 \BancoReg|Mux46~3_combout\ $end
$var wire 1 x0 \MemDados|ram~87_q\ $end
$var wire 1 y0 \MemDados|ram~151_q\ $end
$var wire 1 z0 \MemDados|ram~1805_combout\ $end
$var wire 1 {0 \MemDados|ram~55_q\ $end
$var wire 1 |0 \MemDados|ram~1804_combout\ $end
$var wire 1 }0 \MemDados|ram~119_q\ $end
$var wire 1 ~0 \MemDados|ram~1433_combout\ $end
$var wire 1 !1 \MemDados|ram~1434_combout\ $end
$var wire 1 "1 \MemDados|ram~343_q\ $end
$var wire 1 #1 \MemDados|ram~407_q\ $end
$var wire 1 $1 \MemDados|ram~375feeder_combout\ $end
$var wire 1 %1 \MemDados|ram~375_q\ $end
$var wire 1 &1 \MemDados|ram~311_q\ $end
$var wire 1 '1 \MemDados|ram~1431_combout\ $end
$var wire 1 (1 \MemDados|ram~1432_combout\ $end
$var wire 1 )1 \MemDados|ram~1435_combout\ $end
$var wire 1 *1 \MemDados|ram~503feeder_combout\ $end
$var wire 1 +1 \MemDados|ram~503_q\ $end
$var wire 1 ,1 \MemDados|ram~535_q\ $end
$var wire 1 -1 \MemDados|ram~471feeder_combout\ $end
$var wire 1 .1 \MemDados|ram~471_q\ $end
$var wire 1 /1 \MemDados|ram~439_q\ $end
$var wire 1 01 \MemDados|ram~1436_combout\ $end
$var wire 1 11 \MemDados|ram~1437_combout\ $end
$var wire 1 21 \MemDados|ram~279_q\ $end
$var wire 1 31 \MemDados|ram~247_q\ $end
$var wire 1 41 \MemDados|ram~215feeder_combout\ $end
$var wire 1 51 \MemDados|ram~215_q\ $end
$var wire 1 61 \MemDados|ram~183_q\ $end
$var wire 1 71 \MemDados|ram~1429_combout\ $end
$var wire 1 81 \MemDados|ram~1430_combout\ $end
$var wire 1 91 \MemDados|ram~1438_combout\ $end
$var wire 1 :1 \MemDados|ram~983feeder_combout\ $end
$var wire 1 ;1 \MemDados|ram~983_q\ $end
$var wire 1 <1 \MemDados|ram~727_q\ $end
$var wire 1 =1 \MemDados|ram~855feeder_combout\ $end
$var wire 1 >1 \MemDados|ram~855_q\ $end
$var wire 1 ?1 \MemDados|ram~599_q\ $end
$var wire 1 @1 \MemDados|ram~1419_combout\ $end
$var wire 1 A1 \MemDados|ram~1420_combout\ $end
$var wire 1 B1 \MemDados|ram~823feeder_combout\ $end
$var wire 1 C1 \MemDados|ram~823_q\ $end
$var wire 1 D1 \MemDados|ram~951_q\ $end
$var wire 1 E1 \MemDados|ram~695feeder_combout\ $end
$var wire 1 F1 \MemDados|ram~695_q\ $end
$var wire 1 G1 \MemDados|ram~567_q\ $end
$var wire 1 H1 \MemDados|ram~1423_combout\ $end
$var wire 1 I1 \MemDados|ram~1424_combout\ $end
$var wire 1 J1 \MemDados|ram~887feeder_combout\ $end
$var wire 1 K1 \MemDados|ram~887_q\ $end
$var wire 1 L1 \MemDados|ram~1015_q\ $end
$var wire 1 M1 \MemDados|ram~759feeder_combout\ $end
$var wire 1 N1 \MemDados|ram~759_q\ $end
$var wire 1 O1 \MemDados|ram~631_q\ $end
$var wire 1 P1 \MemDados|ram~1421_combout\ $end
$var wire 1 Q1 \MemDados|ram~1422_combout\ $end
$var wire 1 R1 \MemDados|ram~1425_combout\ $end
$var wire 1 S1 \MemDados|ram~791feeder_combout\ $end
$var wire 1 T1 \MemDados|ram~791_q\ $end
$var wire 1 U1 \MemDados|ram~1047_q\ $end
$var wire 1 V1 \MemDados|ram~919feeder_combout\ $end
$var wire 1 W1 \MemDados|ram~919_q\ $end
$var wire 1 X1 \MemDados|ram~663_q\ $end
$var wire 1 Y1 \MemDados|ram~1426_combout\ $end
$var wire 1 Z1 \MemDados|ram~1427_combout\ $end
$var wire 1 [1 \MemDados|ram~1428_combout\ $end
$var wire 1 \1 \MemDados|ram~1439_combout\ $end
$var wire 1 ]1 \muxRtImm|C[17]~104_combout\ $end
$var wire 1 ^1 \BancoReg|Mux47~3_combout\ $end
$var wire 1 _1 \MemDados|ram~470feeder_combout\ $end
$var wire 1 `1 \MemDados|ram~470_q\ $end
$var wire 1 a1 \MemDados|ram~534_q\ $end
$var wire 1 b1 \MemDados|ram~502feeder_combout\ $end
$var wire 1 c1 \MemDados|ram~502_q\ $end
$var wire 1 d1 \MemDados|ram~438_q\ $end
$var wire 1 e1 \MemDados|ram~1415_combout\ $end
$var wire 1 f1 \MemDados|ram~1416_combout\ $end
$var wire 1 g1 \MemDados|ram~1802_combout\ $end
$var wire 1 h1 \MemDados|ram~118_q\ $end
$var wire 1 i1 \MemDados|ram~150_q\ $end
$var wire 1 j1 \MemDados|ram~1803_combout\ $end
$var wire 1 k1 \MemDados|ram~86_q\ $end
$var wire 1 l1 \MemDados|ram~54_q\ $end
$var wire 1 m1 \MemDados|ram~1412_combout\ $end
$var wire 1 n1 \MemDados|ram~1413_combout\ $end
$var wire 1 o1 \MemDados|ram~214feeder_combout\ $end
$var wire 1 p1 \MemDados|ram~214_q\ $end
$var wire 1 q1 \MemDados|ram~278_q\ $end
$var wire 1 r1 \MemDados|ram~246feeder_combout\ $end
$var wire 1 s1 \MemDados|ram~246_q\ $end
$var wire 1 t1 \MemDados|ram~182_q\ $end
$var wire 1 u1 \MemDados|ram~1410_combout\ $end
$var wire 1 v1 \MemDados|ram~1411_combout\ $end
$var wire 1 w1 \MemDados|ram~1414_combout\ $end
$var wire 1 x1 \MemDados|ram~406feeder_combout\ $end
$var wire 1 y1 \MemDados|ram~406_q\ $end
$var wire 1 z1 \MemDados|ram~374_q\ $end
$var wire 1 {1 \MemDados|ram~342feeder_combout\ $end
$var wire 1 |1 \MemDados|ram~342_q\ $end
$var wire 1 }1 \MemDados|ram~310_q\ $end
$var wire 1 ~1 \MemDados|ram~1408_combout\ $end
$var wire 1 !2 \MemDados|ram~1409_combout\ $end
$var wire 1 "2 \MemDados|ram~1417_combout\ $end
$var wire 1 #2 \MemDados|ram~694feeder_combout\ $end
$var wire 1 $2 \MemDados|ram~694_q\ $end
$var wire 1 %2 \MemDados|ram~950_q\ $end
$var wire 1 &2 \MemDados|ram~822feeder_combout\ $end
$var wire 1 '2 \MemDados|ram~822_q\ $end
$var wire 1 (2 \MemDados|ram~566_q\ $end
$var wire 1 )2 \MemDados|ram~1402_combout\ $end
$var wire 1 *2 \MemDados|ram~1403_combout\ $end
$var wire 1 +2 \MemDados|ram~854_q\ $end
$var wire 1 ,2 \MemDados|ram~982_q\ $end
$var wire 1 -2 \MemDados|ram~726feeder_combout\ $end
$var wire 1 .2 \MemDados|ram~726_q\ $end
$var wire 1 /2 \MemDados|ram~598_q\ $end
$var wire 1 02 \MemDados|ram~1400_combout\ $end
$var wire 1 12 \MemDados|ram~1401_combout\ $end
$var wire 1 22 \MemDados|ram~1404_combout\ $end
$var wire 1 32 \MemDados|ram~1014feeder_combout\ $end
$var wire 1 42 \MemDados|ram~1014_q\ $end
$var wire 1 52 \MemDados|ram~886feeder_combout\ $end
$var wire 1 62 \MemDados|ram~886_q\ $end
$var wire 1 72 \MemDados|ram~630_q\ $end
$var wire 1 82 \MemDados|ram~1398_combout\ $end
$var wire 1 92 \MemDados|ram~758_q\ $end
$var wire 1 :2 \MemDados|ram~1399_combout\ $end
$var wire 1 ;2 \MemDados|ram~790feeder_combout\ $end
$var wire 1 <2 \MemDados|ram~790_q\ $end
$var wire 1 =2 \MemDados|ram~662_q\ $end
$var wire 1 >2 \MemDados|ram~1405_combout\ $end
$var wire 1 ?2 \MemDados|ram~918feeder_combout\ $end
$var wire 1 @2 \MemDados|ram~918_q\ $end
$var wire 1 A2 \MemDados|ram~1046_q\ $end
$var wire 1 B2 \MemDados|ram~1406_combout\ $end
$var wire 1 C2 \MemDados|ram~1407_combout\ $end
$var wire 1 D2 \MemDados|ram~1418_combout\ $end
$var wire 1 E2 \BancoReg|ram[0][16]~feeder_combout\ $end
$var wire 1 F2 \BancoReg|ram[0][16]~q\ $end
$var wire 1 G2 \BancoReg|Mux15~0_combout\ $end
$var wire 1 H2 \BancoReg|ram[4][16]~q\ $end
$var wire 1 I2 \BancoReg|Mux15~1_combout\ $end
$var wire 1 J2 \BancoReg|ram[5][15]~q\ $end
$var wire 1 K2 \BancoReg|ram[0][15]~q\ $end
$var wire 1 L2 \BancoReg|Mux48~2_combout\ $end
$var wire 1 M2 \BancoReg|Mux48~3_combout\ $end
$var wire 1 N2 \MemDados|ram~213feeder_combout\ $end
$var wire 1 O2 \MemDados|ram~213_q\ $end
$var wire 1 P2 \MemDados|ram~181_q\ $end
$var wire 1 Q2 \MemDados|ram~1387_combout\ $end
$var wire 1 R2 \MemDados|ram~277feeder_combout\ $end
$var wire 1 S2 \MemDados|ram~277_q\ $end
$var wire 1 T2 \MemDados|ram~245_q\ $end
$var wire 1 U2 \MemDados|ram~1388_combout\ $end
$var wire 1 V2 \MemDados|ram~501feeder_combout\ $end
$var wire 1 W2 \MemDados|ram~501_q\ $end
$var wire 1 X2 \MemDados|ram~533_q\ $end
$var wire 1 Y2 \MemDados|ram~469feeder_combout\ $end
$var wire 1 Z2 \MemDados|ram~469_q\ $end
$var wire 1 [2 \MemDados|ram~437_q\ $end
$var wire 1 \2 \MemDados|ram~1394_combout\ $end
$var wire 1 ]2 \MemDados|ram~1395_combout\ $end
$var wire 1 ^2 \MemDados|ram~85feeder_combout\ $end
$var wire 1 _2 \MemDados|ram~85_q\ $end
$var wire 1 `2 \MemDados|ram~149_q\ $end
$var wire 1 a2 \MemDados|ram~53feeder_combout\ $end
$var wire 1 b2 \MemDados|ram~53_q\ $end
$var wire 1 c2 \MemDados|ram~117_q\ $end
$var wire 1 d2 \MemDados|ram~1391_combout\ $end
$var wire 1 e2 \MemDados|ram~1392_combout\ $end
$var wire 1 f2 \MemDados|ram~341feeder_combout\ $end
$var wire 1 g2 \MemDados|ram~341_q\ $end
$var wire 1 h2 \MemDados|ram~405_q\ $end
$var wire 1 i2 \MemDados|ram~373feeder_combout\ $end
$var wire 1 j2 \MemDados|ram~373_q\ $end
$var wire 1 k2 \MemDados|ram~309_q\ $end
$var wire 1 l2 \MemDados|ram~1389_combout\ $end
$var wire 1 m2 \MemDados|ram~1390_combout\ $end
$var wire 1 n2 \MemDados|ram~1393_combout\ $end
$var wire 1 o2 \MemDados|ram~1396_combout\ $end
$var wire 1 p2 \MemDados|ram~981feeder_combout\ $end
$var wire 1 q2 \MemDados|ram~981_q\ $end
$var wire 1 r2 \MemDados|ram~725feeder_combout\ $end
$var wire 1 s2 \MemDados|ram~725_q\ $end
$var wire 1 t2 \MemDados|ram~853feeder_combout\ $end
$var wire 1 u2 \MemDados|ram~853_q\ $end
$var wire 1 v2 \MemDados|ram~597feeder_combout\ $end
$var wire 1 w2 \MemDados|ram~597_q\ $end
$var wire 1 x2 \MemDados|ram~1377_combout\ $end
$var wire 1 y2 \MemDados|ram~1378_combout\ $end
$var wire 1 z2 \MemDados|ram~821feeder_combout\ $end
$var wire 1 {2 \MemDados|ram~821_q\ $end
$var wire 1 |2 \MemDados|ram~949_q\ $end
$var wire 1 }2 \MemDados|ram~693_q\ $end
$var wire 1 ~2 \MemDados|ram~565_q\ $end
$var wire 1 !3 \MemDados|ram~1381_combout\ $end
$var wire 1 "3 \MemDados|ram~1382_combout\ $end
$var wire 1 #3 \MemDados|ram~885feeder_combout\ $end
$var wire 1 $3 \MemDados|ram~885_q\ $end
$var wire 1 %3 \MemDados|ram~1013_q\ $end
$var wire 1 &3 \MemDados|ram~757_q\ $end
$var wire 1 '3 \MemDados|ram~629_q\ $end
$var wire 1 (3 \MemDados|ram~1379_combout\ $end
$var wire 1 )3 \MemDados|ram~1380_combout\ $end
$var wire 1 *3 \MemDados|ram~1383_combout\ $end
$var wire 1 +3 \MemDados|ram~789feeder_combout\ $end
$var wire 1 ,3 \MemDados|ram~789_q\ $end
$var wire 1 -3 \MemDados|ram~1045_q\ $end
$var wire 1 .3 \MemDados|ram~661feeder_combout\ $end
$var wire 1 /3 \MemDados|ram~661_q\ $end
$var wire 1 03 \MemDados|ram~917_q\ $end
$var wire 1 13 \MemDados|ram~1384_combout\ $end
$var wire 1 23 \MemDados|ram~1385_combout\ $end
$var wire 1 33 \MemDados|ram~1386_combout\ $end
$var wire 1 43 \MemDados|ram~1397_combout\ $end
$var wire 1 53 \BancoReg|ram[5][14]~q\ $end
$var wire 1 63 \BancoReg|ram[0][14]~q\ $end
$var wire 1 73 \BancoReg|Mux49~2_combout\ $end
$var wire 1 83 \BancoReg|Mux49~3_combout\ $end
$var wire 1 93 \MemDados|ram~212_q\ $end
$var wire 1 :3 \MemDados|ram~276_q\ $end
$var wire 1 ;3 \MemDados|ram~244feeder_combout\ $end
$var wire 1 <3 \MemDados|ram~244_q\ $end
$var wire 1 =3 \MemDados|ram~180_q\ $end
$var wire 1 >3 \MemDados|ram~1368_combout\ $end
$var wire 1 ?3 \MemDados|ram~1369_combout\ $end
$var wire 1 @3 \MemDados|ram~116feeder_combout\ $end
$var wire 1 A3 \MemDados|ram~116_q\ $end
$var wire 1 B3 \MemDados|ram~148_q\ $end
$var wire 1 C3 \MemDados|ram~84feeder_combout\ $end
$var wire 1 D3 \MemDados|ram~84_q\ $end
$var wire 1 E3 \MemDados|ram~52_q\ $end
$var wire 1 F3 \MemDados|ram~1370_combout\ $end
$var wire 1 G3 \MemDados|ram~1371_combout\ $end
$var wire 1 H3 \MemDados|ram~1372_combout\ $end
$var wire 1 I3 \MemDados|ram~404feeder_combout\ $end
$var wire 1 J3 \MemDados|ram~404_q\ $end
$var wire 1 K3 \MemDados|ram~372_q\ $end
$var wire 1 L3 \MemDados|ram~340feeder_combout\ $end
$var wire 1 M3 \MemDados|ram~340_q\ $end
$var wire 1 N3 \MemDados|ram~308_q\ $end
$var wire 1 O3 \MemDados|ram~1366_combout\ $end
$var wire 1 P3 \MemDados|ram~1367_combout\ $end
$var wire 1 Q3 \MemDados|ram~468feeder_combout\ $end
$var wire 1 R3 \MemDados|ram~468_q\ $end
$var wire 1 S3 \MemDados|ram~532_q\ $end
$var wire 1 T3 \MemDados|ram~500_q\ $end
$var wire 1 U3 \MemDados|ram~436_q\ $end
$var wire 1 V3 \MemDados|ram~1373_combout\ $end
$var wire 1 W3 \MemDados|ram~1374_combout\ $end
$var wire 1 X3 \MemDados|ram~1375_combout\ $end
$var wire 1 Y3 \MemDados|ram~692feeder_combout\ $end
$var wire 1 Z3 \MemDados|ram~692_q\ $end
$var wire 1 [3 \MemDados|ram~948_q\ $end
$var wire 1 \3 \MemDados|ram~820feeder_combout\ $end
$var wire 1 ]3 \MemDados|ram~820_q\ $end
$var wire 1 ^3 \MemDados|ram~564_q\ $end
$var wire 1 _3 \MemDados|ram~1360_combout\ $end
$var wire 1 `3 \MemDados|ram~1361_combout\ $end
$var wire 1 a3 \MemDados|ram~852_q\ $end
$var wire 1 b3 \MemDados|ram~980_q\ $end
$var wire 1 c3 \MemDados|ram~724_q\ $end
$var wire 1 d3 \MemDados|ram~596_q\ $end
$var wire 1 e3 \MemDados|ram~1358_combout\ $end
$var wire 1 f3 \MemDados|ram~1359_combout\ $end
$var wire 1 g3 \MemDados|ram~1362_combout\ $end
$var wire 1 h3 \MemDados|ram~1012_q\ $end
$var wire 1 i3 \MemDados|ram~756_q\ $end
$var wire 1 j3 \MemDados|ram~884feeder_combout\ $end
$var wire 1 k3 \MemDados|ram~884_q\ $end
$var wire 1 l3 \MemDados|ram~628_q\ $end
$var wire 1 m3 \MemDados|ram~1356_combout\ $end
$var wire 1 n3 \MemDados|ram~1357_combout\ $end
$var wire 1 o3 \MemDados|ram~916feeder_combout\ $end
$var wire 1 p3 \MemDados|ram~916_q\ $end
$var wire 1 q3 \MemDados|ram~1044_q\ $end
$var wire 1 r3 \MemDados|ram~788feeder_combout\ $end
$var wire 1 s3 \MemDados|ram~788_q\ $end
$var wire 1 t3 \MemDados|ram~660_q\ $end
$var wire 1 u3 \MemDados|ram~1363_combout\ $end
$var wire 1 v3 \MemDados|ram~1364_combout\ $end
$var wire 1 w3 \MemDados|ram~1365_combout\ $end
$var wire 1 x3 \MemDados|ram~1376_combout\ $end
$var wire 1 y3 \BancoReg|ram[5][13]~q\ $end
$var wire 1 z3 \BancoReg|ram[0][13]~q\ $end
$var wire 1 {3 \BancoReg|Mux50~2_combout\ $end
$var wire 1 |3 \BancoReg|Mux50~3_combout\ $end
$var wire 1 }3 \MemDados|ram~499feeder_combout\ $end
$var wire 1 ~3 \MemDados|ram~499_q\ $end
$var wire 1 !4 \MemDados|ram~531_q\ $end
$var wire 1 "4 \MemDados|ram~467feeder_combout\ $end
$var wire 1 #4 \MemDados|ram~467_q\ $end
$var wire 1 $4 \MemDados|ram~435_q\ $end
$var wire 1 %4 \MemDados|ram~1352_combout\ $end
$var wire 1 &4 \MemDados|ram~1353_combout\ $end
$var wire 1 '4 \MemDados|ram~339feeder_combout\ $end
$var wire 1 (4 \MemDados|ram~339_q\ $end
$var wire 1 )4 \MemDados|ram~403_q\ $end
$var wire 1 *4 \MemDados|ram~371feeder_combout\ $end
$var wire 1 +4 \MemDados|ram~371_q\ $end
$var wire 1 ,4 \MemDados|ram~307_q\ $end
$var wire 1 -4 \MemDados|ram~1347_combout\ $end
$var wire 1 .4 \MemDados|ram~1348_combout\ $end
$var wire 1 /4 \MemDados|ram~83feeder_combout\ $end
$var wire 1 04 \MemDados|ram~83_q\ $end
$var wire 1 14 \MemDados|ram~147_q\ $end
$var wire 1 24 \MemDados|ram~1801_combout\ $end
$var wire 1 34 \MemDados|ram~51_q\ $end
$var wire 1 44 \MemDados|ram~115_q\ $end
$var wire 1 54 \MemDados|ram~1349_combout\ $end
$var wire 1 64 \MemDados|ram~1350_combout\ $end
$var wire 1 74 \MemDados|ram~1351_combout\ $end
$var wire 1 84 \MemDados|ram~275feeder_combout\ $end
$var wire 1 94 \MemDados|ram~275_q\ $end
$var wire 1 :4 \MemDados|ram~211feeder_combout\ $end
$var wire 1 ;4 \MemDados|ram~211_q\ $end
$var wire 1 <4 \MemDados|ram~179_q\ $end
$var wire 1 =4 \MemDados|ram~1345_combout\ $end
$var wire 1 >4 \MemDados|ram~243_q\ $end
$var wire 1 ?4 \MemDados|ram~1346_combout\ $end
$var wire 1 @4 \MemDados|ram~1354_combout\ $end
$var wire 1 A4 \MemDados|ram~1043feeder_combout\ $end
$var wire 1 B4 \MemDados|ram~1043_q\ $end
$var wire 1 C4 \MemDados|ram~787feeder_combout\ $end
$var wire 1 D4 \MemDados|ram~787_q\ $end
$var wire 1 E4 \MemDados|ram~915feeder_combout\ $end
$var wire 1 F4 \MemDados|ram~915_q\ $end
$var wire 1 G4 \MemDados|ram~659_q\ $end
$var wire 1 H4 \MemDados|ram~1342_combout\ $end
$var wire 1 I4 \MemDados|ram~1343_combout\ $end
$var wire 1 J4 \MemDados|ram~883_q\ $end
$var wire 1 K4 \MemDados|ram~1011_q\ $end
$var wire 1 L4 \MemDados|ram~755feeder_combout\ $end
$var wire 1 M4 \MemDados|ram~755_q\ $end
$var wire 1 N4 \MemDados|ram~627_q\ $end
$var wire 1 O4 \MemDados|ram~1337_combout\ $end
$var wire 1 P4 \MemDados|ram~1338_combout\ $end
$var wire 1 Q4 \MemDados|ram~819feeder_combout\ $end
$var wire 1 R4 \MemDados|ram~819_q\ $end
$var wire 1 S4 \MemDados|ram~947_q\ $end
$var wire 1 T4 \MemDados|ram~691feeder_combout\ $end
$var wire 1 U4 \MemDados|ram~691_q\ $end
$var wire 1 V4 \MemDados|ram~563_q\ $end
$var wire 1 W4 \MemDados|ram~1339_combout\ $end
$var wire 1 X4 \MemDados|ram~1340_combout\ $end
$var wire 1 Y4 \MemDados|ram~1341_combout\ $end
$var wire 1 Z4 \MemDados|ram~979feeder_combout\ $end
$var wire 1 [4 \MemDados|ram~979_q\ $end
$var wire 1 \4 \MemDados|ram~723_q\ $end
$var wire 1 ]4 \MemDados|ram~851feeder_combout\ $end
$var wire 1 ^4 \MemDados|ram~851_q\ $end
$var wire 1 _4 \MemDados|ram~595_q\ $end
$var wire 1 `4 \MemDados|ram~1335_combout\ $end
$var wire 1 a4 \MemDados|ram~1336_combout\ $end
$var wire 1 b4 \MemDados|ram~1344_combout\ $end
$var wire 1 c4 \MemDados|ram~1355_combout\ $end
$var wire 1 d4 \BancoReg|ram[0][12]~q\ $end
$var wire 1 e4 \BancoReg|ram[5][12]~q\ $end
$var wire 1 f4 \BancoReg|Mux51~2_combout\ $end
$var wire 1 g4 \BancoReg|Mux51~3_combout\ $end
$var wire 1 h4 \MemDados|ram~850feeder_combout\ $end
$var wire 1 i4 \MemDados|ram~850_q\ $end
$var wire 1 j4 \MemDados|ram~978_q\ $end
$var wire 1 k4 \MemDados|ram~722feeder_combout\ $end
$var wire 1 l4 \MemDados|ram~722_q\ $end
$var wire 1 m4 \MemDados|ram~594_q\ $end
$var wire 1 n4 \MemDados|ram~1316_combout\ $end
$var wire 1 o4 \MemDados|ram~1317_combout\ $end
$var wire 1 p4 \MemDados|ram~690feeder_combout\ $end
$var wire 1 q4 \MemDados|ram~690_q\ $end
$var wire 1 r4 \MemDados|ram~946feeder_combout\ $end
$var wire 1 s4 \MemDados|ram~946_q\ $end
$var wire 1 t4 \MemDados|ram~818feeder_combout\ $end
$var wire 1 u4 \MemDados|ram~818_q\ $end
$var wire 1 v4 \MemDados|ram~562_q\ $end
$var wire 1 w4 \MemDados|ram~1318_combout\ $end
$var wire 1 x4 \MemDados|ram~1319_combout\ $end
$var wire 1 y4 \MemDados|ram~1320_combout\ $end
$var wire 1 z4 \MemDados|ram~786feeder_combout\ $end
$var wire 1 {4 \MemDados|ram~786_q\ $end
$var wire 1 |4 \MemDados|ram~658_q\ $end
$var wire 1 }4 \MemDados|ram~1321_combout\ $end
$var wire 1 ~4 \MemDados|ram~914feeder_combout\ $end
$var wire 1 !5 \MemDados|ram~914_q\ $end
$var wire 1 "5 \MemDados|ram~1042_q\ $end
$var wire 1 #5 \MemDados|ram~1322_combout\ $end
$var wire 1 $5 \MemDados|ram~1010feeder_combout\ $end
$var wire 1 %5 \MemDados|ram~1010_q\ $end
$var wire 1 &5 \MemDados|ram~754_q\ $end
$var wire 1 '5 \MemDados|ram~882feeder_combout\ $end
$var wire 1 (5 \MemDados|ram~882_q\ $end
$var wire 1 )5 \MemDados|ram~626_q\ $end
$var wire 1 *5 \MemDados|ram~1314_combout\ $end
$var wire 1 +5 \MemDados|ram~1315_combout\ $end
$var wire 1 ,5 \MemDados|ram~1323_combout\ $end
$var wire 1 -5 \MemDados|ram~114feeder_combout\ $end
$var wire 1 .5 \MemDados|ram~114_q\ $end
$var wire 1 /5 \MemDados|ram~146_q\ $end
$var wire 1 05 \MemDados|ram~82feeder_combout\ $end
$var wire 1 15 \MemDados|ram~82_q\ $end
$var wire 1 25 \MemDados|ram~50_q\ $end
$var wire 1 35 \MemDados|ram~1328_combout\ $end
$var wire 1 45 \MemDados|ram~1329_combout\ $end
$var wire 1 55 \MemDados|ram~210feeder_combout\ $end
$var wire 1 65 \MemDados|ram~210_q\ $end
$var wire 1 75 \MemDados|ram~274_q\ $end
$var wire 1 85 \MemDados|ram~242feeder_combout\ $end
$var wire 1 95 \MemDados|ram~242_q\ $end
$var wire 1 :5 \MemDados|ram~178_q\ $end
$var wire 1 ;5 \MemDados|ram~1326_combout\ $end
$var wire 1 <5 \MemDados|ram~1327_combout\ $end
$var wire 1 =5 \MemDados|ram~1330_combout\ $end
$var wire 1 >5 \MemDados|ram~466_q\ $end
$var wire 1 ?5 \MemDados|ram~530_q\ $end
$var wire 1 @5 \MemDados|ram~498feeder_combout\ $end
$var wire 1 A5 \MemDados|ram~498_q\ $end
$var wire 1 B5 \MemDados|ram~434_q\ $end
$var wire 1 C5 \MemDados|ram~1331_combout\ $end
$var wire 1 D5 \MemDados|ram~1332_combout\ $end
$var wire 1 E5 \MemDados|ram~402feeder_combout\ $end
$var wire 1 F5 \MemDados|ram~402_q\ $end
$var wire 1 G5 \MemDados|ram~370_q\ $end
$var wire 1 H5 \MemDados|ram~338feeder_combout\ $end
$var wire 1 I5 \MemDados|ram~338_q\ $end
$var wire 1 J5 \MemDados|ram~306_q\ $end
$var wire 1 K5 \MemDados|ram~1324_combout\ $end
$var wire 1 L5 \MemDados|ram~1325_combout\ $end
$var wire 1 M5 \MemDados|ram~1333_combout\ $end
$var wire 1 N5 \MemDados|ram~1334_combout\ $end
$var wire 1 O5 \BancoReg|ram[5][11]~q\ $end
$var wire 1 P5 \BancoReg|ram[0][11]~feeder_combout\ $end
$var wire 1 Q5 \BancoReg|ram[0][11]~q\ $end
$var wire 1 R5 \BancoReg|Mux52~2_combout\ $end
$var wire 1 S5 \muxRtImm|C[11]~109_combout\ $end
$var wire 1 T5 \BancoReg|ram[5][10]~q\ $end
$var wire 1 U5 \BancoReg|Mux53~1_combout\ $end
$var wire 1 V5 \MemDados|ram~592feeder_combout\ $end
$var wire 1 W5 \MemDados|ram~592_q\ $end
$var wire 1 X5 \MemDados|ram~720_q\ $end
$var wire 1 Y5 \MemDados|ram~1274_combout\ $end
$var wire 1 Z5 \MemDados|ram~848feeder_combout\ $end
$var wire 1 [5 \MemDados|ram~848_q\ $end
$var wire 1 \5 \MemDados|ram~976_q\ $end
$var wire 1 ]5 \MemDados|ram~1275_combout\ $end
$var wire 1 ^5 \MemDados|ram~816feeder_combout\ $end
$var wire 1 _5 \MemDados|ram~816_q\ $end
$var wire 1 `5 \MemDados|ram~560_q\ $end
$var wire 1 a5 \MemDados|ram~1276_combout\ $end
$var wire 1 b5 \MemDados|ram~688feeder_combout\ $end
$var wire 1 c5 \MemDados|ram~688_q\ $end
$var wire 1 d5 \MemDados|ram~944_q\ $end
$var wire 1 e5 \MemDados|ram~1277_combout\ $end
$var wire 1 f5 \MemDados|ram~1278_combout\ $end
$var wire 1 g5 \MemDados|ram~1040feeder_combout\ $end
$var wire 1 h5 \MemDados|ram~1040_q\ $end
$var wire 1 i5 \MemDados|ram~656feeder_combout\ $end
$var wire 1 j5 \MemDados|ram~656_q\ $end
$var wire 1 k5 \MemDados|ram~784feeder_combout\ $end
$var wire 1 l5 \MemDados|ram~784_q\ $end
$var wire 1 m5 \MemDados|ram~1279_combout\ $end
$var wire 1 n5 \MemDados|ram~912feeder_combout\ $end
$var wire 1 o5 \MemDados|ram~912_q\ $end
$var wire 1 p5 \MemDados|ram~1280_combout\ $end
$var wire 1 q5 \MemDados|ram~1008feeder_combout\ $end
$var wire 1 r5 \MemDados|ram~1008_q\ $end
$var wire 1 s5 \MemDados|ram~752_q\ $end
$var wire 1 t5 \MemDados|ram~880feeder_combout\ $end
$var wire 1 u5 \MemDados|ram~880_q\ $end
$var wire 1 v5 \MemDados|ram~624_q\ $end
$var wire 1 w5 \MemDados|ram~1272_combout\ $end
$var wire 1 x5 \MemDados|ram~1273_combout\ $end
$var wire 1 y5 \MemDados|ram~1281_combout\ $end
$var wire 1 z5 \MemDados|ram~528feeder_combout\ $end
$var wire 1 {5 \MemDados|ram~528_q\ $end
$var wire 1 |5 \MemDados|ram~496feeder_combout\ $end
$var wire 1 }5 \MemDados|ram~496_q\ $end
$var wire 1 ~5 \MemDados|ram~432feeder_combout\ $end
$var wire 1 !6 \MemDados|ram~432_q\ $end
$var wire 1 "6 \MemDados|ram~1289_combout\ $end
$var wire 1 #6 \MemDados|ram~464feeder_combout\ $end
$var wire 1 $6 \MemDados|ram~464_q\ $end
$var wire 1 %6 \MemDados|ram~1290_combout\ $end
$var wire 1 &6 \MemDados|ram~112_q\ $end
$var wire 1 '6 \MemDados|ram~144_q\ $end
$var wire 1 (6 \MemDados|ram~80_q\ $end
$var wire 1 )6 \MemDados|ram~48_q\ $end
$var wire 1 *6 \MemDados|ram~1286_combout\ $end
$var wire 1 +6 \MemDados|ram~1287_combout\ $end
$var wire 1 ,6 \MemDados|ram~208feeder_combout\ $end
$var wire 1 -6 \MemDados|ram~208_q\ $end
$var wire 1 .6 \MemDados|ram~272_q\ $end
$var wire 1 /6 \MemDados|ram~240feeder_combout\ $end
$var wire 1 06 \MemDados|ram~240_q\ $end
$var wire 1 16 \MemDados|ram~176_q\ $end
$var wire 1 26 \MemDados|ram~1284_combout\ $end
$var wire 1 36 \MemDados|ram~1285_combout\ $end
$var wire 1 46 \MemDados|ram~1288_combout\ $end
$var wire 1 56 \MemDados|ram~400feeder_combout\ $end
$var wire 1 66 \MemDados|ram~400_q\ $end
$var wire 1 76 \MemDados|ram~368_q\ $end
$var wire 1 86 \MemDados|ram~336_q\ $end
$var wire 1 96 \MemDados|ram~304_q\ $end
$var wire 1 :6 \MemDados|ram~1282_combout\ $end
$var wire 1 ;6 \MemDados|ram~1283_combout\ $end
$var wire 1 <6 \MemDados|ram~1291_combout\ $end
$var wire 1 =6 \MemDados|ram~1292_combout\ $end
$var wire 1 >6 \BancoReg|Mux21~0_combout\ $end
$var wire 1 ?6 \BancoReg|ram[4][10]~q\ $end
$var wire 1 @6 \BancoReg|Mux21~1_combout\ $end
$var wire 1 A6 \BancoReg|ram[0][9]~16_combout\ $end
$var wire 1 B6 \BancoReg|ram[0][9]~q\ $end
$var wire 1 C6 \BancoReg|Mux54~0_combout\ $end
$var wire 1 D6 \BancoReg|ram[5][9]~q\ $end
$var wire 1 E6 \BancoReg|Mux54~1_combout\ $end
$var wire 1 F6 \MemDados|ram~271_q\ $end
$var wire 1 G6 \MemDados|ram~239_q\ $end
$var wire 1 H6 \MemDados|ram~207feeder_combout\ $end
$var wire 1 I6 \MemDados|ram~207_q\ $end
$var wire 1 J6 \MemDados|ram~175_q\ $end
$var wire 1 K6 \MemDados|ram~1261_combout\ $end
$var wire 1 L6 \MemDados|ram~1262_combout\ $end
$var wire 1 M6 \MemDados|ram~79_q\ $end
$var wire 1 N6 \MemDados|ram~143_q\ $end
$var wire 1 O6 \MemDados|ram~111feeder_combout\ $end
$var wire 1 P6 \MemDados|ram~111_q\ $end
$var wire 1 Q6 \MemDados|ram~47_q\ $end
$var wire 1 R6 \MemDados|ram~1265_combout\ $end
$var wire 1 S6 \MemDados|ram~1266_combout\ $end
$var wire 1 T6 \MemDados|ram~335feeder_combout\ $end
$var wire 1 U6 \MemDados|ram~335_q\ $end
$var wire 1 V6 \MemDados|ram~399_q\ $end
$var wire 1 W6 \MemDados|ram~367feeder_combout\ $end
$var wire 1 X6 \MemDados|ram~367_q\ $end
$var wire 1 Y6 \MemDados|ram~303_q\ $end
$var wire 1 Z6 \MemDados|ram~1263_combout\ $end
$var wire 1 [6 \MemDados|ram~1264_combout\ $end
$var wire 1 \6 \MemDados|ram~1267_combout\ $end
$var wire 1 ]6 \MemDados|ram~495feeder_combout\ $end
$var wire 1 ^6 \MemDados|ram~495_q\ $end
$var wire 1 _6 \MemDados|ram~527_q\ $end
$var wire 1 `6 \MemDados|ram~431feeder_combout\ $end
$var wire 1 a6 \MemDados|ram~431_q\ $end
$var wire 1 b6 \MemDados|ram~463feeder_combout\ $end
$var wire 1 c6 \MemDados|ram~463_q\ $end
$var wire 1 d6 \MemDados|ram~1268_combout\ $end
$var wire 1 e6 \MemDados|ram~1269_combout\ $end
$var wire 1 f6 \MemDados|ram~1270_combout\ $end
$var wire 1 g6 \MemDados|ram~879feeder_combout\ $end
$var wire 1 h6 \MemDados|ram~879_q\ $end
$var wire 1 i6 \MemDados|ram~1007_q\ $end
$var wire 1 j6 \MemDados|ram~751feeder_combout\ $end
$var wire 1 k6 \MemDados|ram~751_q\ $end
$var wire 1 l6 \MemDados|ram~623_q\ $end
$var wire 1 m6 \MemDados|ram~1253_combout\ $end
$var wire 1 n6 \MemDados|ram~1254_combout\ $end
$var wire 1 o6 \MemDados|ram~815feeder_combout\ $end
$var wire 1 p6 \MemDados|ram~815_q\ $end
$var wire 1 q6 \MemDados|ram~943_q\ $end
$var wire 1 r6 \MemDados|ram~687feeder_combout\ $end
$var wire 1 s6 \MemDados|ram~687_q\ $end
$var wire 1 t6 \MemDados|ram~559_q\ $end
$var wire 1 u6 \MemDados|ram~1255_combout\ $end
$var wire 1 v6 \MemDados|ram~1256_combout\ $end
$var wire 1 w6 \MemDados|ram~1257_combout\ $end
$var wire 1 x6 \MemDados|ram~975feeder_combout\ $end
$var wire 1 y6 \MemDados|ram~975_q\ $end
$var wire 1 z6 \MemDados|ram~719_q\ $end
$var wire 1 {6 \MemDados|ram~847_q\ $end
$var wire 1 |6 \MemDados|ram~591_q\ $end
$var wire 1 }6 \MemDados|ram~1251_combout\ $end
$var wire 1 ~6 \MemDados|ram~1252_combout\ $end
$var wire 1 !7 \MemDados|ram~1039_q\ $end
$var wire 1 "7 \MemDados|ram~783feeder_combout\ $end
$var wire 1 #7 \MemDados|ram~783_q\ $end
$var wire 1 $7 \MemDados|ram~911feeder_combout\ $end
$var wire 1 %7 \MemDados|ram~911_q\ $end
$var wire 1 &7 \MemDados|ram~655_q\ $end
$var wire 1 '7 \MemDados|ram~1258_combout\ $end
$var wire 1 (7 \MemDados|ram~1259_combout\ $end
$var wire 1 )7 \MemDados|ram~1260_combout\ $end
$var wire 1 *7 \MemDados|ram~1271_combout\ $end
$var wire 1 +7 \BancoReg|Mux55~0_combout\ $end
$var wire 1 ,7 \muxRtImm|C[8]~119_combout\ $end
$var wire 1 -7 \BancoReg|ram[4][7]~q\ $end
$var wire 1 .7 \BancoReg|Mux24~0_combout\ $end
$var wire 1 /7 \BancoReg|Mux24~1_combout\ $end
$var wire 1 07 \InstMem|ram~48_combout\ $end
$var wire 1 17 \BancoReg|ram[5][6]~q\ $end
$var wire 1 27 \BancoReg|Mux57~0_combout\ $end
$var wire 1 37 \BancoReg|Mux57~1_combout\ $end
$var wire 1 47 \muxRtImm|C[6]~110_combout\ $end
$var wire 1 57 \InstMem|ram~49_combout\ $end
$var wire 1 67 \muxRtImm|C[0]~113_combout\ $end
$var wire 1 77 \muxRtImm|C[1]~115_combout\ $end
$var wire 1 87 \ULA|Add1~2\ $end
$var wire 1 97 \ULA|Add1~4\ $end
$var wire 1 :7 \ULA|Add1~6\ $end
$var wire 1 ;7 \ULA|Add1~8\ $end
$var wire 1 <7 \ULA|Add1~10\ $end
$var wire 1 =7 \ULA|Add1~11_combout\ $end
$var wire 1 >7 \BancoReg|ram[4][5]~q\ $end
$var wire 1 ?7 \BancoReg|Mux26~0_combout\ $end
$var wire 1 @7 \BancoReg|ram[0][5]~12_combout\ $end
$var wire 1 A7 \BancoReg|ram[0][5]~q\ $end
$var wire 1 B7 \BancoReg|Mux26~1_combout\ $end
$var wire 1 C7 \BancoReg|ram[4][4]~q\ $end
$var wire 1 D7 \BancoReg|Mux27~0_combout\ $end
$var wire 1 E7 \BancoReg|Mux27~1_combout\ $end
$var wire 1 F7 \BancoReg|ram[0][2]~q\ $end
$var wire 1 G7 \BancoReg|ram[4][2]~10_combout\ $end
$var wire 1 H7 \BancoReg|ram[4][2]~q\ $end
$var wire 1 I7 \BancoReg|Mux29~0_combout\ $end
$var wire 1 J7 \BancoReg|Mux29~1_combout\ $end
$var wire 1 K7 \ULA|Add0~2\ $end
$var wire 1 L7 \ULA|Add0~4\ $end
$var wire 1 M7 \ULA|Add0~6\ $end
$var wire 1 N7 \ULA|Add0~8\ $end
$var wire 1 O7 \ULA|Add0~10\ $end
$var wire 1 P7 \ULA|Add0~11_combout\ $end
$var wire 1 Q7 \ULA|Mux26~0_combout\ $end
$var wire 1 R7 \ULA|Add0~9_combout\ $end
$var wire 1 S7 \ULA|Add1~7_combout\ $end
$var wire 1 T7 \ULA|Add0~5_combout\ $end
$var wire 1 U7 \ULA|Add1~3_combout\ $end
$var wire 1 V7 \ULA|tempAdd[0]~1\ $end
$var wire 1 W7 \ULA|tempAdd[1]~3\ $end
$var wire 1 X7 \ULA|tempAdd[2]~5\ $end
$var wire 1 Y7 \ULA|tempAdd[3]~7\ $end
$var wire 1 Z7 \ULA|tempAdd[4]~9\ $end
$var wire 1 [7 \ULA|tempAdd[5]~10_combout\ $end
$var wire 1 \7 \ULA|Mux26~1_combout\ $end
$var wire 1 ]7 \MemDados|ram~235feeder_combout\ $end
$var wire 1 ^7 \MemDados|ram~235_q\ $end
$var wire 1 _7 \MemDados|ram~1794_combout\ $end
$var wire 1 `7 \MemDados|ram~203feeder_combout\ $end
$var wire 1 a7 \MemDados|ram~203_q\ $end
$var wire 1 b7 \MemDados|ram~1795_combout\ $end
$var wire 1 c7 \MemDados|ram~171_q\ $end
$var wire 1 d7 \MemDados|ram~1177_combout\ $end
$var wire 1 e7 \MemDados|ram~267_q\ $end
$var wire 1 f7 \MemDados|ram~1178_combout\ $end
$var wire 1 g7 \MemDados|ram~331feeder_combout\ $end
$var wire 1 h7 \MemDados|ram~331_q\ $end
$var wire 1 i7 \MemDados|ram~395_q\ $end
$var wire 1 j7 \MemDados|ram~1796_combout\ $end
$var wire 1 k7 \MemDados|ram~299_q\ $end
$var wire 1 l7 \MemDados|ram~363_q\ $end
$var wire 1 m7 \MemDados|ram~1179_combout\ $end
$var wire 1 n7 \MemDados|ram~1180_combout\ $end
$var wire 1 o7 \MemDados|ram~1797_combout\ $end
$var wire 1 p7 \MemDados|ram~139_q\ $end
$var wire 1 q7 \MemDados|ram~75_q\ $end
$var wire 1 r7 \MemDados|ram~107feeder_combout\ $end
$var wire 1 s7 \MemDados|ram~107_q\ $end
$var wire 1 t7 \MemDados|ram~43_q\ $end
$var wire 1 u7 \MemDados|ram~1181_combout\ $end
$var wire 1 v7 \MemDados|ram~1182_combout\ $end
$var wire 1 w7 \MemDados|ram~1183_combout\ $end
$var wire 1 x7 \MemDados|ram~491feeder_combout\ $end
$var wire 1 y7 \MemDados|ram~491_q\ $end
$var wire 1 z7 \MemDados|ram~523_q\ $end
$var wire 1 {7 \MemDados|ram~459feeder_combout\ $end
$var wire 1 |7 \MemDados|ram~459_q\ $end
$var wire 1 }7 \MemDados|ram~427_q\ $end
$var wire 1 ~7 \MemDados|ram~1184_combout\ $end
$var wire 1 !8 \MemDados|ram~1185_combout\ $end
$var wire 1 "8 \MemDados|ram~1186_combout\ $end
$var wire 1 #8 \MemDados|ram~971feeder_combout\ $end
$var wire 1 $8 \MemDados|ram~971_q\ $end
$var wire 1 %8 \MemDados|ram~715feeder_combout\ $end
$var wire 1 &8 \MemDados|ram~715_q\ $end
$var wire 1 '8 \MemDados|ram~843feeder_combout\ $end
$var wire 1 (8 \MemDados|ram~843_q\ $end
$var wire 1 )8 \MemDados|ram~587feeder_combout\ $end
$var wire 1 *8 \MemDados|ram~587_q\ $end
$var wire 1 +8 \MemDados|ram~1167_combout\ $end
$var wire 1 ,8 \MemDados|ram~1168_combout\ $end
$var wire 1 -8 \MemDados|ram~875feeder_combout\ $end
$var wire 1 .8 \MemDados|ram~875_q\ $end
$var wire 1 /8 \MemDados|ram~1003_q\ $end
$var wire 1 08 \MemDados|ram~747feeder_combout\ $end
$var wire 1 18 \MemDados|ram~747_q\ $end
$var wire 1 28 \MemDados|ram~619_q\ $end
$var wire 1 38 \MemDados|ram~1169_combout\ $end
$var wire 1 48 \MemDados|ram~1170_combout\ $end
$var wire 1 58 \MemDados|ram~811feeder_combout\ $end
$var wire 1 68 \MemDados|ram~811_q\ $end
$var wire 1 78 \MemDados|ram~939_q\ $end
$var wire 1 88 \MemDados|ram~683feeder_combout\ $end
$var wire 1 98 \MemDados|ram~683_q\ $end
$var wire 1 :8 \MemDados|ram~555_q\ $end
$var wire 1 ;8 \MemDados|ram~1171_combout\ $end
$var wire 1 <8 \MemDados|ram~1172_combout\ $end
$var wire 1 =8 \MemDados|ram~1173_combout\ $end
$var wire 1 >8 \MemDados|ram~779feeder_combout\ $end
$var wire 1 ?8 \MemDados|ram~779_q\ $end
$var wire 1 @8 \MemDados|ram~907feeder_combout\ $end
$var wire 1 A8 \MemDados|ram~907_q\ $end
$var wire 1 B8 \MemDados|ram~651_q\ $end
$var wire 1 C8 \MemDados|ram~1174_combout\ $end
$var wire 1 D8 \MemDados|ram~1035_q\ $end
$var wire 1 E8 \MemDados|ram~1175_combout\ $end
$var wire 1 F8 \MemDados|ram~1176_combout\ $end
$var wire 1 G8 \MemDados|ram~1187_combout\ $end
$var wire 1 H8 \MuxULAMem|C[5]~5_combout\ $end
$var wire 1 I8 \BancoReg|ram[5][5]~q\ $end
$var wire 1 J8 \BancoReg|Mux58~0_combout\ $end
$var wire 1 K8 \BancoReg|Mux58~1_combout\ $end
$var wire 1 L8 \muxRtImm|C[5]~111_combout\ $end
$var wire 1 M8 \ULA|Add1~12\ $end
$var wire 1 N8 \ULA|Add1~13_combout\ $end
$var wire 1 O8 \ULA|Add0~12\ $end
$var wire 1 P8 \ULA|Add0~13_combout\ $end
$var wire 1 Q8 \ULA|tempAdd[5]~11\ $end
$var wire 1 R8 \ULA|tempAdd[6]~12_combout\ $end
$var wire 1 S8 \ULA|Mux25~0_combout\ $end
$var wire 1 T8 \ULA|Mux25~1_combout\ $end
$var wire 1 U8 \MemDados|ram~1798_combout\ $end
$var wire 1 V8 \MemDados|ram~204_q\ $end
$var wire 1 W8 \MemDados|ram~268_q\ $end
$var wire 1 X8 \MemDados|ram~1799_combout\ $end
$var wire 1 Y8 \MemDados|ram~172_q\ $end
$var wire 1 Z8 \MemDados|ram~236feeder_combout\ $end
$var wire 1 [8 \MemDados|ram~236_q\ $end
$var wire 1 \8 \MemDados|ram~1200_combout\ $end
$var wire 1 ]8 \MemDados|ram~1201_combout\ $end
$var wire 1 ^8 \MemDados|ram~1800_combout\ $end
$var wire 1 _8 \MemDados|ram~140_q\ $end
$var wire 1 `8 \MemDados|ram~108feeder_combout\ $end
$var wire 1 a8 \MemDados|ram~108_q\ $end
$var wire 1 b8 \MemDados|ram~76feeder_combout\ $end
$var wire 1 c8 \MemDados|ram~76_q\ $end
$var wire 1 d8 \MemDados|ram~44_q\ $end
$var wire 1 e8 \MemDados|ram~1202_combout\ $end
$var wire 1 f8 \MemDados|ram~1203_combout\ $end
$var wire 1 g8 \MemDados|ram~1204_combout\ $end
$var wire 1 h8 \MemDados|ram~396feeder_combout\ $end
$var wire 1 i8 \MemDados|ram~396_q\ $end
$var wire 1 j8 \MemDados|ram~364_q\ $end
$var wire 1 k8 \MemDados|ram~332feeder_combout\ $end
$var wire 1 l8 \MemDados|ram~332_q\ $end
$var wire 1 m8 \MemDados|ram~300_q\ $end
$var wire 1 n8 \MemDados|ram~1198_combout\ $end
$var wire 1 o8 \MemDados|ram~1199_combout\ $end
$var wire 1 p8 \MemDados|ram~460feeder_combout\ $end
$var wire 1 q8 \MemDados|ram~460_q\ $end
$var wire 1 r8 \MemDados|ram~524_q\ $end
$var wire 1 s8 \MemDados|ram~492feeder_combout\ $end
$var wire 1 t8 \MemDados|ram~492_q\ $end
$var wire 1 u8 \MemDados|ram~428_q\ $end
$var wire 1 v8 \MemDados|ram~1205_combout\ $end
$var wire 1 w8 \MemDados|ram~1206_combout\ $end
$var wire 1 x8 \MemDados|ram~1207_combout\ $end
$var wire 1 y8 \MemDados|ram~1004feeder_combout\ $end
$var wire 1 z8 \MemDados|ram~1004_q\ $end
$var wire 1 {8 \MemDados|ram~748_q\ $end
$var wire 1 |8 \MemDados|ram~876feeder_combout\ $end
$var wire 1 }8 \MemDados|ram~876_q\ $end
$var wire 1 ~8 \MemDados|ram~620_q\ $end
$var wire 1 !9 \MemDados|ram~1188_combout\ $end
$var wire 1 "9 \MemDados|ram~1189_combout\ $end
$var wire 1 #9 \MemDados|ram~908feeder_combout\ $end
$var wire 1 $9 \MemDados|ram~908_q\ $end
$var wire 1 %9 \MemDados|ram~652feeder_combout\ $end
$var wire 1 &9 \MemDados|ram~652_q\ $end
$var wire 1 '9 \MemDados|ram~780feeder_combout\ $end
$var wire 1 (9 \MemDados|ram~780_q\ $end
$var wire 1 )9 \MemDados|ram~1195_combout\ $end
$var wire 1 *9 \MemDados|ram~1036_q\ $end
$var wire 1 +9 \MemDados|ram~1196_combout\ $end
$var wire 1 ,9 \MemDados|ram~684feeder_combout\ $end
$var wire 1 -9 \MemDados|ram~684_q\ $end
$var wire 1 .9 \MemDados|ram~940_q\ $end
$var wire 1 /9 \MemDados|ram~812feeder_combout\ $end
$var wire 1 09 \MemDados|ram~812_q\ $end
$var wire 1 19 \MemDados|ram~556_q\ $end
$var wire 1 29 \MemDados|ram~1192_combout\ $end
$var wire 1 39 \MemDados|ram~1193_combout\ $end
$var wire 1 49 \MemDados|ram~844feeder_combout\ $end
$var wire 1 59 \MemDados|ram~844_q\ $end
$var wire 1 69 \MemDados|ram~972_q\ $end
$var wire 1 79 \MemDados|ram~716feeder_combout\ $end
$var wire 1 89 \MemDados|ram~716_q\ $end
$var wire 1 99 \MemDados|ram~588_q\ $end
$var wire 1 :9 \MemDados|ram~1190_combout\ $end
$var wire 1 ;9 \MemDados|ram~1191_combout\ $end
$var wire 1 <9 \MemDados|ram~1194_combout\ $end
$var wire 1 =9 \MemDados|ram~1197_combout\ $end
$var wire 1 >9 \MemDados|ram~1208_combout\ $end
$var wire 1 ?9 \MuxULAMem|C[6]~6_combout\ $end
$var wire 1 @9 \BancoReg|ram[0][6]~13_combout\ $end
$var wire 1 A9 \BancoReg|ram[0][6]~q\ $end
$var wire 1 B9 \BancoReg|ram[4][6]~q\ $end
$var wire 1 C9 \BancoReg|Mux25~0_combout\ $end
$var wire 1 D9 \BancoReg|Mux25~1_combout\ $end
$var wire 1 E9 \ULA|Add0~14\ $end
$var wire 1 F9 \ULA|Add0~15_combout\ $end
$var wire 1 G9 \ULA|Add1~14\ $end
$var wire 1 H9 \ULA|Add1~15_combout\ $end
$var wire 1 I9 \ULA|Mux24~0_combout\ $end
$var wire 1 J9 \ULA|tempAdd[6]~13\ $end
$var wire 1 K9 \ULA|tempAdd[7]~14_combout\ $end
$var wire 1 L9 \ULA|Mux24~1_combout\ $end
$var wire 1 M9 \BancoReg|ram[5][7]~q\ $end
$var wire 1 N9 \BancoReg|Mux56~1_combout\ $end
$var wire 1 O9 \MemDados|ram~493feeder_combout\ $end
$var wire 1 P9 \MemDados|ram~493_q\ $end
$var wire 1 Q9 \MemDados|ram~461feeder_combout\ $end
$var wire 1 R9 \MemDados|ram~461_q\ $end
$var wire 1 S9 \MemDados|ram~429_q\ $end
$var wire 1 T9 \MemDados|ram~1226_combout\ $end
$var wire 1 U9 \MemDados|ram~525_q\ $end
$var wire 1 V9 \MemDados|ram~1227_combout\ $end
$var wire 1 W9 \MemDados|ram~333feeder_combout\ $end
$var wire 1 X9 \MemDados|ram~333_q\ $end
$var wire 1 Y9 \MemDados|ram~397_q\ $end
$var wire 1 Z9 \MemDados|ram~365feeder_combout\ $end
$var wire 1 [9 \MemDados|ram~365_q\ $end
$var wire 1 \9 \MemDados|ram~301_q\ $end
$var wire 1 ]9 \MemDados|ram~1221_combout\ $end
$var wire 1 ^9 \MemDados|ram~1222_combout\ $end
$var wire 1 _9 \MemDados|ram~77feeder_combout\ $end
$var wire 1 `9 \MemDados|ram~77_q\ $end
$var wire 1 a9 \MemDados|ram~141_q\ $end
$var wire 1 b9 \MemDados|ram~109_q\ $end
$var wire 1 c9 \MemDados|ram~45_q\ $end
$var wire 1 d9 \MemDados|ram~1223_combout\ $end
$var wire 1 e9 \MemDados|ram~1224_combout\ $end
$var wire 1 f9 \MemDados|ram~1225_combout\ $end
$var wire 1 g9 \MemDados|ram~269_q\ $end
$var wire 1 h9 \MemDados|ram~237_q\ $end
$var wire 1 i9 \MemDados|ram~205feeder_combout\ $end
$var wire 1 j9 \MemDados|ram~205_q\ $end
$var wire 1 k9 \MemDados|ram~173_q\ $end
$var wire 1 l9 \MemDados|ram~1219_combout\ $end
$var wire 1 m9 \MemDados|ram~1220_combout\ $end
$var wire 1 n9 \MemDados|ram~1228_combout\ $end
$var wire 1 o9 \MemDados|ram~781feeder_combout\ $end
$var wire 1 p9 \MemDados|ram~781_q\ $end
$var wire 1 q9 \MemDados|ram~1037_q\ $end
$var wire 1 r9 \MemDados|ram~909feeder_combout\ $end
$var wire 1 s9 \MemDados|ram~909_q\ $end
$var wire 1 t9 \MemDados|ram~653feeder_combout\ $end
$var wire 1 u9 \MemDados|ram~653_q\ $end
$var wire 1 v9 \MemDados|ram~1216_combout\ $end
$var wire 1 w9 \MemDados|ram~1217_combout\ $end
$var wire 1 x9 \MemDados|ram~973feeder_combout\ $end
$var wire 1 y9 \MemDados|ram~973_q\ $end
$var wire 1 z9 \MemDados|ram~717_q\ $end
$var wire 1 {9 \MemDados|ram~845feeder_combout\ $end
$var wire 1 |9 \MemDados|ram~845_q\ $end
$var wire 1 }9 \MemDados|ram~589_q\ $end
$var wire 1 ~9 \MemDados|ram~1209_combout\ $end
$var wire 1 !: \MemDados|ram~1210_combout\ $end
$var wire 1 ": \MemDados|ram~877feeder_combout\ $end
$var wire 1 #: \MemDados|ram~877_q\ $end
$var wire 1 $: \MemDados|ram~1005_q\ $end
$var wire 1 %: \MemDados|ram~749feeder_combout\ $end
$var wire 1 &: \MemDados|ram~749_q\ $end
$var wire 1 ': \MemDados|ram~621_q\ $end
$var wire 1 (: \MemDados|ram~1211_combout\ $end
$var wire 1 ): \MemDados|ram~1212_combout\ $end
$var wire 1 *: \MemDados|ram~813feeder_combout\ $end
$var wire 1 +: \MemDados|ram~813_q\ $end
$var wire 1 ,: \MemDados|ram~941_q\ $end
$var wire 1 -: \MemDados|ram~685feeder_combout\ $end
$var wire 1 .: \MemDados|ram~685_q\ $end
$var wire 1 /: \MemDados|ram~557feeder_combout\ $end
$var wire 1 0: \MemDados|ram~557_q\ $end
$var wire 1 1: \MemDados|ram~1213_combout\ $end
$var wire 1 2: \MemDados|ram~1214_combout\ $end
$var wire 1 3: \MemDados|ram~1215_combout\ $end
$var wire 1 4: \MemDados|ram~1218_combout\ $end
$var wire 1 5: \MemDados|ram~1229_combout\ $end
$var wire 1 6: \MuxULAMem|C[7]~7_combout\ $end
$var wire 1 7: \BancoReg|ram[0][7]~14_combout\ $end
$var wire 1 8: \BancoReg|ram[0][7]~q\ $end
$var wire 1 9: \BancoReg|Mux56~0_combout\ $end
$var wire 1 :: \muxRtImm|C[7]~120_combout\ $end
$var wire 1 ;: \ULA|Add1~16\ $end
$var wire 1 <: \ULA|Add1~17_combout\ $end
$var wire 1 =: \ULA|Add0~16\ $end
$var wire 1 >: \ULA|Add0~17_combout\ $end
$var wire 1 ?: \ULA|tempAdd[7]~15\ $end
$var wire 1 @: \ULA|tempAdd[8]~16_combout\ $end
$var wire 1 A: \ULA|Mux23~0_combout\ $end
$var wire 1 B: \ULA|Mux23~1_combout\ $end
$var wire 1 C: \BancoReg|ram[5][8]~feeder_combout\ $end
$var wire 1 D: \BancoReg|ram[5][8]~q\ $end
$var wire 1 E: \BancoReg|Mux55~1_combout\ $end
$var wire 1 F: \MemDados|ram~910feeder_combout\ $end
$var wire 1 G: \MemDados|ram~910_q\ $end
$var wire 1 H: \MemDados|ram~1038_q\ $end
$var wire 1 I: \MemDados|ram~654_q\ $end
$var wire 1 J: \MemDados|ram~782_q\ $end
$var wire 1 K: \MemDados|ram~1237_combout\ $end
$var wire 1 L: \MemDados|ram~1238_combout\ $end
$var wire 1 M: \MemDados|ram~846feeder_combout\ $end
$var wire 1 N: \MemDados|ram~846_q\ $end
$var wire 1 O: \MemDados|ram~974_q\ $end
$var wire 1 P: \MemDados|ram~718feeder_combout\ $end
$var wire 1 Q: \MemDados|ram~718_q\ $end
$var wire 1 R: \MemDados|ram~590_q\ $end
$var wire 1 S: \MemDados|ram~1232_combout\ $end
$var wire 1 T: \MemDados|ram~1233_combout\ $end
$var wire 1 U: \MemDados|ram~686feeder_combout\ $end
$var wire 1 V: \MemDados|ram~686_q\ $end
$var wire 1 W: \MemDados|ram~942_q\ $end
$var wire 1 X: \MemDados|ram~814feeder_combout\ $end
$var wire 1 Y: \MemDados|ram~814_q\ $end
$var wire 1 Z: \MemDados|ram~558_q\ $end
$var wire 1 [: \MemDados|ram~1234_combout\ $end
$var wire 1 \: \MemDados|ram~1235_combout\ $end
$var wire 1 ]: \MemDados|ram~1236_combout\ $end
$var wire 1 ^: \MemDados|ram~878feeder_combout\ $end
$var wire 1 _: \MemDados|ram~878_q\ $end
$var wire 1 `: \MemDados|ram~622_q\ $end
$var wire 1 a: \MemDados|ram~1230_combout\ $end
$var wire 1 b: \MemDados|ram~1006_q\ $end
$var wire 1 c: \MemDados|ram~750_q\ $end
$var wire 1 d: \MemDados|ram~1231_combout\ $end
$var wire 1 e: \MemDados|ram~1239_combout\ $end
$var wire 1 f: \MemDados|ram~398feeder_combout\ $end
$var wire 1 g: \MemDados|ram~398_q\ $end
$var wire 1 h: \MemDados|ram~334feeder_combout\ $end
$var wire 1 i: \MemDados|ram~334_q\ $end
$var wire 1 j: \MemDados|ram~302_q\ $end
$var wire 1 k: \MemDados|ram~1240_combout\ $end
$var wire 1 l: \MemDados|ram~366_q\ $end
$var wire 1 m: \MemDados|ram~1241_combout\ $end
$var wire 1 n: \MemDados|ram~110feeder_combout\ $end
$var wire 1 o: \MemDados|ram~110_q\ $end
$var wire 1 p: \MemDados|ram~142_q\ $end
$var wire 1 q: \MemDados|ram~78_q\ $end
$var wire 1 r: \MemDados|ram~46_q\ $end
$var wire 1 s: \MemDados|ram~1244_combout\ $end
$var wire 1 t: \MemDados|ram~1245_combout\ $end
$var wire 1 u: \MemDados|ram~206_q\ $end
$var wire 1 v: \MemDados|ram~270_q\ $end
$var wire 1 w: \MemDados|ram~238feeder_combout\ $end
$var wire 1 x: \MemDados|ram~238_q\ $end
$var wire 1 y: \MemDados|ram~174_q\ $end
$var wire 1 z: \MemDados|ram~1242_combout\ $end
$var wire 1 {: \MemDados|ram~1243_combout\ $end
$var wire 1 |: \MemDados|ram~1246_combout\ $end
$var wire 1 }: \MemDados|ram~462feeder_combout\ $end
$var wire 1 ~: \MemDados|ram~462_q\ $end
$var wire 1 !; \MemDados|ram~430feeder_combout\ $end
$var wire 1 "; \MemDados|ram~430_q\ $end
$var wire 1 #; \MemDados|ram~494feeder_combout\ $end
$var wire 1 $; \MemDados|ram~494_q\ $end
$var wire 1 %; \MemDados|ram~1247_combout\ $end
$var wire 1 &; \MemDados|ram~526_q\ $end
$var wire 1 '; \MemDados|ram~1248_combout\ $end
$var wire 1 (; \MemDados|ram~1249_combout\ $end
$var wire 1 ); \MemDados|ram~1250_combout\ $end
$var wire 1 *; \MuxULAMem|C[8]~8_combout\ $end
$var wire 1 +; \BancoReg|ram[0][8]~15_combout\ $end
$var wire 1 ,; \BancoReg|ram[0][8]~q\ $end
$var wire 1 -; \BancoReg|ram[4][8]~q\ $end
$var wire 1 .; \BancoReg|Mux23~0_combout\ $end
$var wire 1 /; \BancoReg|Mux23~1_combout\ $end
$var wire 1 0; \ULA|Add0~18\ $end
$var wire 1 1; \ULA|Add0~19_combout\ $end
$var wire 1 2; \muxRtImm|C[9]~118_combout\ $end
$var wire 1 3; \ULA|Add1~18\ $end
$var wire 1 4; \ULA|Add1~19_combout\ $end
$var wire 1 5; \ULA|tempAdd[8]~17\ $end
$var wire 1 6; \ULA|tempAdd[9]~18_combout\ $end
$var wire 1 7; \ULA|Mux22~0_combout\ $end
$var wire 1 8; \ULA|Mux22~1_combout\ $end
$var wire 1 9; \MuxULAMem|C[9]~9_combout\ $end
$var wire 1 :; \BancoReg|ram[4][9]~q\ $end
$var wire 1 ;; \BancoReg|Mux22~0_combout\ $end
$var wire 1 <; \BancoReg|Mux22~1_combout\ $end
$var wire 1 =; \ULA|Add0~20\ $end
$var wire 1 >; \ULA|Add0~21_combout\ $end
$var wire 1 ?; \ULA|Add1~20\ $end
$var wire 1 @; \ULA|Add1~21_combout\ $end
$var wire 1 A; \ULA|Mux21~0_combout\ $end
$var wire 1 B; \ULA|tempAdd[9]~19\ $end
$var wire 1 C; \ULA|tempAdd[10]~20_combout\ $end
$var wire 1 D; \ULA|Mux21~1_combout\ $end
$var wire 1 E; \MuxULAMem|C[10]~10_combout\ $end
$var wire 1 F; \BancoReg|ram[0][10]~q\ $end
$var wire 1 G; \BancoReg|Mux53~0_combout\ $end
$var wire 1 H; \muxRtImm|C[10]~117_combout\ $end
$var wire 1 I; \ULA|Add1~22\ $end
$var wire 1 J; \ULA|Add1~23_combout\ $end
$var wire 1 K; \ULA|Add0~22\ $end
$var wire 1 L; \ULA|Add0~23_combout\ $end
$var wire 1 M; \ULA|Mux20~0_combout\ $end
$var wire 1 N; \ULA|tempAdd[10]~21\ $end
$var wire 1 O; \ULA|tempAdd[11]~22_combout\ $end
$var wire 1 P; \ULA|Mux20~1_combout\ $end
$var wire 1 Q; \BancoReg|Mux52~3_combout\ $end
$var wire 1 R; \MemDados|ram~785feeder_combout\ $end
$var wire 1 S; \MemDados|ram~785_q\ $end
$var wire 1 T; \MemDados|ram~1041_q\ $end
$var wire 1 U; \MemDados|ram~913feeder_combout\ $end
$var wire 1 V; \MemDados|ram~913_q\ $end
$var wire 1 W; \MemDados|ram~657_q\ $end
$var wire 1 X; \MemDados|ram~1300_combout\ $end
$var wire 1 Y; \MemDados|ram~1301_combout\ $end
$var wire 1 Z; \MemDados|ram~817feeder_combout\ $end
$var wire 1 [; \MemDados|ram~817_q\ $end
$var wire 1 \; \MemDados|ram~945_q\ $end
$var wire 1 ]; \MemDados|ram~689feeder_combout\ $end
$var wire 1 ^; \MemDados|ram~689_q\ $end
$var wire 1 _; \MemDados|ram~561_q\ $end
$var wire 1 `; \MemDados|ram~1297_combout\ $end
$var wire 1 a; \MemDados|ram~1298_combout\ $end
$var wire 1 b; \MemDados|ram~753feeder_combout\ $end
$var wire 1 c; \MemDados|ram~753_q\ $end
$var wire 1 d; \MemDados|ram~625_q\ $end
$var wire 1 e; \MemDados|ram~1295_combout\ $end
$var wire 1 f; \MemDados|ram~1009_q\ $end
$var wire 1 g; \MemDados|ram~881feeder_combout\ $end
$var wire 1 h; \MemDados|ram~881_q\ $end
$var wire 1 i; \MemDados|ram~1296_combout\ $end
$var wire 1 j; \MemDados|ram~1299_combout\ $end
$var wire 1 k; \MemDados|ram~977feeder_combout\ $end
$var wire 1 l; \MemDados|ram~977_q\ $end
$var wire 1 m; \MemDados|ram~721_q\ $end
$var wire 1 n; \MemDados|ram~849feeder_combout\ $end
$var wire 1 o; \MemDados|ram~849_q\ $end
$var wire 1 p; \MemDados|ram~593_q\ $end
$var wire 1 q; \MemDados|ram~1293_combout\ $end
$var wire 1 r; \MemDados|ram~1294_combout\ $end
$var wire 1 s; \MemDados|ram~1302_combout\ $end
$var wire 1 t; \MemDados|ram~497feeder_combout\ $end
$var wire 1 u; \MemDados|ram~497_q\ $end
$var wire 1 v; \MemDados|ram~529_q\ $end
$var wire 1 w; \MemDados|ram~465_q\ $end
$var wire 1 x; \MemDados|ram~433_q\ $end
$var wire 1 y; \MemDados|ram~1310_combout\ $end
$var wire 1 z; \MemDados|ram~1311_combout\ $end
$var wire 1 {; \MemDados|ram~81feeder_combout\ $end
$var wire 1 |; \MemDados|ram~81_q\ $end
$var wire 1 }; \MemDados|ram~145_q\ $end
$var wire 1 ~; \MemDados|ram~113feeder_combout\ $end
$var wire 1 !< \MemDados|ram~113_q\ $end
$var wire 1 "< \MemDados|ram~49_q\ $end
$var wire 1 #< \MemDados|ram~1307_combout\ $end
$var wire 1 $< \MemDados|ram~1308_combout\ $end
$var wire 1 %< \MemDados|ram~337feeder_combout\ $end
$var wire 1 &< \MemDados|ram~337_q\ $end
$var wire 1 '< \MemDados|ram~401_q\ $end
$var wire 1 (< \MemDados|ram~369feeder_combout\ $end
$var wire 1 )< \MemDados|ram~369_q\ $end
$var wire 1 *< \MemDados|ram~305_q\ $end
$var wire 1 +< \MemDados|ram~1305_combout\ $end
$var wire 1 ,< \MemDados|ram~1306_combout\ $end
$var wire 1 -< \MemDados|ram~1309_combout\ $end
$var wire 1 .< \MemDados|ram~273_q\ $end
$var wire 1 /< \MemDados|ram~241_q\ $end
$var wire 1 0< \MemDados|ram~209_q\ $end
$var wire 1 1< \MemDados|ram~177_q\ $end
$var wire 1 2< \MemDados|ram~1303_combout\ $end
$var wire 1 3< \MemDados|ram~1304_combout\ $end
$var wire 1 4< \MemDados|ram~1312_combout\ $end
$var wire 1 5< \MemDados|ram~1313_combout\ $end
$var wire 1 6< \MuxULAMem|C[11]~11_combout\ $end
$var wire 1 7< \BancoReg|ram[4][11]~q\ $end
$var wire 1 8< \BancoReg|Mux20~0_combout\ $end
$var wire 1 9< \BancoReg|Mux20~1_combout\ $end
$var wire 1 :< \ULA|Add0~24\ $end
$var wire 1 ;< \ULA|Add0~25_combout\ $end
$var wire 1 << \muxRtImm|C[12]~108_combout\ $end
$var wire 1 =< \ULA|Add1~24\ $end
$var wire 1 >< \ULA|Add1~25_combout\ $end
$var wire 1 ?< \ULA|tempAdd[11]~23\ $end
$var wire 1 @< \ULA|tempAdd[12]~24_combout\ $end
$var wire 1 A< \ULA|Mux19~0_combout\ $end
$var wire 1 B< \ULA|Mux19~1_combout\ $end
$var wire 1 C< \MuxULAMem|C[12]~12_combout\ $end
$var wire 1 D< \BancoReg|ram[4][12]~q\ $end
$var wire 1 E< \BancoReg|Mux19~0_combout\ $end
$var wire 1 F< \BancoReg|Mux19~1_combout\ $end
$var wire 1 G< \ULA|Add0~26\ $end
$var wire 1 H< \ULA|Add0~27_combout\ $end
$var wire 1 I< \muxRtImm|C[13]~89_combout\ $end
$var wire 1 J< \ULA|Add1~26\ $end
$var wire 1 K< \ULA|Add1~27_combout\ $end
$var wire 1 L< \ULA|Mux18~0_combout\ $end
$var wire 1 M< \ULA|tempAdd[12]~25\ $end
$var wire 1 N< \ULA|tempAdd[13]~26_combout\ $end
$var wire 1 O< \ULA|Mux18~1_combout\ $end
$var wire 1 P< \MuxULAMem|C[13]~13_combout\ $end
$var wire 1 Q< \BancoReg|ram[4][13]~feeder_combout\ $end
$var wire 1 R< \BancoReg|ram[4][13]~q\ $end
$var wire 1 S< \BancoReg|Mux18~0_combout\ $end
$var wire 1 T< \BancoReg|Mux18~1_combout\ $end
$var wire 1 U< \ULA|Add0~28\ $end
$var wire 1 V< \ULA|Add0~29_combout\ $end
$var wire 1 W< \muxRtImm|C[14]~107_combout\ $end
$var wire 1 X< \ULA|Add1~28\ $end
$var wire 1 Y< \ULA|Add1~29_combout\ $end
$var wire 1 Z< \ULA|tempAdd[13]~27\ $end
$var wire 1 [< \ULA|tempAdd[14]~28_combout\ $end
$var wire 1 \< \ULA|Mux17~0_combout\ $end
$var wire 1 ]< \ULA|Mux17~1_combout\ $end
$var wire 1 ^< \MuxULAMem|C[14]~14_combout\ $end
$var wire 1 _< \BancoReg|ram[4][14]~q\ $end
$var wire 1 `< \BancoReg|Mux17~0_combout\ $end
$var wire 1 a< \BancoReg|Mux17~1_combout\ $end
$var wire 1 b< \ULA|Add0~30\ $end
$var wire 1 c< \ULA|Add0~31_combout\ $end
$var wire 1 d< \muxRtImm|C[15]~106_combout\ $end
$var wire 1 e< \ULA|Add1~30\ $end
$var wire 1 f< \ULA|Add1~31_combout\ $end
$var wire 1 g< \ULA|tempAdd[14]~29\ $end
$var wire 1 h< \ULA|tempAdd[15]~30_combout\ $end
$var wire 1 i< \ULA|Mux16~0_combout\ $end
$var wire 1 j< \ULA|Mux16~1_combout\ $end
$var wire 1 k< \MuxULAMem|C[15]~15_combout\ $end
$var wire 1 l< \BancoReg|ram[4][15]~q\ $end
$var wire 1 m< \BancoReg|Mux16~0_combout\ $end
$var wire 1 n< \BancoReg|Mux16~1_combout\ $end
$var wire 1 o< \ULA|Add0~32\ $end
$var wire 1 p< \ULA|Add0~33_combout\ $end
$var wire 1 q< \ULA|Add1~32\ $end
$var wire 1 r< \ULA|Add1~33_combout\ $end
$var wire 1 s< \ULA|Mux15~0_combout\ $end
$var wire 1 t< \ULA|tempAdd[15]~31\ $end
$var wire 1 u< \ULA|tempAdd[16]~32_combout\ $end
$var wire 1 v< \ULA|Mux15~1_combout\ $end
$var wire 1 w< \MuxULAMem|C[16]~16_combout\ $end
$var wire 1 x< \BancoReg|ram[5][16]~q\ $end
$var wire 1 y< \BancoReg|Mux47~2_combout\ $end
$var wire 1 z< \muxRtImm|C[16]~105_combout\ $end
$var wire 1 {< \ULA|Add1~34\ $end
$var wire 1 |< \ULA|Add1~35_combout\ $end
$var wire 1 }< \ULA|Add0~34\ $end
$var wire 1 ~< \ULA|Add0~35_combout\ $end
$var wire 1 != \ULA|Mux14~0_combout\ $end
$var wire 1 "= \ULA|tempAdd[16]~33\ $end
$var wire 1 #= \ULA|tempAdd[17]~34_combout\ $end
$var wire 1 $= \ULA|Mux14~1_combout\ $end
$var wire 1 %= \MuxULAMem|C[17]~17_combout\ $end
$var wire 1 &= \BancoReg|ram[4][17]~q\ $end
$var wire 1 '= \BancoReg|Mux14~0_combout\ $end
$var wire 1 (= \BancoReg|Mux14~1_combout\ $end
$var wire 1 )= \ULA|Add0~36\ $end
$var wire 1 *= \ULA|Add0~37_combout\ $end
$var wire 1 += \ULA|Add1~36\ $end
$var wire 1 ,= \ULA|Add1~37_combout\ $end
$var wire 1 -= \ULA|tempAdd[17]~35\ $end
$var wire 1 .= \ULA|tempAdd[18]~36_combout\ $end
$var wire 1 /= \ULA|Mux13~0_combout\ $end
$var wire 1 0= \ULA|Mux13~1_combout\ $end
$var wire 1 1= \MuxULAMem|C[18]~18_combout\ $end
$var wire 1 2= \BancoReg|ram[5][18]~q\ $end
$var wire 1 3= \BancoReg|Mux45~2_combout\ $end
$var wire 1 4= \muxRtImm|C[18]~103_combout\ $end
$var wire 1 5= \ULA|Add1~38\ $end
$var wire 1 6= \ULA|Add1~39_combout\ $end
$var wire 1 7= \BancoReg|ram[4][19]~q\ $end
$var wire 1 8= \BancoReg|ram[0][19]~q\ $end
$var wire 1 9= \BancoReg|Mux12~0_combout\ $end
$var wire 1 := \BancoReg|Mux12~1_combout\ $end
$var wire 1 ;= \ULA|Add0~38\ $end
$var wire 1 <= \ULA|Add0~39_combout\ $end
$var wire 1 == \ULA|Mux12~0_combout\ $end
$var wire 1 >= \ULA|tempAdd[18]~37\ $end
$var wire 1 ?= \ULA|tempAdd[19]~38_combout\ $end
$var wire 1 @= \ULA|Mux12~1_combout\ $end
$var wire 1 A= \MuxULAMem|C[19]~19_combout\ $end
$var wire 1 B= \BancoReg|ram[5][19]~q\ $end
$var wire 1 C= \BancoReg|Mux44~2_combout\ $end
$var wire 1 D= \muxRtImm|C[19]~102_combout\ $end
$var wire 1 E= \ULA|Add1~40\ $end
$var wire 1 F= \ULA|Add1~41_combout\ $end
$var wire 1 G= \BancoReg|ram[0][20]~feeder_combout\ $end
$var wire 1 H= \BancoReg|ram[0][20]~q\ $end
$var wire 1 I= \BancoReg|Mux11~0_combout\ $end
$var wire 1 J= \BancoReg|ram[4][20]~q\ $end
$var wire 1 K= \BancoReg|Mux11~1_combout\ $end
$var wire 1 L= \ULA|Add0~40\ $end
$var wire 1 M= \ULA|Add0~41_combout\ $end
$var wire 1 N= \ULA|Mux11~0_combout\ $end
$var wire 1 O= \ULA|tempAdd[19]~39\ $end
$var wire 1 P= \ULA|tempAdd[20]~40_combout\ $end
$var wire 1 Q= \ULA|Mux11~1_combout\ $end
$var wire 1 R= \BancoReg|Mux43~3_combout\ $end
$var wire 1 S= \MemDados|ram~730feeder_combout\ $end
$var wire 1 T= \MemDados|ram~730_q\ $end
$var wire 1 U= \MemDados|ram~602_q\ $end
$var wire 1 V= \MemDados|ram~1484_combout\ $end
$var wire 1 W= \MemDados|ram~858feeder_combout\ $end
$var wire 1 X= \MemDados|ram~858_q\ $end
$var wire 1 Y= \MemDados|ram~986_q\ $end
$var wire 1 Z= \MemDados|ram~1485_combout\ $end
$var wire 1 [= \MemDados|ram~698feeder_combout\ $end
$var wire 1 \= \MemDados|ram~698_q\ $end
$var wire 1 ]= \MemDados|ram~826feeder_combout\ $end
$var wire 1 ^= \MemDados|ram~826_q\ $end
$var wire 1 _= \MemDados|ram~570_q\ $end
$var wire 1 `= \MemDados|ram~1486_combout\ $end
$var wire 1 a= \MemDados|ram~954_q\ $end
$var wire 1 b= \MemDados|ram~1487_combout\ $end
$var wire 1 c= \MemDados|ram~1488_combout\ $end
$var wire 1 d= \MemDados|ram~922feeder_combout\ $end
$var wire 1 e= \MemDados|ram~922_q\ $end
$var wire 1 f= \MemDados|ram~1050_q\ $end
$var wire 1 g= \MemDados|ram~794feeder_combout\ $end
$var wire 1 h= \MemDados|ram~794_q\ $end
$var wire 1 i= \MemDados|ram~666_q\ $end
$var wire 1 j= \MemDados|ram~1489_combout\ $end
$var wire 1 k= \MemDados|ram~1490_combout\ $end
$var wire 1 l= \MemDados|ram~1018feeder_combout\ $end
$var wire 1 m= \MemDados|ram~1018_q\ $end
$var wire 1 n= \MemDados|ram~890feeder_combout\ $end
$var wire 1 o= \MemDados|ram~890_q\ $end
$var wire 1 p= \MemDados|ram~634_q\ $end
$var wire 1 q= \MemDados|ram~1482_combout\ $end
$var wire 1 r= \MemDados|ram~762_q\ $end
$var wire 1 s= \MemDados|ram~1483_combout\ $end
$var wire 1 t= \MemDados|ram~1491_combout\ $end
$var wire 1 u= \MemDados|ram~474feeder_combout\ $end
$var wire 1 v= \MemDados|ram~474_q\ $end
$var wire 1 w= \MemDados|ram~506feeder_combout\ $end
$var wire 1 x= \MemDados|ram~506_q\ $end
$var wire 1 y= \MemDados|ram~442_q\ $end
$var wire 1 z= \MemDados|ram~1499_combout\ $end
$var wire 1 {= \MemDados|ram~538_q\ $end
$var wire 1 |= \MemDados|ram~1500_combout\ $end
$var wire 1 }= \MemDados|ram~218feeder_combout\ $end
$var wire 1 ~= \MemDados|ram~218_q\ $end
$var wire 1 !> \MemDados|ram~282_q\ $end
$var wire 1 "> \MemDados|ram~250feeder_combout\ $end
$var wire 1 #> \MemDados|ram~250_q\ $end
$var wire 1 $> \MemDados|ram~186_q\ $end
$var wire 1 %> \MemDados|ram~1494_combout\ $end
$var wire 1 &> \MemDados|ram~1495_combout\ $end
$var wire 1 '> \MemDados|ram~1809_combout\ $end
$var wire 1 (> \MemDados|ram~122_q\ $end
$var wire 1 )> \MemDados|ram~154_q\ $end
$var wire 1 *> \MemDados|ram~90feeder_combout\ $end
$var wire 1 +> \MemDados|ram~90_q\ $end
$var wire 1 ,> \MemDados|ram~58_q\ $end
$var wire 1 -> \MemDados|ram~1496_combout\ $end
$var wire 1 .> \MemDados|ram~1497_combout\ $end
$var wire 1 /> \MemDados|ram~1498_combout\ $end
$var wire 1 0> \MemDados|ram~410feeder_combout\ $end
$var wire 1 1> \MemDados|ram~410_q\ $end
$var wire 1 2> \MemDados|ram~378_q\ $end
$var wire 1 3> \MemDados|ram~346feeder_combout\ $end
$var wire 1 4> \MemDados|ram~346_q\ $end
$var wire 1 5> \MemDados|ram~314_q\ $end
$var wire 1 6> \MemDados|ram~1492_combout\ $end
$var wire 1 7> \MemDados|ram~1493_combout\ $end
$var wire 1 8> \MemDados|ram~1501_combout\ $end
$var wire 1 9> \MemDados|ram~1502_combout\ $end
$var wire 1 :> \MuxULAMem|C[20]~20_combout\ $end
$var wire 1 ;> \BancoReg|ram[5][20]~q\ $end
$var wire 1 <> \BancoReg|Mux43~2_combout\ $end
$var wire 1 => \muxRtImm|C[20]~101_combout\ $end
$var wire 1 >> \ULA|Add1~42\ $end
$var wire 1 ?> \ULA|Add1~43_combout\ $end
$var wire 1 @> \ULA|Add0~42\ $end
$var wire 1 A> \ULA|Add0~43_combout\ $end
$var wire 1 B> \ULA|Mux10~0_combout\ $end
$var wire 1 C> \ULA|tempAdd[20]~41\ $end
$var wire 1 D> \ULA|tempAdd[21]~42_combout\ $end
$var wire 1 E> \ULA|Mux10~1_combout\ $end
$var wire 1 F> \BancoReg|Mux42~3_combout\ $end
$var wire 1 G> \MemDados|ram~827feeder_combout\ $end
$var wire 1 H> \MemDados|ram~827_q\ $end
$var wire 1 I> \MemDados|ram~699feeder_combout\ $end
$var wire 1 J> \MemDados|ram~699_q\ $end
$var wire 1 K> \MemDados|ram~571_q\ $end
$var wire 1 L> \MemDados|ram~1507_combout\ $end
$var wire 1 M> \MemDados|ram~955_q\ $end
$var wire 1 N> \MemDados|ram~1508_combout\ $end
$var wire 1 O> \MemDados|ram~891feeder_combout\ $end
$var wire 1 P> \MemDados|ram~891_q\ $end
$var wire 1 Q> \MemDados|ram~1019_q\ $end
$var wire 1 R> \MemDados|ram~763feeder_combout\ $end
$var wire 1 S> \MemDados|ram~763_q\ $end
$var wire 1 T> \MemDados|ram~635_q\ $end
$var wire 1 U> \MemDados|ram~1505_combout\ $end
$var wire 1 V> \MemDados|ram~1506_combout\ $end
$var wire 1 W> \MemDados|ram~1509_combout\ $end
$var wire 1 X> \MemDados|ram~859feeder_combout\ $end
$var wire 1 Y> \MemDados|ram~859_q\ $end
$var wire 1 Z> \MemDados|ram~603_q\ $end
$var wire 1 [> \MemDados|ram~1503_combout\ $end
$var wire 1 \> \MemDados|ram~987_q\ $end
$var wire 1 ]> \MemDados|ram~731feeder_combout\ $end
$var wire 1 ^> \MemDados|ram~731_q\ $end
$var wire 1 _> \MemDados|ram~1504_combout\ $end
$var wire 1 `> \MemDados|ram~795feeder_combout\ $end
$var wire 1 a> \MemDados|ram~795_q\ $end
$var wire 1 b> \MemDados|ram~923feeder_combout\ $end
$var wire 1 c> \MemDados|ram~923_q\ $end
$var wire 1 d> \MemDados|ram~667_q\ $end
$var wire 1 e> \MemDados|ram~1510_combout\ $end
$var wire 1 f> \MemDados|ram~1051_q\ $end
$var wire 1 g> \MemDados|ram~1511_combout\ $end
$var wire 1 h> \MemDados|ram~1512_combout\ $end
$var wire 1 i> \MemDados|ram~539feeder_combout\ $end
$var wire 1 j> \MemDados|ram~539_q\ $end
$var wire 1 k> \MemDados|ram~507feeder_combout\ $end
$var wire 1 l> \MemDados|ram~507_q\ $end
$var wire 1 m> \MemDados|ram~475feeder_combout\ $end
$var wire 1 n> \MemDados|ram~475_q\ $end
$var wire 1 o> \MemDados|ram~443feeder_combout\ $end
$var wire 1 p> \MemDados|ram~443_q\ $end
$var wire 1 q> \MemDados|ram~1520_combout\ $end
$var wire 1 r> \MemDados|ram~1521_combout\ $end
$var wire 1 s> \MemDados|ram~219feeder_combout\ $end
$var wire 1 t> \MemDados|ram~219_q\ $end
$var wire 1 u> \MemDados|ram~187_q\ $end
$var wire 1 v> \MemDados|ram~1513_combout\ $end
$var wire 1 w> \MemDados|ram~251_q\ $end
$var wire 1 x> \MemDados|ram~283_q\ $end
$var wire 1 y> \MemDados|ram~1514_combout\ $end
$var wire 1 z> \MemDados|ram~91feeder_combout\ $end
$var wire 1 {> \MemDados|ram~91_q\ $end
$var wire 1 |> \MemDados|ram~155_q\ $end
$var wire 1 }> \MemDados|ram~1810_combout\ $end
$var wire 1 ~> \MemDados|ram~59_q\ $end
$var wire 1 !? \MemDados|ram~123_q\ $end
$var wire 1 "? \MemDados|ram~1517_combout\ $end
$var wire 1 #? \MemDados|ram~1518_combout\ $end
$var wire 1 $? \MemDados|ram~347feeder_combout\ $end
$var wire 1 %? \MemDados|ram~347_q\ $end
$var wire 1 &? \MemDados|ram~411_q\ $end
$var wire 1 '? \MemDados|ram~379feeder_combout\ $end
$var wire 1 (? \MemDados|ram~379_q\ $end
$var wire 1 )? \MemDados|ram~315_q\ $end
$var wire 1 *? \MemDados|ram~1515_combout\ $end
$var wire 1 +? \MemDados|ram~1516_combout\ $end
$var wire 1 ,? \MemDados|ram~1519_combout\ $end
$var wire 1 -? \MemDados|ram~1522_combout\ $end
$var wire 1 .? \MemDados|ram~1523_combout\ $end
$var wire 1 /? \MuxULAMem|C[21]~21_combout\ $end
$var wire 1 0? \BancoReg|ram[4][21]~q\ $end
$var wire 1 1? \BancoReg|Mux10~0_combout\ $end
$var wire 1 2? \BancoReg|Mux10~1_combout\ $end
$var wire 1 3? \ULA|Add0~44\ $end
$var wire 1 4? \ULA|Add0~45_combout\ $end
$var wire 1 5? \ULA|Add1~44\ $end
$var wire 1 6? \ULA|Add1~45_combout\ $end
$var wire 1 7? \ULA|Mux9~0_combout\ $end
$var wire 1 8? \ULA|tempAdd[21]~43\ $end
$var wire 1 9? \ULA|tempAdd[22]~44_combout\ $end
$var wire 1 :? \ULA|Mux9~1_combout\ $end
$var wire 1 ;? \BancoReg|Mux41~3_combout\ $end
$var wire 1 <? \MemDados|ram~92feeder_combout\ $end
$var wire 1 =? \MemDados|ram~92_q\ $end
$var wire 1 >? \MemDados|ram~60_q\ $end
$var wire 1 ?? \MemDados|ram~1538_combout\ $end
$var wire 1 @? \MemDados|ram~156_q\ $end
$var wire 1 A? \MemDados|ram~1811_combout\ $end
$var wire 1 B? \MemDados|ram~124_q\ $end
$var wire 1 C? \MemDados|ram~1539_combout\ $end
$var wire 1 D? \MemDados|ram~188_q\ $end
$var wire 1 E? \MemDados|ram~252_q\ $end
$var wire 1 F? \MemDados|ram~1536_combout\ $end
$var wire 1 G? \MemDados|ram~220feeder_combout\ $end
$var wire 1 H? \MemDados|ram~220_q\ $end
$var wire 1 I? \MemDados|ram~284feeder_combout\ $end
$var wire 1 J? \MemDados|ram~284_q\ $end
$var wire 1 K? \MemDados|ram~1537_combout\ $end
$var wire 1 L? \MemDados|ram~1540_combout\ $end
$var wire 1 M? \MemDados|ram~412feeder_combout\ $end
$var wire 1 N? \MemDados|ram~412_q\ $end
$var wire 1 O? \MemDados|ram~380_q\ $end
$var wire 1 P? \MemDados|ram~348feeder_combout\ $end
$var wire 1 Q? \MemDados|ram~348_q\ $end
$var wire 1 R? \MemDados|ram~316_q\ $end
$var wire 1 S? \MemDados|ram~1534_combout\ $end
$var wire 1 T? \MemDados|ram~1535_combout\ $end
$var wire 1 U? \MemDados|ram~476feeder_combout\ $end
$var wire 1 V? \MemDados|ram~476_q\ $end
$var wire 1 W? \MemDados|ram~540_q\ $end
$var wire 1 X? \MemDados|ram~508_q\ $end
$var wire 1 Y? \MemDados|ram~444_q\ $end
$var wire 1 Z? \MemDados|ram~1541_combout\ $end
$var wire 1 [? \MemDados|ram~1542_combout\ $end
$var wire 1 \? \MemDados|ram~1543_combout\ $end
$var wire 1 ]? \MemDados|ram~1020feeder_combout\ $end
$var wire 1 ^? \MemDados|ram~1020_q\ $end
$var wire 1 _? \MemDados|ram~892feeder_combout\ $end
$var wire 1 `? \MemDados|ram~892_q\ $end
$var wire 1 a? \MemDados|ram~636_q\ $end
$var wire 1 b? \MemDados|ram~1524_combout\ $end
$var wire 1 c? \MemDados|ram~764_q\ $end
$var wire 1 d? \MemDados|ram~1525_combout\ $end
$var wire 1 e? \MemDados|ram~700feeder_combout\ $end
$var wire 1 f? \MemDados|ram~700_q\ $end
$var wire 1 g? \MemDados|ram~956_q\ $end
$var wire 1 h? \MemDados|ram~828_q\ $end
$var wire 1 i? \MemDados|ram~572_q\ $end
$var wire 1 j? \MemDados|ram~1528_combout\ $end
$var wire 1 k? \MemDados|ram~1529_combout\ $end
$var wire 1 l? \MemDados|ram~860feeder_combout\ $end
$var wire 1 m? \MemDados|ram~860_q\ $end
$var wire 1 n? \MemDados|ram~988_q\ $end
$var wire 1 o? \MemDados|ram~732feeder_combout\ $end
$var wire 1 p? \MemDados|ram~732_q\ $end
$var wire 1 q? \MemDados|ram~604_q\ $end
$var wire 1 r? \MemDados|ram~1526_combout\ $end
$var wire 1 s? \MemDados|ram~1527_combout\ $end
$var wire 1 t? \MemDados|ram~1530_combout\ $end
$var wire 1 u? \MemDados|ram~924feeder_combout\ $end
$var wire 1 v? \MemDados|ram~924_q\ $end
$var wire 1 w? \MemDados|ram~1052_q\ $end
$var wire 1 x? \MemDados|ram~796feeder_combout\ $end
$var wire 1 y? \MemDados|ram~796_q\ $end
$var wire 1 z? \MemDados|ram~668_q\ $end
$var wire 1 {? \MemDados|ram~1531_combout\ $end
$var wire 1 |? \MemDados|ram~1532_combout\ $end
$var wire 1 }? \MemDados|ram~1533_combout\ $end
$var wire 1 ~? \MemDados|ram~1544_combout\ $end
$var wire 1 !@ \MuxULAMem|C[22]~22_combout\ $end
$var wire 1 "@ \BancoReg|ram[5][22]~q\ $end
$var wire 1 #@ \BancoReg|Mux41~2_combout\ $end
$var wire 1 $@ \muxRtImm|C[22]~99_combout\ $end
$var wire 1 %@ \ULA|Add1~46\ $end
$var wire 1 &@ \ULA|Add1~47_combout\ $end
$var wire 1 '@ \BancoReg|Mux8~0_combout\ $end
$var wire 1 (@ \BancoReg|ram[4][23]~q\ $end
$var wire 1 )@ \BancoReg|Mux8~1_combout\ $end
$var wire 1 *@ \ULA|Add0~46\ $end
$var wire 1 +@ \ULA|Add0~47_combout\ $end
$var wire 1 ,@ \ULA|tempAdd[22]~45\ $end
$var wire 1 -@ \ULA|tempAdd[23]~46_combout\ $end
$var wire 1 .@ \ULA|Mux8~0_combout\ $end
$var wire 1 /@ \ULA|Mux8~1_combout\ $end
$var wire 1 0@ \MuxULAMem|C[23]~23_combout\ $end
$var wire 1 1@ \BancoReg|ram[0][23]~q\ $end
$var wire 1 2@ \BancoReg|ram[5][23]~q\ $end
$var wire 1 3@ \BancoReg|Mux40~2_combout\ $end
$var wire 1 4@ \muxRtImm|C[23]~98_combout\ $end
$var wire 1 5@ \ULA|Add1~48\ $end
$var wire 1 6@ \ULA|Add1~49_combout\ $end
$var wire 1 7@ \ULA|Add0~48\ $end
$var wire 1 8@ \ULA|Add0~49_combout\ $end
$var wire 1 9@ \ULA|tempAdd[23]~47\ $end
$var wire 1 :@ \ULA|tempAdd[24]~48_combout\ $end
$var wire 1 ;@ \ULA|Mux7~0_combout\ $end
$var wire 1 <@ \ULA|Mux7~1_combout\ $end
$var wire 1 =@ \MuxULAMem|C[24]~24_combout\ $end
$var wire 1 >@ \BancoReg|ram[0][24]~q\ $end
$var wire 1 ?@ \BancoReg|Mux7~0_combout\ $end
$var wire 1 @@ \BancoReg|ram[4][24]~q\ $end
$var wire 1 A@ \BancoReg|Mux7~1_combout\ $end
$var wire 1 B@ \ULA|Add0~50\ $end
$var wire 1 C@ \ULA|Add0~51_combout\ $end
$var wire 1 D@ \muxRtImm|C[25]~96_combout\ $end
$var wire 1 E@ \ULA|Add1~50\ $end
$var wire 1 F@ \ULA|Add1~51_combout\ $end
$var wire 1 G@ \ULA|tempAdd[24]~49\ $end
$var wire 1 H@ \ULA|tempAdd[25]~50_combout\ $end
$var wire 1 I@ \ULA|Mux6~0_combout\ $end
$var wire 1 J@ \ULA|Mux6~1_combout\ $end
$var wire 1 K@ \MuxULAMem|C[25]~25_combout\ $end
$var wire 1 L@ \BancoReg|ram[4][25]~q\ $end
$var wire 1 M@ \BancoReg|Mux6~0_combout\ $end
$var wire 1 N@ \BancoReg|Mux6~1_combout\ $end
$var wire 1 O@ \ULA|Add0~52\ $end
$var wire 1 P@ \ULA|Add0~53_combout\ $end
$var wire 1 Q@ \muxRtImm|C[26]~95_combout\ $end
$var wire 1 R@ \ULA|Add1~52\ $end
$var wire 1 S@ \ULA|Add1~53_combout\ $end
$var wire 1 T@ \ULA|tempAdd[25]~51\ $end
$var wire 1 U@ \ULA|tempAdd[26]~52_combout\ $end
$var wire 1 V@ \ULA|Mux5~0_combout\ $end
$var wire 1 W@ \ULA|Mux5~1_combout\ $end
$var wire 1 X@ \MuxULAMem|C[26]~26_combout\ $end
$var wire 1 Y@ \BancoReg|ram[0][26]~q\ $end
$var wire 1 Z@ \BancoReg|Mux5~0_combout\ $end
$var wire 1 [@ \BancoReg|ram[4][26]~q\ $end
$var wire 1 \@ \BancoReg|Mux5~1_combout\ $end
$var wire 1 ]@ \ULA|Add0~54\ $end
$var wire 1 ^@ \ULA|Add0~55_combout\ $end
$var wire 1 _@ \muxRtImm|C[27]~94_combout\ $end
$var wire 1 `@ \ULA|Add1~54\ $end
$var wire 1 a@ \ULA|Add1~55_combout\ $end
$var wire 1 b@ \ULA|tempAdd[26]~53\ $end
$var wire 1 c@ \ULA|tempAdd[27]~54_combout\ $end
$var wire 1 d@ \ULA|Mux4~0_combout\ $end
$var wire 1 e@ \ULA|Mux4~1_combout\ $end
$var wire 1 f@ \MuxULAMem|C[27]~27_combout\ $end
$var wire 1 g@ \BancoReg|ram[0][27]~q\ $end
$var wire 1 h@ \BancoReg|Mux4~0_combout\ $end
$var wire 1 i@ \BancoReg|ram[4][27]~q\ $end
$var wire 1 j@ \BancoReg|Mux4~1_combout\ $end
$var wire 1 k@ \ULA|Add0~56\ $end
$var wire 1 l@ \ULA|Add0~57_combout\ $end
$var wire 1 m@ \BancoReg|ram[5][28]~q\ $end
$var wire 1 n@ \BancoReg|Mux35~2_combout\ $end
$var wire 1 o@ \muxRtImm|C[28]~93_combout\ $end
$var wire 1 p@ \ULA|Add1~56\ $end
$var wire 1 q@ \ULA|Add1~57_combout\ $end
$var wire 1 r@ \ULA|Mux3~0_combout\ $end
$var wire 1 s@ \ULA|tempAdd[27]~55\ $end
$var wire 1 t@ \ULA|tempAdd[28]~56_combout\ $end
$var wire 1 u@ \ULA|Mux3~1_combout\ $end
$var wire 1 v@ \BancoReg|Mux35~3_combout\ $end
$var wire 1 w@ \MemDados|ram~130feeder_combout\ $end
$var wire 1 x@ \MemDados|ram~130_q\ $end
$var wire 1 y@ \MemDados|ram~162_q\ $end
$var wire 1 z@ \MemDados|ram~98feeder_combout\ $end
$var wire 1 {@ \MemDados|ram~98_q\ $end
$var wire 1 |@ \MemDados|ram~66_q\ $end
$var wire 1 }@ \MemDados|ram~1664_combout\ $end
$var wire 1 ~@ \MemDados|ram~1665_combout\ $end
$var wire 1 !A \MemDados|ram~226feeder_combout\ $end
$var wire 1 "A \MemDados|ram~226_q\ $end
$var wire 1 #A \MemDados|ram~290_q\ $end
$var wire 1 $A \MemDados|ram~258feeder_combout\ $end
$var wire 1 %A \MemDados|ram~258_q\ $end
$var wire 1 &A \MemDados|ram~194_q\ $end
$var wire 1 'A \MemDados|ram~1662_combout\ $end
$var wire 1 (A \MemDados|ram~1663_combout\ $end
$var wire 1 )A \MemDados|ram~1666_combout\ $end
$var wire 1 *A \MemDados|ram~418feeder_combout\ $end
$var wire 1 +A \MemDados|ram~418_q\ $end
$var wire 1 ,A \MemDados|ram~386_q\ $end
$var wire 1 -A \MemDados|ram~354feeder_combout\ $end
$var wire 1 .A \MemDados|ram~354_q\ $end
$var wire 1 /A \MemDados|ram~322_q\ $end
$var wire 1 0A \MemDados|ram~1660_combout\ $end
$var wire 1 1A \MemDados|ram~1661_combout\ $end
$var wire 1 2A \MemDados|ram~482feeder_combout\ $end
$var wire 1 3A \MemDados|ram~482_q\ $end
$var wire 1 4A \MemDados|ram~514feeder_combout\ $end
$var wire 1 5A \MemDados|ram~514_q\ $end
$var wire 1 6A \MemDados|ram~450_q\ $end
$var wire 1 7A \MemDados|ram~1667_combout\ $end
$var wire 1 8A \MemDados|ram~546_q\ $end
$var wire 1 9A \MemDados|ram~1668_combout\ $end
$var wire 1 :A \MemDados|ram~1669_combout\ $end
$var wire 1 ;A \MemDados|ram~930feeder_combout\ $end
$var wire 1 <A \MemDados|ram~930_q\ $end
$var wire 1 =A \MemDados|ram~1058_q\ $end
$var wire 1 >A \MemDados|ram~802feeder_combout\ $end
$var wire 1 ?A \MemDados|ram~802_q\ $end
$var wire 1 @A \MemDados|ram~674feeder_combout\ $end
$var wire 1 AA \MemDados|ram~674_q\ $end
$var wire 1 BA \MemDados|ram~1657_combout\ $end
$var wire 1 CA \MemDados|ram~1658_combout\ $end
$var wire 1 DA \MemDados|ram~1026feeder_combout\ $end
$var wire 1 EA \MemDados|ram~1026_q\ $end
$var wire 1 FA \MemDados|ram~770_q\ $end
$var wire 1 GA \MemDados|ram~898feeder_combout\ $end
$var wire 1 HA \MemDados|ram~898_q\ $end
$var wire 1 IA \MemDados|ram~642_q\ $end
$var wire 1 JA \MemDados|ram~1650_combout\ $end
$var wire 1 KA \MemDados|ram~1651_combout\ $end
$var wire 1 LA \MemDados|ram~706feeder_combout\ $end
$var wire 1 MA \MemDados|ram~706_q\ $end
$var wire 1 NA \MemDados|ram~834feeder_combout\ $end
$var wire 1 OA \MemDados|ram~834_q\ $end
$var wire 1 PA \MemDados|ram~578_q\ $end
$var wire 1 QA \MemDados|ram~1654_combout\ $end
$var wire 1 RA \MemDados|ram~962_q\ $end
$var wire 1 SA \MemDados|ram~1655_combout\ $end
$var wire 1 TA \MemDados|ram~866feeder_combout\ $end
$var wire 1 UA \MemDados|ram~866_q\ $end
$var wire 1 VA \MemDados|ram~994_q\ $end
$var wire 1 WA \MemDados|ram~738feeder_combout\ $end
$var wire 1 XA \MemDados|ram~738_q\ $end
$var wire 1 YA \MemDados|ram~610_q\ $end
$var wire 1 ZA \MemDados|ram~1652_combout\ $end
$var wire 1 [A \MemDados|ram~1653_combout\ $end
$var wire 1 \A \MemDados|ram~1656_combout\ $end
$var wire 1 ]A \MemDados|ram~1659_combout\ $end
$var wire 1 ^A \MemDados|ram~1670_combout\ $end
$var wire 1 _A \MuxULAMem|C[28]~28_combout\ $end
$var wire 1 `A \BancoReg|ram[0][28]~q\ $end
$var wire 1 aA \BancoReg|Mux3~0_combout\ $end
$var wire 1 bA \BancoReg|ram[4][28]~q\ $end
$var wire 1 cA \BancoReg|Mux3~1_combout\ $end
$var wire 1 dA \ULA|Add0~58\ $end
$var wire 1 eA \ULA|Add0~59_combout\ $end
$var wire 1 fA \ULA|Add1~58\ $end
$var wire 1 gA \ULA|Add1~59_combout\ $end
$var wire 1 hA \ULA|Mux2~0_combout\ $end
$var wire 1 iA \ULA|tempAdd[28]~57\ $end
$var wire 1 jA \ULA|tempAdd[29]~58_combout\ $end
$var wire 1 kA \ULA|Mux2~1_combout\ $end
$var wire 1 lA \BancoReg|Mux34~3_combout\ $end
$var wire 1 mA \MemDados|ram~515feeder_combout\ $end
$var wire 1 nA \MemDados|ram~515_q\ $end
$var wire 1 oA \MemDados|ram~547_q\ $end
$var wire 1 pA \MemDados|ram~483feeder_combout\ $end
$var wire 1 qA \MemDados|ram~483_q\ $end
$var wire 1 rA \MemDados|ram~451_q\ $end
$var wire 1 sA \MemDados|ram~1688_combout\ $end
$var wire 1 tA \MemDados|ram~1689_combout\ $end
$var wire 1 uA \MemDados|ram~355feeder_combout\ $end
$var wire 1 vA \MemDados|ram~355_q\ $end
$var wire 1 wA \MemDados|ram~419_q\ $end
$var wire 1 xA \MemDados|ram~387feeder_combout\ $end
$var wire 1 yA \MemDados|ram~387_q\ $end
$var wire 1 zA \MemDados|ram~323_q\ $end
$var wire 1 {A \MemDados|ram~1683_combout\ $end
$var wire 1 |A \MemDados|ram~1684_combout\ $end
$var wire 1 }A \MemDados|ram~163_q\ $end
$var wire 1 ~A \MemDados|ram~99feeder_combout\ $end
$var wire 1 !B \MemDados|ram~99_q\ $end
$var wire 1 "B \MemDados|ram~1817_combout\ $end
$var wire 1 #B \MemDados|ram~131_q\ $end
$var wire 1 $B \MemDados|ram~67_q\ $end
$var wire 1 %B \MemDados|ram~1685_combout\ $end
$var wire 1 &B \MemDados|ram~1686_combout\ $end
$var wire 1 'B \MemDados|ram~1687_combout\ $end
$var wire 1 (B \MemDados|ram~291feeder_combout\ $end
$var wire 1 )B \MemDados|ram~291_q\ $end
$var wire 1 *B \MemDados|ram~259_q\ $end
$var wire 1 +B \MemDados|ram~227feeder_combout\ $end
$var wire 1 ,B \MemDados|ram~227_q\ $end
$var wire 1 -B \MemDados|ram~195_q\ $end
$var wire 1 .B \MemDados|ram~1681_combout\ $end
$var wire 1 /B \MemDados|ram~1682_combout\ $end
$var wire 1 0B \MemDados|ram~1690_combout\ $end
$var wire 1 1B \MemDados|ram~1027feeder_combout\ $end
$var wire 1 2B \MemDados|ram~1027_q\ $end
$var wire 1 3B \MemDados|ram~771feeder_combout\ $end
$var wire 1 4B \MemDados|ram~771_q\ $end
$var wire 1 5B \MemDados|ram~643feeder_combout\ $end
$var wire 1 6B \MemDados|ram~643_q\ $end
$var wire 1 7B \MemDados|ram~1673_combout\ $end
$var wire 1 8B \MemDados|ram~899feeder_combout\ $end
$var wire 1 9B \MemDados|ram~899_q\ $end
$var wire 1 :B \MemDados|ram~1674_combout\ $end
$var wire 1 ;B \MemDados|ram~835_q\ $end
$var wire 1 <B \MemDados|ram~963_q\ $end
$var wire 1 =B \MemDados|ram~707feeder_combout\ $end
$var wire 1 >B \MemDados|ram~707_q\ $end
$var wire 1 ?B \MemDados|ram~579_q\ $end
$var wire 1 @B \MemDados|ram~1675_combout\ $end
$var wire 1 AB \MemDados|ram~1676_combout\ $end
$var wire 1 BB \MemDados|ram~1677_combout\ $end
$var wire 1 CB \MemDados|ram~803feeder_combout\ $end
$var wire 1 DB \MemDados|ram~803_q\ $end
$var wire 1 EB \MemDados|ram~1059_q\ $end
$var wire 1 FB \MemDados|ram~931feeder_combout\ $end
$var wire 1 GB \MemDados|ram~931_q\ $end
$var wire 1 HB \MemDados|ram~675_q\ $end
$var wire 1 IB \MemDados|ram~1678_combout\ $end
$var wire 1 JB \MemDados|ram~1679_combout\ $end
$var wire 1 KB \MemDados|ram~739feeder_combout\ $end
$var wire 1 LB \MemDados|ram~739_q\ $end
$var wire 1 MB \MemDados|ram~995feeder_combout\ $end
$var wire 1 NB \MemDados|ram~995_q\ $end
$var wire 1 OB \MemDados|ram~867feeder_combout\ $end
$var wire 1 PB \MemDados|ram~867_q\ $end
$var wire 1 QB \MemDados|ram~611feeder_combout\ $end
$var wire 1 RB \MemDados|ram~611_q\ $end
$var wire 1 SB \MemDados|ram~1671_combout\ $end
$var wire 1 TB \MemDados|ram~1672_combout\ $end
$var wire 1 UB \MemDados|ram~1680_combout\ $end
$var wire 1 VB \MemDados|ram~1691_combout\ $end
$var wire 1 WB \MuxULAMem|C[29]~29_combout\ $end
$var wire 1 XB \BancoReg|ram[0][29]~q\ $end
$var wire 1 YB \BancoReg|ram[5][29]~feeder_combout\ $end
$var wire 1 ZB \BancoReg|ram[5][29]~q\ $end
$var wire 1 [B \BancoReg|Mux34~2_combout\ $end
$var wire 1 \B \muxRtImm|C[29]~92_combout\ $end
$var wire 1 ]B \ULA|Add1~60\ $end
$var wire 1 ^B \ULA|Add1~61_combout\ $end
$var wire 1 _B \BancoReg|Mux1~0_combout\ $end
$var wire 1 `B \BancoReg|ram[4][30]~q\ $end
$var wire 1 aB \BancoReg|Mux1~1_combout\ $end
$var wire 1 bB \ULA|Add0~60\ $end
$var wire 1 cB \ULA|Add0~61_combout\ $end
$var wire 1 dB \ULA|Mux1~0_combout\ $end
$var wire 1 eB \ULA|tempAdd[29]~59\ $end
$var wire 1 fB \ULA|tempAdd[30]~60_combout\ $end
$var wire 1 gB \ULA|Mux1~1_combout\ $end
$var wire 1 hB \MuxULAMem|C[30]~30_combout\ $end
$var wire 1 iB \BancoReg|ram[0][30]~q\ $end
$var wire 1 jB \BancoReg|ram[5][30]~q\ $end
$var wire 1 kB \BancoReg|Mux33~2_combout\ $end
$var wire 1 lB \muxRtImm|C[30]~91_combout\ $end
$var wire 1 mB \ULA|Add1~62\ $end
$var wire 1 nB \ULA|Add1~63_combout\ $end
$var wire 1 oB \ULA|Mux0~0_combout\ $end
$var wire 1 pB \ULA|tempAdd[30]~61\ $end
$var wire 1 qB \ULA|tempAdd[32]~62_combout\ $end
$var wire 1 rB \ULA|Mux0~1_combout\ $end
$var wire 1 sB \BancoReg|Mux32~3_combout\ $end
$var wire 1 tB \MemDados|ram~901feeder_combout\ $end
$var wire 1 uB \MemDados|ram~901_q\ $end
$var wire 1 vB \MemDados|ram~1029_q\ $end
$var wire 1 wB \MemDados|ram~773feeder_combout\ $end
$var wire 1 xB \MemDados|ram~773_q\ $end
$var wire 1 yB \MemDados|ram~645_q\ $end
$var wire 1 zB \MemDados|ram~1715_combout\ $end
$var wire 1 {B \MemDados|ram~1716_combout\ $end
$var wire 1 |B \MemDados|ram~965feeder_combout\ $end
$var wire 1 }B \MemDados|ram~965_q\ $end
$var wire 1 ~B \MemDados|ram~837_q\ $end
$var wire 1 !C \MemDados|ram~709feeder_combout\ $end
$var wire 1 "C \MemDados|ram~709_q\ $end
$var wire 1 #C \MemDados|ram~581feeder_combout\ $end
$var wire 1 $C \MemDados|ram~581_q\ $end
$var wire 1 %C \MemDados|ram~1717_combout\ $end
$var wire 1 &C \MemDados|ram~1718_combout\ $end
$var wire 1 'C \MemDados|ram~1719_combout\ $end
$var wire 1 (C \MemDados|ram~997feeder_combout\ $end
$var wire 1 )C \MemDados|ram~997_q\ $end
$var wire 1 *C \MemDados|ram~741_q\ $end
$var wire 1 +C \MemDados|ram~869feeder_combout\ $end
$var wire 1 ,C \MemDados|ram~869_q\ $end
$var wire 1 -C \MemDados|ram~613_q\ $end
$var wire 1 .C \MemDados|ram~1713_combout\ $end
$var wire 1 /C \MemDados|ram~1714_combout\ $end
$var wire 1 0C \MemDados|ram~805feeder_combout\ $end
$var wire 1 1C \MemDados|ram~805_q\ $end
$var wire 1 2C \MemDados|ram~1061_q\ $end
$var wire 1 3C \MemDados|ram~933feeder_combout\ $end
$var wire 1 4C \MemDados|ram~933_q\ $end
$var wire 1 5C \MemDados|ram~677_q\ $end
$var wire 1 6C \MemDados|ram~1720_combout\ $end
$var wire 1 7C \MemDados|ram~1721_combout\ $end
$var wire 1 8C \MemDados|ram~1722_combout\ $end
$var wire 1 9C \MemDados|ram~293feeder_combout\ $end
$var wire 1 :C \MemDados|ram~293_q\ $end
$var wire 1 ;C \MemDados|ram~261_q\ $end
$var wire 1 <C \MemDados|ram~229feeder_combout\ $end
$var wire 1 =C \MemDados|ram~229_q\ $end
$var wire 1 >C \MemDados|ram~197_q\ $end
$var wire 1 ?C \MemDados|ram~1723_combout\ $end
$var wire 1 @C \MemDados|ram~1724_combout\ $end
$var wire 1 AC \MemDados|ram~357feeder_combout\ $end
$var wire 1 BC \MemDados|ram~357_q\ $end
$var wire 1 CC \MemDados|ram~421_q\ $end
$var wire 1 DC \MemDados|ram~389feeder_combout\ $end
$var wire 1 EC \MemDados|ram~389_q\ $end
$var wire 1 FC \MemDados|ram~325_q\ $end
$var wire 1 GC \MemDados|ram~1725_combout\ $end
$var wire 1 HC \MemDados|ram~1726_combout\ $end
$var wire 1 IC \MemDados|ram~1818_combout\ $end
$var wire 1 JC \MemDados|ram~101_q\ $end
$var wire 1 KC \MemDados|ram~165_q\ $end
$var wire 1 LC \MemDados|ram~1819_combout\ $end
$var wire 1 MC \MemDados|ram~133_q\ $end
$var wire 1 NC \MemDados|ram~69_q\ $end
$var wire 1 OC \MemDados|ram~1727_combout\ $end
$var wire 1 PC \MemDados|ram~1728_combout\ $end
$var wire 1 QC \MemDados|ram~1729_combout\ $end
$var wire 1 RC \MemDados|ram~517feeder_combout\ $end
$var wire 1 SC \MemDados|ram~517_q\ $end
$var wire 1 TC \MemDados|ram~549_q\ $end
$var wire 1 UC \MemDados|ram~485feeder_combout\ $end
$var wire 1 VC \MemDados|ram~485_q\ $end
$var wire 1 WC \MemDados|ram~453_q\ $end
$var wire 1 XC \MemDados|ram~1730_combout\ $end
$var wire 1 YC \MemDados|ram~1731_combout\ $end
$var wire 1 ZC \MemDados|ram~1732_combout\ $end
$var wire 1 [C \MemDados|ram~1733_combout\ $end
$var wire 1 \C \MuxULAMem|C[31]~31_combout\ $end
$var wire 1 ]C \BancoReg|ram[4][31]~q\ $end
$var wire 1 ^C \BancoReg|Mux0~0_combout\ $end
$var wire 1 _C \BancoReg|Mux0~1_combout\ $end
$var wire 1 `C \ULA|Add0~62\ $end
$var wire 1 aC \ULA|Add0~63_combout\ $end
$var wire 1 bC \ULA|Mux31~0_combout\ $end
$var wire 1 cC \ULA|Mux31~2_combout\ $end
$var wire 1 dC \MemDados|ram~1748_combout\ $end
$var wire 1 eC \MemDados|ram~1778_combout\ $end
$var wire 1 fC \MemDados|ram~456_q\ $end
$var wire 1 gC \MemDados|ram~520_q\ $end
$var wire 1 hC \MemDados|ram~488feeder_combout\ $end
$var wire 1 iC \MemDados|ram~488_q\ $end
$var wire 1 jC \MemDados|ram~424_q\ $end
$var wire 1 kC \MemDados|ram~1121_combout\ $end
$var wire 1 lC \MemDados|ram~1122_combout\ $end
$var wire 1 mC \MemDados|ram~104feeder_combout\ $end
$var wire 1 nC \MemDados|ram~104_q\ $end
$var wire 1 oC \MemDados|ram~136_q\ $end
$var wire 1 pC \MemDados|ram~72feeder_combout\ $end
$var wire 1 qC \MemDados|ram~72_q\ $end
$var wire 1 rC \MemDados|ram~40_q\ $end
$var wire 1 sC \MemDados|ram~1118_combout\ $end
$var wire 1 tC \MemDados|ram~1119_combout\ $end
$var wire 1 uC \MemDados|ram~264_q\ $end
$var wire 1 vC \MemDados|ram~1789_combout\ $end
$var wire 1 wC \MemDados|ram~200_q\ $end
$var wire 1 xC \MemDados|ram~1790_combout\ $end
$var wire 1 yC \MemDados|ram~168_q\ $end
$var wire 1 zC \MemDados|ram~232feeder_combout\ $end
$var wire 1 {C \MemDados|ram~232_q\ $end
$var wire 1 |C \MemDados|ram~1116_combout\ $end
$var wire 1 }C \MemDados|ram~1117_combout\ $end
$var wire 1 ~C \MemDados|ram~1120_combout\ $end
$var wire 1 !D \MemDados|ram~392feeder_combout\ $end
$var wire 1 "D \MemDados|ram~392_q\ $end
$var wire 1 #D \MemDados|ram~360_q\ $end
$var wire 1 $D \MemDados|ram~1788_combout\ $end
$var wire 1 %D \MemDados|ram~296_q\ $end
$var wire 1 &D \MemDados|ram~328_q\ $end
$var wire 1 'D \MemDados|ram~1114_combout\ $end
$var wire 1 (D \MemDados|ram~1115_combout\ $end
$var wire 1 )D \MemDados|ram~1123_combout\ $end
$var wire 1 *D \MemDados|ram~904feeder_combout\ $end
$var wire 1 +D \MemDados|ram~904_q\ $end
$var wire 1 ,D \MemDados|ram~1032_q\ $end
$var wire 1 -D \MemDados|ram~776feeder_combout\ $end
$var wire 1 .D \MemDados|ram~776_q\ $end
$var wire 1 /D \MemDados|ram~648_q\ $end
$var wire 1 0D \MemDados|ram~1111_combout\ $end
$var wire 1 1D \MemDados|ram~1112_combout\ $end
$var wire 1 2D \MemDados|ram~840feeder_combout\ $end
$var wire 1 3D \MemDados|ram~840_q\ $end
$var wire 1 4D \MemDados|ram~968_q\ $end
$var wire 1 5D \MemDados|ram~712feeder_combout\ $end
$var wire 1 6D \MemDados|ram~712_q\ $end
$var wire 1 7D \MemDados|ram~584feeder_combout\ $end
$var wire 1 8D \MemDados|ram~584_q\ $end
$var wire 1 9D \MemDados|ram~1106_combout\ $end
$var wire 1 :D \MemDados|ram~1107_combout\ $end
$var wire 1 ;D \MemDados|ram~680feeder_combout\ $end
$var wire 1 <D \MemDados|ram~680_q\ $end
$var wire 1 =D \MemDados|ram~808feeder_combout\ $end
$var wire 1 >D \MemDados|ram~808_q\ $end
$var wire 1 ?D \MemDados|ram~552_q\ $end
$var wire 1 @D \MemDados|ram~1108_combout\ $end
$var wire 1 AD \MemDados|ram~936_q\ $end
$var wire 1 BD \MemDados|ram~1109_combout\ $end
$var wire 1 CD \MemDados|ram~1110_combout\ $end
$var wire 1 DD \MemDados|ram~1000feeder_combout\ $end
$var wire 1 ED \MemDados|ram~1000_q\ $end
$var wire 1 FD \MemDados|ram~744_q\ $end
$var wire 1 GD \MemDados|ram~872feeder_combout\ $end
$var wire 1 HD \MemDados|ram~872_q\ $end
$var wire 1 ID \MemDados|ram~616_q\ $end
$var wire 1 JD \MemDados|ram~1104_combout\ $end
$var wire 1 KD \MemDados|ram~1105_combout\ $end
$var wire 1 LD \MemDados|ram~1113_combout\ $end
$var wire 1 MD \MemDados|ram~1124_combout\ $end
$var wire 1 ND \MuxULAMem|C[2]~2_combout\ $end
$var wire 1 OD \BancoReg|ram[5][2]~q\ $end
$var wire 1 PD \BancoReg|Mux61~0_combout\ $end
$var wire 1 QD \BancoReg|Mux61~1_combout\ $end
$var wire 1 RD \muxRtImm|C[2]~114_combout\ $end
$var wire 1 SD \ULA|Add1~5_combout\ $end
$var wire 1 TD \ULA|Mux29~0_combout\ $end
$var wire 1 UD \ULA|tempAdd[2]~4_combout\ $end
$var wire 1 VD \ULA|Mux29~1_combout\ $end
$var wire 1 WD \MemDados|ram~1756_combout\ $end
$var wire 1 XD \MemDados|ram~1757_combout\ $end
$var wire 1 YD \MemDados|ram~937_q\ $end
$var wire 1 ZD \MemDados|ram~809feeder_combout\ $end
$var wire 1 [D \MemDados|ram~809_q\ $end
$var wire 1 \D \MemDados|ram~681feeder_combout\ $end
$var wire 1 ]D \MemDados|ram~681_q\ $end
$var wire 1 ^D \MemDados|ram~553_q\ $end
$var wire 1 _D \MemDados|ram~1129_combout\ $end
$var wire 1 `D \MemDados|ram~1130_combout\ $end
$var wire 1 aD \MemDados|ram~873feeder_combout\ $end
$var wire 1 bD \MemDados|ram~873_q\ $end
$var wire 1 cD \MemDados|ram~1001_q\ $end
$var wire 1 dD \MemDados|ram~745feeder_combout\ $end
$var wire 1 eD \MemDados|ram~745_q\ $end
$var wire 1 fD \MemDados|ram~617_q\ $end
$var wire 1 gD \MemDados|ram~1127_combout\ $end
$var wire 1 hD \MemDados|ram~1128_combout\ $end
$var wire 1 iD \MemDados|ram~1131_combout\ $end
$var wire 1 jD \MemDados|ram~777feeder_combout\ $end
$var wire 1 kD \MemDados|ram~777_q\ $end
$var wire 1 lD \MemDados|ram~1033_q\ $end
$var wire 1 mD \MemDados|ram~649feeder_combout\ $end
$var wire 1 nD \MemDados|ram~649_q\ $end
$var wire 1 oD \MemDados|ram~905_q\ $end
$var wire 1 pD \MemDados|ram~1132_combout\ $end
$var wire 1 qD \MemDados|ram~1133_combout\ $end
$var wire 1 rD \MemDados|ram~969_q\ $end
$var wire 1 sD \MemDados|ram~713_q\ $end
$var wire 1 tD \MemDados|ram~841feeder_combout\ $end
$var wire 1 uD \MemDados|ram~841_q\ $end
$var wire 1 vD \MemDados|ram~585_q\ $end
$var wire 1 wD \MemDados|ram~1125_combout\ $end
$var wire 1 xD \MemDados|ram~1126_combout\ $end
$var wire 1 yD \MemDados|ram~1134_combout\ $end
$var wire 1 zD \MemDados|ram~1792_combout\ $end
$var wire 1 {D \MemDados|ram~265_q\ $end
$var wire 1 |D \MemDados|ram~233_q\ $end
$var wire 1 }D \MemDados|ram~1791_combout\ $end
$var wire 1 ~D \MemDados|ram~201_q\ $end
$var wire 1 !E \MemDados|ram~169_q\ $end
$var wire 1 "E \MemDados|ram~1135_combout\ $end
$var wire 1 #E \MemDados|ram~1136_combout\ $end
$var wire 1 $E \MemDados|ram~489feeder_combout\ $end
$var wire 1 %E \MemDados|ram~489_q\ $end
$var wire 1 &E \MemDados|ram~521_q\ $end
$var wire 1 'E \MemDados|ram~457_q\ $end
$var wire 1 (E \MemDados|ram~425_q\ $end
$var wire 1 )E \MemDados|ram~1142_combout\ $end
$var wire 1 *E \MemDados|ram~1143_combout\ $end
$var wire 1 +E \MemDados|ram~73_q\ $end
$var wire 1 ,E \MemDados|ram~137_q\ $end
$var wire 1 -E \MemDados|ram~105feeder_combout\ $end
$var wire 1 .E \MemDados|ram~105_q\ $end
$var wire 1 /E \MemDados|ram~41_q\ $end
$var wire 1 0E \MemDados|ram~1139_combout\ $end
$var wire 1 1E \MemDados|ram~1140_combout\ $end
$var wire 1 2E \MemDados|ram~329feeder_combout\ $end
$var wire 1 3E \MemDados|ram~329_q\ $end
$var wire 1 4E \MemDados|ram~393_q\ $end
$var wire 1 5E \MemDados|ram~1793_combout\ $end
$var wire 1 6E \MemDados|ram~297_q\ $end
$var wire 1 7E \MemDados|ram~361_q\ $end
$var wire 1 8E \MemDados|ram~1137_combout\ $end
$var wire 1 9E \MemDados|ram~1138_combout\ $end
$var wire 1 :E \MemDados|ram~1141_combout\ $end
$var wire 1 ;E \MemDados|ram~1144_combout\ $end
$var wire 1 <E \MemDados|ram~1145_combout\ $end
$var wire 1 =E \MuxULAMem|C[3]~3_combout\ $end
$var wire 1 >E \BancoReg|ram[4][3]~q\ $end
$var wire 1 ?E \BancoReg|Mux28~0_combout\ $end
$var wire 1 @E \InstMem|ram~40_combout\ $end
$var wire 1 AE \BancoReg|Mux28~1_combout\ $end
$var wire 1 BE \ULA|Add0~7_combout\ $end
$var wire 1 CE \ULA|Mux28~0_combout\ $end
$var wire 1 DE \ULA|tempAdd[3]~6_combout\ $end
$var wire 1 EE \ULA|Mux28~1_combout\ $end
$var wire 1 FE \BancoReg|Mux59~3_combout\ $end
$var wire 1 GE \MemDados|ram~106feeder_combout\ $end
$var wire 1 HE \MemDados|ram~106_q\ $end
$var wire 1 IE \MemDados|ram~138_q\ $end
$var wire 1 JE \MemDados|ram~74feeder_combout\ $end
$var wire 1 KE \MemDados|ram~74_q\ $end
$var wire 1 LE \MemDados|ram~42_q\ $end
$var wire 1 ME \MemDados|ram~1160_combout\ $end
$var wire 1 NE \MemDados|ram~1161_combout\ $end
$var wire 1 OE \MemDados|ram~202feeder_combout\ $end
$var wire 1 PE \MemDados|ram~202_q\ $end
$var wire 1 QE \MemDados|ram~266_q\ $end
$var wire 1 RE \MemDados|ram~234_q\ $end
$var wire 1 SE \MemDados|ram~170feeder_combout\ $end
$var wire 1 TE \MemDados|ram~170_q\ $end
$var wire 1 UE \MemDados|ram~1158_combout\ $end
$var wire 1 VE \MemDados|ram~1159_combout\ $end
$var wire 1 WE \MemDados|ram~1162_combout\ $end
$var wire 1 XE \MemDados|ram~394feeder_combout\ $end
$var wire 1 YE \MemDados|ram~394_q\ $end
$var wire 1 ZE \MemDados|ram~362_q\ $end
$var wire 1 [E \MemDados|ram~330feeder_combout\ $end
$var wire 1 \E \MemDados|ram~330_q\ $end
$var wire 1 ]E \MemDados|ram~298_q\ $end
$var wire 1 ^E \MemDados|ram~1156_combout\ $end
$var wire 1 _E \MemDados|ram~1157_combout\ $end
$var wire 1 `E \MemDados|ram~458feeder_combout\ $end
$var wire 1 aE \MemDados|ram~458_q\ $end
$var wire 1 bE \MemDados|ram~522_q\ $end
$var wire 1 cE \MemDados|ram~490feeder_combout\ $end
$var wire 1 dE \MemDados|ram~490_q\ $end
$var wire 1 eE \MemDados|ram~426_q\ $end
$var wire 1 fE \MemDados|ram~1163_combout\ $end
$var wire 1 gE \MemDados|ram~1164_combout\ $end
$var wire 1 hE \MemDados|ram~1165_combout\ $end
$var wire 1 iE \MemDados|ram~906feeder_combout\ $end
$var wire 1 jE \MemDados|ram~906_q\ $end
$var wire 1 kE \MemDados|ram~1034_q\ $end
$var wire 1 lE \MemDados|ram~778feeder_combout\ $end
$var wire 1 mE \MemDados|ram~778_q\ $end
$var wire 1 nE \MemDados|ram~650_q\ $end
$var wire 1 oE \MemDados|ram~1153_combout\ $end
$var wire 1 pE \MemDados|ram~1154_combout\ $end
$var wire 1 qE \MemDados|ram~1002feeder_combout\ $end
$var wire 1 rE \MemDados|ram~1002_q\ $end
$var wire 1 sE \MemDados|ram~746_q\ $end
$var wire 1 tE \MemDados|ram~874feeder_combout\ $end
$var wire 1 uE \MemDados|ram~874_q\ $end
$var wire 1 vE \MemDados|ram~618_q\ $end
$var wire 1 wE \MemDados|ram~1146_combout\ $end
$var wire 1 xE \MemDados|ram~1147_combout\ $end
$var wire 1 yE \MemDados|ram~842feeder_combout\ $end
$var wire 1 zE \MemDados|ram~842_q\ $end
$var wire 1 {E \MemDados|ram~970_q\ $end
$var wire 1 |E \MemDados|ram~714feeder_combout\ $end
$var wire 1 }E \MemDados|ram~714_q\ $end
$var wire 1 ~E \MemDados|ram~586_q\ $end
$var wire 1 !F \MemDados|ram~1148_combout\ $end
$var wire 1 "F \MemDados|ram~1149_combout\ $end
$var wire 1 #F \MemDados|ram~682feeder_combout\ $end
$var wire 1 $F \MemDados|ram~682_q\ $end
$var wire 1 %F \MemDados|ram~938_q\ $end
$var wire 1 &F \MemDados|ram~810feeder_combout\ $end
$var wire 1 'F \MemDados|ram~810_q\ $end
$var wire 1 (F \MemDados|ram~554_q\ $end
$var wire 1 )F \MemDados|ram~1150_combout\ $end
$var wire 1 *F \MemDados|ram~1151_combout\ $end
$var wire 1 +F \MemDados|ram~1152_combout\ $end
$var wire 1 ,F \MemDados|ram~1155_combout\ $end
$var wire 1 -F \MemDados|ram~1166_combout\ $end
$var wire 1 .F \MuxULAMem|C[4]~4_combout\ $end
$var wire 1 /F \BancoReg|ram[0][4]~feeder_combout\ $end
$var wire 1 0F \BancoReg|ram[0][4]~q\ $end
$var wire 1 1F \BancoReg|ram[5][4]~q\ $end
$var wire 1 2F \BancoReg|Mux59~2_combout\ $end
$var wire 1 3F \muxRtImm|C[4]~112_combout\ $end
$var wire 1 4F \ULA|Add1~9_combout\ $end
$var wire 1 5F \ULA|Mux27~0_combout\ $end
$var wire 1 6F \ULA|tempAdd[4]~8_combout\ $end
$var wire 1 7F \ULA|Mux27~1_combout\ $end
$var wire 1 8F \MemDados|ram~1779_combout\ $end
$var wire 1 9F \MemDados|ram~487_q\ $end
$var wire 1 :F \MemDados|ram~519feeder_combout\ $end
$var wire 1 ;F \MemDados|ram~519_q\ $end
$var wire 1 <F \MemDados|ram~455feeder_combout\ $end
$var wire 1 =F \MemDados|ram~455_q\ $end
$var wire 1 >F \MemDados|ram~423_q\ $end
$var wire 1 ?F \MemDados|ram~1100_combout\ $end
$var wire 1 @F \MemDados|ram~1101_combout\ $end
$var wire 1 AF \MemDados|ram~327feeder_combout\ $end
$var wire 1 BF \MemDados|ram~327_q\ $end
$var wire 1 CF \MemDados|ram~391_q\ $end
$var wire 1 DF \MemDados|ram~295feeder_combout\ $end
$var wire 1 EF \MemDados|ram~295_q\ $end
$var wire 1 FF \MemDados|ram~359feeder_combout\ $end
$var wire 1 GF \MemDados|ram~359_q\ $end
$var wire 1 HF \MemDados|ram~1095_combout\ $end
$var wire 1 IF \MemDados|ram~1096_combout\ $end
$var wire 1 JF \MemDados|ram~1786_combout\ $end
$var wire 1 KF \MemDados|ram~71_q\ $end
$var wire 1 LF \MemDados|ram~135_q\ $end
$var wire 1 MF \MemDados|ram~39feeder_combout\ $end
$var wire 1 NF \MemDados|ram~39_q\ $end
$var wire 1 OF \MemDados|ram~1787_combout\ $end
$var wire 1 PF \MemDados|ram~103_q\ $end
$var wire 1 QF \MemDados|ram~1097_combout\ $end
$var wire 1 RF \MemDados|ram~1098_combout\ $end
$var wire 1 SF \MemDados|ram~1099_combout\ $end
$var wire 1 TF \MemDados|ram~263feeder_combout\ $end
$var wire 1 UF \MemDados|ram~263_q\ $end
$var wire 1 VF \MemDados|ram~231_q\ $end
$var wire 1 WF \MemDados|ram~199feeder_combout\ $end
$var wire 1 XF \MemDados|ram~199_q\ $end
$var wire 1 YF \MemDados|ram~167_q\ $end
$var wire 1 ZF \MemDados|ram~1093_combout\ $end
$var wire 1 [F \MemDados|ram~1094_combout\ $end
$var wire 1 \F \MemDados|ram~1102_combout\ $end
$var wire 1 ]F \MemDados|ram~871feeder_combout\ $end
$var wire 1 ^F \MemDados|ram~871_q\ $end
$var wire 1 _F \MemDados|ram~999_q\ $end
$var wire 1 `F \MemDados|ram~743feeder_combout\ $end
$var wire 1 aF \MemDados|ram~743_q\ $end
$var wire 1 bF \MemDados|ram~615_q\ $end
$var wire 1 cF \MemDados|ram~1085_combout\ $end
$var wire 1 dF \MemDados|ram~1086_combout\ $end
$var wire 1 eF \MemDados|ram~807feeder_combout\ $end
$var wire 1 fF \MemDados|ram~807_q\ $end
$var wire 1 gF \MemDados|ram~935_q\ $end
$var wire 1 hF \MemDados|ram~679feeder_combout\ $end
$var wire 1 iF \MemDados|ram~679_q\ $end
$var wire 1 jF \MemDados|ram~551_q\ $end
$var wire 1 kF \MemDados|ram~1087_combout\ $end
$var wire 1 lF \MemDados|ram~1088_combout\ $end
$var wire 1 mF \MemDados|ram~1089_combout\ $end
$var wire 1 nF \MemDados|ram~839feeder_combout\ $end
$var wire 1 oF \MemDados|ram~839_q\ $end
$var wire 1 pF \MemDados|ram~583_q\ $end
$var wire 1 qF \MemDados|ram~1083_combout\ $end
$var wire 1 rF \MemDados|ram~711feeder_combout\ $end
$var wire 1 sF \MemDados|ram~711_q\ $end
$var wire 1 tF \MemDados|ram~967feeder_combout\ $end
$var wire 1 uF \MemDados|ram~967_q\ $end
$var wire 1 vF \MemDados|ram~1084_combout\ $end
$var wire 1 wF \MemDados|ram~903feeder_combout\ $end
$var wire 1 xF \MemDados|ram~903_q\ $end
$var wire 1 yF \MemDados|ram~647_q\ $end
$var wire 1 zF \MemDados|ram~1090_combout\ $end
$var wire 1 {F \MemDados|ram~775_q\ $end
$var wire 1 |F \MemDados|ram~1031feeder_combout\ $end
$var wire 1 }F \MemDados|ram~1031_q\ $end
$var wire 1 ~F \MemDados|ram~1091_combout\ $end
$var wire 1 !G \MemDados|ram~1092_combout\ $end
$var wire 1 "G \MemDados|ram~1103_combout\ $end
$var wire 1 #G \MuxULAMem|C[1]~1_combout\ $end
$var wire 1 $G \BancoReg|ram[4][1]~q\ $end
$var wire 1 %G \BancoReg|Mux30~1_combout\ $end
$var wire 1 &G \BancoReg|Mux30~0_combout\ $end
$var wire 1 'G \BancoReg|Mux30~2_combout\ $end
$var wire 1 (G \ULA|Add0~3_combout\ $end
$var wire 1 )G \ULA|Mux30~0_combout\ $end
$var wire 1 *G \ULA|tempAdd[1]~2_combout\ $end
$var wire 1 +G \ULA|Mux30~1_combout\ $end
$var wire 1 ,G \BancoReg|Mux63~1_combout\ $end
$var wire 1 -G \MemDados|ram~902feeder_combout\ $end
$var wire 1 .G \MemDados|ram~902_q\ $end
$var wire 1 /G \MemDados|ram~1030_q\ $end
$var wire 1 0G \MemDados|ram~774feeder_combout\ $end
$var wire 1 1G \MemDados|ram~774_q\ $end
$var wire 1 2G \MemDados|ram~646_q\ $end
$var wire 1 3G \MemDados|ram~1069_combout\ $end
$var wire 1 4G \MemDados|ram~1070_combout\ $end
$var wire 1 5G \MemDados|ram~678feeder_combout\ $end
$var wire 1 6G \MemDados|ram~678_q\ $end
$var wire 1 7G \MemDados|ram~934feeder_combout\ $end
$var wire 1 8G \MemDados|ram~934_q\ $end
$var wire 1 9G \MemDados|ram~550feeder_combout\ $end
$var wire 1 :G \MemDados|ram~550_q\ $end
$var wire 1 ;G \MemDados|ram~806feeder_combout\ $end
$var wire 1 <G \MemDados|ram~806_q\ $end
$var wire 1 =G \MemDados|ram~1066_combout\ $end
$var wire 1 >G \MemDados|ram~1067_combout\ $end
$var wire 1 ?G \MemDados|ram~838feeder_combout\ $end
$var wire 1 @G \MemDados|ram~838_q\ $end
$var wire 1 AG \MemDados|ram~966_q\ $end
$var wire 1 BG \MemDados|ram~710feeder_combout\ $end
$var wire 1 CG \MemDados|ram~710_q\ $end
$var wire 1 DG \MemDados|ram~582_q\ $end
$var wire 1 EG \MemDados|ram~1064_combout\ $end
$var wire 1 FG \MemDados|ram~1065_combout\ $end
$var wire 1 GG \MemDados|ram~1068_combout\ $end
$var wire 1 HG \MemDados|ram~998feeder_combout\ $end
$var wire 1 IG \MemDados|ram~998_q\ $end
$var wire 1 JG \MemDados|ram~742_q\ $end
$var wire 1 KG \MemDados|ram~870feeder_combout\ $end
$var wire 1 LG \MemDados|ram~870_q\ $end
$var wire 1 MG \MemDados|ram~614_q\ $end
$var wire 1 NG \MemDados|ram~1062_combout\ $end
$var wire 1 OG \MemDados|ram~1063_combout\ $end
$var wire 1 PG \MemDados|ram~1071_combout\ $end
$var wire 1 QG \MemDados|ram~486feeder_combout\ $end
$var wire 1 RG \MemDados|ram~486_q\ $end
$var wire 1 SG \MemDados|ram~422_q\ $end
$var wire 1 TG \MemDados|ram~1079_combout\ $end
$var wire 1 UG \MemDados|ram~518_q\ $end
$var wire 1 VG \MemDados|ram~454feeder_combout\ $end
$var wire 1 WG \MemDados|ram~454_q\ $end
$var wire 1 XG \MemDados|ram~1080_combout\ $end
$var wire 1 YG \MemDados|ram~1783_combout\ $end
$var wire 1 ZG \MemDados|ram~102_q\ $end
$var wire 1 [G \MemDados|ram~1785_combout\ $end
$var wire 1 \G \MemDados|ram~134_q\ $end
$var wire 1 ]G \MemDados|ram~1784_combout\ $end
$var wire 1 ^G \MemDados|ram~70_q\ $end
$var wire 1 _G \MemDados|ram~38_q\ $end
$var wire 1 `G \MemDados|ram~1076_combout\ $end
$var wire 1 aG \MemDados|ram~1077_combout\ $end
$var wire 1 bG \MemDados|ram~198feeder_combout\ $end
$var wire 1 cG \MemDados|ram~198_q\ $end
$var wire 1 dG \MemDados|ram~262_q\ $end
$var wire 1 eG \MemDados|ram~230_q\ $end
$var wire 1 fG \MemDados|ram~1782_combout\ $end
$var wire 1 gG \MemDados|ram~166_q\ $end
$var wire 1 hG \MemDados|ram~1074_combout\ $end
$var wire 1 iG \MemDados|ram~1075_combout\ $end
$var wire 1 jG \MemDados|ram~1078_combout\ $end
$var wire 1 kG \MemDados|ram~390feeder_combout\ $end
$var wire 1 lG \MemDados|ram~390_q\ $end
$var wire 1 mG \MemDados|ram~358_q\ $end
$var wire 1 nG \MemDados|ram~326feeder_combout\ $end
$var wire 1 oG \MemDados|ram~326_q\ $end
$var wire 1 pG \MemDados|ram~294_q\ $end
$var wire 1 qG \MemDados|ram~1072_combout\ $end
$var wire 1 rG \MemDados|ram~1073_combout\ $end
$var wire 1 sG \MemDados|ram~1081_combout\ $end
$var wire 1 tG \MemDados|ram~1082_combout\ $end
$var wire 1 uG \MuxULAMem|C[0]~0_combout\ $end
$var wire 1 vG \BancoReg|ram[0][0]~feeder_combout\ $end
$var wire 1 wG \BancoReg|ram[0][0]~q\ $end
$var wire 1 xG \BancoReg|Mux95~0_combout\ $end
$var wire 1 yG \BancoReg|Mux81~1_combout\ $end
$var wire 1 zG \BancoReg|Mux95~1_combout\ $end
$var wire 1 {G \BancoReg|Mux95~2_combout\ $end
$var wire 1 |G \BancoReg|Mux95~3_combout\ $end
$var wire 1 }G \BancoReg|Mux94~1_combout\ $end
$var wire 1 ~G \BancoReg|Mux94~0_combout\ $end
$var wire 1 !H \BancoReg|Mux94~2_combout\ $end
$var wire 1 "H \BancoReg|Mux93~0_combout\ $end
$var wire 1 #H \BancoReg|Mux93~1_combout\ $end
$var wire 1 $H \BancoReg|Mux93~2_combout\ $end
$var wire 1 %H \BancoReg|Mux93~3_combout\ $end
$var wire 1 &H \BancoReg|Mux92~0_combout\ $end
$var wire 1 'H \BancoReg|Mux92~1_combout\ $end
$var wire 1 (H \BancoReg|Mux92~2_combout\ $end
$var wire 1 )H \BancoReg|Mux92~3_combout\ $end
$var wire 1 *H \BancoReg|Mux91~0_combout\ $end
$var wire 1 +H \BancoReg|Mux91~1_combout\ $end
$var wire 1 ,H \BancoReg|Mux91~2_combout\ $end
$var wire 1 -H \BancoReg|Mux90~0_combout\ $end
$var wire 1 .H \BancoReg|Mux90~1_combout\ $end
$var wire 1 /H \BancoReg|Mux90~2_combout\ $end
$var wire 1 0H \BancoReg|Mux89~0_combout\ $end
$var wire 1 1H \BancoReg|Mux89~1_combout\ $end
$var wire 1 2H \BancoReg|Mux89~2_combout\ $end
$var wire 1 3H \BancoReg|Mux89~3_combout\ $end
$var wire 1 4H \BancoReg|Mux88~0_combout\ $end
$var wire 1 5H \BancoReg|Mux88~1_combout\ $end
$var wire 1 6H \BancoReg|Mux88~2_combout\ $end
$var wire 1 7H \BancoReg|Mux88~3_combout\ $end
$var wire 1 8H \BancoReg|Mux87~0_combout\ $end
$var wire 1 9H \BancoReg|Mux87~1_combout\ $end
$var wire 1 :H \BancoReg|Mux87~2_combout\ $end
$var wire 1 ;H \BancoReg|Mux87~3_combout\ $end
$var wire 1 <H \BancoReg|Mux86~0_combout\ $end
$var wire 1 =H \BancoReg|Mux86~1_combout\ $end
$var wire 1 >H \BancoReg|Mux86~2_combout\ $end
$var wire 1 ?H \BancoReg|Mux86~3_combout\ $end
$var wire 1 @H \BancoReg|Mux85~0_combout\ $end
$var wire 1 AH \BancoReg|Mux85~1_combout\ $end
$var wire 1 BH \BancoReg|Mux85~2_combout\ $end
$var wire 1 CH \BancoReg|Mux85~3_combout\ $end
$var wire 1 DH \BancoReg|Mux84~0_combout\ $end
$var wire 1 EH \BancoReg|Mux84~1_combout\ $end
$var wire 1 FH \BancoReg|Mux84~2_combout\ $end
$var wire 1 GH \BancoReg|Mux83~0_combout\ $end
$var wire 1 HH \BancoReg|Mux83~1_combout\ $end
$var wire 1 IH \BancoReg|Mux83~2_combout\ $end
$var wire 1 JH \BancoReg|Mux82~0_combout\ $end
$var wire 1 KH \BancoReg|Mux82~1_combout\ $end
$var wire 1 LH \BancoReg|Mux82~2_combout\ $end
$var wire 1 MH \BancoReg|Mux81~3_combout\ $end
$var wire 1 NH \BancoReg|Mux81~4_combout\ $end
$var wire 1 OH \BancoReg|Mux81~5_combout\ $end
$var wire 1 PH \BancoReg|Mux80~0_combout\ $end
$var wire 1 QH \BancoReg|Mux80~1_combout\ $end
$var wire 1 RH \BancoReg|Mux80~2_combout\ $end
$var wire 1 SH \BancoReg|Mux79~0_combout\ $end
$var wire 1 TH \BancoReg|Mux79~1_combout\ $end
$var wire 1 UH \BancoReg|Mux79~2_combout\ $end
$var wire 1 VH \BancoReg|Mux78~0_combout\ $end
$var wire 1 WH \BancoReg|Mux78~1_combout\ $end
$var wire 1 XH \BancoReg|Mux78~2_combout\ $end
$var wire 1 YH \BancoReg|Mux77~0_combout\ $end
$var wire 1 ZH \BancoReg|Mux77~1_combout\ $end
$var wire 1 [H \BancoReg|Mux77~2_combout\ $end
$var wire 1 \H \BancoReg|Mux76~0_combout\ $end
$var wire 1 ]H \BancoReg|Mux76~1_combout\ $end
$var wire 1 ^H \BancoReg|Mux76~2_combout\ $end
$var wire 1 _H \BancoReg|Mux75~0_combout\ $end
$var wire 1 `H \BancoReg|Mux75~1_combout\ $end
$var wire 1 aH \BancoReg|Mux75~2_combout\ $end
$var wire 1 bH \BancoReg|Mux74~0_combout\ $end
$var wire 1 cH \BancoReg|Mux74~1_combout\ $end
$var wire 1 dH \BancoReg|Mux74~2_combout\ $end
$var wire 1 eH \BancoReg|Mux73~0_combout\ $end
$var wire 1 fH \BancoReg|Mux73~1_combout\ $end
$var wire 1 gH \BancoReg|Mux73~2_combout\ $end
$var wire 1 hH \BancoReg|Mux72~0_combout\ $end
$var wire 1 iH \BancoReg|Mux72~1_combout\ $end
$var wire 1 jH \BancoReg|Mux72~2_combout\ $end
$var wire 1 kH \BancoReg|Mux71~0_combout\ $end
$var wire 1 lH \BancoReg|Mux71~1_combout\ $end
$var wire 1 mH \BancoReg|Mux71~2_combout\ $end
$var wire 1 nH \BancoReg|Mux70~0_combout\ $end
$var wire 1 oH \BancoReg|Mux70~1_combout\ $end
$var wire 1 pH \BancoReg|Mux70~2_combout\ $end
$var wire 1 qH \BancoReg|Mux69~0_combout\ $end
$var wire 1 rH \BancoReg|Mux69~1_combout\ $end
$var wire 1 sH \BancoReg|Mux69~2_combout\ $end
$var wire 1 tH \BancoReg|Mux68~0_combout\ $end
$var wire 1 uH \BancoReg|Mux68~1_combout\ $end
$var wire 1 vH \BancoReg|Mux68~2_combout\ $end
$var wire 1 wH \BancoReg|Mux67~0_combout\ $end
$var wire 1 xH \BancoReg|Mux67~1_combout\ $end
$var wire 1 yH \BancoReg|Mux67~2_combout\ $end
$var wire 1 zH \BancoReg|Mux66~0_combout\ $end
$var wire 1 {H \BancoReg|Mux66~1_combout\ $end
$var wire 1 |H \BancoReg|Mux66~2_combout\ $end
$var wire 1 }H \BancoReg|Mux65~0_combout\ $end
$var wire 1 ~H \BancoReg|Mux65~1_combout\ $end
$var wire 1 !I \BancoReg|Mux65~2_combout\ $end
$var wire 1 "I \BancoReg|Mux64~0_combout\ $end
$var wire 1 #I \BancoReg|Mux64~1_combout\ $end
$var wire 1 $I \BancoReg|Mux64~2_combout\ $end
$var wire 1 %I \InstMem|ram~39_combout\ $end
$var wire 1 &I \PC|DOUT[4]~41\ $end
$var wire 1 'I \PC|DOUT[5]~42_combout\ $end
$var wire 1 (I \PC|DOUT[5]~43\ $end
$var wire 1 )I \PC|DOUT[6]~44_combout\ $end
$var wire 1 *I \PC|DOUT[6]~45\ $end
$var wire 1 +I \PC|DOUT[7]~46_combout\ $end
$var wire 1 ,I \PC|DOUT[7]~47\ $end
$var wire 1 -I \PC|DOUT[8]~48_combout\ $end
$var wire 1 .I \PC|DOUT[8]~49\ $end
$var wire 1 /I \PC|DOUT[9]~50_combout\ $end
$var wire 1 0I \PC|DOUT[9]~51\ $end
$var wire 1 1I \PC|DOUT[10]~52_combout\ $end
$var wire 1 2I \PC|DOUT[10]~53\ $end
$var wire 1 3I \PC|DOUT[11]~54_combout\ $end
$var wire 1 4I \PC|DOUT[11]~55\ $end
$var wire 1 5I \PC|DOUT[12]~56_combout\ $end
$var wire 1 6I \PC|DOUT[12]~57\ $end
$var wire 1 7I \PC|DOUT[13]~58_combout\ $end
$var wire 1 8I \PC|DOUT[13]~59\ $end
$var wire 1 9I \PC|DOUT[14]~60_combout\ $end
$var wire 1 :I \PC|DOUT[14]~61\ $end
$var wire 1 ;I \PC|DOUT[15]~62_combout\ $end
$var wire 1 <I \PC|DOUT[15]~63\ $end
$var wire 1 =I \PC|DOUT[16]~64_combout\ $end
$var wire 1 >I \PC|DOUT[16]~65\ $end
$var wire 1 ?I \PC|DOUT[17]~66_combout\ $end
$var wire 1 @I \PC|DOUT[17]~67\ $end
$var wire 1 AI \PC|DOUT[18]~68_combout\ $end
$var wire 1 BI \PC|DOUT[18]~69\ $end
$var wire 1 CI \PC|DOUT[19]~70_combout\ $end
$var wire 1 DI \PC|DOUT[19]~71\ $end
$var wire 1 EI \PC|DOUT[20]~72_combout\ $end
$var wire 1 FI \PC|DOUT[20]~73\ $end
$var wire 1 GI \PC|DOUT[21]~74_combout\ $end
$var wire 1 HI \PC|DOUT[21]~75\ $end
$var wire 1 II \PC|DOUT[22]~76_combout\ $end
$var wire 1 JI \PC|DOUT[22]~77\ $end
$var wire 1 KI \PC|DOUT[23]~78_combout\ $end
$var wire 1 LI \PC|DOUT[23]~79\ $end
$var wire 1 MI \PC|DOUT[24]~80_combout\ $end
$var wire 1 NI \PC|DOUT[24]~81\ $end
$var wire 1 OI \PC|DOUT[25]~82_combout\ $end
$var wire 1 PI \PC|DOUT[25]~83\ $end
$var wire 1 QI \PC|DOUT[26]~84_combout\ $end
$var wire 1 RI \PC|DOUT[26]~85\ $end
$var wire 1 SI \PC|DOUT[27]~86_combout\ $end
$var wire 1 TI \PC|DOUT[27]~87\ $end
$var wire 1 UI \PC|DOUT[28]~88_combout\ $end
$var wire 1 VI \PC|DOUT[28]~89\ $end
$var wire 1 WI \PC|DOUT[29]~90_combout\ $end
$var wire 1 XI \PC|DOUT[29]~91\ $end
$var wire 1 YI \PC|DOUT[30]~92_combout\ $end
$var wire 1 ZI \PC|DOUT[30]~93\ $end
$var wire 1 [I \PC|DOUT[31]~94_combout\ $end
$var wire 1 \I \muxRtImm|C[0]~116_combout\ $end
$var wire 1 ]I \PC|DOUT\ [31] $end
$var wire 1 ^I \PC|DOUT\ [30] $end
$var wire 1 _I \PC|DOUT\ [29] $end
$var wire 1 `I \PC|DOUT\ [28] $end
$var wire 1 aI \PC|DOUT\ [27] $end
$var wire 1 bI \PC|DOUT\ [26] $end
$var wire 1 cI \PC|DOUT\ [25] $end
$var wire 1 dI \PC|DOUT\ [24] $end
$var wire 1 eI \PC|DOUT\ [23] $end
$var wire 1 fI \PC|DOUT\ [22] $end
$var wire 1 gI \PC|DOUT\ [21] $end
$var wire 1 hI \PC|DOUT\ [20] $end
$var wire 1 iI \PC|DOUT\ [19] $end
$var wire 1 jI \PC|DOUT\ [18] $end
$var wire 1 kI \PC|DOUT\ [17] $end
$var wire 1 lI \PC|DOUT\ [16] $end
$var wire 1 mI \PC|DOUT\ [15] $end
$var wire 1 nI \PC|DOUT\ [14] $end
$var wire 1 oI \PC|DOUT\ [13] $end
$var wire 1 pI \PC|DOUT\ [12] $end
$var wire 1 qI \PC|DOUT\ [11] $end
$var wire 1 rI \PC|DOUT\ [10] $end
$var wire 1 sI \PC|DOUT\ [9] $end
$var wire 1 tI \PC|DOUT\ [8] $end
$var wire 1 uI \PC|DOUT\ [7] $end
$var wire 1 vI \PC|DOUT\ [6] $end
$var wire 1 wI \PC|DOUT\ [5] $end
$var wire 1 xI \PC|DOUT\ [4] $end
$var wire 1 yI \PC|DOUT\ [3] $end
$var wire 1 zI \PC|DOUT\ [2] $end
$var wire 1 {I \PC|DOUT\ [1] $end
$var wire 1 |I \PC|DOUT\ [0] $end
$var wire 1 }I \MemDados|q\ [31] $end
$var wire 1 ~I \MemDados|q\ [30] $end
$var wire 1 !J \MemDados|q\ [29] $end
$var wire 1 "J \MemDados|q\ [28] $end
$var wire 1 #J \MemDados|q\ [27] $end
$var wire 1 $J \MemDados|q\ [26] $end
$var wire 1 %J \MemDados|q\ [25] $end
$var wire 1 &J \MemDados|q\ [24] $end
$var wire 1 'J \MemDados|q\ [23] $end
$var wire 1 (J \MemDados|q\ [22] $end
$var wire 1 )J \MemDados|q\ [21] $end
$var wire 1 *J \MemDados|q\ [20] $end
$var wire 1 +J \MemDados|q\ [19] $end
$var wire 1 ,J \MemDados|q\ [18] $end
$var wire 1 -J \MemDados|q\ [17] $end
$var wire 1 .J \MemDados|q\ [16] $end
$var wire 1 /J \MemDados|q\ [15] $end
$var wire 1 0J \MemDados|q\ [14] $end
$var wire 1 1J \MemDados|q\ [13] $end
$var wire 1 2J \MemDados|q\ [12] $end
$var wire 1 3J \MemDados|q\ [11] $end
$var wire 1 4J \MemDados|q\ [10] $end
$var wire 1 5J \MemDados|q\ [9] $end
$var wire 1 6J \MemDados|q\ [8] $end
$var wire 1 7J \MemDados|q\ [7] $end
$var wire 1 8J \MemDados|q\ [6] $end
$var wire 1 9J \MemDados|q\ [5] $end
$var wire 1 :J \MemDados|q\ [4] $end
$var wire 1 ;J \MemDados|q\ [3] $end
$var wire 1 <J \MemDados|q\ [2] $end
$var wire 1 =J \MemDados|q\ [1] $end
$var wire 1 >J \MemDados|q\ [0] $end
$var wire 1 ?J \InstMem|ALT_INV_ram~40_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
03!
04!
15!
06!
17!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0'
0(
0)
0*
1+
0,
0-
0.
1/
00
0"
0#
1$
0%
0&
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
1m
0n
0o
0p
1q
1r
1s
1t
1u
1v
1w
1x
1y
1z
1{
1|
1}
1~
1!!
1"!
1#!
1$!
1%!
1&!
1'!
1(!
1)!
1*!
1+!
1,!
1-!
1.!
1/!
10!
01!
02!
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
1'#
0(#
0)#
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
1t!
0u!
0v!
0w!
1x!
1y!
1z!
1{!
1|!
1}!
1~!
1!"
1""
1#"
1$"
1%"
1&"
1'"
1("
1)"
1*"
1+"
1,"
1-"
1."
1/"
10"
11"
12"
13"
14"
15"
16"
17"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
1W"
0X"
0Y"
0^"
1_"
1`"
0a"
0b"
0c"
0d"
0e"
1f"
0g"
0Z"
0["
1\"
0]"
04#
05#
16#
07#
18#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
1]#
0^#
0_#
0`#
1a#
0b#
0c#
0d#
1e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
1&$
0'$
0($
0)$
1*$
1+$
1,$
1-$
1.$
1/$
10$
11$
12$
13$
14$
15$
16$
17$
18$
19$
1:$
1;$
1<$
1=$
1>$
1?$
1@$
1A$
1B$
1C$
1D$
1E$
1F$
1G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
1g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
1H%
0I%
0J%
0K%
1L%
1M%
1N%
1O%
1P%
1Q%
1R%
1S%
1T%
1U%
1V%
1W%
1X%
1Y%
1Z%
1[%
1\%
1]%
1^%
1_%
1`%
1a%
1b%
1c%
1d%
1e%
1f%
1g%
1h%
1i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
1+&
0,&
0-&
0.&
1/&
10&
01&
02&
03&
04&
05&
16&
07&
08&
09&
1:&
0;&
0]I
0^I
0_I
0`I
0aI
0bI
0cI
0dI
0eI
0fI
0gI
0hI
0iI
0jI
0kI
0lI
0mI
0nI
0oI
0pI
0qI
0rI
0sI
0tI
0uI
0vI
0wI
0xI
0yI
0zI
0{I
0|I
x}I
x~I
x!J
x"J
x#J
x$J
x%J
x&J
x'J
x(J
x)J
x*J
x+J
x,J
x-J
x.J
x/J
x0J
x1J
x2J
x3J
x4J
x5J
x6J
x7J
x8J
x9J
x:J
x;J
x<J
x=J
x>J
1@&
1A&
1B&
0C&
1<&
1=&
1>&
0?&
0!
0*#
1+#
x,#
1-#
1.#
1/#
10#
11#
12#
03#
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
1d&
0e&
0f&
0g&
0h&
0i&
1j&
0k&
0l&
0m&
0n&
0o&
1p&
0q&
0r&
0s&
0t&
0u&
1v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
17'
18'
19'
1:'
1;'
1<'
1='
1>'
1?'
1@'
1A'
1B'
1C'
1D'
1E'
1F'
1G'
1H'
1I'
1J'
1K'
1L'
1M'
1N'
1O'
1P'
1Q'
1R'
1S'
1T'
0U'
0V'
1W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
1:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
1Y(
1Z(
1[(
1\(
1](
1^(
1_(
1`(
1a(
1b(
1c(
1d(
1e(
1f(
1g(
1h(
1i(
1j(
1k(
1l(
1m(
1n(
1o(
1p(
1q(
1r(
1s(
1t(
1u(
1v(
0w(
0x(
1y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
1:)
0;)
0<)
0=)
0>)
0?)
1@)
1A)
0B)
0C)
1D)
0E)
0F)
0G)
0H)
1I)
1J)
0K)
1L)
1M)
0N)
0O)
1P)
0Q)
0R)
1S)
0T)
0U)
0V)
1W)
0X)
1Y)
0Z)
0[)
0\)
0])
1^)
0_)
0`)
1a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
1s)
0t)
0u)
1v)
1w)
0x)
1y)
0z)
0{)
0|)
0})
1~)
0!*
0"*
1#*
1$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
10*
11*
12*
13*
04*
05*
06*
07*
08*
09*
1:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
1C*
0D*
0E*
0F*
0G*
0H*
0I*
1J*
0K*
0L*
0M*
1N*
0O*
0P*
0Q*
0R*
1S*
0T*
0U*
0V*
0W*
0X*
0Y*
1Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
1d*
0e*
0f*
0g*
0h*
1i*
0j*
0k*
0l*
0m*
0n*
0o*
1p*
0q*
0r*
0s*
0t*
1u*
0v*
0w*
0x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
1%+
0&+
0'+
0(+
1)+
0*+
0++
1,+
0-+
1.+
0/+
00+
11+
02+
03+
04+
05+
06+
17+
08+
09+
0:+
0;+
0<+
1=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0I+
1J+
1K+
1L+
0M+
1N+
0O+
0P+
0Q+
0R+
0S+
1T+
0U+
0V+
1W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
1_+
0`+
0a+
0b+
0c+
1d+
0e+
0f+
1g+
0h+
0i+
0j+
0k+
0l+
1m+
0n+
0o+
1p+
0q+
1r+
0s+
0t+
0u+
0v+
0w+
1x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
1',
0(,
0),
1*,
0+,
0,,
0-,
0.,
0/,
00,
01,
02,
13,
14,
15,
06,
07,
18,
09,
1:,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0C,
0D,
0E,
0F,
1G,
0H,
0I,
1J,
0K,
0L,
0M,
0N,
1O,
0P,
0Q,
1R,
0S,
0T,
0U,
0V,
0W,
1X,
0Y,
0Z,
1[,
0\,
0],
0^,
0_,
1`,
0a,
0b,
1c,
0d,
0e,
0f,
0g,
0h,
1i,
0j,
0k,
1l,
0m,
0n,
0o,
0p,
1q,
0r,
0s,
1t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
1},
1~,
1!-
0"-
0#-
1$-
0%-
0&-
0'-
0(-
1)-
0*-
0+-
1,-
0--
0.-
0/-
00-
11-
02-
03-
14-
05-
06-
07-
08-
09-
0:-
1;-
0<-
0=-
0>-
0?-
0@-
0A-
1B-
0C-
0D-
0E-
1F-
0G-
0H-
0I-
1J-
0K-
0L-
1M-
0N-
0O-
0P-
0Q-
0R-
1S-
0T-
0U-
1V-
0W-
0X-
0Y-
0Z-
1[-
0\-
0]-
1^-
0_-
0`-
0a-
0b-
0c-
0d-
0e-
1f-
1g-
1h-
0i-
0j-
1k-
0l-
1m-
0n-
0o-
0p-
1q-
0r-
0s-
0t-
0u-
0v-
0w-
0x-
1y-
0z-
0{-
1|-
0}-
0~-
0!.
0".
1#.
0$.
0%.
1&.
0'.
0(.
0).
0*.
0+.
1,.
0-.
0..
1/.
00.
01.
02.
03.
14.
05.
06.
17.
08.
09.
0:.
0;.
0<.
1=.
0>.
1?.
0@.
1A.
0B.
0C.
1D.
0E.
0F.
1G.
0H.
0I.
1J.
0K.
0L.
0M.
0N.
0O.
0P.
1Q.
1R.
1S.
0T.
1U.
0V.
1W.
0X.
1Y.
0Z.
0[.
0\.
1].
0^.
0_.
1`.
0a.
0b.
0c.
0d.
0e.
0f.
1g.
0h.
0i.
0j.
0k.
1l.
0m.
1n.
0o.
1p.
0q.
1r.
0s.
0t.
0u.
0v.
0w.
1x.
0y.
0z.
1{.
0|.
0}.
0~.
0!/
0"/
0#/
0$/
1%/
0&/
0'/
0(/
0)/
0*/
1+/
0,/
0-/
1./
0//
00/
01/
02/
13/
04/
05/
16/
07/
08/
09/
0:/
0;/
0</
0=/
0>/
0?/
0@/
0A/
0B/
1C/
1D/
1E/
1F/
0G/
0H/
0I/
0J/
0K/
0L/
0M/
1N/
0O/
0P/
0Q/
0R/
0S/
0T/
0U/
1V/
0W/
0X/
1Y/
0Z/
0[/
0\/
0]/
0^/
0_/
1`/
0a/
0b/
0c/
0d/
0e/
1f/
0g/
0h/
1i/
0j/
0k/
0l/
0m/
1n/
0o/
0p/
1q/
0r/
0s/
0t/
0u/
1v/
0w/
0x/
1y/
0z/
0{/
0|/
0}/
0~/
1!0
0"0
0#0
1$0
0%0
0&0
0'0
0(0
0)0
0*0
1+0
1,0
0-0
0.0
1/0
000
010
020
030
040
050
060
070
080
090
0:0
0;0
1<0
0=0
0>0
1?0
0@0
0A0
0B0
0C0
0D0
1E0
0F0
0G0
0H0
0I0
0J0
0K0
0L0
1M0
0N0
0O0
0P0
0Q0
1R0
0S0
0T0
0U0
0V0
1W0
0X0
0Y0
0Z0
0[0
1\0
0]0
0^0
1_0
0`0
0a0
0b0
0c0
0d0
1e0
0f0
0g0
1h0
0i0
0j0
0k0
0l0
0m0
0n0
0o0
0p0
0q0
0r0
0s0
0t0
0u0
1v0
1w0
0x0
0y0
0z0
0{0
0|0
0}0
1~0
1!1
0"1
0#1
1$1
0%1
0&1
0'1
0(1
0)1
1*1
0+1
0,1
1-1
0.1
0/1
001
011
021
031
141
051
061
071
081
091
1:1
0;1
0<1
1=1
0>1
0?1
0@1
0A1
1B1
0C1
0D1
1E1
0F1
0G1
0H1
0I1
1J1
0K1
0L1
1M1
0N1
0O1
0P1
0Q1
0R1
1S1
0T1
0U1
1V1
0W1
0X1
0Y1
0Z1
0[1
0\1
1]1
1^1
1_1
0`1
0a1
1b1
0c1
0d1
0e1
0f1
0g1
0h1
0i1
0j1
0k1
0l1
0m1
0n1
1o1
0p1
0q1
1r1
0s1
0t1
0u1
0v1
0w1
1x1
0y1
0z1
1{1
0|1
0}1
0~1
0!2
0"2
1#2
0$2
0%2
1&2
0'2
0(2
0)2
0*2
0+2
0,2
1-2
0.2
0/2
002
012
022
132
042
152
062
072
082
092
0:2
1;2
0<2
0=2
0>2
1?2
0@2
0A2
0B2
0C2
0D2
0E2
0F2
0G2
0H2
0I2
0J2
0K2
1L2
1M2
1N2
0O2
0P2
0Q2
1R2
0S2
0T2
0U2
1V2
0W2
0X2
1Y2
0Z2
0[2
0\2
0]2
1^2
0_2
0`2
1a2
0b2
0c2
0d2
0e2
1f2
0g2
0h2
1i2
0j2
0k2
0l2
0m2
0n2
0o2
1p2
0q2
1r2
0s2
1t2
0u2
1v2
0w2
0x2
0y2
1z2
0{2
0|2
0}2
0~2
0!3
0"3
1#3
0$3
0%3
0&3
0'3
0(3
0)3
0*3
1+3
0,3
0-3
1.3
0/3
003
013
023
033
043
053
063
173
183
093
0:3
1;3
0<3
0=3
0>3
0?3
1@3
0A3
0B3
1C3
0D3
0E3
0F3
0G3
0H3
1I3
0J3
0K3
1L3
0M3
0N3
0O3
0P3
1Q3
0R3
0S3
0T3
0U3
0V3
0W3
0X3
1Y3
0Z3
0[3
1\3
0]3
0^3
0_3
0`3
0a3
0b3
0c3
0d3
0e3
0f3
0g3
0h3
0i3
1j3
0k3
0l3
0m3
0n3
1o3
0p3
0q3
1r3
0s3
0t3
0u3
0v3
0w3
0x3
0y3
0z3
1{3
1|3
1}3
0~3
0!4
1"4
0#4
0$4
0%4
0&4
1'4
0(4
0)4
1*4
0+4
0,4
0-4
0.4
1/4
004
014
024
034
044
154
164
074
184
094
1:4
0;4
0<4
0=4
0>4
0?4
0@4
1A4
0B4
1C4
0D4
1E4
0F4
0G4
0H4
0I4
0J4
0K4
1L4
0M4
0N4
0O4
0P4
1Q4
0R4
0S4
1T4
0U4
0V4
0W4
0X4
0Y4
1Z4
0[4
0\4
1]4
0^4
0_4
0`4
0a4
0b4
0c4
0d4
0e4
1f4
1g4
1h4
0i4
0j4
1k4
0l4
0m4
0n4
0o4
1p4
0q4
1r4
0s4
1t4
0u4
0v4
0w4
0x4
0y4
1z4
0{4
0|4
0}4
1~4
0!5
0"5
0#5
1$5
0%5
0&5
1'5
0(5
0)5
0*5
0+5
0,5
1-5
0.5
0/5
105
015
025
035
045
155
065
075
185
095
0:5
0;5
0<5
0=5
0>5
0?5
1@5
0A5
0B5
0C5
0D5
1E5
0F5
0G5
1H5
0I5
0J5
0K5
0L5
0M5
0N5
0O5
0P5
0Q5
1R5
1S5
0T5
1U5
1V5
0W5
0X5
0Y5
1Z5
0[5
0\5
0]5
1^5
0_5
0`5
0a5
1b5
0c5
0d5
0e5
0f5
1g5
0h5
1i5
0j5
1k5
0l5
0m5
1n5
0o5
0p5
1q5
0r5
0s5
1t5
0u5
0v5
0w5
0x5
0y5
1z5
0{5
1|5
0}5
1~5
0!6
0"6
1#6
0$6
0%6
0&6
0'6
0(6
0)6
0*6
0+6
1,6
0-6
0.6
1/6
006
016
026
036
046
156
066
076
086
096
0:6
0;6
0<6
0=6
0>6
0?6
0@6
1A6
0B6
0C6
0D6
1E6
0F6
0G6
1H6
0I6
0J6
0K6
0L6
0M6
0N6
1O6
0P6
0Q6
0R6
0S6
1T6
0U6
0V6
1W6
0X6
0Y6
0Z6
0[6
0\6
1]6
0^6
0_6
1`6
0a6
1b6
0c6
0d6
0e6
0f6
1g6
0h6
0i6
1j6
0k6
0l6
0m6
0n6
1o6
0p6
0q6
1r6
0s6
0t6
0u6
0v6
0w6
1x6
0y6
0z6
0{6
0|6
0}6
0~6
0!7
1"7
0#7
1$7
0%7
0&7
0'7
0(7
0)7
0*7
0+7
1,7
0-7
0.7
0/7
007
017
027
137
147
057
167
077
087
197
0:7
1;7
0<7
1=7
0>7
0?7
1@7
0A7
0B7
0C7
0D7
0E7
0F7
0G7
0H7
0I7
0J7
0K7
1L7
0M7
1N7
0O7
0P7
0Q7
0R7
1S7
0T7
0U7
0V7
1W7
0X7
0Y7
1Z7
0[7
0\7
1]7
0^7
0_7
0`7
0a7
0b7
0c7
1d7
0e7
1f7
1g7
0h7
0i7
0j7
0k7
0l7
1m7
1n7
0o7
0p7
0q7
1r7
0s7
0t7
0u7
0v7
0w7
1x7
0y7
0z7
1{7
0|7
0}7
0~7
0!8
1"8
1#8
0$8
1%8
0&8
1'8
0(8
1)8
0*8
0+8
0,8
1-8
0.8
0/8
108
018
028
038
048
158
068
078
188
098
0:8
0;8
0<8
0=8
1>8
0?8
1@8
0A8
0B8
0C8
0D8
0E8
0F8
1G8
0H8
0I8
0J8
1K8
1L8
1M8
1N8
1O8
0P8
0Q8
0R8
0S8
0T8
0U8
0V8
0W8
0X8
0Y8
1Z8
0[8
1\8
1]8
0^8
0_8
1`8
0a8
1b8
0c8
0d8
0e8
0f8
1g8
1h8
0i8
0j8
1k8
0l8
0m8
0n8
0o8
1p8
0q8
0r8
1s8
0t8
0u8
0v8
0w8
1x8
1y8
0z8
0{8
1|8
0}8
0~8
0!9
0"9
1#9
0$9
1%9
0&9
1'9
0(9
0)9
0*9
0+9
1,9
0-9
0.9
1/9
009
019
029
039
149
059
069
179
089
099
0:9
0;9
0<9
0=9
1>9
0?9
1@9
0A9
0B9
0C9
0D9
0E9
0F9
0G9
1H9
0I9
1J9
0K9
0L9
0M9
1N9
1O9
0P9
1Q9
0R9
0S9
0T9
0U9
0V9
1W9
0X9
0Y9
1Z9
0[9
0\9
0]9
0^9
1_9
0`9
0a9
0b9
0c9
0d9
0e9
0f9
0g9
0h9
1i9
0j9
0k9
0l9
0m9
0n9
1o9
0p9
0q9
1r9
0s9
1t9
0u9
0v9
0w9
1x9
0y9
0z9
1{9
0|9
0}9
0~9
0!:
1":
0#:
0$:
1%:
0&:
0':
0(:
0):
1*:
0+:
0,:
1-:
0.:
1/:
00:
01:
02:
03:
04:
05:
06:
17:
08:
09:
1::
1;:
1<:
1=:
0>:
0?:
0@:
0A:
0B:
0C:
0D:
1E:
1F:
0G:
0H:
0I:
0J:
0K:
0L:
1M:
0N:
0O:
1P:
0Q:
0R:
0S:
0T:
1U:
0V:
0W:
1X:
0Y:
0Z:
0[:
0\:
0]:
1^:
0_:
0`:
0a:
0b:
0c:
0d:
0e:
1f:
0g:
1h:
0i:
0j:
0k:
0l:
0m:
1n:
0o:
0p:
0q:
0r:
0s:
0t:
0u:
0v:
1w:
0x:
0y:
0z:
0{:
0|:
1}:
0~:
1!;
0";
1#;
0$;
0%;
0&;
0';
0(;
0);
0*;
1+;
0,;
0-;
0.;
0/;
00;
01;
12;
03;
14;
15;
06;
07;
08;
09;
0:;
0;;
0<;
1=;
0>;
1?;
1@;
0A;
0B;
0C;
0D;
0E;
0F;
0G;
1H;
0I;
1J;
0K;
0L;
0M;
1N;
0O;
0P;
1Q;
1R;
0S;
0T;
1U;
0V;
0W;
0X;
0Y;
1Z;
0[;
0\;
1];
0^;
0_;
0`;
0a;
1b;
0c;
0d;
0e;
0f;
1g;
0h;
0i;
0j;
1k;
0l;
0m;
1n;
0o;
0p;
0q;
0r;
0s;
1t;
0u;
0v;
0w;
0x;
0y;
0z;
1{;
0|;
0};
1~;
0!<
0"<
0#<
0$<
1%<
0&<
0'<
1(<
0)<
0*<
0+<
0,<
0-<
0.<
0/<
00<
01<
02<
03<
04<
05<
06<
07<
08<
09<
1:<
0;<
1<<
1=<
1><
0?<
0@<
0A<
0B<
0C<
0D<
0E<
0F<
0G<
0H<
1I<
0J<
1K<
0L<
1M<
0N<
0O<
0P<
0Q<
0R<
0S<
0T<
1U<
0V<
1W<
1X<
1Y<
0Z<
0[<
0\<
0]<
0^<
0_<
0`<
0a<
0b<
0c<
1d<
0e<
1f<
1g<
0h<
0i<
0j<
0k<
0l<
0m<
0n<
1o<
0p<
1q<
1r<
0s<
0t<
0u<
0v<
0w<
0x<
1y<
1z<
0{<
1|<
0}<
0~<
0!=
1"=
0#=
0$=
0%=
0&=
0'=
0(=
1)=
0*=
1+=
1,=
0-=
0.=
0/=
00=
01=
02=
13=
14=
05=
16=
07=
08=
09=
0:=
0;=
0<=
0==
1>=
0?=
0@=
0A=
0B=
1C=
1D=
1E=
1F=
0G=
0H=
0I=
0J=
0K=
1L=
0M=
0N=
0O=
0P=
0Q=
1R=
1S=
0T=
0U=
0V=
1W=
0X=
0Y=
0Z=
1[=
0\=
1]=
0^=
0_=
0`=
0a=
0b=
0c=
1d=
0e=
0f=
1g=
0h=
0i=
0j=
0k=
1l=
0m=
1n=
0o=
0p=
0q=
0r=
0s=
0t=
1u=
0v=
1w=
0x=
0y=
0z=
0{=
0|=
1}=
0~=
0!>
1">
0#>
0$>
0%>
0&>
0'>
0(>
0)>
1*>
0+>
0,>
0->
0.>
0/>
10>
01>
02>
13>
04>
05>
06>
07>
08>
09>
0:>
0;>
1<>
1=>
0>>
1?>
0@>
0A>
0B>
1C>
0D>
0E>
1F>
1G>
0H>
1I>
0J>
0K>
0L>
0M>
0N>
1O>
0P>
0Q>
1R>
0S>
0T>
0U>
0V>
0W>
1X>
0Y>
0Z>
0[>
0\>
1]>
0^>
0_>
1`>
0a>
1b>
0c>
0d>
0e>
0f>
0g>
0h>
1i>
0j>
1k>
0l>
1m>
0n>
1o>
0p>
0q>
0r>
1s>
0t>
0u>
0v>
0w>
0x>
0y>
1z>
0{>
0|>
0}>
0~>
0!?
1"?
1#?
1$?
0%?
0&?
1'?
0(?
0)?
0*?
0+?
0,?
0-?
0.?
0/?
00?
01?
02?
13?
04?
15?
16?
07?
08?
09?
0:?
1;?
1<?
0=?
0>?
0??
0@?
0A?
0B?
0C?
0D?
0E?
0F?
1G?
0H?
1I?
0J?
0K?
0L?
1M?
0N?
0O?
1P?
0Q?
0R?
0S?
0T?
1U?
0V?
0W?
0X?
0Y?
0Z?
0[?
0\?
1]?
0^?
1_?
0`?
0a?
0b?
0c?
0d?
1e?
0f?
0g?
0h?
0i?
0j?
0k?
1l?
0m?
0n?
1o?
0p?
0q?
0r?
0s?
0t?
1u?
0v?
0w?
1x?
0y?
0z?
0{?
0|?
0}?
0~?
0!@
0"@
1#@
1$@
0%@
1&@
0'@
0(@
0)@
0*@
0+@
1,@
0-@
0.@
0/@
00@
01@
02@
13@
14@
15@
16@
17@
08@
09@
0:@
0;@
0<@
0=@
0>@
0?@
0@@
0A@
0B@
0C@
1D@
0E@
1F@
1G@
0H@
0I@
0J@
0K@
0L@
0M@
0N@
1O@
0P@
1Q@
1R@
1S@
0T@
0U@
0V@
0W@
0X@
0Y@
0Z@
0[@
0\@
0]@
0^@
1_@
0`@
1a@
1b@
0c@
0d@
0e@
0f@
0g@
0h@
0i@
0j@
1k@
0l@
0m@
1n@
1o@
1p@
1q@
0r@
0s@
0t@
0u@
1v@
1w@
0x@
0y@
1z@
0{@
0|@
0}@
0~@
1!A
0"A
0#A
1$A
0%A
0&A
0'A
0(A
0)A
1*A
0+A
0,A
1-A
0.A
0/A
00A
01A
12A
03A
14A
05A
06A
07A
08A
09A
0:A
1;A
0<A
0=A
1>A
0?A
1@A
0AA
0BA
0CA
1DA
0EA
0FA
1GA
0HA
0IA
0JA
0KA
1LA
0MA
1NA
0OA
0PA
0QA
0RA
0SA
1TA
0UA
0VA
1WA
0XA
0YA
0ZA
0[A
0\A
0]A
0^A
0_A
0`A
0aA
0bA
0cA
0dA
0eA
0fA
1gA
0hA
1iA
0jA
0kA
1lA
1mA
0nA
0oA
1pA
0qA
0rA
0sA
0tA
1uA
0vA
0wA
1xA
0yA
0zA
0{A
0|A
0}A
1~A
0!B
0"B
0#B
0$B
0%B
0&B
0'B
1(B
0)B
0*B
1+B
0,B
0-B
0.B
0/B
00B
11B
02B
13B
04B
15B
06B
07B
18B
09B
0:B
0;B
0<B
1=B
0>B
0?B
0@B
0AB
0BB
1CB
0DB
0EB
1FB
0GB
0HB
0IB
0JB
1KB
0LB
1MB
0NB
1OB
0PB
1QB
0RB
0SB
0TB
0UB
0VB
0WB
0XB
0YB
0ZB
1[B
1\B
1]B
1^B
0_B
0`B
0aB
1bB
0cB
0dB
0eB
0fB
0gB
0hB
0iB
0jB
1kB
1lB
0mB
1nB
0oB
1pB
0qB
0rB
1sB
1tB
0uB
0vB
1wB
0xB
0yB
0zB
0{B
1|B
0}B
0~B
1!C
0"C
1#C
0$C
0%C
0&C
0'C
1(C
0)C
0*C
1+C
0,C
0-C
0.C
0/C
10C
01C
02C
13C
04C
05C
06C
07C
08C
19C
0:C
0;C
1<C
0=C
0>C
0?C
0@C
1AC
0BC
0CC
1DC
0EC
0FC
0GC
0HC
0IC
0JC
0KC
0LC
0MC
0NC
0OC
0PC
0QC
1RC
0SC
0TC
1UC
0VC
0WC
0XC
0YC
0ZC
0[C
0\C
0]C
0^C
0_C
0`C
0aC
0bC
0cC
0dC
0eC
0fC
0gC
1hC
0iC
0jC
0kC
0lC
1mC
0nC
0oC
1pC
0qC
0rC
0sC
0tC
0uC
0vC
0wC
0xC
0yC
1zC
0{C
1|C
1}C
1~C
1!D
0"D
0#D
0$D
0%D
0&D
1'D
1(D
1)D
1*D
0+D
0,D
1-D
0.D
0/D
00D
01D
12D
03D
04D
15D
06D
17D
08D
09D
0:D
1;D
0<D
1=D
0>D
0?D
0@D
0AD
0BD
0CD
1DD
0ED
0FD
1GD
0HD
0ID
0JD
0KD
0LD
1MD
1ND
0OD
0PD
1QD
1RD
1SD
0TD
1UD
1VD
0WD
0XD
0YD
1ZD
0[D
1\D
0]D
0^D
0_D
0`D
1aD
0bD
0cD
1dD
0eD
0fD
0gD
0hD
0iD
1jD
0kD
0lD
1mD
0nD
0oD
0pD
0qD
0rD
0sD
1tD
0uD
0vD
0wD
0xD
0yD
0zD
0{D
0|D
0}D
0~D
0!E
0"E
0#E
1$E
0%E
0&E
0'E
0(E
0)E
0*E
0+E
0,E
1-E
0.E
0/E
00E
01E
12E
03E
04E
05E
06E
07E
18E
19E
0:E
0;E
0<E
0=E
0>E
1?E
0@E
1AE
1BE
0CE
0DE
0EE
1FE
1GE
0HE
0IE
1JE
0KE
0LE
0ME
0NE
1OE
0PE
0QE
0RE
1SE
0TE
0UE
0VE
0WE
1XE
0YE
0ZE
1[E
0\E
0]E
0^E
0_E
1`E
0aE
0bE
1cE
0dE
0eE
0fE
0gE
0hE
1iE
0jE
0kE
1lE
0mE
0nE
0oE
0pE
1qE
0rE
0sE
1tE
0uE
0vE
0wE
0xE
1yE
0zE
0{E
1|E
0}E
0~E
0!F
0"F
1#F
0$F
0%F
1&F
0'F
0(F
0)F
0*F
0+F
0,F
0-F
0.F
0/F
00F
01F
12F
13F
14F
05F
06F
07F
08F
09F
0:F
0;F
0<F
0=F
0>F
0?F
0@F
0AF
0BF
0CF
0DF
0EF
0FF
0GF
0HF
0IF
1JF
0KF
0LF
0MF
0NF
1OF
0PF
0QF
0RF
0SF
0TF
0UF
0VF
0WF
0XF
0YF
0ZF
0[F
0\F
0]F
0^F
0_F
0`F
0aF
0bF
0cF
0dF
0eF
0fF
0gF
0hF
0iF
0jF
0kF
0lF
0mF
0nF
0oF
0pF
0qF
0rF
0sF
0tF
0uF
0vF
0wF
0xF
0yF
0zF
0{F
0|F
0}F
0~F
0!G
0"G
0#G
0$G
0%G
0&G
0'G
0(G
0)G
0*G
0+G
0,G
0-G
0.G
0/G
00G
01G
02G
03G
04G
05G
06G
07G
08G
09G
0:G
0;G
0<G
0=G
0>G
0?G
0@G
0AG
0BG
0CG
0DG
0EG
0FG
0GG
0HG
0IG
0JG
0KG
0LG
0MG
0NG
0OG
0PG
0QG
0RG
0SG
0TG
0UG
0VG
0WG
0XG
1YG
0ZG
1[G
0\G
1]G
0^G
0_G
0`G
0aG
0bG
0cG
0dG
0eG
1fG
0gG
1hG
1iG
1jG
0kG
0lG
0mG
0nG
0oG
0pG
0qG
0rG
1sG
1tG
0uG
0vG
0wG
0xG
0yG
0zG
0{G
0|G
0}G
0~G
0!H
0"H
0#H
0$H
0%H
1&H
0'H
0(H
0)H
0*H
0+H
0,H
0-H
0.H
0/H
00H
01H
02H
03H
04H
05H
06H
07H
08H
09H
0:H
0;H
0<H
0=H
0>H
0?H
0@H
0AH
0BH
0CH
0DH
0EH
0FH
0GH
0HH
0IH
0JH
0KH
0LH
0MH
0NH
0OH
0PH
0QH
0RH
0SH
0TH
0UH
0VH
0WH
0XH
0YH
0ZH
0[H
0\H
0]H
0^H
0_H
0`H
0aH
0bH
0cH
0dH
0eH
0fH
0gH
0hH
0iH
0jH
0kH
0lH
0mH
0nH
0oH
0pH
0qH
0rH
0sH
0tH
0uH
0vH
0wH
0xH
0yH
0zH
0{H
0|H
0}H
0~H
0!I
0"I
0#I
0$I
1%I
0&I
0'I
1(I
0)I
0*I
0+I
1,I
0-I
0.I
0/I
10I
01I
02I
03I
14I
05I
06I
07I
18I
09I
0:I
0;I
1<I
0=I
0>I
0?I
1@I
0AI
0BI
0CI
1DI
0EI
0FI
0GI
1HI
0II
0JI
0KI
1LI
0MI
0NI
0OI
1PI
0QI
0RI
0SI
1TI
0UI
0VI
0WI
1XI
0YI
0ZI
0[I
0\I
1?J
$end
#80000
1!
13#
1N)
1C&
1O)
1|I
0P)
1Q)
0Y)
1Z)
1\)
1e)
1"*
0#*
1I7
0?E
0$*
0AE
1f)
1_)
1b)
1n)
1q)
1z)
047
067
177
0L8
0RD
1\I
1[)
0^)
1u)
0v)
00*
0J+
03,
0},
0f-
0C/
0v0
0L2
073
0{3
0f4
0R5
0U5
1C6
0E6
1+7
0,7
127
037
1J7
0N9
19:
0::
0E:
02;
0H;
0y<
03=
0C=
0<>
0#@
03@
0n@
0[B
0kB
0QD
02F
0%I
1R)
1u'
1?&
0FE
0y)
0hC
0mC
0pC
1vC
1xC
0zC
0!D
1$D
0*D
0-D
02D
05D
07D
0;D
0=D
0DD
0GD
02*
0lA
0v@
0R.
0;?
0R=
0E/
0+0
0^1
0@;
04;
0F:
0M:
0P:
0U:
0X:
0^:
0f:
0h:
0n:
0w:
0}:
0!;
0#;
0H9
0O9
0Q9
0W9
0Z9
0_9
0i9
0o9
0r9
0t9
0x9
0{9
0":
0%:
0*:
0-:
0/:
1T7
1U8
1X8
0Z8
1^8
0`8
0b8
0h8
0k8
0p8
0s8
0y8
0|8
0#9
0%9
0'9
0,9
0/9
049
079
0<:
0H6
0O6
0T6
0W6
0]6
0`6
0b6
0g6
0j6
0o6
0r6
0x6
0"7
0$7
0V5
0Z5
0^5
0b5
0g5
0i5
0k5
0n5
0q5
0t5
0z5
0|5
0~5
0#6
0,6
0/6
056
0Q;
0g4
0|3
083
0M2
0w0
0F>
0g-
0~,
04,
0K+
0sB
0w)
0ZD
0\D
0aD
0dD
0jD
0mD
0tD
1zD
1}D
0$E
0-E
02E
15E
0_)
xH8
x?9
x6:
x*;
x9;
xE;
x6<
xC<
xP<
x^<
xk<
xw<
x%=
x1=
xA=
x:>
x/?
x!@
x0@
x=@
xK@
xX@
xf@
x_A
xWB
xhB
x\C
xND
x=E
x.F
x#G
xuG
0SD
0=7
1U7
0S7
0N8
1|)
01*
0Q.
0D/
0]1
0S5
0K8
0<<
0I<
0W<
0d<
0z<
04=
0D=
0=>
0$@
04@
0D@
0Q@
0_@
0o@
0\B
0lB
03F
1,*
0VD
0BE
1+%
1f&
0j&
1P
0N*
1^*
1)1
174
0"8
0g8
1,?
0~C
0jG
04F
0^B
0gA
0q@
0a@
0S@
0F@
0&@
06?
0F=
06=
0,=
0r<
0f<
0Y<
0K<
0><
0]7
1_7
1b7
0g7
1j7
1o7
0r7
0x7
0{7
0#8
0%8
0'8
0)8
0-8
008
058
088
0>8
0@8
0J;
0|<
0?>
06@
0nB
1})
1R8
0J9
1Y7
1*G
1[7
1Q8
xvG
xd)
x/F
xs)
xG7
x.*
xYB
xG=
xt0
xE2
xQ<
xP5
xA6
xC:
x+;
x7:
x@9
x@7
0,*
1VD
0tB
0wB
0|B
0!C
0#C
0(C
0+C
00C
03C
09C
0<C
0AC
0DC
1IC
1LC
0RC
0UC
0L+
0N+
0T+
0W+
0_+
0d+
0g+
0m+
0p+
0r+
0x+
1}+
1",
0',
0*,
05,
08,
0:,
1>,
1A,
0G,
0J,
0O,
0R,
0X,
0[,
0`,
0c,
0i,
0l,
0q,
0t,
0!-
0$-
0)-
0,-
01-
04-
0;-
0B-
0F-
0J-
0M-
0S-
0V-
0[-
0^-
0h-
0k-
0m-
0q-
0y-
0|-
0#.
0&.
0,.
0/.
04.
07.
0=.
0?.
0A.
0D.
0G.
0J.
0G>
0I>
0O>
0R>
0X>
0]>
0`>
0b>
0i>
0k>
0m>
0o>
0s>
0z>
1}>
0$?
0'?
1z0
1|0
0$1
0*1
0-1
041
0:1
0=1
0B1
0E1
0J1
0M1
0S1
0V1
0N2
0R2
0V2
0Y2
0^2
0a2
0f2
0i2
0p2
0r2
0t2
0v2
0z2
0#3
0+3
0.3
0;3
0@3
0C3
0I3
0L3
0Q3
0Y3
0\3
0j3
0o3
0r3
0}3
0"4
0'4
0*4
0/4
124
084
0:4
0A4
0C4
0E4
0L4
0Q4
0T4
0Z4
0]4
0h4
0k4
0p4
0r4
0t4
0z4
0~4
0$5
0'5
0-5
005
055
085
0@5
0E5
0H5
0R;
0U;
0Z;
0];
0b;
0g;
0k;
0n;
0t;
0{;
0~;
0%<
0(<
1@:
05;
1K9
1?:
16;
1B;
1C;
0N;
0_1
0b1
1g1
1j1
0o1
0r1
0x1
0{1
0#2
0&2
0-2
032
052
0;2
0?2
0,0
0/0
140
160
0<0
0?0
0E0
0M0
0R0
0W0
0\0
0_0
0e0
0h0
0F/
1I/
0N/
0V/
0Y/
0`/
0f/
0i/
0n/
0q/
0v/
0y/
0!0
0$0
0S=
0W=
0[=
0]=
0d=
0g=
0l=
0n=
0u=
0w=
0}=
0">
1'>
0*>
00>
03>
0<?
1A?
0G?
0I?
0M?
0P?
0U?
0]?
0_?
0e?
0l?
0o?
0u?
0x?
0S.
0U.
0W.
0Y.
0].
0`.
0g.
0l.
0n.
0p.
0r.
0x.
0{.
1"/
0%/
0+/
0./
03/
06/
0w@
0z@
0!A
0$A
0*A
0-A
02A
04A
0;A
0>A
0@A
0DA
0GA
0LA
0NA
0TA
0WA
0mA
0pA
0uA
0xA
0~A
1"B
0(B
0+B
01B
03B
05B
08B
0=B
0CB
0FB
0KB
0MB
0OB
0QB
03*
0:*
0C*
0J*
0S*
0Z*
0d*
0i*
0p*
0u*
0%+
0)+
0,+
0.+
01+
07+
0=+
0GE
0JE
0OE
0SE
0XE
0[E
0`E
0cE
0iE
0lE
0qE
0tE
0yE
0|E
0#F
0&F
1[#
0a#
0d&
0p&
07'
0a(
0`(
0='
0^(
0<'
1u&
19(
0;'
0_(
0>'
0?'
08'
0:)
0A)
1p)
1<)
1>)
1W(
0Y(
0\(
1X(
0Z(
0](
1i&
1k&
1?)
1C)
0v&
0:(
1)
0/
1D;
0C;
18;
0@:
1L9
06;
1B:
1N*
0^*
0)1
074
1"8
1g8
0,?
1~C
1jG
0R8
1\7
1+G
0K9
1T8
1+*
1qB
1:@
0G@
1D>
18?
1#=
1-=
1?<
1`7
1@<
0M<
1N<
1Z<
1[<
0g<
1h<
1t<
1u<
0"=
1.=
0>=
1?=
1O=
1P=
0C>
19?
0,@
1-@
19@
1H@
1T@
1U@
0b@
1c@
1s@
1t@
0iA
1jA
1eB
1fB
0pB
0Z7
0sG
0)D
0x8
0G8
0]#
0e#
0G$
0a%
0b%
0A$
0d%
0B$
1'$
1I%
0C$
0c%
0@$
0?$
0F$
06&
0/&
14&
12&
1k%
0i%
0f%
1j%
0h%
0e%
1b#
1`#
11&
1;&
0&$
0H%
0y(
0[(
0u(
0t(
0s(
0r(
0q(
0p(
0n(
0m(
0k(
0j(
0i(
0g(
0f(
0e(
0d(
0c(
0:'
0b(
0h(
0l(
0o(
0v(
xU'
xV'
xY'
xX'
xW'
xt'
xs'
xr'
xq'
xp'
xo'
xn'
xm'
xl'
xk'
xj'
xi'
xh'
xg'
xf'
xe'
xd'
xc'
xb'
xa'
x`'
x_'
x^'
x]'
x\'
x['
xZ'
0C)
0T'
0P'
0O'
0N'
0M'
0J'
0F'
0D'
0C'
0B'
0A'
0@'
0E'
0G'
0H'
0I'
0K'
0L'
0Q'
0R'
0S'
09'
0~I
0#J
0$J
0%J
0&J
0'J
0+J
0,J
0-J
0.J
0/J
00J
01J
02J
04J
05J
19J
18J
07J
06J
03J
0*J
0)J
0(J
0"J
0!J
0}I
1<J
0;J
0:J
0=J
1>J
0+
0$
00!
0/!
0,!
0+!
0*!
0)!
0(!
19"
18"
07"
06"
04"
03"
02"
01"
00"
0/"
1n
0m
1u!
0t!
0f"
1d"
1b"
1a"
0_"
10
1.
1]"
09J
0>9
0MD
0tG
0[7
0qB
1gB
0fB
1kA
0jA
1u@
0t@
1e@
0c@
1W@
0U@
1J@
0:@
1/@
0-@
1:?
0D>
1Q=
0P=
1@=
0?=
10=
0#=
1v<
0u<
1j<
0h<
1]<
0[<
1O<
0N<
1B<
0@<
0.=
1$=
09?
1E>
0H@
1<@
1rB
1cC
0L9
1K*
0N*
1%,
1E,
1L/
1;0
1n1
054
0d7
0f7
0m7
0\8
1.>
0"?
1C?
1%B
1OC
0|C
0'D
0(D
08E
1QF
1aG
0hG
0T8
1sG
1)D
1x8
1G8
08;
0B:
0D;
0+&
0g%
0M%
0N%
0O%
0P%
0Q%
0R%
0T%
0U%
0W%
0X%
0Y%
0[%
0\%
0]%
0^%
0_%
0D$
0`%
0Z%
0V%
0S%
0L%
xi$
xh$
xe$
xf$
xg$
xJ$
xK$
xL$
xM$
xN$
xO$
xP$
xQ$
xR$
xS$
xT$
xU$
xV$
xW$
xX$
xY$
xZ$
x[$
x\$
x]$
x^$
x_$
x`$
xa$
xb$
xc$
xd$
0;&
0*$
0.$
0/$
00$
01$
04$
08$
0:$
0;$
0<$
0=$
0>$
09$
07$
06$
05$
03$
02$
0-$
0,$
0+$
0E$
1y(
1uG
0#G
0.F
0=E
1ND
0\C
0WB
0_A
0!@
0/?
0:>
06<
0*;
06:
1?9
1H8
09;
0E;
0C<
0P<
0^<
0k<
0w<
0%=
01=
0A=
00@
0=@
0K@
0X@
0f@
0hB
0W"
05"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0.!
0-!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
xh"
0]"
1>9
1MD
1tG
0"8
1A*
1G*
0K*
1Q*
1a*
1m*
16+
1\+
1t+
1{+
1-,
1<,
1D,
1M,
1U,
1h,
1'-
1/-
17-
1>-
1R-
1o-
1v-
1!.
1).
1<.
1v.
1~.
1(/
1)/
11/
19/
1S/
1\/
1c/
1~/
120
190
1B0
1J0
1d0
0!1
1'1
101
171
1R1
1e1
1m1
1u1
1~1
122
1Q2
1\2
1d2
1l2
1*3
1>3
1F3
1O3
1V3
1g3
1%4
1-4
154
064
1=4
1Y4
1y4
135
1;5
1C5
1K5
1f5
1"6
1*6
126
1:6
1K6
1R6
1Z6
1d6
1w6
1d7
1m7
0n7
1u7
1~7
1=8
1\8
1e8
1n8
1v8
1<9
1T9
1]9
1d9
1l9
13:
1]:
1k:
1s:
1z:
1%;
1j;
1y;
1#<
1+<
12<
1c=
1z=
1%>
1->
16>
1W>
1q>
1v>
1"?
0#?
1*?
1??
1F?
1S?
1Z?
1t?
1}@
1'A
10A
17A
1\A
1sA
1{A
1.B
1BB
1'C
1?C
1GC
1XC
1kC
1sC
1|C
1'D
1CD
1iD
1"E
1)E
10E
18E
09E
1ME
1UE
1^E
1fE
1+F
1?F
1HF
1ZF
1mF
1GG
1TG
1`G
1hG
0iG
1qG
0J@
0:?
00=
0B<
0O<
0]<
0j<
0v<
0$=
0@=
0Q=
0E>
0/@
0<@
0W@
0e@
0u@
0kA
0gB
0rB
0\7
0>J
0<J
08J
19J
0H8
1+&
1}(
1x(
1|(
1!)
1~(
1")
1#)
0t0
0E2
0Q<
1A6
0@7
0@9
17:
0C:
1+;
0P5
0G=
0YB
0.*
0G7
1s)
0/F
0d)
1vG
1W"
1@7
0?9
0ND
0uG
1H8
0jG
1#E
0}C
0C?
0.>
1f8
0]8
1v7
0n1
0;0
0)/
0E,
0G8
1>J
1<J
18J
1'&
1,&
1(&
1%&
1&&
1$&
1#&
0#)
0!)
0")
0}(
0~(
1w(
18)
11)
1.)
1*)
1%)
1&)
1')
1()
1))
1+)
1,)
1-)
1/)
10)
12)
13)
14)
15)
16)
17)
1X"
1T"
1S"
1R"
1Q"
1P"
1O"
0s'
0p'
0o'
0n'
0m'
0l'
0h'
0g'
0f'
0e'
0d'
0c'
0b'
0a'
0_'
0^'
1Z'
1['
0\'
0]'
0`'
0i'
0j'
0k'
0q'
0r'
0t'
1W'
0X'
0Y'
0V'
1U'
1?9
1ND
1uG
09J
0g8
0~C
1;E
0sG
0@7
0vG
1G7
1@9
0#&
0%&
0$&
0'&
0&&
1-&
1l%
1s%
1v%
1z%
1!&
1~%
1}%
1|%
1{%
1y%
1x%
1w%
1u%
1t%
1r%
1q%
1p%
1o%
1n%
1m%
0Z'
0|(
08)
07)
06)
05)
04)
03)
01)
00)
0.)
0-)
0,)
0*)
0))
0()
0')
0&)
0%)
0+)
0/)
02)
0K$
0N$
0O$
0P$
0Q$
0R$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0_$
0`$
1d$
1c$
0b$
0a$
0^$
0U$
0T$
0S$
0M$
0L$
0J$
1g$
0f$
0e$
0h$
1i$
1Y"
0S"
0R"
0Q"
0P"
0O"
1M"
1L"
1K"
1J"
1I"
1H"
1G"
1F"
1E"
1D"
1C"
1B"
1A"
1@"
1?"
1>"
1="
1<"
1;"
1:"
0tG
1<E
0)D
0x8
0H8
1vG
0G7
0@9
0d$
0(&
0l%
0m%
0n%
0o%
0p%
0q%
0s%
0t%
0v%
0w%
0x%
0z%
0{%
0|%
0}%
0~%
0!&
0y%
0u%
0r%
1)#
0(#
1'#
0&#
0%#
1$#
1##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
1Z'
0U'
0W'
0['
0$#
0T"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
1@7
0>9
0MD
1;J
0>J
1d$
0i$
0g$
0c$
1U'
1W'
1['
0)#
0'#
1$#
0##
0uG
1=E
0<J
08J
1i$
1g$
1c$
0Z'
1)#
1'#
1##
0?9
0ND
0s)
0vG
0d$
0$#
1G7
1@9
1X'
0U'
1f$
0i$
0W'
0['
0)#
1&#
0g$
0c$
0'#
0##
#160000
0!
03#
0N)
0C&
0O)
#240000
1!
13#
1N)
1C&
1{I
0R)
0S)
0Z)
0e)
1h)
0"*
107
157
0I7
1;;
1O)
1/7
1B7
0J7
1D9
1/;
1<;
1AE
1i)
0f)
0[)
1^)
0q)
0z)
1,7
077
1::
12;
0\I
1T)
1v'
0|I
1r)
0?&
14;
1H9
0U7
1<:
1v)
0|)
1E6
137
1K8
1N9
1E:
1_)
1c)
1o)
1)*
1ND
0=E
1#G
1uG
1BE
11;
1>:
1P8
0T7
1P7
1F9
1*%
0f&
1(H
1P)
0Q)
1Y)
1Z)
0h)
1F+
1>/
1q0
1G2
1>6
1.7
007
057
1?7
1D7
1I7
1C9
1.;
18<
1E<
1S<
1`<
1m<
1'=
19=
1I=
11?
1'@
1?@
1M@
1Z@
1h@
1aA
1_B
1^C
1O
1[7
0UD
1R8
1DE
1vG
1d)
1s)
0G7
1|)
1U7
1SD
1S7
14F
1=7
1N8
0H9
0<:
04;
1@;
1J;
1><
1K<
1Y<
1f<
1r<
1|<
1,=
16=
1F=
1?>
16?
1&@
16@
1F@
1S@
1a@
1q@
1gA
1^B
1nB
1K7
1(G
1T7
0BE
1R7
0P7
0P8
0F9
0>:
01;
1>;
1L;
1;<
1H<
1V<
1c<
1p<
1~<
1*=
1<=
1M=
1A>
14?
1+@
18@
1C@
1P@
1^@
1l@
1eA
1cB
1aC
1,*
0VD
0+G
1F:
1M:
1P:
1U:
1X:
1^:
1f:
1h:
1n:
1w:
1}:
1!;
1#;
1O9
1Q9
1W9
1Z9
1_9
1i9
1o9
1r9
1t9
1x9
1{9
1":
1%:
1*:
1-:
1/:
1]7
0_7
0b7
1g7
0j7
0o7
1r7
1x7
1{7
1#8
1%8
1'8
1)8
1-8
108
158
188
1>8
1@8
1L8
147
0U8
0X8
1Z8
0^8
1`8
1b8
1h8
1k8
1p8
1s8
1y8
1|8
1#9
1%9
1'9
1,9
1/9
149
179
1H6
1O6
1T6
1W6
1]6
1`6
1b6
1g6
1j6
1o6
1r6
1x6
1"7
1$7
1w)
167
1ZD
1\D
1aD
1dD
1jD
1mD
1tD
0zD
0}D
1$E
1-E
12E
05E
15;
0*G
0?:
0B;
0[#
0W(
1`(
1^(
0X(
1_(
0i&
0k&
0?)
1:)
1A)
0p)
0<)
0>)
1v&
1:(
1|&
1@(
1{&
1?(
1y&
1=(
0u&
09(
1x&
1<(
1z&
1>(
1_C
1aB
1cA
1j@
1\@
1N@
1A@
1)@
12?
1K=
1:=
1(=
1n<
1a<
1T<
1F<
19<
1@6
1I2
1r0
1@/
1H+
0i)
1q)
1z)
047
067
177
0L8
1\I
0^)
0v)
1x)
10*
1J+
13,
1},
1f-
1C/
1v0
1L2
173
1{3
1f4
1R5
1U5
0E6
0,7
037
1E7
1J7
1J8
0N9
0::
0E:
02;
1G;
1y<
13=
1C=
1<>
1#@
13@
1n@
1[B
1kB
1PD
1QD
1@E
12F
1R)
1S)
1)H
0)
0u'
0S7
0N8
0=7
0`7
0A*
1B*
0Q*
0a*
1b*
0m*
06+
1D+
0\+
0t+
1u+
0{+
1|+
0%,
0-,
0<,
1E,
0M,
1N,
0U,
0h,
1y,
0'-
1(-
0/-
10-
07-
0>-
0R-
0o-
0v-
1w-
0!.
0).
1*.
0<.
1O.
0v.
0~.
0(/
01/
12/
09/
1:/
0L/
0S/
0\/
1]/
0c/
1d/
0~/
020
1;0
0B0
0J0
1K0
0d0
1m0
0~0
0'1
001
111
071
181
0R1
0e1
1n1
0u1
0~1
1!2
022
1C2
0Q2
1U2
0\2
1]2
0d2
0l2
0*3
0>3
0F3
1G3
0O3
1P3
0V3
0g3
1w3
0%4
1&4
0-4
054
0=4
1?4
0Y4
0y4
1,5
035
145
0;5
0C5
0K5
1L5
0f5
1y5
0"6
0*6
1+6
026
0:6
1;6
0K6
1L6
0R6
0Z6
0d6
1e6
0w6
1f7
0m7
0u7
0~7
1!8
0=8
0\8
0e8
0n8
1o8
0v8
0<9
1=9
0T9
1V9
0]9
0d9
0l9
1m9
03:
0]:
1e:
0k:
1m:
0s:
1t:
0z:
0%;
0j;
0y;
1z;
0#<
0+<
02<
13<
0c=
1t=
0z=
0%>
0->
1.>
06>
17>
0W>
0q>
1r>
0v>
1y>
0"?
0*?
0??
1C?
0F?
0S?
1T?
0Z?
0t?
1}?
0}@
1~@
0'A
00A
11A
07A
0\A
1]A
0sA
1tA
0{A
0%B
0.B
1/B
0BB
0'C
0?C
1@C
0GC
0OC
0XC
1YC
0kC
0sC
1tC
0|C
0'D
1(D
0CD
1LD
0iD
0)E
1*E
00E
08E
0ME
1NE
0UE
0^E
1_E
0fE
0+F
1,F
0?F
1@F
0HF
0QF
0ZF
1[F
0mF
0#G
0GG
1PG
0TG
0hG
0qG
1rG
0G*
1[*
1w7
1g8
0ND
0;E
1jG
0cC
0(G
0L7
1bC
1pB
0eB
1iA
0s@
1b@
0T@
1G@
09@
1,@
08?
1C>
0O=
1>=
0-=
1"=
0t<
1g<
0Z<
1M<
0?<
1C;
1N;
16;
1B;
1@:
05;
1?:
1Z7
1X7
0W7
0})
187
0?J
0k%
1b%
1d%
0j%
1c%
0b#
0`#
01&
16&
1/&
04&
02&
1&$
1H%
1~#
1B%
1!$
1C%
1#$
1E%
0'$
0I%
1$$
1F%
1"$
1D%
1U'
1V'
0X'
1W'
1E)
1F)
1C)
1='
1<'
1:'
1;'
1>'
18'
0T)
1y)
1hC
1mC
1pC
0vC
0xC
1zC
1!D
0$D
1*D
1-D
12D
15D
17D
1;D
1=D
1DD
1GD
14;
0F:
0M:
0P:
0U:
0X:
0^:
0f:
0h:
0n:
0w:
0}:
0!;
0#;
1H9
0O9
0Q9
0W9
0Z9
0_9
0i9
0o9
0r9
0t9
0x9
0{9
0":
0%:
0*:
0-:
0/:
0T7
0R7
1U8
1X8
0Z8
1^8
0`8
0b8
0h8
0k8
0p8
0s8
0y8
0|8
0#9
0%9
0'9
0,9
0/9
049
079
1<:
0H6
0O6
0T6
0W6
0]6
0`6
0b6
0g6
0j6
0o6
0r6
0x6
0"7
0$7
1V5
1Z5
1^5
1b5
1g5
1i5
1k5
1n5
1q5
1t5
1z5
1|5
1~5
1#6
1,6
1/6
156
1H*
0w)
0ZD
0\D
0aD
0dD
0jD
0mD
0tD
1zD
1}D
0$E
0-E
02E
15E
0_)
0c)
0o)
0)*
1=7
0U7
1S7
1N8
1v)
1{)
0|)
00*
0J+
03,
0},
0f-
0C/
0v0
0L2
073
0{3
0f4
0R5
1E6
137
0K8
1N9
1E:
0y<
03=
0C=
0<>
0#@
03@
0n@
0[B
0kB
02F
0eA
04?
0*=
0p<
0>;
0L;
0;<
0H<
0V<
0c<
0~<
0<=
0M=
0A>
0+@
08@
0C@
0P@
0^@
0l@
0cB
0aC
0+%
09"
08"
12"
11"
10"
00
0.
1f"
0d"
0b"
0a"
1_"
0n
1m
1k
1j
1i
1h
1g
0u!
1t!
1r!
1q!
1p!
1o!
1n!
1j&
1U7
0+*
1UD
0@:
06;
0C;
1O;
1@<
1N<
1[<
1h<
1u<
1#=
1.=
1?=
1P=
1D>
19?
1-@
1:@
1H@
1U@
1c@
1t@
1jA
1fB
1qB
1cC
1T7
1*G
1W7
0[*
1^*
0D,
090
1~0
0m1
154
1m7
1\8
1"?
1|C
1'D
0"E
18E
0`G
1hG
0uG
0<E
1G7
1\*
0H*
1sG
0rG
0PG
0d)
0[F
0@F
0,F
0_E
1WE
0NE
0*E
0LD
0(D
1~C
0tC
0YC
0@C
0/B
0tA
0]A
01A
1)A
0~@
0}?
0T?
1L?
0C?
0y>
0r>
07>
1/>
0.>
0t=
03<
0z;
1|:
0t:
0m:
0e:
0m9
0V9
0=9
1x8
0o8
0f8
0!8
0v7
1"8
0e6
0L6
0;6
146
0+6
0y5
0L5
1=5
045
0,5
0?4
0&4
0w3
0P3
1H3
0G3
0]2
0U2
0C2
0!2
1w1
081
011
0m0
0K0
1D0
0d/
0]/
0:/
02/
0O.
0*.
1x-
0w-
00-
0(-
0y,
0N,
1F,
0|+
0u+
0D+
1c*
0b*
0B*
0R8
1i$
1h$
0f$
1g$
19&
18&
1;&
1A$
1B$
1D$
1C$
1@$
1F$
0P
1Z(
1](
1\(
0x(
0y(
0qB
0bC
0fB
0t@
0c@
0U@
0H@
0:@
0-@
0D>
0P=
0?=
0#=
0h<
0[<
0N<
0@<
0O;
1C;
0N;
0u<
0.=
09?
0jA
1F:
1M:
1P:
1U:
1X:
1^:
1f:
1h:
1n:
1w:
1}:
1!;
1#;
1O9
1Q9
1W9
1Z9
1_9
1i9
1o9
1r9
1t9
1x9
1{9
1":
1%:
1*:
1-:
1/:
0]7
1_7
1b7
0g7
1j7
1o7
0r7
0x7
0{7
0#8
0%8
0'8
0)8
0-8
008
058
088
0>8
0@8
0U8
0X8
1Z8
0^8
1`8
1b8
1h8
1k8
1p8
1s8
1y8
1|8
1#9
1%9
1'9
1,9
1/9
149
179
1H6
1O6
1T6
1W6
1]6
1`6
1b6
1g6
1j6
1o6
1r6
1x6
1"7
1$7
1,G
1w)
1ZD
1\D
1aD
1dD
1jD
1mD
1tD
0zD
0}D
1$E
1-E
12E
05E
1R8
0DE
0Y7
0*G
0[7
0Q8
1|)
087
0U7
097
0SD
0S7
04F
0=7
0N8
0H9
0<:
04;
0@;
0J;
0><
0K<
0Y<
0f<
0r<
0|<
0,=
06=
0F=
0?>
06?
0&@
06@
0F@
0S@
0a@
0q@
0gA
0^B
0nB
0K7
1(G
1L7
0T7
1M7
1BE
1R7
1P7
1P8
1F9
1>:
11;
1>;
1L;
1;<
1H<
1V<
1c<
1p<
1~<
1*=
1<=
1M=
1A>
14?
1+@
18@
1C@
1P@
1^@
1l@
1eA
1cB
1aC
0,*
1\7
1T8
1B:
18;
1D;
1EE
1@:
16F
0Z7
0UD
1K9
16;
1a#
1)#
1(#
1'#
0&#
1]"
1["
1Z"
1/!
1-!
1,!
1+!
1*!
1)!
1G&
1e&
1l&
1m&
17'
0`(
0='
0^(
0<'
1u&
19(
1w&
1;(
0;'
0_(
0>'
1?'
1;)
08'
0:)
0A)
1W(
0\(
1X(
0Z(
0](
1i&
1k&
1?)
12'
1T(
1+'
1M(
1''
1I(
1%'
1G(
1}&
1A(
1~&
1B(
1!'
1C(
1"'
1D(
1#'
1E(
1$'
1F(
1&'
1H(
1('
1J(
1)'
1K(
1*'
1L(
1,'
1N(
1-'
1O(
1.'
1P(
1/'
1Q(
10'
1R(
11'
1S(
13'
1U(
14'
1V(
0T8
0c*
1o*
1W,
0x-
1+.
1L0
1"2
0H3
1X3
0=5
1M5
046
1<6
1G8
0w7
0g8
1>9
0|:
1(;
0/>
18>
0L?
1\?
0)A
1:A
0~C
1)D
0WE
1hE
1tG
0vG
0aG
0#E
1(D
0n1
0;0
0E,
1_*
0\*
1+G
1[*
0^*
1&,
1D,
1)/
190
0~0
1m1
054
0m7
0\8
0"?
1PC
0|C
0'D
1"E
08E
1RF
1`G
0hG
1uG
1rB
1bC
1gB
1kA
1u@
1e@
1W@
1J@
1<@
1/@
1:?
1E>
1Q=
1@=
10=
1$=
1v<
1j<
1]<
1O<
1B<
1P;
0D;
08;
0B:
1VD
1*G
1h%
1e%
1f%
0,&
0+&
1/
0@)
0w(
0W'
0V'
18;
1L9
0VD
17F
1B:
1;*
0[*
0o*
0F,
0W,
0+.
0D0
0L0
0w1
0"2
0X3
0M5
0<6
0x8
0(;
08>
0\?
0:A
0)D
1=E
0hE
0jG
0sG
1E;
19;
1*;
1?9
1H8
0BE
0N7
1T7
0M7
0(G
1[7
1Q8
0X7
1SD
1U7
197
1})
0R8
1J9
0\7
0+G
06F
1Z7
0EE
1T8
1-G
10G
15G
17G
19G
1;G
1?G
1BG
1HG
1KG
1QG
1VG
0YG
0[G
0]G
1bG
0fG
1kG
1nG
1`7
0kA
0:?
00=
0v<
1O;
1?<
1D;
0P;
0B<
0O<
0]<
0j<
0$=
0@=
0Q=
0E>
0/@
0<@
0J@
0W@
0e@
0u@
0gB
0cC
0rB
0bC
1U#
1\#
1_#
1^#
1G$
0b%
0A$
0d%
0B$
1'$
1I%
1%$
1G%
0C$
0c%
0@$
1?$
15&
0F$
06&
0/&
1k%
0f%
1j%
0h%
0e%
1b#
1`#
11&
1j#
1.%
1q#
15%
1u#
19%
1w#
1;%
1}#
1A%
1|#
1@%
1{#
1?%
1z#
1>%
1y#
1=%
1x#
1<%
1v#
1:%
1t#
18%
1s#
17%
1r#
16%
1p#
14%
1o#
13%
1n#
12%
1m#
11%
1l#
10%
1k#
1/%
1i#
1-%
1h#
1,%
16"
14"
13"
0X"
0W"
1='
1<'
0:'
1;'
1>'
18'
0E)
0F)
0C)
1+G
1c*
1z*
1"+
14+
1B+
1Q+
1Z+
1b+
1j+
1^,
1f,
1n,
1w,
1@-
1E-
1P-
1Y-
1a-
1x-
12.
1:.
1C.
1M.
1[.
1c.
1j.
1t.
1U/
1l/
1t/
1|/
1'0
1P0
1Z0
1b0
1k0
1)1
1@1
1H1
1P1
1Y1
1)2
102
182
1>2
1n2
1x2
1!3
1(3
113
1H3
1_3
1e3
1m3
1u3
174
1H4
1O4
1W4
1`4
1n4
1w4
1}4
1*5
1=5
1Y5
1a5
1m5
1w5
146
1\6
1m6
1u6
1}6
1'7
1w7
1+8
138
1;8
1C8
1g8
1!9
1)9
129
1:9
1f9
1v9
1~9
1(:
11:
1K:
1S:
1[:
1a:
1|:
1X;
1`;
1e;
1q;
1-<
1V=
1`=
1j=
1q=
1/>
1L>
1U>
1[>
1e>
1,?
1L?
1b?
1j?
1r?
1{?
1)A
1BA
1JA
1QA
1ZA
1'B
17B
1@B
1IB
1SB
1zB
1%C
1.C
16C
1~C
10D
19D
1@D
1JD
1ND
1_D
1gD
1pD
1wD
1:E
1WE
1oE
1wE
1!F
1)F
1cF
1kF
1qF
1zF
13G
1=G
1EG
1NG
0*;
09;
0E;
16<
1C<
1P<
1^<
1k<
1w<
1%=
11=
1A=
1:>
1/?
1!@
10@
1=@
1K@
1X@
1f@
1_A
1WB
1hB
1\C
1vG
1SF
1}C
1QC
1]8
1*/
1/,
0_*
1\*
0;*
1A*
1Q*
1a*
1f*
1m*
16+
1\+
1t+
1{+
1%,
1-,
1<,
1M,
1U,
1h,
1'-
1/-
17-
1>-
1R-
1o-
1v-
1!.
1).
1<.
1v.
1~.
1(/
11/
19/
1L/
1S/
1\/
1c/
1~/
120
1B0
1J0
1d0
1~0
1'1
101
171
1R1
1e1
1u1
1~1
122
1Q2
1\2
1d2
1l2
1*3
1>3
1F3
1O3
1V3
1g3
1%4
1-4
154
1=4
1Y4
1y4
135
1;5
1C5
1K5
1f5
1"6
1*6
126
1:6
1K6
1R6
1Z6
1d6
1w6
0f7
1m7
1u7
1~7
1=8
1\8
1e8
1n8
1v8
1<9
1T9
1]9
1d9
1l9
13:
1]:
1k:
1s:
1z:
1%;
1j;
1y;
1#<
1+<
12<
1c=
1z=
1%>
1->
1.>
16>
1W>
1q>
1v>
1"?
1*?
1??
1C?
1F?
1S?
1Z?
1t?
1}@
1'A
10A
17A
1\A
1sA
1{A
1%B
1.B
1BB
1'C
1?C
1GC
1OC
1XC
1kC
1sC
1|C
1'D
0(D
1CD
1iD
1#E
1)E
10E
18E
1ME
1UE
1^E
1fE
1+F
1?F
1HF
1QF
1ZF
1mF
1#G
1GG
1TG
1aG
1hG
1qG
1F,
1D0
1w1
1jG
1-F
1MD
1)D
1^A
1~?
19>
1);
1=6
1N5
1x3
1D2
1n0
1P.
1z,
1E+
0?9
00&
0-&
0g$
0h$
1T!
1*
10
1.
1-
1,
10!
0/!
0,!
0+!
0*!
0)!
1(!
19"
18"
06"
04"
03"
02"
01"
00"
1n
1l
1f
1e
1d
1c
1b
1a
1`
1_
1^
1]
1\
1[
1Z
1Y
1X
1W
1V
1U
1T
1S
1R
1Q
1u!
1s!
1m!
1l!
1k!
1j!
1i!
1h!
1g!
1f!
1e!
1d!
1c!
1b!
1a!
1`!
1_!
1^!
1]!
1\!
1[!
1Z!
1Y!
1X!
0f"
1e"
1a"
0_"
0U'
1w(
0\C
0&,
0)/
0]8
0PC
0}C
0RF
0uG
0hB
0_A
0f@
0X@
0K@
0=@
00@
0/?
0:>
0A=
0%=
0k<
0^<
0P<
0C<
06<
1E;
1@<
0M<
1P;
0w<
01=
0!@
0WB
1?9
0)D
0=E
0[7
0Q8
07F
0A*
0Q*
0a*
0m*
06+
0\+
0t+
0{+
0%,
0-,
0<,
0D,
1E,
0M,
0U,
0h,
0'-
0/-
07-
0>-
0R-
0o-
0v-
0!.
0).
0<.
0v.
0~.
0(/
01/
09/
0L/
0S/
0\/
0c/
0~/
020
090
1;0
0B0
0J0
0d0
0'1
001
071
0R1
0e1
0m1
1n1
0u1
0~1
022
0Q2
0\2
0d2
0l2
0*3
0>3
0F3
0O3
0V3
0g3
0%4
0-4
0=4
0Y4
0y4
035
0;5
0C5
0K5
0f5
0"6
0*6
026
0:6
0K6
0R6
0Z6
0d6
0w6
1f7
0u7
0~7
0=8
0e8
0n8
0v8
0<9
0T9
0]9
0d9
0l9
03:
0]:
0k:
0s:
0z:
0%;
0j;
0y;
0#<
0+<
02<
0c=
0z=
0%>
0->
0.>
06>
0W>
0q>
0v>
0*?
0??
0C?
0F?
0S?
0Z?
0t?
0}@
0'A
00A
07A
0\A
0sA
0{A
0%B
0.B
0BB
0'C
0?C
0GC
0OC
0XC
0kC
0sC
0CD
0iD
0"E
0)E
00E
0ME
0UE
0^E
0fE
0+F
0?F
0HF
0QF
0ZF
0mF
0#G
0GG
0TG
0`G
0qG
0H8
0K9
0?:
0T8
1+*
0SD
1R8
0J9
1\7
1BE
1N7
1X7
0R7
1O7
1Y7
0@7
0@9
1C:
0+;
0A6
0s)
1*;
0\*
1&+
0E+
0z,
0P.
0n0
0D2
0x3
0N5
0=6
0G8
0>9
0);
09>
0~?
0^A
0MD
0-F
1.F
0tG
1^*
0c*
0f*
0z*
0"+
04+
0B+
0Q+
0Z+
0b+
0j+
0F,
0^,
0f,
0n,
0w,
0@-
0E-
0P-
0Y-
0a-
0x-
02.
0:.
0C.
0M.
0[.
0c.
0j.
0t.
0U/
0l/
0t/
0|/
0'0
0D0
0P0
0Z0
0b0
0k0
0)1
0@1
0H1
0P1
0Y1
0w1
0)2
002
082
0>2
0n2
0x2
0!3
0(3
013
0H3
0_3
0e3
0m3
0u3
074
0H4
0O4
0W4
0`4
0n4
0w4
0}4
0*5
0=5
0Y5
0a5
0m5
0w5
046
0\6
0m6
0u6
0}6
0'7
0w7
0"8
0+8
038
0;8
0C8
0g8
0!9
0)9
029
0:9
0f9
0v9
0~9
0(:
01:
0K:
0S:
0[:
0a:
0|:
0X;
0`;
0e;
0q;
0-<
0V=
0`=
0j=
0q=
0/>
0L>
0U>
0[>
0e>
0,?
0L?
0b?
0j?
0r?
0{?
0)A
0BA
0JA
0QA
0ZA
0'B
07B
0@B
0IB
0SB
0zB
0%C
0.C
06C
0~C
00D
09D
0@D
0JD
0ND
0_D
0gD
0pD
0wD
0:E
0WE
0oE
0wE
0!F
0)F
0cF
0kF
0qF
0zF
03G
0=G
0EG
0NG
0jG
16:
19;
1A$
1B$
0D$
1C$
1@$
1F$
09&
08&
0;&
0`"
0Y"
0(#
0'#
1z(
1#)
1")
1!)
1}(
1|(
15'
1@9
1sG
1"2
1L0
1W,
1iG
1jG
1XG
1d)
1!G
1RF
1IF
1gE
1VE
19E
11E
1yD
1}C
1lC
1PC
1HC
18C
1UB
1&B
1|A
19A
1(A
1[?
1K?
1L?
1+?
1#?
1h>
1/>
1&>
1|=
1,<
1$<
1s;
1';
1{:
14:
1e9
1^9
1w8
1]8
1F8
1v7
1n7
1)7
1[6
1S6
136
1%6
1D5
1<5
1b4
164
1.4
1W3
1?3
133
1m2
1e2
1v1
1f1
1[1
1(1
1!1
1C0
130
1)0
1T/
1M/
1)/
1!/
1w.
1".
1p-
1c-
1?-
18-
1V,
1=,
1.,
1&,
1l+
1n*
1s*
1R*
0&+
10,
1;/
1ZC
1\F
1.*
1YB
1G=
1t0
1E2
1Q<
1P5
1A6
0C:
1+;
1OG
1FG
1>G
14G
1~F
1vF
1lF
1dF
1*F
1"F
1xE
1pE
1hE
1;E
1xD
1qD
1hD
1`D
0G7
1KD
1BD
1:D
11D
1)D
17C
1/C
1&C
1{B
1TB
1JB
1AB
1:B
10B
1[A
1SA
1KA
1CA
1:A
1|?
1s?
1k?
1d?
1\?
1-?
1g>
1_>
1V>
1N>
18>
1s=
1k=
1b=
1Z=
14<
1r;
1i;
1a;
1Y;
1(;
1d:
1\:
1T:
1L:
12:
1):
1!:
1w9
1n9
1;9
139
1+9
1"9
1x8
1E8
1<8
148
1,8
1"8
1(7
1~6
1v6
1n6
1f6
1<6
1x5
1p5
1e5
1]5
1M5
1+5
1#5
1x4
1o4
1a4
1X4
1P4
1I4
1@4
1v3
1n3
1f3
1`3
1X3
123
1)3
1"3
1y2
1o2
1B2
1:2
112
1*2
1Z1
1Q1
1I1
1A1
191
1l0
1c0
1[0
1T0
1(0
1}/
1u/
1m/
1e/
1u.
1k.
1d.
1\.
1N.
1F.
1;.
13.
1+.
1b-
1Z-
1Q-
1I-
1A-
1x,
1p,
1g,
1_,
1k+
1c+
1[+
1S+
1C+
15+
1(+
1{*
1o*
1T*
0^*
1%,
0E,
1L/
0;0
0n1
054
0d7
0f7
0m7
0\8
1f8
0"?
1%B
1OC
0|C
0'D
08E
1QF
1#G
0hG
0i$
1-&
1/!
0-!
1,!
1+!
1*!
1)!
0]"
0["
0Z"
1y(
0!)
0")
0#)
1$)
1%)
1&)
1')
1()
1))
1*)
1+)
1,)
1-)
1.)
1/)
10)
11)
12)
13)
14)
15)
16)
17)
18)
1U'
1x(
0}(
0A6
07:
0sG
0OG
0FG
0>G
04G
0~F
0vF
0lF
0dF
0*F
0"F
0xE
0pE
0hE
0;E
0xD
0qD
0hD
0`D
1G7
0KD
0BD
0:D
01D
0)D
07C
0/C
0&C
0{B
0TB
0JB
0AB
0:B
00B
0[A
0SA
0KA
0CA
0:A
0|?
0s?
0k?
0d?
0\?
0-?
0g>
0_>
0V>
0N>
08>
0s=
0k=
0b=
0Z=
04<
0r;
0i;
0a;
0Y;
0(;
0d:
0\:
0T:
0L:
02:
0):
0!:
0w9
0n9
0;9
039
0+9
0"9
0x8
0E8
0<8
048
0,8
0(7
0~6
0v6
0n6
0f6
0<6
0x5
0p5
0e5
0]5
0M5
0+5
0#5
0x4
0o4
0a4
0X4
0P4
0I4
0@4
0v3
0n3
0f3
0`3
0X3
023
0)3
0"3
0y2
0o2
0B2
0:2
012
0*2
0"2
0Z1
0Q1
0I1
0A1
091
0l0
0c0
0[0
0T0
0L0
0(0
0}/
0u/
0m/
0e/
0u.
0k.
0d.
0\.
0N.
0F.
0;.
03.
0+.
0b-
0Z-
0Q-
0I-
0A-
0x,
0p,
0g,
0_,
0W,
0k+
0c+
0[+
0S+
0C+
05+
0(+
0{*
0o*
1/F
1C:
0+;
0P7
0O8
0Z7
1R7
0O7
0Y7
1H8
1K9
1?:
1T8
1UD
0X7
1cC
0?9
0@:
15;
0L9
1@7
0XG
0d)
0!G
0RF
0IF
0gE
0VE
01E
0#E
0yD
0lC
0PC
0HC
08C
0UB
0&B
0|A
09A
0(A
0[?
0K?
0L?
1C?
0+?
0h>
0/>
1.>
0&>
0|=
0,<
0$<
0s;
0';
0{:
04:
0e9
0^9
0w8
0f8
0F8
0v7
0"8
0)7
0[6
0S6
036
0%6
0D5
0<5
0b4
0.4
0W3
0?3
033
0m2
0e2
0v1
1w1
1n1
0f1
0[1
0(1
0C0
1D0
1;0
030
0)0
0T/
0M/
0)/
0!/
0w.
0".
0p-
0c-
0?-
08-
0V,
1F,
1E,
0=,
0.,
0&,
0l+
0n*
0R*
1_*
0s*
0.F
0R8
1J9
0\7
1s)
0@9
0YB
0E2
16<
1N<
1Z<
1B<
0P5
0Q<
0t0
0G=
0vG
0SF
0QC
0*/
0/,
0.*
1*&
1#&
1$&
1%&
1'&
1(&
1I$
0)#
1Y"
08)
0w(
07)
05)
04)
03)
02)
01)
00)
0.)
0-)
0,)
0*)
0()
0')
0&)
0%)
0$)
1#)
0))
0+)
0/)
06)
1}(
0z(
0x(
0|(
1Z'
1['
1]'
1^'
1_'
1X'
1!)
1{(
0y(
1~(
1")
0iG
1d)
1RF
09E
0}C
1PC
1&B
0#?
0]8
0n7
064
1M/
1&,
0_*
1U*
1E+
1D+
1\+
1y,
1R-
1P.
1O.
1v.
1~/
1m0
1R1
1C2
1*3
1x3
1w3
1Y4
1,5
1N5
1y5
1=6
1w6
1=8
1>9
1=9
13:
1e:
1);
1j;
1t=
19>
1W>
1~?
1}?
1^A
1]A
1BB
1'C
1MD
1LD
1iD
1-F
1,F
1mF
1PG
11,
1/,
0F,
1@-
1d-
1</
1*/
1U/
1*0
0D0
1)1
1\1
0w1
1n2
143
174
1c4
1\6
1*7
1w7
1G8
1g8
1f9
15:
15<
1-<
18>
1.?
1,?
1\?
1'B
1VB
1[C
1QC
1<E
1:E
1SF
1"G
1sG
1z,
1n0
1D2
1tG
1+&
0%&
0$&
0#&
1"&
1!&
1~%
1}%
1|%
1{%
1z%
1y%
1x%
1w%
1v%
1u%
1t%
1s%
1r%
1q%
1p%
1o%
1n%
1m%
1l%
1i$
1,&
0'&
1V"
1T"
1S"
1Q"
1P"
1O"
12!
0['
1V'
1t'
1s'
1r'
1q'
1p'
1o'
1n'
1m'
1l'
1k'
1j'
1i'
1h'
1g'
1f'
1e'
1d'
1c'
1b'
1a'
1`'
0_'
0^'
0]'
1W'
1x(
00,
0;/
0ZC
0\F
1C<
1[<
0g<
1O<
1P5
0H8
0K9
0?:
0T8
0/F
0/,
1F,
1W,
0@-
0*/
0U/
1L0
1D0
1"2
1w1
0n2
0\6
0w7
0G8
0g8
0f9
0-<
1/>
08>
1L?
0\?
0'B
0QC
0:E
0SF
06:
06;
0B;
0B:
1@9
1A*
1Q*
0T*
1W*
1a*
1m*
1t+
1{+
0&,
1-,
1<,
1D,
1M,
1U,
1'-
1/-
17-
1>-
1o-
1v-
1!.
1).
1~.
1(/
1)/
11/
19/
0M/
1S/
1\/
1c/
120
190
1B0
1J0
0!1
1'1
101
171
1e1
1m1
1u1
1~1
1Q2
1\2
1d2
1l2
1>3
1F3
1O3
1V3
1%4
1-4
154
1=4
135
1;5
1C5
1K5
1"6
1*6
126
1:6
1K6
1R6
1Z6
1d6
1d7
1m7
1u7
1~7
1\8
1]8
1e8
1n8
1v8
1T9
1]9
1d9
1l9
1k:
1s:
1z:
1%;
1y;
1#<
1+<
12<
1z=
1%>
1->
16>
1q>
1v>
1"?
1*?
1??
1F?
1S?
1Z?
1}@
1'A
10A
17A
1sA
1{A
0&B
1.B
1?C
1GC
0PC
1XC
1kC
1sC
1|C
1}C
1'D
1"E
1)E
10E
18E
1ME
1UE
1^E
1fE
1?F
1HF
0RF
1ZF
1TG
1`G
1hG
1qG
1uG
1DE
1Y7
1VD
1?9
1@:
05;
1L9
0@7
1P7
1O8
1Z7
0P8
1E9
1Q8
0E+
16+
0D+
0z,
1h,
0y,
0d-
0P.
1<.
0O.
0*0
0n0
1d0
0m0
0\1
0D2
122
0C2
043
0x3
1g3
0w3
0c4
1y4
0,5
0N5
1f5
0y5
0=6
0*7
0>9
0=9
1<9
05:
1]:
0e:
0);
05<
1c=
0t=
09>
0.?
0~?
1t?
0}?
0^A
0]A
1\A
0VB
0MD
1CD
0LD
0<E
0-F
0,F
1+F
1GG
0PG
0tG
0l%
0-&
0m%
0o%
0p%
0q%
0r%
0s%
0t%
0v%
0w%
0x%
0z%
0|%
0}%
0~%
0!&
0"&
1#&
0{%
0y%
0u%
0n%
1'&
0*&
0,&
0(&
1d$
1c$
1a$
1`$
1_$
1f$
1%&
1)&
0+&
1&&
1$&
1X"
1W"
0S"
0Q"
0P"
0O"
1N"
1M"
1L"
1K"
1J"
1I"
1H"
1G"
1F"
1E"
1D"
1C"
1B"
1A"
1@"
1?"
1>"
1="
1<"
1;"
1:"
1)#
1^'
1\'
0W'
1Y'
1]'
1|(
0}(
0Z'
0V'
0{(
0X'
1['
0r'
0k'
0g'
0e'
1$)
1_'
0`'
0a'
0b'
0c'
0d'
0f'
0h'
0i'
0j'
0l'
0m'
0n'
0o'
0p'
0q'
0s'
0U'
0t'
1\F
1;E
1ZC
10B
1-?
14<
1n9
1x8
1"8
1f6
1@4
1o2
0"2
191
0L0
1e/
1;/
1A-
0W,
10,
1tG
1~?
19>
1/,
1U/
074
0,?
1'B
1QC
1SF
0c$
1h$
1J$
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
1R$
1S$
1T$
1U$
1V$
1W$
1X$
1Y$
1Z$
1[$
1\$
1]$
1^$
0_$
0`$
0a$
1g$
1,&
0Y"
0X"
0W"
0V"
1U"
0T"
1S"
1R"
1Q"
1P"
1O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
1&#
1$#
1##
1!#
1~"
1}"
1V'
0F9
0=:
0J9
1P8
0E9
0Q8
16:
16;
1B;
1B:
0@9
1G*
0W*
0F,
0D0
091
0w1
0@4
0/>
0-?
0L?
1ND
0jG
16F
0Z7
1EE
1vG
0SF
1#E
1~C
0}C
0QC
0'B
0C?
0.>
1f8
1g8
0]8
1v7
0n1
0)1
0;0
0U/
0)/
0E,
0/,
1X*
0U*
0*;
0C;
1N;
08;
17:
0\F
0;E
0ZC
00B
0~?
1\?
09>
18>
04<
0n9
0x8
0"8
0f6
0o2
1"2
1D2
1L0
1n0
0e/
0;/
0A-
1z,
1W,
00,
0?9
0@:
15;
0L9
1@7
1P<
1h<
1t<
1]<
0"G
0[C
0</
01,
1`$
1b$
0g$
1e$
1a$
1(&
0'&
0d$
0h$
0)&
0f$
1c$
0L$
0S$
0W$
0Y$
1"&
1_$
0^$
0]$
0\$
0[$
0Z$
0X$
0V$
0U$
0T$
0R$
0Q$
0P$
0O$
0N$
0M$
0K$
0i$
0J$
1(#
1'#
0##
0!#
0~"
0}"
1|"
1{"
1z"
1y"
1x"
1w"
1v"
1u"
1t"
1s"
1r"
1q"
1p"
1o"
1n"
1m"
1l"
1k"
1j"
1i"
1h"
1X"
1%)
1`'
0|(
0Y'
0~(
0['
1w(
1}(
1Z'
11,
0z,
1d-
1</
1*0
0n0
1\1
0D2
143
1c4
1*7
1G8
1>9
15:
15<
1.?
1VB
1[C
1<E
1"G
1h$
0)#
0(#
0'#
0&#
1%#
0$#
1##
1"#
1!#
1~"
1}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0U"
1T"
0S"
1N"
1^<
1u<
0"=
1j<
1Q<
06:
06;
0B;
0B:
1@9
01,
1z,
0d-
0</
0*0
1n0
1D2
043
0*7
0G8
0>9
05:
05<
19>
1~?
0VB
0[C
0<E
0"G
09;
0O;
0?<
0D;
0C:
1+;
1;E
0G*
1c*
1f*
1z*
1"+
14+
1B+
1Q+
1Z+
1b+
1j+
1/,
1F,
1^,
1f,
1n,
1w,
1@-
1E-
1P-
1Y-
1a-
1x-
12.
1:.
1C.
1M.
1[.
1c.
1j.
1t.
1*/
1U/
1l/
1t/
1|/
1'0
1D0
1P0
1Z0
1b0
1k0
1)1
1@1
1H1
1P1
1Y1
1w1
1)2
102
182
1>2
1n2
1x2
1!3
1(3
113
1H3
1_3
1e3
1m3
1u3
174
1H4
1O4
1W4
1`4
1n4
1w4
1}4
1*5
1=5
1Y5
1a5
1m5
1w5
146
1\6
1m6
1u6
1}6
1'7
1w7
1+8
138
1;8
1C8
1!9
1)9
129
1:9
1f9
1v9
1~9
1(:
11:
1K:
1S:
1[:
1a:
1|:
1X;
1`;
1e;
1q;
1-<
1V=
1`=
1j=
1q=
1/>
1L>
1U>
1[>
1e>
1,?
1L?
1b?
1j?
1r?
1{?
1)A
1BA
1JA
1QA
1ZA
1'B
17B
1@B
1IB
1SB
1zB
1%C
1.C
16C
1QC
10D
19D
1@D
1JD
1_D
1gD
1pD
1wD
1:E
1=E
1WE
1oE
1wE
1!F
1)F
1SF
1cF
1kF
1qF
1zF
13G
1=G
1EG
1NG
1jG
1[7
1Q8
17F
0sG
0G7
0\?
0.?
08>
0c4
0"2
0\1
0L0
0W,
0X*
1H*
1*;
1C;
0N;
18;
07:
1F9
1=:
1J9
0>:
10;
1?:
1!&
1^$
0(&
0e$
0&&
0c$
1-&
1'&
1d$
1(#
1~(
1['
1y(
1U'
0!)
0\'
0}(
0Z'
1&)
1a'
1Y"
0T"
1S"
0R"
1M"
0%#
1$#
0##
1|"
01;
0=;
05;
1>:
00;
0?:
19;
1O;
1?<
1D;
1C:
0+;
0z,
0n0
0D2
09>
0~?
1.F
0tG
1R8
0J9
1\7
0s)
0;E
1s*
0H*
0E;
0@<
1M<
0P;
1A6
0*;
0C;
1N;
08;
17:
1k<
1#=
1-=
1v<
1&&
1c$
1+&
1i$
0%&
0b$
0'&
0d$
1~%
1]$
1')
1b'
0~(
0['
0")
0]'
1z(
1W'
1!)
1\'
1W"
0S"
1R"
0Q"
1L"
1)#
0$#
1##
0"#
1{"
1w<
1.=
0>=
1$=
09;
0O;
0?<
0D;
0C:
1+;
06<
0N<
0Z<
0B<
1H8
1K9
1?:
1T8
1/F
1E;
1@<
0M<
1P;
0A6
11;
1=;
15;
0>;
1K;
1B;
1}%
1\$
0&&
0c$
0$&
0a$
1*&
1g$
1%&
1b$
1")
1]'
1{(
1X'
0#)
0^'
0!)
0\'
1()
1c'
1V"
0R"
1Q"
0P"
1K"
1'#
0##
1"#
0!#
1z"
0L;
0:<
0N;
1>;
0K;
0B;
16<
1N<
1Z<
1B<
1?9
1@:
05;
1L9
0@7
0C<
0[<
1g<
0O<
0P5
0E;
0@<
1M<
0P;
1A6
1%=
1?=
1O=
10=
1E2
1$&
1a$
1)&
1f$
0#&
0`$
0%&
0b$
1|%
1[$
1))
1d'
0")
0]'
0$)
0_'
1|(
1Y'
1#)
1^'
1U"
0Q"
1P"
0O"
1J"
1&#
0"#
1!#
0~"
1y"
11=
1P=
0C>
1@=
1t0
06<
0N<
0Z<
0B<
0P<
0h<
0t<
0]<
16:
16;
1B;
1B:
0@9
1C<
1[<
0g<
1O<
1P5
1L;
1:<
1N;
0;<
1G<
1?<
1{%
1Z$
0$&
0a$
0"&
0_$
1(&
1e$
1#&
1`$
1$)
1_'
1}(
1Z'
0%)
0`'
0#)
0^'
1*)
1e'
1T"
0P"
1O"
0N"
1I"
1%#
0!#
1~"
0}"
1x"
0H<
0U<
0M<
1;<
0G<
0?<
1P<
1h<
1t<
1]<
1*;
1C;
0N;
18;
07:
0^<
0u<
1"=
0j<
0Q<
0C<
0[<
1g<
0O<
0P5
1A=
1D>
18?
1Q=
1"&
1_$
1'&
1d$
0!&
0^$
0#&
0`$
1z%
1Y$
1+)
1f'
0$)
0_'
0&)
0a'
1~(
1['
1%)
1`'
1S"
0O"
1N"
0M"
1H"
1$#
0~"
1}"
0|"
1w"
1:>
19?
0,@
1E>
0P<
0h<
0t<
0]<
0k<
0#=
0-=
0v<
19;
1O;
1?<
1D;
1C:
0+;
1^<
1u<
0"=
1j<
1Q<
1H<
1U<
1M<
0V<
1b<
1Z<
1y%
1X$
0"&
0_$
0~%
0]$
1&&
1c$
1!&
1^$
1&)
1a'
1!)
1\'
0')
0b'
0%)
0`'
1,)
1g'
1R"
0N"
1M"
0L"
1G"
1##
0}"
1|"
0{"
1v"
0c<
0o<
0g<
1V<
0b<
0Z<
1k<
1#=
1-=
1v<
1E;
1@<
0M<
1P;
0A6
0w<
0.=
1>=
0$=
0^<
0u<
1"=
0j<
0Q<
1/?
1-@
19@
1:?
1G=
1~%
1]$
1%&
1b$
0}%
0\$
0!&
0^$
1x%
1W$
1-)
1h'
0&)
0a'
0()
0c'
1")
1]'
1')
1b'
1Q"
0M"
1L"
0K"
1F"
1"#
0|"
1{"
0z"
1u"
1!@
1:@
0G@
1/@
0k<
0#=
0-=
0v<
0%=
0?=
0O=
00=
0E2
16<
1N<
1Z<
1B<
1w<
1.=
0>=
1$=
1c<
1o<
1g<
0p<
1}<
1t<
1w%
1V$
0~%
0]$
0|%
0[$
1$&
1a$
1}%
1\$
1()
1c'
1#)
1^'
0))
0d'
0')
0b'
1.)
1i'
1P"
0L"
1K"
0J"
1E"
1!#
0{"
1z"
0y"
1t"
0~<
0)=
0"=
1p<
0}<
0t<
1%=
1?=
1O=
10=
1E2
1C<
1[<
0g<
1O<
1P5
01=
0P=
1C>
0@=
0t0
0w<
0.=
1>=
0$=
10@
1H@
1T@
1<@
1|%
1[$
1#&
1`$
0{%
0Z$
0}%
0\$
1v%
1U$
1/)
1j'
0()
0c'
0*)
0e'
1$)
1_'
1))
1d'
1O"
0K"
1J"
0I"
1D"
1~"
0z"
1y"
0x"
1s"
1=@
1U@
0b@
1J@
0%=
0?=
0O=
00=
0E2
0A=
0D>
08?
0Q=
1P<
1h<
1t<
1]<
11=
1P=
0C>
1@=
1t0
1~<
1)=
1"=
0*=
1;=
1-=
1u%
1T$
0|%
0[$
0z%
0Y$
1"&
1_$
1{%
1Z$
1*)
1e'
1%)
1`'
0+)
0f'
0))
0d'
10)
1k'
1N"
0J"
1I"
0H"
1C"
1}"
0y"
1x"
0w"
1r"
0<=
0L=
0>=
1*=
0;=
0-=
1A=
1D>
18?
1Q=
1^<
1u<
0"=
1j<
1Q<
0:>
09?
1,@
0E>
01=
0P=
1C>
0@=
0t0
1K@
1c@
1s@
1W@
1z%
1Y$
1!&
1^$
0y%
0X$
0{%
0Z$
1t%
1S$
11)
1l'
0*)
0e'
0,)
0g'
1&)
1a'
1+)
1f'
1M"
0I"
1H"
0G"
1B"
1|"
0x"
1w"
0v"
1q"
1X@
1t@
0iA
1e@
0A=
0D>
08?
0Q=
0/?
0-@
09@
0:?
0G=
1k<
1#=
1-=
1v<
1:>
19?
0,@
1E>
1<=
1L=
1>=
0M=
1@>
1O=
1s%
1R$
0z%
0Y$
0x%
0W$
1~%
1]$
1y%
1X$
1,)
1g'
1')
1b'
0-)
0h'
0+)
0f'
12)
1m'
1L"
0H"
1G"
0F"
1A"
1{"
0w"
1v"
0u"
1p"
0A>
03?
0C>
1M=
0@>
0O=
1/?
1-@
19@
1:?
1G=
1w<
1.=
0>=
1$=
0!@
0:@
1G@
0/@
0:>
09?
1,@
0E>
1f@
1jA
1eB
1u@
1x%
1W$
1}%
1\$
0w%
0V$
0y%
0X$
1r%
1Q$
13)
1n'
0,)
0g'
0.)
0i'
1()
1c'
1-)
1h'
1K"
0G"
1F"
0E"
1@"
1z"
0v"
1u"
0t"
1o"
1_A
1fB
0pB
1kA
0/?
0-@
09@
0:?
0G=
00@
0H@
0T@
0<@
1%=
1?=
1O=
10=
1E2
1!@
1:@
0G@
1/@
1A>
13?
1C>
04?
1*@
18?
1q%
1P$
0x%
0W$
0v%
0U$
1|%
1[$
1w%
1V$
1.)
1i'
1))
1d'
0/)
0j'
0-)
0h'
14)
1o'
1J"
0F"
1E"
0D"
1?"
1y"
0u"
1t"
0s"
1n"
0+@
07@
0,@
14?
0*@
08?
10@
1H@
1T@
1<@
11=
1P=
0C>
1@=
1t0
0=@
0U@
1b@
0J@
0!@
0:@
1G@
0/@
1WB
1qB
1gB
1v%
1U$
1{%
1Z$
0u%
0T$
0w%
0V$
1p%
1O$
15)
1p'
0.)
0i'
00)
0k'
1*)
1e'
1/)
1j'
1I"
0E"
1D"
0C"
1>"
1x"
0t"
1s"
0r"
1m"
1hB
1rB
1bC
1YB
00@
0H@
0T@
0<@
0K@
0c@
0s@
0W@
1A=
1D>
18?
1Q=
1=@
1U@
0b@
1J@
1+@
17@
1,@
08@
1B@
19@
1o%
1N$
0v%
0U$
0t%
0S$
1z%
1Y$
1u%
1T$
10)
1k'
1+)
1f'
01)
0l'
0/)
0j'
16)
1q'
1H"
0D"
1C"
0B"
1="
1w"
0s"
1r"
0q"
1l"
0C@
0O@
0G@
18@
0B@
09@
1K@
1c@
1s@
1W@
1:>
19?
0,@
1E>
0X@
0t@
1iA
0e@
0=@
0U@
1b@
0J@
1\C
1t%
1S$
1y%
1X$
0s%
0R$
0u%
0T$
1n%
1M$
17)
1r'
00)
0k'
02)
0m'
1,)
1g'
11)
1l'
1G"
0C"
1B"
0A"
1<"
1v"
0r"
1q"
0p"
1k"
1.*
0K@
0c@
0s@
0W@
0f@
0jA
0eB
0u@
1/?
1-@
19@
1:?
1G=
1X@
1t@
0iA
1e@
1C@
1O@
1G@
0P@
1]@
1T@
1m%
1L$
0t%
0S$
0r%
0Q$
1x%
1W$
1s%
1R$
12)
1m'
1-)
1h'
03)
0n'
01)
0l'
18)
1s'
1F"
0B"
1A"
0@"
1;"
1u"
0q"
1p"
0o"
1j"
0^@
0k@
0b@
1P@
0]@
0T@
1f@
1jA
1eB
1u@
1!@
1:@
0G@
1/@
0_A
0fB
1pB
0kA
0X@
0t@
1iA
0e@
1r%
1Q$
1w%
1V$
0q%
0P$
0s%
0R$
1l%
1K$
1t'
02)
0m'
04)
0o'
1.)
1i'
13)
1n'
1E"
0A"
1@"
0?"
1:"
1t"
0p"
1o"
0n"
1i"
0f@
0jA
0eB
0u@
0WB
0qB
0gB
10@
1H@
1T@
1<@
1_A
1fB
0pB
1kA
1^@
1k@
1b@
0l@
1dA
1s@
1J$
0r%
0Q$
0p%
0O$
1v%
1U$
1q%
1P$
14)
1o'
1/)
1j'
05)
0p'
03)
0n'
1s"
0o"
1n"
0m"
1h"
1D"
0@"
1?"
0>"
0eA
0bB
0iA
1l@
0dA
0s@
1WB
1qB
1gB
1=@
1U@
0b@
1J@
0hB
0rB
0bC
0YB
0_A
0fB
1pB
0kA
1p%
1O$
1u%
1T$
0o%
0N$
0q%
0P$
04)
0o'
06)
0q'
10)
1k'
15)
1p'
1C"
0?"
1>"
0="
1r"
0n"
1m"
0l"
0WB
0qB
0gB
0\C
1K@
1c@
1s@
1W@
1hB
1rB
1bC
1YB
1eA
1bB
1iA
0cB
1`C
1eB
0p%
0O$
0n%
0M$
1t%
1S$
1o%
1N$
16)
1q'
11)
1l'
07)
0r'
05)
0p'
1B"
0>"
1="
0<"
1q"
0m"
1l"
0k"
0aC
0pB
1cB
0`C
0eB
1\C
1X@
1t@
0iA
1e@
0.*
0hB
0rB
0bC
0YB
1n%
1M$
1s%
1R$
0m%
0L$
0o%
0N$
06)
0q'
08)
0s'
12)
1m'
17)
1r'
1A"
0="
1<"
0;"
1p"
0l"
1k"
0j"
0\C
1f@
1jA
1eB
1u@
1.*
1aC
1pB
0n%
0M$
0l%
0K$
1r%
1Q$
1m%
1L$
18)
1s'
13)
1n'
0t'
07)
0r'
1@"
0<"
1;"
0:"
1o"
0k"
1j"
0i"
1_A
1fB
0pB
1kA
0.*
1l%
1K$
1q%
1P$
0J$
0m%
0L$
08)
0s'
14)
1o'
1t'
1?"
0;"
1:"
1n"
0j"
1i"
0h"
1WB
1qB
1gB
0l%
0K$
1p%
1O$
1J$
15)
1p'
0t'
1>"
0:"
1m"
0i"
1h"
1hB
1rB
1bC
1YB
1o%
1N$
0J$
16)
1q'
1="
1l"
0h"
1\C
1n%
1M$
17)
1r'
1<"
1k"
1.*
1m%
1L$
18)
1s'
1;"
1j"
1l%
1K$
1t'
1:"
1i"
1J$
1h"
#320000
0!
03#
0N)
0C&
0O)
#400000
1!
13#
1N)
1C&
1O)
1|I
1h5
1!7
1*9
1q9
1H:
1,D
1lD
1/G
14G
1qD
11D
1L:
1w9
1+9
1(7
1p5
0P)
1Q)
0Y)
0Z)
1h)
0F+
0>/
0q0
0G2
0>6
0.7
107
157
0?7
0D7
0I7
0C9
0.;
08<
0E<
0S<
0`<
0m<
0'=
09=
0I=
01?
0'@
0?@
0M@
0Z@
0h@
0aA
0_B
0^C
0_C
0aB
0cA
0j@
0\@
0N@
0A@
0)@
02?
0K=
0:=
0(=
0n<
0a<
0T<
0F<
09<
0@6
0I2
0r0
0@/
0H+
1i)
0q)
0z)
147
167
077
1RD
1^)
0x)
0{)
0U5
0E6
1,7
037
0E7
0J7
0J8
0N9
1::
0E:
12;
0G;
1H;
0PD
0QD
0@E
0R)
0S)
1y5
1)7
1=9
14:
1e:
1LD
1yD
1PG
1u'
1?J
1tG
1<E
1MD
1);
15:
1>9
1*7
1=6
1T)
0y)
0hC
0mC
0pC
1vC
1xC
0zC
0!D
1$D
0*D
0-D
02D
05D
07D
0;D
0=D
0DD
0GD
0RD
1@;
0H;
14;
0F:
0M:
0P:
0U:
0X:
0^:
0f:
0h:
0n:
0w:
0}:
0!;
0#;
1H9
0O9
0Q9
0W9
0Z9
0_9
0i9
0o9
0r9
0t9
0x9
0{9
0":
0%:
0*:
0-:
0/:
0T7
0R7
047
1U8
1X8
0Z8
1^8
0`8
0b8
0h8
0k8
0p8
0s8
0y8
0|8
0#9
0%9
0'9
0,9
0/9
049
079
1<:
0H6
0O6
0T6
0W6
0]6
0`6
0b6
0g6
0j6
0o6
0r6
0x6
0"7
0$7
0V5
0Z5
0^5
0b5
0g5
0i5
0k5
0n5
0q5
0t5
0z5
0|5
0~5
0#6
0,6
0/6
056
0s*
1_)
1c)
1o)
1)*
1SD
0U7
1S7
1N8
0|)
1E6
137
1K8
1N9
1E:
0,G
0eA
04?
0*=
0p<
0>;
0L;
0;<
0H<
0V<
0c<
0~<
0<=
0M=
0A>
0+@
08@
0C@
0P@
0^@
0l@
0cB
0aC
1+%
0j&
1P
0qB
0bC
0fB
0t@
0c@
0U@
0H@
0:@
0-@
0D>
0P=
0?=
0#=
0h<
0[<
0N<
0@<
0O;
0u<
0.=
09?
0jA
0-G
00G
05G
07G
09G
0;G
0?G
0BG
0HG
0KG
0QG
0VG
1YG
1[G
1]G
0bG
1fG
0kG
0nG
0\I
1F:
1M:
1P:
1U:
1X:
1^:
1f:
1h:
1n:
1w:
1}:
1!;
1#;
1O9
1Q9
1W9
1Z9
1_9
1i9
1o9
1r9
1t9
1x9
1{9
1":
1%:
1*:
1-:
1/:
1]7
0_7
0b7
1g7
0j7
0o7
1r7
1x7
1{7
1#8
1%8
1'8
1)8
1-8
108
158
188
1>8
1@8
1L8
147
0U8
0X8
1Z8
0^8
1`8
1b8
1h8
1k8
1p8
1s8
1y8
1|8
1#9
1%9
1'9
1,9
1/9
149
179
1H6
1O6
1T6
1W6
1]6
1`6
1b6
1g6
1j6
1o6
1r6
1x6
1"7
1$7
0R8
1J9
0DE
0Y7
0*G
1|)
1U7
0S7
14F
1=7
0H9
0<:
04;
1J;
1><
1K<
1Y<
1f<
1r<
1|<
1,=
16=
1F=
1?>
16?
1&@
16@
1F@
1S@
1a@
1q@
1gA
1^B
1nB
1K7
1(G
1T7
0BE
1R7
0P7
0P8
0F9
0>:
01;
1>;
1L;
1;<
1H<
1V<
1c<
1p<
1~<
1*=
1<=
1M=
1A>
14?
1+@
18@
1C@
1P@
1^@
1l@
1eA
1cB
1aC
1,*
0\7
0T8
0L9
0B:
08;
0D;
0P;
0B<
0O<
0]<
0j<
0v<
0$=
00=
0@=
0Q=
0E>
0:?
0/@
0<@
0J@
0W@
0e@
0u@
0kA
0gB
0rB
0VD
0EE
07F
0+G
0@:
15;
06F
0K9
0?:
06;
0B;
0a#
0e&
0l&
0m&
07'
1a(
1`(
0='
1^(
0<'
0u&
09(
0w&
0;(
0;'
1_(
0>'
0?'
0;)
1:)
1A)
1Y(
0X(
1Z(
1](
0i&
0k&
0?)
02'
0T(
0+'
0M(
0''
0I(
0%'
0G(
0}&
0A(
0~&
0B(
0!'
0C(
0"'
0D(
0#'
0E(
0$'
0F(
0&'
0H(
0('
0J(
0)'
0K(
0*'
0L(
0,'
0N(
0-'
0O(
0.'
0P(
0/'
0Q(
00'
0R(
01'
0S(
03'
0U(
04'
0V(
0/
1@)
0A*
1B*
0Q*
0a*
1b*
0m*
06+
1D+
0\+
0t+
1u+
0{+
1|+
0%,
0-,
0<,
1E,
0M,
1N,
0U,
0h,
1y,
0'-
1(-
0/-
10-
07-
0>-
0R-
0o-
0v-
1w-
0!.
0).
1*.
0<.
1O.
0v.
0~.
0(/
01/
12/
09/
1:/
0L/
0S/
0\/
1]/
0c/
1d/
0~/
020
1;0
0B0
0J0
1K0
0d0
1m0
0~0
0'1
001
111
071
181
0R1
0e1
1n1
0u1
0~1
1!2
022
1C2
0Q2
1U2
0\2
1]2
0d2
0l2
0*3
0>3
0F3
1G3
0O3
1P3
0V3
0g3
1w3
0%4
1&4
0-4
054
0=4
1?4
0Y4
0y4
1,5
035
145
0;5
0C5
0K5
1L5
0f5
0"6
0*6
1+6
026
0:6
1;6
0K6
1L6
0R6
0Z6
0d6
1e6
0w6
1f7
0m7
0u7
0~7
1!8
0=8
0\8
0e8
0n8
1o8
0v8
0<9
0T9
1V9
0]9
0d9
0l9
1m9
03:
0]:
0k:
1m:
0s:
1t:
0z:
0%;
0j;
0y;
1z;
0#<
0+<
02<
13<
0c=
1t=
0z=
0%>
0->
1.>
06>
17>
0W>
0q>
1r>
0v>
1y>
0"?
0*?
0??
1C?
0F?
0S?
1T?
0Z?
0t?
1}?
0}@
1~@
0'A
00A
11A
07A
0\A
1]A
0sA
1tA
0{A
0%B
0.B
1/B
0BB
0'C
0?C
1@C
0GC
0OC
0XC
1YC
0kC
0sC
1tC
0|C
0'D
1(D
0CD
0iD
0)E
1*E
00E
08E
0ME
1NE
0UE
0^E
1_E
0fE
0+F
1,F
0?F
1@F
0HF
0QF
0ZF
1[F
0mF
0#G
0GG
0TG
0hG
0qG
1rG
0=6
0*7
0>9
05:
0);
0MD
0<E
0.F
0tG
1o*
1{*
1(+
1S+
1[+
1W,
1_,
1x,
1I-
1Q-
1+.
13.
1N.
1k.
1u.
1u/
1}/
1L0
1T0
1[0
1I1
1Q1
1"2
112
1B2
1"3
1)3
1X3
1f3
1v3
1P4
1X4
1o4
1#5
1M5
1]5
1<6
1n6
1v6
148
1<8
1x8
1;9
1):
12:
1T:
1(;
1a;
1i;
1Z=
1k=
18>
1N>
1V>
1\?
1s?
1|?
1:A
1CA
1[A
1:B
1AB
1{B
1&C
1)D
1:D
1`D
1hD
0=E
1hE
1pE
1"F
1dF
1lF
1FG
1sG
1[*
0c*
0f*
0z*
0"+
04+
15+
0B+
1C+
0Q+
0Z+
0b+
1c+
0j+
1k+
0/,
10,
0F,
0^,
0f,
1g,
0n,
1p,
0w,
0@-
1A-
0E-
0P-
0Y-
1Z-
0a-
1b-
0x-
02.
0:.
1;.
0C.
1F.
0M.
0[.
1\.
0c.
1d.
0j.
0t.
0*/
1;/
0U/
1e/
0l/
1m/
0t/
0|/
0'0
1(0
0D0
0P0
0Z0
0b0
1c0
0k0
1l0
0)1
191
0@1
1A1
0H1
0P1
0Y1
1Z1
0w1
0)2
1*2
002
082
1:2
0>2
0n2
1o2
0x2
1y2
0!3
0(3
013
123
0H3
0_3
1`3
0e3
0m3
1n3
0u3
074
1@4
0H4
1I4
0O4
0W4
0`4
1a4
0n4
0w4
1x4
0}4
0*5
1+5
0=5
0Y5
0a5
1e5
0m5
0w5
1x5
046
0\6
1f6
0m6
0u6
0}6
1~6
0'7
1"8
0+8
1,8
038
0;8
0C8
1E8
0!9
1"9
0)9
029
139
0:9
0f9
1n9
0v9
0~9
1!:
0(:
01:
0K:
0S:
0[:
1\:
0a:
1d:
0|:
0X;
1Y;
0`;
0e;
0q;
1r;
0-<
14<
0V=
0`=
1b=
0j=
0q=
1s=
0/>
0L>
0U>
0[>
1_>
0e>
1g>
0,?
1-?
0L?
0b?
1d?
0j?
1k?
0r?
0{?
0)A
0BA
0JA
1KA
0QA
1SA
0ZA
0'B
10B
07B
0@B
0IB
1JB
0SB
1TB
0zB
0%C
0.C
1/C
06C
17C
0QC
1ZC
0~C
00D
09D
0@D
1BD
0JD
1KD
0ND
0_D
0gD
0pD
0wD
1xD
0:E
1;E
0WE
0oE
0wE
1xE
0!F
0)F
1*F
0SF
1\F
0cF
0kF
0qF
1vF
0zF
1~F
03G
0=G
1>G
0EG
0NG
1OG
0\C
0hB
0WB
0_A
0f@
0X@
0K@
0=@
00@
0!@
0/?
0:>
0A=
01=
0%=
0w<
0k<
0^<
0P<
0C<
06<
0E;
09;
0*;
06:
0?9
0H8
1N;
1R8
0J9
0UD
1X7
0(G
0L7
1pB
0eB
1iA
0s@
1b@
0T@
1G@
09@
1,@
08?
1C>
0O=
1>=
0-=
1"=
0t<
1g<
0Z<
1M<
0?<
16;
1B;
1@:
05;
1Y7
0W7
0})
187
16F
1Z7
1K9
1?:
0N8
0=7
0`7
0cC
1bC
0\#
0_#
0^#
0G$
1a%
1b%
0A$
1d%
0B$
0'$
0I%
0%$
0G%
0C$
1c%
0@$
0?$
05&
16&
1/&
1i%
0j%
1h%
1e%
0b#
0`#
01&
0j#
0.%
0q#
05%
0u#
09%
0w#
0;%
0}#
0A%
0|#
0@%
0{#
0?%
0z#
0>%
0y#
0=%
0x#
0<%
0v#
0:%
0t#
08%
0s#
07%
0r#
06%
0p#
04%
0o#
03%
0n#
02%
0m#
01%
0l#
00%
0k#
0/%
0i#
0-%
0h#
0,%
05'
1='
1<'
1:'
1;'
1>'
1E)
1F)
1C)
0](
0a(
0Y(
10&
0*
00
0.
0-
0,
00!
0,!
0+!
0*!
0)!
0(!
08"
17"
16"
13"
12"
11"
10"
1/"
0n
0l
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0u!
0s!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
1f"
0e"
0a"
1_"
1cC
0[*
1^*
0D,
090
1~0
0m1
154
1m7
1\8
1"?
1|C
1'D
0"E
18E
0`G
1hG
0uG
0R8
0@:
0U7
097
0+*
1UD
06F
06;
0C;
1@<
1N<
1[<
1h<
1u<
1#=
1.=
1?=
1P=
1D>
19?
1-@
1:@
1H@
1U@
1c@
1t@
1jA
1fB
1qB
0T7
1M7
1*G
1W7
1DE
0K9
1O;
1@7
1@9
17:
0C:
1+;
1A6
0P5
0Q<
0E2
0t0
0G=
0YB
0.*
0OG
0FG
0>G
04G
0~F
0vF
0lF
0dF
1"G
0*F
0"F
0xE
0pE
1<E
0xD
0qD
0hD
0`D
1G7
0KD
0BD
0:D
01D
1[C
07C
0/C
0&C
0{B
0TB
0JB
0AB
0:B
1VB
0[A
0SA
0KA
0CA
0|?
0s?
0k?
0d?
1.?
0g>
0_>
0V>
0N>
0s=
0k=
0b=
0Z=
15<
0r;
0i;
0a;
0Y;
0d:
0\:
0T:
0L:
02:
0):
0!:
0w9
15:
0;9
039
0+9
0"9
0E8
0<8
048
0,8
1G8
0(7
0~6
0v6
0n6
1*7
0x5
0p5
0e5
0]5
0+5
0#5
0x4
0o4
0a4
0X4
0P4
0I4
1c4
0v3
0n3
0f3
0`3
023
0)3
0"3
0y2
143
0B2
0:2
012
0*2
0Z1
0Q1
0I1
0A1
1\1
0l0
0c0
0[0
0T0
0(0
0}/
0u/
0m/
1*0
1</
0u.
0k.
0d.
0\.
0N.
0F.
0;.
03.
0b-
0Z-
0Q-
0I-
1d-
0x,
0p,
0g,
0_,
11,
0k+
0c+
0[+
0S+
0C+
05+
0(+
0{*
1tG
1GG
1mF
1+F
1s)
1iD
1CD
1MD
1'C
1BB
1\A
1t?
1W>
1c=
1j;
1);
1]:
13:
1<9
1>9
1=8
1w6
1=6
1f5
1y4
1Y4
1g3
1*3
122
1R1
1d0
1~/
1v.
1<.
1R-
1h,
1\+
16+
0/F
0rG
0PG
0d)
0[F
0\F
0@F
1-F
0,F
0hE
0_E
1WE
0NE
0;E
0*E
0yD
0LD
0)D
0(D
1~C
0tC
0YC
0ZC
0@C
0/B
00B
0tA
1^A
0]A
0:A
01A
1)A
0~@
1~?
0}?
0\?
0T?
1L?
0C?
0y>
0-?
0r>
08>
07>
1/>
0.>
19>
0t=
03<
04<
0z;
1|:
0t:
0(;
0m:
0e:
04:
0m9
0n9
0V9
0=9
0o8
0f8
0!8
0v7
0)7
0e6
0f6
0L6
0<6
0;6
146
0+6
0y5
0M5
0L5
1=5
045
1N5
0,5
0?4
0@4
0&4
1x3
0w3
0X3
0P3
1H3
0G3
0]2
0o2
0U2
1D2
0C2
0"2
0!2
1w1
081
091
011
1n0
0m0
0L0
0K0
1D0
0d/
0e/
0]/
0:/
0;/
02/
1P.
0O.
0+.
0*.
1x-
0w-
00-
0A-
0(-
1z,
0y,
0W,
0N,
1F,
0|+
00,
0u+
1E+
0D+
1c*
0b*
0o*
0B*
0I$
1A$
1B$
1D$
1C$
1@$
19&
18&
1;&
0e%
0a%
0i%
1`"
0x(
0{(
0z(
0y(
08)
07)
06)
05)
04)
03)
02)
01)
00)
0/)
0.)
0-)
0,)
0+)
0*)
0))
0()
0')
0&)
0%)
0$)
0#)
0")
0!)
0~(
0}(
0|(
1](
1\(
0W(
02!
1-!
1,!
1+!
1*!
1)!
1]"
1["
1Z"
07"
03"
0/"
0c*
1o*
0E+
01,
1W,
0z,
0d-
0x-
1+.
0P.
0</
0*0
1L0
0n0
0\1
1"2
0D2
043
0H3
1X3
0x3
0c4
0=5
1M5
0N5
046
1<6
0=6
0*7
0w7
0g8
05:
0);
0|:
1(;
05<
0/>
18>
09>
0.?
0L?
1\?
0~?
0)A
1:A
0^A
0VB
0[C
0~C
1)D
0MD
0<E
0WE
1hE
0-F
0"G
1D+
1y,
1O.
1m0
1C2
1w3
1,5
1y5
1=9
1e:
1t=
1}?
1]A
1LD
1,F
1PG
1BE
0X7
0SD
1:7
0*G
0vG
0aG
0#E
1(D
0n1
0;0
0E,
1[*
0^*
06+
0\+
1&,
1D,
0h,
0R-
0<.
0v.
1)/
0~/
190
0d0
0~0
0R1
1m1
022
0*3
0g3
054
0Y4
0y4
0f5
0w6
0m7
0=8
0\8
0<9
03:
0]:
0j;
0c=
0W>
0"?
0t?
0\A
0BB
0'C
1PC
0|C
0'D
0CD
0iD
1"E
08E
0+F
1RF
0mF
0GG
1`G
0hG
1uG
0,&
0)&
0*&
0+&
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
1e%
1f%
0k%
0w(
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0W'
0X'
0Y'
0V'
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
14"
13"
1vG
1aG
0PG
1SF
0,F
1#E
0LD
0(D
1}C
1QC
0]A
0}?
0t=
0e:
0=9
1]8
0y5
0,5
0w3
0C2
1n1
0m0
1;0
1*/
0O.
0y,
1E,
1/,
0D+
0F,
0D0
0w1
0jG
1S7
0UD
1-F
0hE
1MD
0)D
1^A
0:A
1~?
0\?
19>
08>
1);
0(;
0x8
0"8
1=6
0<6
1N5
0M5
1x3
0X3
1D2
1n0
1P.
0+.
1z,
1E+
0o*
0-&
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0g$
0f$
0e$
0h$
0U'
1w(
0Y"
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0G8
0DE
0Y7
0sG
0"2
0L0
0W,
0E+
10,
1F,
0P.
1;/
1D0
1w1
0x3
0N5
0=6
0>9
0);
09>
0~?
0^A
1ZC
0MD
0-F
1\F
1jG
0i$
1-&
1U'
0)#
1Y"
1sG
1"G
1[C
1"2
1L0
1</
1W,
11,
0z,
0n0
0D2
0tG
16F
1i$
1)#
1z,
1n0
1D2
1tG
#480000
0!
03#
0N)
0C&
0O)
#560000
1!
13#
1N)
1C&
0{I
1zI
0T)
1U)
0~)
1R)
1S)
0\)
1])
1`)
0h)
1"*
1I7
0;;
1O)
0/7
0B7
1J7
0D9
0/;
0<;
0AE
1T)
0U)
0"*
0I7
1;;
1V)
1w'
0v'
0|I
1t)
1B6
1A7
1A9
18:
1,;
1wG
1/7
1B7
0J7
1D9
1/;
1<;
1AE
0V)
0BE
0N7
11;
1>:
1P8
1T7
0M7
1P7
1F9
1)%
0*%
1f&
1{)
0+7
0/;
0/7
09:
027
0D9
0B7
1J8
0C6
0u)
0AE
1P)
0Q)
1\)
0])
1!*
0;;
0O
1N
1K9
0[7
0Q8
1UD
1R8
1@:
16;
0R7
1O7
1DE
1Y7
1N7
01;
0>:
0P8
0T7
1M7
0P7
0F9
1[#
0f&
0v&
0:(
0|&
0@(
0{&
0?(
0y&
0=(
1u&
19(
0x&
0<(
0z&
0>(
0<;
1(*
0a)
0b)
0n)
0R)
1BE
0v)
0E6
02;
0K8
1P7
1P8
037
0N9
0::
1F9
1>:
0,7
0E:
0|)
1,G
1)
0u'
0K9
1[7
1Q8
0BE
0N7
0UD
0@:
06;
1R7
0O7
0P7
0O8
0Z7
0[#
0&$
0H%
0~#
0B%
0!$
0C%
0#$
0E%
1'$
1I%
0$$
0F%
0"$
0D%
1v&
1:(
1|&
1@(
1{&
1?(
1y&
1=(
0u&
09(
1x&
1<(
1z&
1>(
1-G
10G
15G
17G
19G
1;G
1?G
1BG
1HG
1KG
1QG
1VG
0YG
0[G
0]G
1bG
0fG
1kG
1nG
1\I
1})
087
0F:
0M:
0P:
0U:
0X:
0^:
0f:
0h:
0n:
0w:
0}:
0!;
0#;
1<:
1@:
1K9
1H9
0O9
0Q9
0W9
0Z9
0_9
0i9
0o9
0r9
0t9
0x9
0{9
0":
0%:
0*:
0-:
0/:
047
1U8
1X8
0Z8
1^8
0`8
0b8
0h8
0k8
0p8
0s8
0y8
0|8
0#9
0%9
0'9
0,9
0/9
049
079
0R8
1J9
0[7
0Q8
0]7
1_7
1b7
0g7
1j7
1o7
0r7
0x7
0{7
0#8
0%8
0'8
0)8
0-8
008
058
088
0>8
0@8
0L8
14;
0H6
0O6
0T6
0W6
0]6
0`6
0b6
0g6
0j6
0o6
0r6
0x6
0"7
0$7
0w)
067
0ZD
0\D
0aD
0dD
0jD
0mD
0tD
1zD
1}D
0$E
0-E
02E
15E
0DE
0Y7
0o)
0c)
0,*
1Q7
1S8
1I9
1A:
1A;
1M;
1A<
1L<
1\<
1i<
1s<
1!=
1/=
1==
1N=
1B>
17?
1.@
1;@
1I@
1V@
1d@
1r@
1hA
1dB
1oB
1CE
15F
11;
0+%
0)
1n
0m
0k
0j
0i
0h
0g
1u!
0t!
0r!
0q!
0p!
0o!
0n!
0v&
0:(
0x&
0<(
0y&
0=(
0z&
0>(
0{&
0?(
0P8
1E9
0Q7
1Q8
1P7
1O8
06F
1Z7
0R7
1O7
1DE
1Y7
1R8
0J9
1&$
1H%
1~#
1B%
1!$
1C%
1#$
1E%
0'$
0I%
1$$
1F%
1"$
1D%
0P
17F
1rB
1gB
1kA
1u@
1e@
1W@
1J@
1<@
1/@
1:?
1E>
1Q=
1@=
10=
1$=
1v<
1j<
1]<
1O<
1B<
1P;
1D;
0cC
1**
0K7
1(G
1L7
1T7
0M7
1BE
1N7
1R7
0O7
0P7
1P8
0E9
0F9
0>:
01;
0>;
0L;
0;<
0H<
0V<
0c<
0p<
0~<
0*=
0<=
0M=
0A>
04?
0+@
08@
0C@
0P@
0^@
0l@
0eA
0cB
0aC
1|)
0})
1SD
0:7
04F
0H9
0<:
04;
0@;
0J;
0><
0K<
0Y<
0f<
0r<
0|<
0,=
06=
0F=
0?>
06?
0&@
06@
0F@
0S@
0a@
0q@
0gA
0^B
0nB
16F
1EE
0B;
17;
1`7
0R8
1J9
1\7
1T8
0?:
1L9
1B:
0@:
15;
197
1+*
1,*
0&$
0H%
0$$
0F%
0#$
0E%
0"$
0D%
0!$
0C%
0n
1m
1k
1j
1i
1h
1g
0u!
1t!
1r!
1q!
1p!
1o!
1n!
15'
0='
0_(
0^(
0<'
0;'
0:'
0`(
0>'
08'
0D)
1s&
17(
0|&
0@(
0K9
1P7
0Z7
0P8
1Q7
0Q8
0\7
1F9
0J9
0S8
0m
0k
0j
0i
0h
0t!
0r!
0q!
0p!
0o!
1cC
0SD
1*;
16:
1?9
1H8
18;
0/,
0F,
0W,
0*/
0D0
0L0
0w1
0"2
0QC
1=E
0SF
0jG
0sG
0S7
1})
0oB
0bC
0dB
0pB
0hA
1eB
0r@
0iA
1s@
0d@
0b@
0V@
1T@
0I@
0G@
0;@
19@
0.@
07?
0,@
0B>
18?
0N=
0C>
0==
1O=
0>=
0/=
0!=
1-=
0s<
0"=
1t<
0i<
0g<
0\<
0L<
1Z<
0M<
0A<
0M;
1?<
0A;
1C;
0N;
16;
1B;
07;
1@:
05;
0A:
0I9
1K9
1?:
0F9
1R8
1S8
0Q7
1[7
1Q8
0P7
0R7
0DE
0Y7
0BE
1X7
1TD
0T7
1*G
1)G
0(G
1>*
0[*
0&,
0D,
0)/
090
1~0
0m1
154
1m7
1\8
0]8
1"?
0PC
1|C
0}C
1'D
0"E
18E
0RF
0`G
1hG
0uG
1E;
16<
1C<
1P<
1^<
1k<
1w<
1%=
11=
1A=
1:>
1/?
1!@
10@
1=@
1K@
1X@
1f@
1_A
1WB
1hB
1\C
01,
0z,
0</
0n0
0D2
0[C
1.F
0"G
0tG
1I$
0A$
0c%
0d%
0B$
0C$
0D$
0b%
0@$
0F$
0:&
1)$
1K%
0~#
0B%
0F)
0E)
0Z(
0\(
0](
1W(
0T8
1I9
0H8
1\7
0S8
1Q7
12!
0/!
0-!
0,!
0+!
0*!
0)!
02"
01"
00"
0\"
1p
0g
1w!
0n!
1/F
1.*
1YB
1G=
1t0
1E2
1Q<
1P5
0vG
0aG
0#E
1(D
0n1
0;0
0E,
0*G
0)G
1+G
1VD
05F
0Q7
0[7
0R8
0\7
1T8
0I9
0K9
0@:
0L9
06;
0B:
0C;
08;
0O;
0D;
0@<
0P;
0B<
0N<
0[<
0O<
0]<
0h<
0j<
0u<
0#=
0v<
0.=
0$=
00=
0?=
0P=
0@=
0D>
0Q=
09?
0E>
0-@
0:?
0/@
0:@
0<@
0H@
0J@
0U@
0W@
0c@
0e@
0t@
0jA
0u@
0fB
0kA
0qB
0gB
0rB
0+*
1V7
1DE
1Y7
0CE
0\F
0s)
0ZC
0;/
00,
19;
0@7
0@9
07:
1C:
0+;
0X7
0TD
1;*
0>*
1&,
1D,
1)/
190
0~0
1m1
054
0m7
0\8
0"?
1PC
0|C
0'D
1"E
08E
1RF
1`G
0hG
1uG
08&
09&
0h%
0f%
0e%
1k%
1!)
1~(
1}(
1|(
1z(
0w(
1#)
1$)
1%)
1&)
1')
1()
1))
1*)
1+)
1,)
1-)
1.)
1/)
10)
11)
12)
13)
14)
15)
16)
17)
18)
1{(
1\7
0T8
1H8
1@7
1L9
0?9
0["
0Z"
19"
06"
04"
03"
0|(
1vG
1}C
1]8
0VD
0DE
0A6
06F
0EE
1*G
0\C
0hB
0WB
0_A
0f@
0X@
0K@
0=@
00@
0!@
0/?
0:>
0A=
01=
0%=
0w<
0k<
0^<
0P<
0C<
06<
0E;
09;
0*;
06:
0L9
1?9
0H8
0\7
07F
1c*
1z*
1"+
14+
1B+
1Q+
1Z+
1b+
1j+
1/,
1^,
1f,
1n,
1w,
1@-
1E-
1P-
1Y-
1a-
1x-
12.
1:.
1C.
1M.
1[.
1c.
1j.
1t.
1*/
1U/
1l/
1t/
1|/
1'0
1P0
1Z0
1b0
1k0
1)1
1@1
1H1
1P1
1Y1
1)2
102
182
1>2
1n2
1x2
1!3
1(3
113
1H3
1_3
1e3
1m3
1u3
174
1H4
1O4
1W4
1`4
1n4
1w4
1}4
1*5
1=5
1Y5
1a5
1m5
1w5
146
1\6
1m6
1u6
1}6
1'7
1w7
1"8
1+8
138
1;8
1C8
1g8
1!9
1)9
129
1:9
1f9
1v9
1~9
1(:
11:
1K:
1S:
1[:
1a:
1|:
1X;
1`;
1e;
1q;
1-<
1V=
1`=
1j=
1q=
1/>
1L>
1U>
1[>
1e>
1,?
1L?
1b?
1j?
1r?
1{?
1)A
1BA
1JA
1QA
1ZA
1'B
17B
1@B
1IB
1SB
1zB
1%C
1.C
16C
1QC
1~C
10D
19D
1@D
1JD
1ND
1_D
1gD
1pD
1wD
1:E
1WE
1oE
1wE
1!F
1)F
1SF
1cF
1kF
1qF
1zF
13G
1=G
1EG
1NG
0;*
1A*
1Q*
1a*
1f*
1m*
16+
1\+
1t+
1{+
1%,
1-,
1<,
1M,
1U,
1h,
1'-
1/-
17-
1>-
1R-
1o-
1v-
1!.
1).
1<.
1v.
1~.
1(/
11/
19/
1L/
1S/
1\/
1c/
1~/
120
1B0
1J0
1d0
1~0
1'1
101
171
1R1
1e1
1u1
1~1
122
1Q2
1\2
1d2
1l2
1*3
1>3
1F3
1O3
1V3
1g3
1%4
1-4
154
1=4
1Y4
1y4
135
1;5
1C5
1K5
1f5
1"6
1*6
126
1:6
1K6
1R6
1Z6
1d6
1w6
0f7
1m7
1u7
1~7
1=8
1\8
1e8
1n8
1v8
1<9
1T9
1]9
1d9
1l9
13:
1]:
1k:
1s:
1z:
1%;
1j;
1y;
1#<
1+<
12<
1c=
1z=
1%>
1->
1.>
16>
1W>
1q>
1v>
1"?
1*?
1??
1C?
1F?
1S?
1Z?
1t?
1}@
1'A
10A
17A
1\A
1sA
1{A
1%B
1.B
1BB
1'C
1?C
1GC
1OC
1XC
1kC
1sC
1|C
1'D
0(D
1CD
1iD
1#E
1)E
10E
18E
1ME
1UE
1^E
1fE
1+F
1?F
1HF
1QF
1ZF
1mF
1#G
1GG
1TG
1aG
1hG
1qG
0+G
1F,
1D0
1w1
1)D
1jG
1%&
1&&
1'&
1(&
1*&
0-&
1#&
1"&
1!&
1~%
1}%
1|%
1{%
1z%
1y%
1x%
1w%
1v%
1u%
1t%
1s%
1r%
1q%
1p%
1o%
1n%
1m%
1l%
1)&
1Y'
1t'
1s'
1r'
1q'
1p'
1o'
1n'
1m'
1l'
1k'
1j'
1i'
1h'
1g'
1f'
1e'
1d'
1c'
1b'
1a'
1`'
1_'
0U'
1X'
1")
1Z'
1['
1\'
1]'
1w(
1@9
16:
0@7
0?9
1H8
0(&
0Y"
1V"
1U"
1T"
1S"
1R"
1Q"
1O"
1N"
1M"
1L"
1K"
1J"
1I"
1H"
1G"
1F"
1E"
1D"
1C"
1B"
1A"
1@"
1?"
1>"
1="
1<"
1;"
1:"
1|(
0Z'
0}(
0A*
0Q*
0a*
0m*
06+
0\+
0t+
0{+
0%,
0-,
0<,
1E,
0M,
0U,
0h,
0'-
0/-
07-
0>-
0R-
0o-
0v-
0!.
0).
0<.
0v.
0~.
0(/
01/
09/
0L/
0S/
0\/
0c/
0~/
020
1;0
0B0
0J0
0d0
0~0
0'1
001
071
0R1
0e1
1n1
0u1
0~1
022
0Q2
0\2
0d2
0l2
0*3
0>3
0F3
0O3
0V3
0g3
0%4
0-4
054
0=4
0Y4
0y4
035
0;5
0C5
0K5
0f5
0"6
0*6
026
0:6
0K6
0R6
0Z6
0d6
0w6
1f7
0m7
0u7
0~7
0=8
0\8
0e8
0n8
0v8
0<9
0T9
0]9
0d9
0l9
03:
0]:
0k:
0s:
0z:
0%;
0j;
0y;
0#<
0+<
02<
0c=
0z=
0%>
0->
06>
0W>
0q>
0v>
0"?
0*?
0??
0F?
0S?
0Z?
0t?
0}@
0'A
00A
07A
0\A
0sA
0{A
0%B
0.B
0BB
0'C
0?C
0GC
0OC
0XC
0kC
0sC
0|C
0'D
0CD
0iD
0)E
00E
08E
0ME
0UE
0^E
0fE
0+F
0?F
0HF
0QF
0ZF
0mF
0#G
0GG
0TG
0hG
0qG
1rG
1PG
1d)
1[F
0RF
1@F
1,F
1_E
1NE
1*E
1LD
1(D
0}C
1tC
1YC
0PC
1@C
1/B
1tA
1]A
11A
1~@
1}?
1T?
1y>
1r>
17>
1t=
13<
1z;
1t:
1m:
1e:
1m9
1V9
1=9
1o8
1f8
0]8
1!8
1v7
1e6
1L6
1;6
1+6
1y5
1L5
145
1,5
1?4
1&4
1w3
1P3
1G3
1]2
1U2
1C2
1!2
181
111
1m0
1K0
1d/
1]/
1:/
12/
0)/
1O.
1*.
1w-
10-
1(-
1y,
1N,
0&,
1|+
1u+
1D+
1b*
1B*
0G7
1G8
1MD
0.F
0H8
1@7
0@9
06:
17:
0C:
1+;
1A6
0P5
0Q<
0E2
0t0
0G=
0YB
0.*
1o*
1{*
1(+
1S+
1[+
1W,
1_,
1x,
1I-
1Q-
1+.
13.
1N.
1k.
1u.
1u/
1}/
1L0
1T0
1[0
1I1
1Q1
1"2
112
1B2
1"3
1)3
1X3
1f3
1v3
1P4
1X4
1o4
1#5
1M5
1]5
1p5
1<6
1n6
1v6
148
1<8
1x8
1+9
1;9
1):
12:
1L:
1T:
1(;
1a;
1i;
1Z=
1k=
18>
1N>
1V>
1\?
1s?
1|?
1:A
1CA
1[A
1:B
1AB
1{B
1&C
11D
1:D
1`D
1hD
0=E
1hE
1pE
1"F
1dF
1lF
14G
1FG
1sG
1[*
0c*
0f*
0z*
0"+
04+
15+
0B+
1C+
0Q+
0Z+
0b+
1c+
0j+
1k+
10,
0F,
0^,
0f,
1g,
0n,
1p,
0w,
0@-
1A-
0E-
0P-
0Y-
1Z-
0a-
1b-
0x-
02.
0:.
1;.
0C.
1F.
0M.
0[.
1\.
0c.
1d.
0j.
0t.
1;/
0U/
1e/
0l/
1m/
0t/
0|/
0'0
1(0
0D0
0P0
0Z0
0b0
1c0
0k0
1l0
0)1
191
0@1
1A1
0H1
0P1
0Y1
1Z1
0w1
0)2
1*2
002
082
1:2
0>2
0n2
1o2
0x2
1y2
0!3
0(3
013
123
0H3
0_3
1`3
0e3
0m3
1n3
0u3
074
1@4
0H4
1I4
0O4
0W4
0`4
1a4
0n4
0w4
1x4
0}4
0*5
1+5
0=5
0Y5
0a5
1e5
0m5
0w5
1x5
046
0\6
1f6
0m6
0u6
0}6
1~6
0'7
1(7
0w7
0+8
1,8
038
0;8
0C8
1E8
0!9
1"9
0)9
029
139
0:9
0f9
1n9
0v9
1w9
0~9
1!:
0(:
01:
0K:
0S:
0[:
1\:
0a:
1d:
0|:
0X;
1Y;
0`;
0e;
0q;
1r;
0-<
14<
0V=
0`=
1b=
0j=
0q=
1s=
0L>
0U>
0[>
1_>
0e>
1g>
0,?
1-?
0b?
1d?
0j?
1k?
0r?
0{?
0)A
0BA
0JA
1KA
0QA
1SA
0ZA
0'B
10B
07B
0@B
0IB
1JB
0SB
1TB
0zB
0%C
0.C
1/C
06C
17C
1ZC
00D
09D
0@D
1BD
0JD
1KD
0ND
0_D
0gD
0pD
1qD
0wD
1xD
0:E
1;E
0WE
0oE
0wE
1xE
0!F
0)F
1*F
1\F
0cF
0kF
0qF
1vF
0zF
1~F
03G
0=G
1>G
0EG
0NG
1OG
0g8
0~C
1e$
1J$
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
1R$
1S$
1T$
1U$
1V$
1W$
1X$
1Y$
1Z$
1[$
1\$
1]$
1^$
1_$
0i$
1f$
1$&
1d$
1c$
1b$
1a$
1-&
0T"
1U'
1^'
08)
07)
06)
05)
04)
03)
02)
01)
00)
0/)
0.)
0-)
0,)
0+)
0*)
0))
0()
0')
0&)
0%)
0$)
0#)
0")
0!)
0~(
1}(
0|(
1y(
1x(
0@7
1@9
07:
1(&
0d$
0'&
0)#
1&#
1%#
1$#
1##
1"#
1!#
1}"
1|"
1{"
1z"
1y"
1x"
1w"
1v"
1u"
1t"
1s"
1r"
1q"
1p"
1o"
1n"
1m"
1l"
1k"
1j"
1i"
1h"
1Y"
1P"
0['
1~(
1Z'
0}(
1|(
0OG
0FG
0>G
04G
0~F
0vF
0lF
0dF
1"G
0*F
0"F
0xE
0pE
1<E
0xD
0qD
0hD
0`D
1G7
0KD
0BD
0:D
01D
1[C
07C
0/C
0&C
0{B
0TB
0JB
0AB
0:B
1VB
0[A
0SA
0KA
0CA
0|?
0s?
0k?
0d?
1.?
0g>
0_>
0V>
0N>
0s=
0k=
0b=
0Z=
15<
0r;
0i;
0a;
0Y;
0d:
0\:
0T:
0L:
02:
0):
0!:
0w9
15:
0;9
039
0+9
0"9
0E8
0<8
048
0,8
0(7
0~6
0v6
0n6
1*7
0x5
0p5
0e5
0]5
0+5
0#5
0x4
0o4
0a4
0X4
0P4
0I4
1c4
0v3
0n3
0f3
0`3
023
0)3
0"3
0y2
143
0B2
0:2
012
0*2
0Z1
0Q1
0I1
0A1
1\1
0l0
0c0
0[0
0T0
0(0
0}/
0u/
0m/
1*0
1</
0u.
0k.
0d.
0\.
0N.
0F.
0;.
03.
0b-
0Z-
0Q-
0I-
1d-
0x,
0p,
0g,
0_,
11,
0k+
0c+
0[+
0S+
0C+
05+
0(+
0{*
1GG
1+F
1s)
1CD
1\A
1t?
1c=
1]:
1<9
1f5
1y4
1g3
122
1d0
1<.
1h,
16+
17:
1@7
0/F
0o*
1c*
1E+
0/,
0W,
1z,
0A-
1x-
0+.
1P.
0*/
0e/
0L0
1n0
091
0"2
1D2
0o2
1H3
0X3
1x3
0@4
1N5
1=5
0M5
1=6
146
0<6
0f6
1w7
1g8
0x8
1>9
0n9
1);
0(;
1|:
04<
19>
0-?
1~?
1)A
0:A
1^A
00B
0QC
1~C
0)D
0;E
1WE
0hE
1-F
0SF
1tG
0rG
0PG
0d)
1!G
0[F
1RF
0@F
0,F
0_E
0NE
0*E
1yD
0LD
0(D
1}C
0tC
0YC
1PC
0@C
18C
1UB
0/B
0tA
0]A
01A
0~@
0}?
0T?
0C?
0y>
0r>
1h>
07>
0.>
0t=
03<
0z;
1s;
0t:
0m:
0e:
14:
0m9
0V9
0=9
0o8
0f8
1]8
1F8
0!8
0v7
0"8
1)7
0e6
0L6
0;6
0+6
0y5
0L5
045
0,5
1b4
0?4
0&4
0w3
0P3
0G3
133
0]2
0U2
0C2
0!2
1w1
1[1
081
011
0m0
0K0
1D0
1)0
0d/
0]/
0:/
02/
1)/
1w.
0O.
0*.
0w-
1c-
00-
0(-
0y,
0N,
1F,
1&,
0|+
0u+
1l+
0D+
0b*
0B*
1i$
1`$
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
1'&
0(&
1+&
1,&
1T"
0S"
0$#
0x(
1V'
1W'
0{(
0|(
0Z'
1['
0~(
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0z(
0y(
0c$
1&&
1d$
0'&
1(&
1)#
1~"
1X"
1W"
0T"
1S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
1Z'
0['
1\'
0c*
1/,
1W,
0x-
1*/
1L0
1"2
0H3
0=5
046
0w7
0G8
0g8
0|:
0/>
0L?
0)A
1QC
0~C
0WE
1SF
0\F
0-F
1hE
0<E
0MD
1)D
0ZC
0VB
0^A
1:A
0.?
05<
1(;
0);
05:
0>9
1x8
1"8
0*7
0=6
1<6
0N5
1M5
0c4
0x3
1X3
043
0D2
0\1
0n0
0*0
0;/
0P.
1+.
0d-
0z,
00,
1o*
0E+
06+
1D+
0l+
0h,
1y,
0c-
0<.
1O.
0w.
0)0
0d0
1m0
0[1
022
1C2
033
0g3
1w3
0b4
0y4
1,5
0f5
1y5
0)7
0F8
1=9
0<9
04:
0]:
1e:
0s;
0c=
1t=
0h>
0t?
1}?
1]A
0\A
0UB
08C
0CD
1LD
0yD
1,F
0+F
0!G
0GG
1PG
0,&
1h$
1g$
0)&
0(&
0d$
1c$
0&&
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0*&
0+&
1$#
0##
1T"
0S"
1R"
0W'
0X'
0\'
0Z'
0Y'
0V'
1d$
0c$
1b$
0X"
0W"
0V"
0U"
0T"
0R"
1(#
1'#
0$#
1##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0PG
0,F
0LD
0]A
0}?
0t=
0e:
0=9
0y5
0,5
0w3
0C2
0m0
0O.
0y,
0D+
1E+
01,
1P.
0</
1x3
1N5
1=6
1G8
1>9
1);
1^A
0[C
1MD
1-F
0"G
1\F
0hE
0)D
1ZC
0:A
0\?
08>
0(;
0x8
0"8
0<6
0M5
0X3
1D2
1n0
1;/
0+.
1z,
10,
0o*
0g$
0f$
0b$
0d$
0e$
0h$
1$#
0##
1"#
0(#
0'#
0&#
0%#
0$#
0"#
11,
1</
0G8
1[C
1"G
0E+
0P.
0x3
0N5
0=6
0>9
0);
09>
0~?
0^A
0MD
0-F
#640000
0!
03#
0N)
0C&
0O)
#720000
1!
13#
1N)
1C&
1O)
1|I
0P)
1Q)
0\)
1])
1a)
1b)
1n)
1R)
1u'
1o)
1c)
0)*
0cC
1+%
1P
0[*
1^*
0&,
0D,
0)/
090
1~0
0m1
154
1m7
1\8
0]8
1"?
0PC
1|C
0}C
1'D
0"E
18E
0RF
0`G
1hG
0uG
1(G
1T7
1BE
1R7
1P7
1P8
1F9
1>:
11;
1>;
1L;
1;<
1H<
1V<
1c<
1p<
1~<
1*=
1<=
1M=
1A>
14?
1+@
18@
1C@
1P@
1^@
1l@
1eA
1cB
1aC
0|)
0})
187
1U7
1SD
1S7
14F
1=7
1N8
1H9
1<:
14;
1@;
1J;
1><
1K<
1Y<
1f<
1r<
1|<
1,=
16=
1F=
1?>
16?
1&@
16@
1F@
1S@
1a@
1q@
1gA
1^B
1nB
1D)
0U7
097
1+*
0V7
1})
087
1bC
1pB
0eB
1iA
0s@
1b@
0T@
1G@
09@
1,@
08?
1C>
0O=
1>=
0-=
1"=
0t<
1g<
0Z<
1M<
0?<
1N;
0B;
15;
0?:
1J9
0Q8
1Z7
0Y7
1X7
0W7
0vG
1iG
0aG
0SF
19E
0#E
1(D
1}C
0QC
1#?
1]8
1n7
164
0n1
1!1
0;0
0*/
0E,
0/,
1:&
0w(
1F)
1E)
1\"
00,
0F,
0;/
0D0
1)1
0w1
174
1,?
0ZC
0\F
0jG
1UD
1DE
16F
1[7
1R8
1K9
1@:
16;
1C;
1O;
1@<
1N<
1[<
1h<
1u<
1#=
1.=
1?=
1P=
1D>
19?
1-@
1:@
1H@
1U@
1c@
1t@
1jA
1fB
1qB
1U7
197
0+*
1V7
1cC
0SD
1:7
1W7
0-&
18&
19&
0U'
0Y"
1["
1Z"
0S7
0;7
0X7
1[*
0^*
1&,
1D,
1)/
190
0~0
0!1
1m1
054
064
0m7
0n7
0\8
0]8
0"?
0#?
1PC
0|C
0}C
0'D
1"E
08E
09E
1RF
1`G
0hG
0iG
1uG
1SD
0:7
0W7
0sG
0"G
0[C
1-?
1@4
0"2
191
0L0
0</
0W,
01,
0i$
0)#
0z,
0n0
1\1
0D2
1c4
1.?
0tG
1S7
1;7
1X7
1vG
1aG
1SF
1#E
0(D
1}C
1QC
0,?
1]8
074
1n1
0)1
1;0
1*/
1E,
1/,
04F
1<7
1Y7
1w(
0=7
0M8
0Z7
10,
1F,
1;/
1D0
091
1w1
0@4
0-?
1ZC
1\F
1jG
14F
0<7
0Y7
1-&
1U'
1Y"
1=7
1M8
1Z7
1sG
1"G
1[C
0.?
0c4
1"2
0\1
1L0
1</
1W,
11,
0N8
1G9
1Q8
1i$
1)#
0H9
0;:
0J9
1z,
1n0
1D2
1tG
1N8
0G9
0Q8
1H9
1;:
1J9
0<:
13;
1?:
04;
0?;
05;
1<:
03;
0?:
14;
1?;
15;
0@;
1I;
1B;
0J;
0=<
0N;
1@;
0I;
0B;
1J;
1=<
1N;
0><
1J<
1?<
0K<
0X<
0M<
1><
0J<
0?<
1K<
1X<
1M<
0Y<
1e<
1Z<
0f<
0q<
0g<
1Y<
0e<
0Z<
1f<
1q<
1g<
0r<
1{<
1t<
0|<
0+=
0"=
1r<
0{<
0t<
1|<
1+=
1"=
0,=
15=
1-=
06=
0E=
0>=
1,=
05=
0-=
16=
1E=
1>=
0F=
1>>
1O=
0?>
05?
0C>
1F=
0>>
0O=
1?>
15?
1C>
06?
1%@
18?
0&@
05@
0,@
16?
0%@
08?
1&@
15@
1,@
06@
1E@
19@
0F@
0R@
0G@
16@
0E@
09@
1F@
1R@
1G@
0S@
1`@
1T@
0a@
0p@
0b@
1S@
0`@
0T@
1a@
1p@
1b@
0q@
1fA
1s@
0gA
0]B
0iA
1q@
0fA
0s@
1gA
1]B
1iA
0^B
1mB
1eB
0nB
0pB
1^B
0mB
0eB
1nB
1pB
#800000
0!
03#
0N)
0C&
0O)
#880000
1!
13#
1N)
1C&
1{I
0R)
0S)
0`)
1h)
007
057
1O)
0T)
1U)
1v'
0|I
1V)
1*%
1P)
0Q)
0])
0h)
1O
0_)
0b)
0n)
1R)
1S)
0u'
1T)
0U)
0o)
0c)
1)*
0,*
1\7
1T8
1L9
1B:
18;
1D;
1P;
1B<
1O<
1]<
1j<
1v<
1$=
10=
1@=
1Q=
1E>
1:?
1/@
1<@
1J@
1W@
1e@
1u@
1kA
1gB
1rB
1VD
1EE
17F
1+G
0+%
0P
1A*
1Q*
1a*
1m*
16+
1\+
1t+
1{+
1%,
1-,
1<,
0E,
1M,
1U,
1h,
1'-
1/-
17-
1>-
1R-
1o-
1v-
1!.
1).
1<.
1v.
1~.
1(/
11/
19/
1L/
1S/
1\/
1c/
1~/
120
0;0
1B0
1J0
1d0
1~0
1'1
101
171
1R1
1e1
0n1
1u1
1~1
122
1Q2
1\2
1d2
1l2
1*3
1>3
1F3
1O3
1V3
1g3
1%4
1-4
154
1=4
1Y4
1y4
135
1;5
1C5
1K5
1f5
1"6
1*6
126
1:6
1K6
1R6
1Z6
1d6
1w6
0f7
1m7
1u7
1~7
1=8
1\8
1e8
1n8
1v8
1<9
1T9
1]9
1d9
1l9
13:
1]:
1k:
1s:
1z:
1%;
1j;
1y;
1#<
1+<
12<
1c=
1z=
1%>
1->
1.>
16>
1W>
1q>
1v>
1"?
1*?
1??
1C?
1F?
1S?
1Z?
1t?
1}@
1'A
10A
17A
1\A
1sA
1{A
1%B
1.B
1BB
1'C
1?C
1GC
1OC
1XC
1kC
1sC
1|C
1'D
1CD
1iD
1)E
10E
18E
1ME
1UE
1^E
1fE
1+F
1?F
1HF
1QF
1ZF
1mF
1#G
1GG
1TG
1hG
1qG
01,
0z,
0</
0n0
0D2
0[C
1.F
0"G
0tG
0W,
0L0
0"2
1=E
0sG
0[*
1c*
1f*
1z*
1"+
14+
1B+
1Q+
1Z+
1b+
1j+
00,
1^,
1f,
1n,
1w,
1@-
1E-
1P-
1Y-
1a-
1x-
12.
1:.
1C.
1M.
1[.
1c.
1j.
1t.
0;/
1U/
1l/
1t/
1|/
1'0
1P0
1Z0
1b0
1k0
1)1
1@1
1H1
1P1
1Y1
1)2
102
182
1>2
1n2
1x2
1!3
1(3
113
1H3
1_3
1e3
1m3
1u3
174
1H4
1O4
1W4
1`4
1n4
1w4
1}4
1*5
1=5
1Y5
1a5
1m5
1w5
146
1\6
1m6
1u6
1}6
1'7
1w7
1"8
1+8
138
1;8
1C8
1g8
1!9
1)9
129
1:9
1f9
1v9
1~9
1(:
11:
1K:
1S:
1[:
1a:
1|:
1X;
1`;
1e;
1q;
1-<
1V=
1`=
1j=
1q=
1/>
1L>
1U>
1[>
1e>
1,?
1L?
1b?
1j?
1r?
1{?
1)A
1BA
1JA
1QA
1ZA
1'B
17B
1@B
1IB
1SB
1zB
1%C
1.C
16C
0ZC
1~C
10D
19D
1@D
1JD
1ND
1_D
1gD
1pD
1wD
1:E
1;E
1WE
1oE
1wE
1!F
1)F
0\F
1cF
1kF
1qF
1zF
13G
1=G
1EG
1NG
1\C
1hB
1WB
1_A
1f@
1X@
1K@
1=@
10@
1!@
1/?
1:>
1A=
11=
1%=
1w<
1k<
1^<
1P<
1C<
16<
1E;
19;
1*;
16:
1?9
1H8
0cC
0(G
0T7
0BE
0R7
0P7
0P8
0F9
0>:
01;
0>;
0L;
0;<
0H<
0V<
0c<
0p<
0~<
0*=
0<=
0M=
0A>
04?
0+@
08@
0C@
0P@
0^@
0l@
0eA
0cB
0aC
1|)
0})
0U7
0SD
0S7
04F
0=7
0N8
0H9
0<:
04;
0@;
0J;
0><
0K<
0Y<
0f<
0r<
0|<
0,=
06=
0F=
0?>
06?
0&@
06@
0F@
0S@
0a@
0q@
0gA
0^B
0nB
0V)
0C)
1+*
0V7
1})
0bC
0pB
1eB
0iA
1s@
0b@
1T@
0G@
19@
0,@
18?
0C>
1O=
0>=
1-=
0"=
1t<
0g<
1Z<
0M<
1?<
0N;
1B;
05;
1?:
0J9
1Q8
0Z7
1Y7
0X7
1W7
0A*
0Q*
0a*
0f*
0m*
06+
18+
0\+
0t+
0{+
0-,
0<,
0D,
0M,
0U,
0h,
0'-
0/-
07-
0>-
0R-
0o-
0v-
0!.
0).
0<.
0v.
0~.
0(/
01/
09/
0S/
0\/
0c/
0~/
020
090
0B0
0J0
0d0
0'1
001
071
0R1
0e1
0m1
0u1
0~1
022
0Q2
0\2
0d2
0l2
0*3
0>3
0F3
0O3
0V3
0g3
0%4
0-4
054
0=4
0Y4
0y4
035
0;5
0C5
0K5
0f5
0"6
0*6
026
0:6
0K6
0R6
0Z6
0d6
0w6
0d7
0m7
0u7
0~7
0=8
0\8
0e8
0n8
0v8
0<9
0T9
0]9
0d9
0l9
03:
0]:
0k:
0s:
0z:
0%;
0j;
0y;
0#<
0+<
02<
0c=
0z=
0%>
0->
06>
0W>
0q>
0v>
0"?
0*?
0??
0F?
0S?
0Z?
0t?
0}@
0'A
00A
07A
0\A
0sA
0{A
0.B
0BB
0'C
0?C
0GC
0XC
0kC
0sC
0|C
0'D
0CD
0iD
0"E
0)E
00E
08E
0ME
0UE
0^E
0fE
0+F
0?F
0HF
0ZF
0mF
0GG
0TG
0`G
0hG
0qG
0uG
0@7
0@9
07:
1C:
0+;
0A6
1P5
1Q<
1E2
1t0
1G=
1YB
1.*
14G
0;E
1qD
0G7
11D
1L:
1w9
1+9
1(7
1p5
0s)
1/F
1iG
1XG
1d)
1!G
1IF
1gE
1VE
19E
11E
1yD
1lC
1HC
18C
1UB
1&B
1|A
19A
1(A
1[?
1K?
0C?
1+?
1#?
1h>
0.>
1&>
1|=
1,<
1$<
1s;
1';
1{:
14:
1e9
1^9
1w8
1f8
1F8
1v7
1n7
0"8
1)7
1[6
1S6
136
1%6
1D5
1<5
1b4
164
1.4
1W3
1?3
133
1m2
1e2
1v1
1f1
1[1
1(1
1!1
1C0
130
1)0
1T/
1M/
1!/
1w.
1".
1p-
1c-
1?-
18-
1V,
1=,
1.,
1l+
1n*
1R*
0;&
1x(
1{(
1z(
1y(
18)
17)
16)
15)
14)
13)
12)
11)
10)
1/)
1.)
1-)
1,)
1+)
1*)
1))
1()
1')
1&)
1%)
1$)
1#)
1")
1!)
1~(
1}(
1|(
0F)
0E)
0]"
1o*
11,
1W,
1d-
1+.
1</
1*0
1L0
1\1
1"2
143
1X3
1c4
1M5
1<6
1*7
1G8
1x8
15:
1(;
15<
18>
1.?
1\?
1:A
1VB
1[C
1)D
1hE
1"G
1sG
1<E
0vG
0iG
0XG
0!G
0IF
0gE
0VE
09E
01E
0#E
0yD
0}C
0lC
0HC
08C
0UB
0|A
09A
0(A
0[?
0K?
1C?
0+?
0#?
0h>
1.>
0&>
0|=
0,<
0$<
0s;
0';
0{:
04:
0e9
0^9
0w8
0f8
0]8
0F8
0v7
0n7
0)7
0[6
0S6
036
0%6
0D5
0<5
0b4
064
0.4
0W3
0?3
033
0m2
0e2
0v1
1n1
0f1
0[1
0(1
0C0
1;0
030
0)0
0T/
0)/
0!/
0w.
0".
0p-
0c-
0?-
08-
0V,
1E,
0=,
0.,
0l+
0n*
0R*
0UD
0DE
06F
0[7
0R8
0K9
0@:
06;
0C;
0O;
0@<
0N<
0[<
0h<
0u<
0#=
0.=
0?=
0P=
0D>
09?
0-@
0:@
0H@
0U@
0c@
0t@
0jA
0fB
0qB
0+*
1V7
0*G
1cC
1,&
1)&
1*&
1+&
1l%
1m%
1n%
1o%
1p%
1q%
1r%
1s%
1t%
1u%
1v%
1w%
1x%
1y%
1z%
1{%
1|%
1}%
1~%
1!&
1"&
1#&
1$&
1%&
1&&
1'&
1(&
08&
09&
0w(
1Z'
1['
1\'
1]'
1^'
1_'
1`'
1a'
1b'
1c'
1d'
1e'
1f'
1g'
1h'
1i'
1j'
1k'
1l'
1m'
1n'
1o'
1p'
1q'
1r'
1s'
1t'
1W'
1X'
1Y'
1V'
1X"
1W"
1V"
1U"
1T"
1S"
1R"
1Q"
1P"
1O"
1N"
1M"
1L"
1K"
1J"
1I"
1H"
1G"
1F"
1E"
1D"
1C"
1B"
1A"
1@"
1?"
1>"
1="
1<"
1;"
1:"
0["
0Z"
1A*
1Q*
1a*
1f*
1m*
16+
08+
1\+
1t+
1{+
0&,
1-,
1<,
1D,
1M,
1U,
1h,
1'-
1/-
17-
1>-
1R-
1o-
1v-
1!.
1).
1<.
1v.
1~.
1(/
1)/
11/
19/
0M/
1S/
1\/
1c/
1~/
120
190
1B0
1J0
1d0
0!1
1'1
101
171
1R1
1e1
1m1
1u1
1~1
122
1Q2
1\2
1d2
1l2
1*3
1>3
1F3
1O3
1V3
1g3
1%4
1-4
154
1=4
1Y4
1y4
135
1;5
1C5
1K5
1f5
1"6
1*6
126
1:6
1K6
1R6
1Z6
1d6
1w6
1d7
1m7
1u7
1~7
1=8
1\8
1]8
1e8
1n8
1v8
1<9
1T9
1]9
1d9
1l9
13:
1]:
1k:
1s:
1z:
1%;
1j;
1y;
1#<
1+<
12<
1c=
1z=
1%>
1->
16>
1W>
1q>
1v>
1"?
1*?
1??
1F?
1S?
1Z?
1t?
1}@
1'A
10A
17A
1\A
1sA
1{A
0&B
1.B
1BB
1'C
1?C
1GC
0PC
1XC
1kC
1sC
1|C
1}C
1'D
1CD
1iD
1"E
1)E
10E
18E
1ME
1UE
1^E
1fE
1+F
1?F
1HF
0RF
1ZF
1mF
1GG
1TG
1`G
1hG
1qG
1uG
0+G
1*G
0cC
0rB
0gB
0kA
0u@
0e@
0W@
0J@
0<@
0/@
0:?
0E>
0Q=
0@=
00=
0$=
0v<
0j<
0]<
0O<
0B<
0P;
0D;
08;
0B:
0L9
0T8
0\7
07F
0EE
0VD
0o*
01,
0W,
0d-
0+.
0</
0*0
0L0
0\1
0"2
043
0X3
0c4
0M5
0<6
0*7
0G8
0x8
05:
0(;
05<
08>
0.?
0\?
0:A
0VB
0[C
0)D
0<E
0hE
0"G
0sG
0-&
1d$
1c$
1b$
1a$
1`$
1_$
1^$
1]$
1\$
1[$
1Z$
1Y$
1X$
1W$
1V$
1U$
1T$
1S$
1R$
1Q$
1P$
1O$
1N$
1M$
1L$
1K$
1J$
1g$
1f$
1e$
1h$
0U'
0Y"
1(#
1'#
1&#
1%#
1$#
1##
1"#
1!#
1~"
1}"
1|"
1{"
1z"
1y"
1x"
1w"
1v"
1u"
1t"
1s"
1r"
1q"
1p"
1o"
1n"
1m"
1l"
1k"
1j"
1i"
1h"
15+
1C+
1c+
1k+
10,
1g,
1p,
1A-
1Z-
1b-
1;.
1F.
1\.
1d.
1;/
1e/
1m/
1(0
1c0
1l0
191
1A1
1Z1
1*2
1:2
1o2
1y2
123
1`3
1n3
1@4
1I4
1a4
1x4
1+5
1e5
1x5
1f6
1~6
1"8
1,8
1E8
1"9
139
1n9
1!:
1\:
1d:
1Y;
1r;
14<
1b=
1s=
1_>
1g>
1-?
1d?
1k?
1KA
1SA
10B
1JB
1TB
1/C
17C
1ZC
1BD
1KD
0ND
1xD
1;E
1xE
1*F
1\F
1vF
1~F
1>G
1OG
0c*
1o*
0z*
1{*
0"+
1(+
04+
0B+
0Q+
1S+
0Z+
1[+
0b+
0j+
1W,
0^,
1_,
0f,
0n,
0w,
1x,
0@-
0E-
1I-
0P-
1Q-
0Y-
0a-
0x-
1+.
02.
13.
0:.
0C.
0M.
1N.
0[.
0c.
0j.
1k.
0t.
1u.
0l/
0t/
1u/
0|/
1}/
0'0
1L0
0P0
1T0
0Z0
1[0
0b0
0k0
0@1
0H1
1I1
0P1
1Q1
0Y1
1"2
0)2
002
112
082
0>2
1B2
0n2
0x2
0!3
1"3
0(3
1)3
013
0H3
1X3
0_3
0e3
1f3
0m3
0u3
1v3
074
0H4
0O4
1P4
0W4
1X4
0`4
0n4
1o4
0w4
0}4
1#5
0*5
0=5
1M5
0Y5
1]5
0a5
0m5
0w5
046
1<6
0\6
0m6
1n6
0u6
1v6
0}6
0'7
0w7
0+8
038
148
0;8
1<8
0C8
1x8
0!9
0)9
029
0:9
1;9
0f9
0v9
0~9
0(:
1):
01:
12:
0K:
0S:
1T:
0[:
0a:
0|:
1(;
0X;
0`;
1a;
0e;
1i;
0q;
0-<
0V=
1Z=
0`=
0j=
1k=
0q=
18>
0L>
1N>
0U>
1V>
0[>
0e>
0,?
1\?
0b?
0j?
0r?
1s?
0{?
1|?
0)A
1:A
0BA
1CA
0JA
0QA
0ZA
1[A
07B
1:B
0@B
1AB
0IB
0SB
0zB
1{B
0%C
1&C
0.C
06C
1)D
00D
09D
1:D
0@D
0JD
0_D
1`D
0gD
1hD
0pD
0wD
0:E
0=E
0WE
1hE
0oE
1pE
0wE
0!F
1"F
0)F
0cF
1dF
0kF
1lF
0qF
0zF
03G
0=G
0EG
1FG
0NG
1sG
0.F
0H8
0?9
06:
0*;
09;
0E;
06<
0C<
0P<
0^<
0k<
0w<
0%=
01=
0A=
0:>
0/?
0!@
00@
0=@
0K@
0X@
0f@
0_A
0WB
0hB
0\C
1&,
1M/
1!1
1&B
1PC
1RF
0uG
1+G
0A*
0Q*
1^*
0a*
0f*
0m*
06+
0\+
0t+
0{+
0%,
0-,
0<,
0D,
0M,
0U,
0h,
0'-
0/-
07-
0>-
0R-
0o-
0v-
0!.
0).
0<.
0v.
0~.
0(/
01/
09/
0L/
0S/
0\/
0c/
0~/
020
090
0B0
0J0
0d0
0'1
001
071
0R1
0e1
0m1
0u1
0~1
022
0Q2
0\2
0d2
0l2
0*3
0>3
0F3
0O3
0V3
0g3
0%4
0-4
0=4
0Y4
0y4
035
0;5
0C5
0K5
0f5
0"6
0*6
026
0:6
0K6
0R6
0Z6
0d6
0w6
0u7
0~7
0=8
0e8
0n8
0v8
0<9
0T9
0]9
0d9
0l9
03:
0]:
0k:
0s:
0z:
0%;
0j;
0y;
0#<
0+<
02<
0c=
0z=
0%>
0->
06>
0W>
0q>
0v>
0*?
0??
0F?
0S?
0Z?
0t?
0}@
0'A
00A
07A
0\A
0sA
0{A
0%B
0.B
0BB
0'C
0?C
0GC
0OC
0XC
0kC
0sC
0CD
0iD
0"E
0)E
00E
0ME
0UE
0^E
0fE
0+F
0?F
0HF
0QF
0ZF
0mF
0#G
0GG
0TG
0`G
0qG
1vG
1rG
1iG
1XG
1PG
1!G
1[F
0SF
1IF
1@F
1,F
1gE
1_E
1VE
1NE
19E
11E
1*E
1#E
1yD
1LD
1(D
0~C
1tC
1lC
1YC
0QC
1HC
1@C
18C
1UB
1/B
0'B
1|A
1tA
1]A
19A
11A
1(A
1~@
1}?
1[?
1T?
1K?
1+?
1#?
1y>
1r>
1h>
17>
1&>
1|=
1t=
13<
1,<
1$<
1z;
1s;
1';
1{:
1t:
1m:
1e:
14:
1m9
1e9
1^9
1V9
1=9
1w8
1o8
1f8
0g8
1F8
1!8
1v7
1n7
1f7
1)7
1e6
1[6
1S6
1L6
1;6
136
1+6
1%6
1y5
1L5
1D5
1<5
145
1,5
1b4
1?4
164
1.4
1&4
1w3
1W3
1P3
1G3
1?3
133
1m2
1e2
1]2
1U2
1C2
1!2
1v1
1f1
1[1
181
111
1(1
0)1
1m0
1K0
1C0
130
1)0
1d/
1]/
1T/
0U/
1:/
12/
1!/
1w.
1O.
1*.
1".
1w-
1p-
1c-
1?-
18-
10-
1(-
1y,
1V,
1N,
1=,
1.,
0/,
1|+
1u+
1l+
1D+
1n*
1b*
1R*
1B*
0i$
1w(
0)#
1c*
00,
1@-
1x-
0e/
091
1n2
1H3
174
1=5
146
1\6
1w7
1g8
0x8
1f9
1|:
1-<
1,?
1)A
00B
0ZC
1~C
0)D
1:E
1WE
0\F
0XG
0d)
0RF
0IF
0gE
0VE
01E
0lC
0PC
0HC
0&B
0|A
09A
0(A
0[?
0K?
0+?
0&>
0|=
0,<
0$<
0';
0{:
0e9
0^9
0w8
0v7
0[6
0S6
036
0%6
0D5
0<5
0.4
0W3
0?3
0m2
0e2
0v1
0f1
0(1
0C0
030
0T/
0M/
0)/
0!/
0".
0p-
0?-
08-
0V,
0=,
0.,
0&,
0n*
0R*
0B*
1T*
0^*
0b*
0u+
0|+
1%,
0N,
0(-
00-
0w-
0*.
02/
0:/
1L/
0]/
0d/
0K0
011
081
0!2
0U2
0]2
0G3
0P3
0&4
054
0?4
045
0L5
0+6
0;6
0L6
0e6
0d7
0f7
0m7
0!8
0\8
0f8
0o8
0V9
0m9
0m:
0t:
0z;
03<
07>
0r>
0y>
0"?
0T?
0~@
01A
0tA
1%B
0/B
0@C
1OC
0YC
0tC
0|C
0'D
0(D
0#E
0*E
08E
0NE
0_E
0@F
1QF
0[F
1#G
0hG
0rG
0vG
1SF
1QC
1'B
1)1
1U/
1/,
0.*
0YB
0G=
0t0
0E2
0Q<
0P5
1A6
0C:
1+;
17:
1@9
1@7
0/F
1tG
0OG
0FG
0>G
04G
0~F
0vF
0lF
1mF
0dF
0*F
0"F
0xE
0pE
1-F
0hE
1s)
0;E
0xD
0qD
0hD
1iD
0`D
0KD
0BD
0:D
01D
1MD
07C
0/C
0&C
1'C
0{B
0TB
0JB
0AB
1BB
0:B
0[A
0SA
0KA
0CA
1^A
0:A
0|?
0s?
0k?
0d?
1~?
0-?
0g>
0_>
0V>
1W>
0N>
19>
0s=
0k=
0b=
0Z=
04<
0r;
0i;
1j;
0a;
0Y;
1);
0(;
0d:
0\:
0T:
0L:
02:
13:
0):
0!:
0w9
0n9
0;9
039
0+9
0"9
1>9
0E8
0<8
1=8
048
0,8
0"8
0(7
0~6
0v6
1w6
0n6
0f6
1=6
0<6
0x5
0p5
0e5
0]5
1N5
0M5
0+5
0#5
0x4
0o4
0a4
0X4
1Y4
0P4
0I4
0@4
0v3
0n3
0f3
0`3
1x3
0X3
023
0)3
1*3
0"3
0y2
0o2
0B2
0:2
012
0*2
1D2
0Z1
0Q1
1R1
0I1
0A1
0l0
0c0
0[0
0T0
1n0
0(0
0}/
1~/
0u/
0m/
0u.
1v.
0k.
0d.
0\.
0N.
0F.
0;.
03.
1P.
0+.
0b-
0Z-
0Q-
1R-
0I-
0A-
0x,
0p,
0g,
0_,
1z,
0k+
0c+
0[+
1\+
0S+
0C+
05+
0(+
0{*
1E+
0o*
0!G
1"G
1<E
0yD
1G7
1[C
08C
0UB
1VB
1.?
0h>
15<
0s;
04:
15:
0F8
1G8
0)7
1*7
0b4
1c4
033
143
0[1
1\1
0)0
1*0
1</
0w.
0c-
1d-
11,
0l+
1-&
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
0w(
0x(
1U'
1Y"
0E+
0D+
0\+
1l+
0y,
0d-
0R-
1c-
0P.
0O.
1w.
0v.
0~/
1)0
0m0
0R1
1[1
0C2
043
0*3
133
0x3
0w3
0c4
0Y4
1b4
0,5
0N5
0y5
0=6
0*7
0w6
1)7
0G8
0=8
1F8
0=9
05:
14:
03:
0e:
0);
0j;
1s;
05<
0t=
0W>
1h>
0.?
0}?
0^A
0]A
0BB
1UB
0'C
18C
0LD
0iD
1yD
0<E
0-F
0,F
0mF
1!G
0PG
0iG
1d)
1RF
1\F
09E
0}C
0~C
1PC
1ZC
1&B
10B
0#?
0g8
0]8
0n7
064
191
1e/
1M/
1&,
10,
0c*
0/,
0@-
0x-
0*/
0U/
0n2
0H3
0=5
046
0\6
0w7
0f9
0|:
0-<
0)A
0'B
0QC
0:E
0WE
0SF
0"G
1hE
1;E
0MD
1)D
0[C
0VB
1:A
1-?
14<
1(;
1n9
0>9
1x8
1"8
1f6
1<6
1M5
1@4
1X3
1o2
0\1
0*0
1+.
1A-
01,
1o*
0+&
0*&
0)&
0(&
0'&
0&&
0%&
0$&
0#&
0"&
0!&
0~%
0}%
0|%
0{%
0z%
0y%
0x%
0w%
0v%
0u%
0t%
0s%
0r%
0q%
0p%
0o%
0n%
0m%
0l%
0-&
0,&
1i$
0V'
1x(
0U'
0t'
0s'
0r'
0q'
0p'
0o'
0n'
0m'
0l'
0k'
0j'
0i'
0h'
0g'
0f'
0e'
0d'
0c'
0b'
0a'
0`'
0_'
0^'
0]'
0\'
0['
0Z'
0Y'
0X'
0W'
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
1)#
0\F
0hE
0;E
0ZC
00B
0:A
04<
0(;
0n9
0"8
0f6
0<6
0M5
0X3
0o2
0e/
0;/
0+.
0A-
00,
0o*
1/,
1U/
074
0x8
0,?
1'B
1QC
0)D
1SF
1"G
0!G
1-F
1<E
0yD
1MD
1[C
08C
1VB
0UB
1^A
1.?
0h>
15<
0s;
1);
04:
15:
1>9
1G8
0F8
1*7
0)7
1=6
1N5
1c4
0b4
1x3
143
033
1\1
0[1
1*0
0)0
0w.
1P.
1d-
0c-
11,
0l+
1E+
0h$
1,&
0i$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
1V'
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
1X"
1\F
0MD
1ZC
10B
0-?
0>9
0@4
1e/
10,
0E+
01,
0d-
0P.
0</
0*0
043
0x3
0N5
0=6
0*7
0G8
05:
0);
05<
0^A
0VB
0[C
0<E
0-F
0"G
1h$
1(#
11,
1*0
0c4
0.?
1VB
1[C
1"G
#960000
0!
03#
0N)
0C&
0O)
#1000000
