<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>Project Status (12/19/2023 - 17:11:58)</B></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
<TD>fp_addation_unit.xmp</TD>
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
<TD>Mapped</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
<TD>fp_addation_unit</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
<TD>
No Errors</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>EDK 14.7</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
<TD ALIGN=LEFT><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio\implementation\_xmsgs/*.xmsgs?&DataKey=Warning'>49 Warnings (47 new)</A></TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='5'><B>XPS Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=EDKReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio\platgen.log'>Platgen Log File</A></TD><TD>Tue Dec 19 12:18:02 2023</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio\__xps/ise/_xmsgs/platgen.xmsgs?&DataKey=Info'>54 Infos (54 new)</A></TD></TR>
<TR ALIGN=LEFT><TD>Simgen Log File</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>BitInit Log File</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio\fp_addation_unit.log'>System Log File</A></TD><TD>Tue Dec 19 12:26:05 2023</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>XPS Synthesis Summary (estimated values)</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=EDKSynthesisSumary"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report</B></TD><TD><B>Generated</B></TD><TD><B>Flip Flops Used</B></TD><TD><B>LUTs Used</B></TD><TD><B>BRAMS Used</B></TD><TD COLSPAN='2'><B>Errors</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_xst.srp'>fp_addation_unit</A></TD><TD>Tue Dec 19 12:19:09 2023</TD><TD ALIGN=RIGHT>8694</TD><TD ALIGN=RIGHT>10128</TD><TD ALIGN=RIGHT>22</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_axi_cdma_1_wrapper_xst.srp'>fp_addation_unit_axi_cdma_1_wrapper</A></TD><TD>Tue Dec 19 12:16:49 2023</TD><TD ALIGN=RIGHT>1175</TD><TD ALIGN=RIGHT>1217</TD><TD ALIGN=RIGHT>1</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_axi_cdma_0_wrapper_xst.srp'>fp_addation_unit_axi_cdma_0_wrapper</A></TD><TD>Tue Dec 19 12:13:47 2023</TD><TD ALIGN=RIGHT>1175</TD><TD ALIGN=RIGHT>1217</TD><TD ALIGN=RIGHT>1</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_dip_switches_4bits_wrapper_xst.srp'>fp_addation_unit_dip_switches_4bits_wrapper</A></TD><TD>Tue Dec 19 12:10:44 2023</TD><TD ALIGN=RIGHT>39</TD><TD ALIGN=RIGHT>51</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_ethernet_lite_wrapper_xst.srp'>fp_addation_unit_ethernet_lite_wrapper</A></TD><TD>Tue Dec 19 12:10:27 2023</TD><TD ALIGN=RIGHT>607</TD><TD ALIGN=RIGHT>725</TD><TD ALIGN=RIGHT>2</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_iic_dvi_wrapper_xst.srp'>fp_addation_unit_iic_dvi_wrapper</A></TD><TD>Tue Dec 19 12:06:34 2023</TD><TD ALIGN=RIGHT>343</TD><TD ALIGN=RIGHT>491</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_iic_eeprom_wrapper_xst.srp'>fp_addation_unit_iic_eeprom_wrapper</A></TD><TD>Tue Dec 19 12:06:09 2023</TD><TD ALIGN=RIGHT>343</TD><TD ALIGN=RIGHT>491</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_iic_sfp_wrapper_xst.srp'>fp_addation_unit_iic_sfp_wrapper</A></TD><TD>Tue Dec 19 12:05:45 2023</TD><TD ALIGN=RIGHT>343</TD><TD ALIGN=RIGHT>491</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_leds_4bits_wrapper_xst.srp'>fp_addation_unit_leds_4bits_wrapper</A></TD><TD>Tue Dec 19 12:05:21 2023</TD><TD ALIGN=RIGHT>39</TD><TD ALIGN=RIGHT>51</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_mcb_ddr3_wrapper_xst.srp'>fp_addation_unit_mcb_ddr3_wrapper</A></TD><TD>Tue Dec 19 12:05:00 2023</TD><TD ALIGN=RIGHT>452</TD><TD ALIGN=RIGHT>840</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_push_buttons_4bits_wrapper_xst.srp'>fp_addation_unit_push_buttons_4bits_wrapper</A></TD><TD>Tue Dec 19 12:04:34 2023</TD><TD ALIGN=RIGHT>39</TD><TD ALIGN=RIGHT>51</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_qspi_flash_wrapper_xst.srp'>fp_addation_unit_qspi_flash_wrapper</A></TD><TD>Tue Dec 19 12:04:17 2023</TD><TD ALIGN=RIGHT>495</TD><TD ALIGN=RIGHT>448</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_rs232_uart_1_wrapper_xst.srp'>fp_addation_unit_rs232_uart_1_wrapper</A></TD><TD>Tue Dec 19 12:01:27 2023</TD><TD ALIGN=RIGHT>89</TD><TD ALIGN=RIGHT>120</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_sysace_compactflash_wrapper_xst.srp'>fp_addation_unit_sysace_compactflash_wrapper</A></TD><TD>Tue Dec 19 12:01:16 2023</TD><TD ALIGN=RIGHT>91</TD><TD ALIGN=RIGHT>92</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_axi4_0_wrapper_xst.srp'>fp_addation_unit_axi4_0_wrapper</A></TD><TD>Tue Dec 19 12:01:04 2023</TD><TD ALIGN=RIGHT>672</TD><TD ALIGN=RIGHT>613</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_axi4lite_0_wrapper_xst.srp'>fp_addation_unit_axi4lite_0_wrapper</A></TD><TD>Tue Dec 19 12:00:47 2023</TD><TD ALIGN=RIGHT>262</TD><TD ALIGN=RIGHT>612</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_axi_timer_0_wrapper_xst.srp'>fp_addation_unit_axi_timer_0_wrapper</A></TD><TD>Tue Dec 19 12:00:22 2023</TD><TD ALIGN=RIGHT>222</TD><TD ALIGN=RIGHT>321</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_clock_generator_0_wrapper_xst.srp'>fp_addation_unit_clock_generator_0_wrapper</A></TD><TD>Tue Dec 19 12:00:08 2023</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_debug_module_wrapper_xst.srp'>fp_addation_unit_debug_module_wrapper</A></TD><TD>Tue Dec 19 11:59:57 2023</TD><TD ALIGN=RIGHT>131</TD><TD ALIGN=RIGHT>142</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_microblaze_0_wrapper_xst.srp'>fp_addation_unit_microblaze_0_wrapper</A></TD><TD>Tue Dec 19 11:59:44 2023</TD><TD ALIGN=RIGHT>2102</TD><TD ALIGN=RIGHT>2088</TD><TD ALIGN=RIGHT>10</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_microblaze_0_bram_block_wrapper_xst.srp'>fp_addation_unit_microblaze_0_bram_block_wrapper</A></TD><TD>Tue Dec 19 11:58:48 2023</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT>8</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_microblaze_0_d_bram_ctrl_wrapper_xst.srp'>fp_addation_unit_microblaze_0_d_bram_ctrl_wrapper</A></TD><TD>Tue Dec 19 11:58:41 2023</TD><TD ALIGN=RIGHT>2</TD><TD ALIGN=RIGHT>6</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_microblaze_0_dlmb_wrapper_xst.srp'>fp_addation_unit_microblaze_0_dlmb_wrapper</A></TD><TD>Tue Dec 19 11:58:33 2023</TD><TD ALIGN=RIGHT>1</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_microblaze_0_i_bram_ctrl_wrapper_xst.srp'>fp_addation_unit_microblaze_0_i_bram_ctrl_wrapper</A></TD><TD>Tue Dec 19 11:58:25 2023</TD><TD ALIGN=RIGHT>2</TD><TD ALIGN=RIGHT>6</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_microblaze_0_ilmb_wrapper_xst.srp'>fp_addation_unit_microblaze_0_ilmb_wrapper</A></TD><TD>Tue Dec 19 11:58:16 2023</TD><TD ALIGN=RIGHT>1</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio/synthesis\fp_addation_unit_proc_sys_reset_0_wrapper_xst.srp'>fp_addation_unit_proc_sys_reset_0_wrapper</A></TD><TD>Tue Dec 19 11:58:07 2023</TD><TD ALIGN=RIGHT>69</TD><TD ALIGN=RIGHT>55</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
</TABLE>








&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio\implementation\fp_addation_unit.bld'>Translation Report</A></TD><TD>Current</TD><TD>Tue Dec 19 12:20:49 2023</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio\implementation\_xmsgs/ngdbuild.xmsgs?&DataKey=Warning'>46 Warnings (44 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio\implementation\_xmsgs/ngdbuild.xmsgs?&DataKey=Info'>3 Infos (3 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio\implementation\fp_addation_unit_map.mrp'>Map Report</A></TD><TD>Current</TD><TD>Tue Dec 19 12:21:44 2023</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio\implementation\_xmsgs/map.xmsgs?&DataKey=Warning'>3 Warnings (3 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='D:/ITI_internship/FPGA/final_project/fp_adder_in_xilinx_platform_studio\implementation\_xmsgs/map.xmsgs?&DataKey=Info'>822 Infos (822 new)</A></TD></TR>
<TR ALIGN=LEFT><TD>Place and Route Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Post-PAR Static Timing Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Bitgen Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
</TABLE>


<br><center><b>Date Generated:</b> 12/19/2023 - 17:11:58</center>
</BODY></HTML>