21:33
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 21:33:57 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(111): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module top. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(46): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(67): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(85): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(95): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(115): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(117): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(184): expression size 32 truncated to fit in target size 8. VERI-1209
Last elaborated design is top()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: net n1799 does not have a driver. VDB-1002
WARNING - synthesis: net n1800 does not have a driver. VDB-1002
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1799 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1800 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1799. Patching with GND.
######## Missing driver on net \c0/n1800. Patching with GND.
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.



WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_43 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_43 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 320 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 305
SB_DFFE => 8
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 650
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 320
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1553, loads : 66
  Net : c0/n1245, loads : 65
  Net : c0/rx/rx_data_ready, loads : 62
  Net : c0/byte_transmit_counter_0, loads : 33
  Net : c0/byte_transmit_counter2_1, loads : 26
  Net : c0/byte_transmit_counter2_0, loads : 25
  Net : c0/tx2/r_SM_Main_2, loads : 21
  Net : c0/byte_transmit_counter_2, loads : 17
  Net : c0/tx/r_SM_Main_2, loads : 16
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 162.801  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.019  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 21:34:31 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(111): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(46): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(67): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(85): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(95): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(115): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(117): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(184): expression size 32 truncated to fit in target size 8. VERI-1209
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: net n1799 does not have a driver. VDB-1002
WARNING - synthesis: net n1800 does not have a driver. VDB-1002
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1799 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1800 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1799. Patching with GND.
######## Missing driver on net \c0/n1800. Patching with GND.
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.



WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_43 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_43 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 320 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 305
SB_DFFE => 8
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 650
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 320
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1553, loads : 66
  Net : c0/n1245, loads : 65
  Net : c0/rx/rx_data_ready, loads : 62
  Net : c0/byte_transmit_counter_0, loads : 33
  Net : c0/byte_transmit_counter2_1, loads : 26
  Net : c0/byte_transmit_counter2_0, loads : 25
  Net : c0/tx2/r_SM_Main_2, loads : 21
  Net : c0/byte_transmit_counter_2, loads : 17
  Net : c0/tx/r_SM_Main_2, loads : 16
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 162.785  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.044  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 21:34:52 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(111): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(46): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(67): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(85): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(95): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(115): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(117): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(184): expression size 32 truncated to fit in target size 8. VERI-1209
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: net n1799 does not have a driver. VDB-1002
WARNING - synthesis: net n1800 does not have a driver. VDB-1002
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1799 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1800 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1799. Patching with GND.
######## Missing driver on net \c0/n1800. Patching with GND.
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.



WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_43 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_43 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 320 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 305
SB_DFFE => 8
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 650
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 320
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1553, loads : 66
  Net : c0/n1245, loads : 65
  Net : c0/rx/rx_data_ready, loads : 62
  Net : c0/byte_transmit_counter_0, loads : 33
  Net : c0/byte_transmit_counter2_1, loads : 26
  Net : c0/byte_transmit_counter2_0, loads : 25
  Net : c0/tx2/r_SM_Main_2, loads : 21
  Net : c0/byte_transmit_counter_2, loads : 17
  Net : c0/tx/r_SM_Main_2, loads : 16
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 162.789  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.040  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
parse file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_43:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_43:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	650
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	654
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	276
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	311
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	654/7680
    PLBs                        :	88/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 29.6 (sec)

Final Design Statistics
    Number of LUTs      	:	654
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	654/7680
    PLBs                        :	105/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 70.80 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2022
used logic cells: 654
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 3761 
I1212: Iteration  1 :  1430 unrouted : 3 seconds
I1212: Iteration  2 :   102 unrouted : 4 seconds
I1212: Iteration  3 :    16 unrouted : 3 seconds
I1212: Iteration  4 :     2 unrouted : 3 seconds
I1212: Iteration  5 :     0 unrouted : 3 seconds
I1215: Routing is successful
Routing time: 17
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 28 seconds
 total           356448K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio 
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 10 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 21:39:41 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(111): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(46): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(67): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(85): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(95): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(115): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(117): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(184): expression size 32 truncated to fit in target size 8. VERI-1209
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: net n1799 does not have a driver. VDB-1002
WARNING - synthesis: net n1800 does not have a driver. VDB-1002
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1799 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1800 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1799. Patching with GND.
######## Missing driver on net \c0/n1800. Patching with GND.
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.



WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_43 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_43 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 320 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 305
SB_DFFE => 8
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 650
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 320
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1553, loads : 66
  Net : c0/n1245, loads : 65
  Net : c0/rx/rx_data_ready, loads : 62
  Net : c0/byte_transmit_counter_0, loads : 33
  Net : c0/byte_transmit_counter2_1, loads : 26
  Net : c0/byte_transmit_counter2_0, loads : 25
  Net : c0/tx2/r_SM_Main_2, loads : 21
  Net : c0/byte_transmit_counter_2, loads : 17
  Net : c0/tx/r_SM_Main_2, loads : 16
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 162.785  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.062  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
Warning: pin PIN_CLK doesn't exist in the design netlist.ignoring the set_io command on line 32 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
parse file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_43:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_43:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	650
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	654
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	276
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	311
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	654/7680
    PLBs                        :	88/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 29.2 (sec)

Final Design Statistics
    Number of LUTs      	:	654
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	654/7680
    PLBs                        :	109/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 71.90 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2054
used logic cells: 654
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2054
used logic cells: 654
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 768 
I1212: Iteration  1 :   135 unrouted : 1 seconds
I1212: Iteration  2 :    21 unrouted : 0 seconds
I1212: Iteration  3 :     3 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           331744K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerSDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 21:41:51 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(111): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(46): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(67): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(85): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(95): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(115): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(117): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(184): expression size 32 truncated to fit in target size 8. VERI-1209
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: net n1799 does not have a driver. VDB-1002
WARNING - synthesis: net n1800 does not have a driver. VDB-1002
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1799 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1800 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1799. Patching with GND.
######## Missing driver on net \c0/n1800. Patching with GND.
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.



WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_43 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_43 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 320 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 305
SB_DFFE => 8
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 650
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 320
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1553, loads : 66
  Net : c0/n1245, loads : 65
  Net : c0/rx/rx_data_ready, loads : 62
  Net : c0/byte_transmit_counter_0, loads : 33
  Net : c0/byte_transmit_counter2_1, loads : 26
  Net : c0/byte_transmit_counter2_0, loads : 25
  Net : c0/tx2/r_SM_Main_2, loads : 21
  Net : c0/byte_transmit_counter_2, loads : 17
  Net : c0/tx/r_SM_Main_2, loads : 16
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 162.785  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.037  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_43:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_43:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	650
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	654
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	276
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	311
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	654/7680
    PLBs                        :	88/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.2 (sec)

Final Design Statistics
    Number of LUTs      	:	654
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	654/7680
    PLBs                        :	109/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 73.88 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 25.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1960
used logic cells: 654
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1960
used logic cells: 654
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 766 
I1212: Iteration  1 :   131 unrouted : 1 seconds
I1212: Iteration  2 :    11 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           331740K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 21:45:18 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(111): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(46): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(67): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(85): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(95): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(115): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(117): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(184): expression size 32 truncated to fit in target size 8. VERI-1209
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: net n1799 does not have a driver. VDB-1002
WARNING - synthesis: net n1800 does not have a driver. VDB-1002
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1799 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1800 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1799. Patching with GND.
######## Missing driver on net \c0/n1800. Patching with GND.
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.



WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_43 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_43 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 320 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 305
SB_DFFE => 8
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 650
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 320
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1553, loads : 66
  Net : c0/n1245, loads : 65
  Net : c0/rx/rx_data_ready, loads : 62
  Net : c0/byte_transmit_counter_0, loads : 33
  Net : c0/byte_transmit_counter2_1, loads : 26
  Net : c0/byte_transmit_counter2_0, loads : 25
  Net : c0/tx2/r_SM_Main_2, loads : 21
  Net : c0/byte_transmit_counter_2, loads : 17
  Net : c0/tx/r_SM_Main_2, loads : 16
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 162.785  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.037  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_43:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_43:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	650
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	654
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	276
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	311
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	654/7680
    PLBs                        :	88/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 25.7 (sec)

Final Design Statistics
    Number of LUTs      	:	654
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	654/7680
    PLBs                        :	108/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 72.50 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 27.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1911
used logic cells: 654
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1911
used logic cells: 654
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 768 
I1212: Iteration  1 :   109 unrouted : 1 seconds
I1212: Iteration  2 :    14 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           331744K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 21:49:01 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(111): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(46): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(67): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(85): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(95): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(115): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(117): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(184): expression size 32 truncated to fit in target size 8. VERI-1209
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: net n1799 does not have a driver. VDB-1002
WARNING - synthesis: net n1800 does not have a driver. VDB-1002
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1799 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1800 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1799. Patching with GND.
######## Missing driver on net \c0/n1800. Patching with GND.
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.



WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_43 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_43 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 320 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 305
SB_DFFE => 8
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 650
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 320
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1553, loads : 66
  Net : c0/n1245, loads : 65
  Net : c0/rx/rx_data_ready, loads : 62
  Net : c0/byte_transmit_counter_0, loads : 33
  Net : c0/byte_transmit_counter2_1, loads : 26
  Net : c0/byte_transmit_counter2_0, loads : 25
  Net : c0/tx2/r_SM_Main_2, loads : 21
  Net : c0/byte_transmit_counter_2, loads : 17
  Net : c0/tx/r_SM_Main_2, loads : 16
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 162.785  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.046  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_43:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_43:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	650
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	654
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	276
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	311
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	654/7680
    PLBs                        :	88/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 29.6 (sec)

Final Design Statistics
    Number of LUTs      	:	654
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	654/7680
    PLBs                        :	105/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 70.80 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
running packerTotal HPWL cost is 2022
used logic cells: 654
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2022
used logic cells: 654
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 762 
I1212: Iteration  1 :   128 unrouted : 1 seconds
I1212: Iteration  2 :    22 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           331708K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 21:55:54 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(111): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(61): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(67): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(85): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(95): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(115): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(117): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(184): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(42): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(51): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(72): Removing unused instance c0. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(42): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(51): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 26 of 7680 (0 % )
SB_CARRY => 25
SB_DFF => 26
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 29
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : blink_counter_25, loads : 2
  Net : n26, loads : 2
  Net : n25, loads : 2
  Net : n24, loads : 2
  Net : n23, loads : 2
  Net : n22, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 157.035  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.246  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 0 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_output:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx2_output:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	29/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.6 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	29/7680
    PLBs                        :	4/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 124.83 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
running packerTotal HPWL cost is 30
used logic cells: 29
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 30
used logic cells: 29
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :     3 unrouted : 0 seconds
I1212: Iteration  2 :     3 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
 total           323524K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 21:59:03 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(111): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(61): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(67): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(85): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(95): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(115): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(117): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(184): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(42): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(51): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(72): Removing unused instance c0. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(42): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(51): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 26 of 7680 (0 % )
SB_CARRY => 25
SB_DFF => 26
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 29
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : blink_counter_25, loads : 2
  Net : n26, loads : 2
  Net : n25, loads : 2
  Net : n24, loads : 2
  Net : n23, loads : 2
  Net : n22, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 157.039  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.253  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 0 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_output:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx2_output:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	29/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.6 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	29/7680
    PLBs                        :	4/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 124.83 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 30
used logic cells: 29
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 30
used logic cells: 29
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :     3 unrouted : 0 seconds
I1212: Iteration  2 :     3 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           323524K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name TinyFPGA_B
Ignore unconnected port:PIN_9, when loading IO constraint.
Ignore unconnected port:PIN_8, when loading IO constraint.
Ignore unconnected port:PIN_7, when loading IO constraint.
Ignore unconnected port:PIN_6, when loading IO constraint.
Ignore unconnected port:PIN_5, when loading IO constraint.
Ignore unconnected port:PIN_4, when loading IO constraint.
Ignore unconnected port:PIN_24, when loading IO constraint.
Ignore unconnected port:PIN_23, when loading IO constraint.
Ignore unconnected port:PIN_22, when loading IO constraint.
Ignore unconnected port:PIN_21, when loading IO constraint.
Ignore unconnected port:PIN_20, when loading IO constraint.
Ignore unconnected port:PIN_2, when loading IO constraint.
Ignore unconnected port:PIN_19, when loading IO constraint.
Ignore unconnected port:PIN_18, when loading IO constraint.
Ignore unconnected port:PIN_17, when loading IO constraint.
Ignore unconnected port:PIN_16, when loading IO constraint.
Ignore unconnected port:PIN_15, when loading IO constraint.
Ignore unconnected port:PIN_14, when loading IO constraint.
Ignore unconnected port:PIN_13, when loading IO constraint.
Ignore unconnected port:PIN_12, when loading IO constraint.
Ignore unconnected port:PIN_11, when loading IO constraint.
Ignore unconnected port:PIN_10, when loading IO constraint.
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:02:34 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(112): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(42): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(67): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(85): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(95): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(115): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(118): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(185): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(27): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: coms.v(36): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Net tx_o_keep has following drivers :
	 instance tx_o_keep_buf

	 instance tx_output



ERROR - synthesis: coms.v(27): net tx_o_keep is constantly driven from multiple places at instance tx_output, on port D_IN_0. VDB-1000
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:03:39 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(111): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(61): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(67): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(85): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(95): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(115): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(117): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(184): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(42): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(51): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(42): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(51): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1799 does not have a driver. VDB-1002
WARNING - synthesis: net n1800 does not have a driver. VDB-1002
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1799 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1800 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1799. Patching with GND.
######## Missing driver on net \c0/n1800. Patching with GND.
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 322 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 298
SB_DFFE => 17
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 659
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 322
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1802, loads : 66
  Net : c0/n1498, loads : 65
  Net : c0/rx/rx_data_ready, loads : 62
  Net : c0/tx/r_SM_Main_2, loads : 36
  Net : c0/byte_transmit_counter_0, loads : 31
  Net : c0/byte_transmit_counter2_0, loads : 27
  Net : c0/byte_transmit_counter2_1, loads : 23
  Net : c0/tx2/r_SM_Main_2, loads : 20
  Net : c0/byte_transmit_counter_1, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 162.941  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.077  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_output:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx2_output:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	659
    Number of DFFs      	:	322
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	662
    Number of DFFs      	:	322
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	278
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	317
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	662/7680
    PLBs                        :	89/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 30.7 (sec)

Final Design Statistics
    Number of LUTs      	:	662
    Number of DFFs      	:	322
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	662/7680
    PLBs                        :	106/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 75.62 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 32.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2012
running packerused logic cells: 662
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2012
used logic cells: 662
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 778 
I1212: Iteration  1 :   133 unrouted : 1 seconds
I1212: Iteration  2 :    20 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           331828K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:05:10 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(111): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(61): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(67): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(85): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(95): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(115): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(117): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(184): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(42): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(51): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(42): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(51): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1799 does not have a driver. VDB-1002
WARNING - synthesis: net n1800 does not have a driver. VDB-1002
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1799 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1800 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1799. Patching with GND.
######## Missing driver on net \c0/n1800. Patching with GND.
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 322 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 298
SB_DFFE => 17
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 659
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 322
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1802, loads : 66
  Net : c0/n1498, loads : 65
  Net : c0/rx/rx_data_ready, loads : 62
  Net : c0/tx/r_SM_Main_2, loads : 36
  Net : c0/byte_transmit_counter_0, loads : 31
  Net : c0/byte_transmit_counter2_0, loads : 27
  Net : c0/byte_transmit_counter2_1, loads : 23
  Net : c0/tx2/r_SM_Main_2, loads : 20
  Net : c0/byte_transmit_counter_1, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 162.949  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.085  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal tx_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal tx2_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	659
    Number of DFFs      	:	322
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	662
    Number of DFFs      	:	322
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	278
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	317
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	662/7680
    PLBs                        :	89/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 30.8 (sec)

Final Design Statistics
    Number of LUTs      	:	662
    Number of DFFs      	:	322
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	662/7680
    PLBs                        :	106/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 75.62 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 32.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2012
used logic cells: 662
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2012
used logic cells: 662
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 778 
I1212: Iteration  1 :   133 unrouted : 1 seconds
I1212: Iteration  2 :    20 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           331828K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:10:13 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(111): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b011000,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(61): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(67): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(85): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(95): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(115): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(117): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(184): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(42): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(51): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(42): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(51): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1799 does not have a driver. VDB-1002
WARNING - synthesis: net n1800 does not have a driver. VDB-1002
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1799 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1800 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1799. Patching with GND.
######## Missing driver on net \c0/n1800. Patching with GND.
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 322 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 298
SB_DFFE => 17
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 659
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 322
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1802, loads : 66
  Net : c0/n1498, loads : 65
  Net : c0/rx/rx_data_ready, loads : 62
  Net : c0/tx/r_SM_Main_2, loads : 36
  Net : c0/byte_transmit_counter_0, loads : 31
  Net : c0/byte_transmit_counter2_0, loads : 27
  Net : c0/byte_transmit_counter2_1, loads : 23
  Net : c0/tx2/r_SM_Main_2, loads : 20
  Net : c0/byte_transmit_counter_1, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 162.949  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.095  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 011000
Warning: Undriven input terminal tx_output:CLOCKENABLE
Warning: The terminal tx_output:INPUTCLK is driven by non-default constant value GND
Warning: The terminal connectivity tx_output:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011000
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 011000
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 011000
Warning: Undriven input terminal tx2_output:CLOCKENABLE
Warning: The terminal tx2_output:INPUTCLK is driven by non-default constant value GND
Warning: The terminal connectivity tx2_output:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011000
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 011000
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	659
    Number of DFFs      	:	322
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	662
    Number of DFFs      	:	322
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	278
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	317
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	662/7680
    PLBs                        :	89/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 31.1 (sec)

Final Design Statistics
    Number of LUTs      	:	662
    Number of DFFs      	:	322
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	662/7680
    PLBs                        :	106/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 75.62 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 33.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2012
used logic cells: 662
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2012
used logic cells: 662
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 778 
I1212: Iteration  1 :   133 unrouted : 1 seconds
I1212: Iteration  2 :    20 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           331828K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:17:18 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
ERROR - synthesis: verilog/TinyFPGA_B.v(35): syntax error near tx2_enable. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:17:59 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
ERROR - synthesis: verilog/TinyFPGA_B.v(35): syntax error near tx2_enable. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:18:41 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
ERROR - synthesis: verilog/TinyFPGA_B.v(35): syntax error near tx2_enable. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:19:03 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(111): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101000,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(63): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(67): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(85): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(95): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(115): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(117): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(184): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(43): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(43): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1799 does not have a driver. VDB-1002
WARNING - synthesis: net n1800 does not have a driver. VDB-1002
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1799 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1800 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1799. Patching with GND.
######## Missing driver on net \c0/n1800. Patching with GND.
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 322 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 298
SB_DFFE => 17
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 659
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 322
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1802, loads : 66
  Net : c0/n1498, loads : 65
  Net : c0/rx/rx_data_ready, loads : 62
  Net : c0/tx/r_SM_Main_2, loads : 36
  Net : c0/byte_transmit_counter_0, loads : 31
  Net : c0/byte_transmit_counter2_0, loads : 27
  Net : c0/byte_transmit_counter2_1, loads : 23
  Net : c0/tx2/r_SM_Main_2, loads : 20
  Net : c0/byte_transmit_counter_1, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 162.930  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.086  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101000
Warning: Undriven input terminal tx_output:CLOCKENABLE
Warning: The terminal tx_output:INPUTCLK is driven by non-default constant value GND
Warning: The terminal tx_output:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101000
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101000
Warning: Undriven input terminal tx2_output:CLOCKENABLE
Warning: The terminal tx2_output:INPUTCLK is driven by non-default constant value GND
Warning: The terminal tx2_output:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101000
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	659
    Number of DFFs      	:	322
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	663
    Number of DFFs      	:	322
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	278
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	318
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	663/7680
    PLBs                        :	89/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 32.9 (sec)

Final Design Statistics
    Number of LUTs      	:	663
    Number of DFFs      	:	322
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	663/7680
    PLBs                        :	102/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 78.43 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 35.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2183
used logic cells: 663
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2183
used logic cells: 663
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 778 
I1212: Iteration  1 :   120 unrouted : 1 seconds
I1212: Iteration  2 :    15 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           331804K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name TinyFPGA_B
Ignore unconnected port:PIN_9, when loading IO constraint.
Ignore unconnected port:PIN_8, when loading IO constraint.
Ignore unconnected port:PIN_7, when loading IO constraint.
Ignore unconnected port:PIN_6, when loading IO constraint.
Ignore unconnected port:PIN_5, when loading IO constraint.
Ignore unconnected port:PIN_4, when loading IO constraint.
Ignore unconnected port:PIN_24, when loading IO constraint.
Ignore unconnected port:PIN_23, when loading IO constraint.
Ignore unconnected port:PIN_22, when loading IO constraint.
Ignore unconnected port:PIN_21, when loading IO constraint.
Ignore unconnected port:PIN_20, when loading IO constraint.
Ignore unconnected port:PIN_19, when loading IO constraint.
Ignore unconnected port:PIN_18, when loading IO constraint.
Ignore unconnected port:PIN_17, when loading IO constraint.
Ignore unconnected port:PIN_16, when loading IO constraint.
Ignore unconnected port:PIN_15, when loading IO constraint.
Ignore unconnected port:PIN_14, when loading IO constraint.
Ignore unconnected port:PIN_13, when loading IO constraint.
Ignore unconnected port:PIN_12, when loading IO constraint.
Ignore unconnected port:PIN_11, when loading IO constraint.
Ignore unconnected port:PIN_10, when loading IO constraint.
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:25:50 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
ERROR - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): syntax error near ). VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:26:16 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101000,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(63): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(69): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(92): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(123): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(119): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(122): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(43): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(43): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
WARNING - synthesis: net n1864 does not have a driver. VDB-1002
WARNING - synthesis: net n1865 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1864 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1865 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.
######## Missing driver on net \c0/n1864. Patching with GND.
######## Missing driver on net \c0/n1865. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 324 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 301
SB_DFFE => 16
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 675
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 324
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1834, loads : 66
  Net : c0/n1532, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/byte_transmit_counter_0, loads : 31
  Net : c0/byte_transmit_counter2_0, loads : 29
  Net : c0/tx2/r_SM_Main_2, loads : 23
  Net : c0/tx/r_SM_Main_2, loads : 22
  Net : c0/byte_transmit_counter2_1, loads : 20
  Net : c0/byte_transmit_counter_1, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 163.152  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.122  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101000
Warning: Undriven input terminal tx_output:CLOCKENABLE
Warning: The terminal tx_output:INPUTCLK is driven by non-default constant value GND
Warning: The terminal tx_output:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101000
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101000
Warning: Undriven input terminal tx2_output:CLOCKENABLE
Warning: The terminal tx2_output:INPUTCLK is driven by non-default constant value GND
Warning: The terminal tx2_output:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101000
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	675
    Number of DFFs      	:	324
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	681
    Number of DFFs      	:	324
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	280
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	334
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	681/7680
    PLBs                        :	91/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 34.2 (sec)

Final Design Statistics
    Number of LUTs      	:	681
    Number of DFFs      	:	324
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	681/7680
    PLBs                        :	110/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 75.28 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 36.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2160
used logic cells: 681
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2160
used logic cells: 681
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 795 
I1212: Iteration  1 :   142 unrouted : 1 seconds
I1212: Iteration  2 :    15 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           331980K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:28:21 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(63): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(69): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(92): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(123): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(119): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(122): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(43): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(43): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
WARNING - synthesis: net n1864 does not have a driver. VDB-1002
WARNING - synthesis: net n1865 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1864 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1865 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.
######## Missing driver on net \c0/n1864. Patching with GND.
######## Missing driver on net \c0/n1865. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 324 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 301
SB_DFFE => 16
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 675
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 324
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1834, loads : 66
  Net : c0/n1532, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/byte_transmit_counter_0, loads : 31
  Net : c0/byte_transmit_counter2_0, loads : 29
  Net : c0/tx2/r_SM_Main_2, loads : 23
  Net : c0/tx/r_SM_Main_2, loads : 22
  Net : c0/byte_transmit_counter2_1, loads : 20
  Net : c0/byte_transmit_counter_1, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 163.152  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.135  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal tx_output:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal tx2_output:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	675
    Number of DFFs      	:	324
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	681
    Number of DFFs      	:	324
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	280
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	334
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	681/7680
    PLBs                        :	91/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 34.3 (sec)

Final Design Statistics
    Number of LUTs      	:	681
    Number of DFFs      	:	324
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	681/7680
    PLBs                        :	110/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 75.28 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 36.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2160
used logic cells: 681
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2160
used logic cells: 681
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 795 
I1212: Iteration  1 :   142 unrouted : 1 seconds
I1212: Iteration  2 :    15 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           332008K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:29:22 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(63): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(69): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(92): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(123): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(119): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(122): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(43): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(43): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
WARNING - synthesis: net n1864 does not have a driver. VDB-1002
WARNING - synthesis: net n1865 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1864 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1865 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.
######## Missing driver on net \c0/n1864. Patching with GND.
######## Missing driver on net \c0/n1865. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 324 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 301
SB_DFFE => 16
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 675
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 324
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1834, loads : 66
  Net : c0/n1532, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/byte_transmit_counter_0, loads : 31
  Net : c0/byte_transmit_counter2_0, loads : 29
  Net : c0/tx2/r_SM_Main_2, loads : 23
  Net : c0/tx/r_SM_Main_2, loads : 22
  Net : c0/byte_transmit_counter2_1, loads : 20
  Net : c0/byte_transmit_counter_1, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 163.152  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.121  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal tx_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal tx2_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	675
    Number of DFFs      	:	324
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	680
    Number of DFFs      	:	324
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	280
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	333
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	680/7680
    PLBs                        :	91/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 28.1 (sec)

Final Design Statistics
    Number of LUTs      	:	680
    Number of DFFs      	:	324
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	680/7680
    PLBs                        :	107/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 69.15 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 30.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1942
used logic cells: 680
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1942
used logic cells: 680
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 795 
I1212: Iteration  1 :   128 unrouted : 1 seconds
I1212: Iteration  2 :    15 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           331976K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:31:13 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(63): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(69): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(92): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(123): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(119): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(122): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(43): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(43): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
WARNING - synthesis: net n1864 does not have a driver. VDB-1002
WARNING - synthesis: net n1865 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1864 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1865 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.
######## Missing driver on net \c0/n1864. Patching with GND.
######## Missing driver on net \c0/n1865. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 324 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 301
SB_DFFE => 16
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 675
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 324
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1834, loads : 66
  Net : c0/n1532, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/byte_transmit_counter_0, loads : 31
  Net : c0/byte_transmit_counter2_0, loads : 29
  Net : c0/tx2/r_SM_Main_2, loads : 23
  Net : c0/tx/r_SM_Main_2, loads : 22
  Net : c0/byte_transmit_counter2_1, loads : 20
  Net : c0/byte_transmit_counter_1, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 163.273  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.120  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	675
    Number of DFFs      	:	324
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	680
    Number of DFFs      	:	324
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	280
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	333
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	680/7680
    PLBs                        :	91/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 33.1 (sec)

Final Design Statistics
    Number of LUTs      	:	680
    Number of DFFs      	:	324
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	680/7680
    PLBs                        :	117/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 70.39 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 35.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2216
running packerused logic cells: 680
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2216
used logic cells: 680
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 794 
I1212: Iteration  1 :   148 unrouted : 1 seconds
I1212: Iteration  2 :    24 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           332004K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:33:43 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(63): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(69): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(92): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(123): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(119): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(122): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(43): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(43): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
WARNING - synthesis: net n1864 does not have a driver. VDB-1002
WARNING - synthesis: net n1865 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1864 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1865 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.
######## Missing driver on net \c0/n1864. Patching with GND.
######## Missing driver on net \c0/n1865. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 324 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 299
SB_DFFE => 16
SB_DFFESR => 8
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 651
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 324
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1834, loads : 66
  Net : c0/n1532, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/byte_transmit_counter_1, loads : 29
  Net : c0/byte_transmit_counter2_1, loads : 26
  Net : c0/byte_transmit_counter2_0, loads : 25
  Net : c0/byte_transmit_counter_0, loads : 23
  Net : c0/tx/r_SM_Main_2, loads : 21
  Net : c0/tx2/r_SM_Main_2, loads : 21
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 162.988  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.100  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	651
    Number of DFFs      	:	324
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	655
    Number of DFFs      	:	324
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	280
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	308
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	655/7680
    PLBs                        :	89/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 31.8 (sec)

Final Design Statistics
    Number of LUTs      	:	655
    Number of DFFs      	:	324
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	655/7680
    PLBs                        :	112/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 72.90 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 34.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2139
running packerused logic cells: 655
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2139
used logic cells: 655
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 763 
I1212: Iteration  1 :   123 unrouted : 1 seconds
I1212: Iteration  2 :    36 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           331756K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:35:44 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(63): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(69): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(92): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(123): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(119): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(122): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(43): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(43): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
WARNING - synthesis: net n1864 does not have a driver. VDB-1002
WARNING - synthesis: net n1865 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1864 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1865 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.
######## Missing driver on net \c0/n1864. Patching with GND.
######## Missing driver on net \c0/n1865. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 324 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 305
SB_DFFE => 10
SB_DFFESR => 8
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 641
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 324
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1815, loads : 66
  Net : c0/n1499, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/byte_transmit_counter_1, loads : 32
  Net : c0/byte_transmit_counter2_1, loads : 29
  Net : c0/tx2/r_SM_Main_2, loads : 23
  Net : c0/byte_transmit_counter2_0, loads : 23
  Net : c0/tx/r_SM_Main_2, loads : 21
  Net : c0/byte_transmit_counter_0, loads : 21
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 163.297  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.109  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	641
    Number of DFFs      	:	324
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	646
    Number of DFFs      	:	324
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	280
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	299
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	646/7680
    PLBs                        :	88/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 28.8 (sec)

Final Design Statistics
    Number of LUTs      	:	646
    Number of DFFs      	:	324
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	646/7680
    PLBs                        :	100/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 72.93 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2000
running packerused logic cells: 646
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2000
used logic cells: 646
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 749 
I1212: Iteration  1 :   118 unrouted : 1 seconds
I1212: Iteration  2 :    24 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           331656K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:37:31 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(63): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(69): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(92): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(123): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(119): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(122): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(43): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(43): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
WARNING - synthesis: net n1864 does not have a driver. VDB-1002
WARNING - synthesis: net n1865 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1864 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1865 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.
######## Missing driver on net \c0/n1864. Patching with GND.
######## Missing driver on net \c0/n1865. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 324 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 305
SB_DFFE => 10
SB_DFFESR => 8
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 641
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 324
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1815, loads : 66
  Net : c0/n1499, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/byte_transmit_counter_1, loads : 32
  Net : c0/byte_transmit_counter2_1, loads : 29
  Net : c0/tx2/r_SM_Main_2, loads : 23
  Net : c0/byte_transmit_counter2_0, loads : 23
  Net : c0/tx/r_SM_Main_2, loads : 21
  Net : c0/byte_transmit_counter_0, loads : 21
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 163.297  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.098  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: Removing the instance 'c0.tx2.o_Tx_Enable_63' because it is not driving any logic
Warning: Removing the instance 'c0.tx.o_Tx_Enable_63' because it is not driving any logic
Warning: Removing the instance 'c0.tx2.i2650_2_lut' because it is not driving any logic
Warning: Removing the instance 'c0.tx2.i1_2_lut_4_lut' because it is not driving any logic
Warning: Removing the instance 'c0.tx2.i1_2_lut_adj_276' because it is not driving any logic
Warning: Removing the instance 'c0.tx.i2652_2_lut_4_lut' because it is not driving any logic
Warning: Removing the instance 'c0.tx.i1_2_lut_3_lut_4_lut' because it is not driving any logic
Warning: Removing the instance 'c0.tx.i1_2_lut_2_lut' because it is not driving any logic
Warning: Removing the net 'c0.tx_enable' becasue no there is no driver for it
Warning: Removing the net 'c0.tx_enable' becasue it is not driving any logic
Warning: Removing the net 'c0.tx2_enable' becasue no there is no driver for it
Warning: Removing the net 'c0.tx2_enable' becasue it is not driving any logic
Warning: Removing the net 'c0.tx2.n636' becasue no there is no driver for it
Warning: Removing the net 'c0.tx2.n636' becasue it is not driving any logic
Warning: Removing the net 'c0.tx2.n4210' becasue no there is no driver for it
Warning: Removing the net 'c0.tx2.n4210' becasue it is not driving any logic
Warning: Removing the net 'c0.tx2.n4209' becasue no there is no driver for it
Warning: Removing the net 'c0.tx2.n4209' becasue it is not driving any logic
Warning: Removing the net 'c0.tx.n645' becasue no there is no driver for it
Warning: Removing the net 'c0.tx.n645' becasue it is not driving any logic
Warning: Removing the net 'c0.tx.n4208' becasue no there is no driver for it
Warning: Removing the net 'c0.tx.n4208' becasue it is not driving any logic
Warning: Removing the net 'c0.tx.n4207' becasue no there is no driver for it
Warning: Removing the net 'c0.tx.n4207' becasue it is not driving any logic
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal tx_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal tx2_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	635
    Number of DFFs      	:	322
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	640
    Number of DFFs      	:	322
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	278
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	295
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	640/7680
    PLBs                        :	87/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.8 (sec)

Final Design Statistics
    Number of LUTs      	:	640
    Number of DFFs      	:	322
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	640/7680
    PLBs                        :	93/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 79.29 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 29.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1821
running packerused logic cells: 640
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1821
used logic cells: 640
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 759 
I1212: Iteration  1 :   105 unrouted : 0 seconds
I1212: Iteration  2 :    11 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           331592K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:40:42 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(63): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(69): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(92): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(123): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(119): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(122): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(43): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(76): Removing unused instance c0. VDB-5034
WARNING - synthesis: verilog/TinyFPGA_B.v(43): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 26 of 7680 (0 % )
SB_CARRY => 25
SB_DFF => 26
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 29
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : blink_counter_25, loads : 2
  Net : n26, loads : 2
  Net : n25, loads : 2
  Net : n24, loads : 2
  Net : n23, loads : 2
  Net : n22, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 157.043  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.242  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 0 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal tx_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal tx2_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	29/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.6 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	29/7680
    PLBs                        :	4/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 124.83 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 30
used logic cells: 29
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 30
used logic cells: 29
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :     3 unrouted : 0 seconds
I1212: Iteration  2 :     3 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
 total           323524K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:44:17 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(63): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(89): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(93): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(124): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(119): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(122): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(43): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(43): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
WARNING - synthesis: net n1864 does not have a driver. VDB-1002
WARNING - synthesis: net n1865 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1864 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1865 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.
######## Missing driver on net \c0/n1864. Patching with GND.
######## Missing driver on net \c0/n1865. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 324 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 306
SB_DFFE => 11
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 654
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 324
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1809, loads : 66
  Net : c0/n1495, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/byte_transmit_counter_1, loads : 29
  Net : c0/byte_transmit_counter2_1, loads : 26
  Net : c0/byte_transmit_counter2_0, loads : 25
  Net : c0/byte_transmit_counter_0, loads : 23
  Net : c0/tx/r_SM_Main_2, loads : 22
  Net : c0/tx2/r_SM_Main_2, loads : 22
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 163.164  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.106  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	654
    Number of DFFs      	:	324
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	658
    Number of DFFs      	:	324
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	280
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	311
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	658/7680
    PLBs                        :	88/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 32.9 (sec)

Final Design Statistics
    Number of LUTs      	:	658
    Number of DFFs      	:	324
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	658/7680
    PLBs                        :	100/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 76.66 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 34.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2238
running packerused logic cells: 658
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2238
used logic cells: 658
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 764 
I1212: Iteration  1 :   138 unrouted : 1 seconds
I1212: Iteration  2 :    33 unrouted : 0 seconds
I1212: Iteration  3 :    12 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           331776K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:46:43 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(63): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(93): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(124): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(119): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(122): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(43): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(43): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
WARNING - synthesis: net n1864 does not have a driver. VDB-1002
WARNING - synthesis: net n1865 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1864 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1865 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.
######## Missing driver on net \c0/n1864. Patching with GND.
######## Missing driver on net \c0/n1865. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 324 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 305
SB_DFFE => 10
SB_DFFESR => 8
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 647
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 324
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1748, loads : 66
  Net : c0/n1456, loads : 65
  Net : c0/rx/rx_data_ready, loads : 62
  Net : c0/tx/r_SM_Main_2, loads : 37
  Net : c0/byte_transmit_counter_0, loads : 33
  Net : c0/tx2/r_SM_Main_2, loads : 29
  Net : c0/byte_transmit_counter2_0, loads : 27
  Net : c0/byte_transmit_counter2_1, loads : 23
  Net : c0/byte_transmit_counter_2, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 163.504  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.073  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	647
    Number of DFFs      	:	324
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	652
    Number of DFFs      	:	324
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	280
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	305
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	652/7680
    PLBs                        :	89/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 30.9 (sec)

Final Design Statistics
    Number of LUTs      	:	652
    Number of DFFs      	:	324
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	652/7680
    PLBs                        :	100/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 74.98 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 33.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1793
used logic cells: 652
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1793
used logic cells: 652
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 763 
I1212: Iteration  1 :   141 unrouted : 1 seconds
I1212: Iteration  2 :    21 unrouted : 0 seconds
I1212: Iteration  3 :     5 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           331716K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:48:49 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(63): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(93): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(124): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(119): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(122): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
WARNING - synthesis: net n1864 does not have a driver. VDB-1002
WARNING - synthesis: net n1865 does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1864 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1865 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.
######## Missing driver on net \c0/n1864. Patching with GND.
######## Missing driver on net \c0/n1865. Patching with GND.



Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 324 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 305
SB_DFFE => 10
SB_DFFESR => 8
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 644
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 324
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1756, loads : 66
  Net : c0/n1464, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/tx2/r_SM_Main_2, loads : 37
  Net : c0/tx/r_SM_Main_2, loads : 36
  Net : c0/byte_transmit_counter_0, loads : 29
  Net : c0/byte_transmit_counter2_0, loads : 29
  Net : c0/byte_transmit_counter_1, loads : 20
  Net : c0/byte_transmit_counter2_1, loads : 20
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 163.469  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.073  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Error: module port PIN_1 (TinyFPGA_B) are being connected to more than one net.
	net 0xa9850c0
	net 0xa9a6b60
please check EDIF file!
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
oaInterface::CreateModInst GetModule failed coms c0
oaInterface::AddInstToDb CreateModInst failed coms c0
CellwriteOut AddInstToDb Failed TinyFPGA_B TECH c0 coms
CellwriteOut: AddInstToDb failed at TinyFPGA_B TECH c0 coms
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:49:29 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(63): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(93): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(124): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(119): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(122): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
WARNING - synthesis: net n1864 does not have a driver. VDB-1002
WARNING - synthesis: net n1865 does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1864 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1865 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.
######## Missing driver on net \c0/n1864. Patching with GND.
######## Missing driver on net \c0/n1865. Patching with GND.



Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 324 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 305
SB_DFFE => 10
SB_DFFESR => 8
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 644
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 324
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1756, loads : 66
  Net : c0/n1464, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/tx2/r_SM_Main_2, loads : 37
  Net : c0/tx/r_SM_Main_2, loads : 36
  Net : c0/byte_transmit_counter_0, loads : 29
  Net : c0/byte_transmit_counter2_0, loads : 29
  Net : c0/byte_transmit_counter_1, loads : 20
  Net : c0/byte_transmit_counter2_1, loads : 20
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 163.469  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.050  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Error: module port PIN_1 (TinyFPGA_B) are being connected to more than one net.
	net 0xb3390c0
	net 0xb35ab60
please check EDIF file!
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
oaInterface::CreateModInst GetModule failed coms c0
oaInterface::AddInstToDb CreateModInst failed coms c0
CellwriteOut AddInstToDb Failed TinyFPGA_B TECH c0 coms
CellwriteOut: AddInstToDb failed at TinyFPGA_B TECH c0 coms
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:50:52 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
ERROR - synthesis: verilog/TinyFPGA_B.v(40): non-net variable cannot be connected to inout port PACKAGE_PIN. VERI-1566
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:52:33 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(66): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(93): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(124): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(119): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(122): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
WARNING - synthesis: net n1864 does not have a driver. VDB-1002
WARNING - synthesis: net n1865 does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1864 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1865 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.
######## Missing driver on net \c0/n1864. Patching with GND.
######## Missing driver on net \c0/n1865. Patching with GND.



Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 324 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 305
SB_DFFE => 10
SB_DFFESR => 8
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 644
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 324
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1756, loads : 66
  Net : c0/n1464, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/tx2/r_SM_Main_2, loads : 37
  Net : c0/tx/r_SM_Main_2, loads : 36
  Net : c0/byte_transmit_counter_0, loads : 29
  Net : c0/byte_transmit_counter2_0, loads : 29
  Net : c0/byte_transmit_counter_1, loads : 20
  Net : c0/byte_transmit_counter2_1, loads : 20
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 163.469  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.070  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Error: module port PIN_1 (TinyFPGA_B) are being connected to more than one net.
	net 0xa5000c0
	net 0xa521b60
please check EDIF file!
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
oaInterface::CreateModInst GetModule failed coms c0
oaInterface::AddInstToDb CreateModInst failed coms c0
CellwriteOut AddInstToDb Failed TinyFPGA_B TECH c0 coms
CellwriteOut: AddInstToDb failed at TinyFPGA_B TECH c0 coms
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:54:48 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(66): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(93): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(103): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(124): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(119): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(122): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
WARNING - synthesis: net n1864 does not have a driver. VDB-1002
WARNING - synthesis: net n1865 does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to input.
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_4 to output.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1864 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1865 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.
######## Missing driver on net \c0/n1864. Patching with GND.
######## Missing driver on net \c0/n1865. Patching with GND.



Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 324 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 305
SB_DFFE => 10
SB_DFFESR => 8
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 644
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 324
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1756, loads : 66
  Net : c0/n1464, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/tx2/r_SM_Main_2, loads : 37
  Net : c0/tx/r_SM_Main_2, loads : 36
  Net : c0/byte_transmit_counter_0, loads : 29
  Net : c0/byte_transmit_counter2_0, loads : 29
  Net : c0/byte_transmit_counter_1, loads : 20
  Net : c0/byte_transmit_counter2_1, loads : 20
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 163.469  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.074  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Error: module port PIN_3 (TinyFPGA_B) are being connected to more than one net.
	net 0xad81550
	net 0xad9fb60
please check EDIF file!
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
oaInterface::CreateModInst GetModule failed coms c0
oaInterface::AddInstToDb CreateModInst failed coms c0
CellwriteOut AddInstToDb Failed TinyFPGA_B TECH c0 coms
CellwriteOut: AddInstToDb failed at TinyFPGA_B TECH c0 coms
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:56:14 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
ERROR - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(113): procedural assignment to a non-register o_Tx_Enable is not permitted. VERI-1100
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:56:39 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(66): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(119): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(122): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
WARNING - synthesis: net n1864 does not have a driver. VDB-1002
WARNING - synthesis: net n1865 does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to input.
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_4 to output.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1864 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1865 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.
######## Missing driver on net \c0/n1864. Patching with GND.
######## Missing driver on net \c0/n1865. Patching with GND.



WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_43 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_43 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 320 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 305
SB_DFFE => 8
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 636
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 320
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1515, loads : 66
  Net : c0/n1210, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/byte_transmit_counter_0, loads : 31
  Net : c0/byte_transmit_counter2_0, loads : 31
  Net : c0/tx/r_SM_Main_2, loads : 23
  Net : c0/tx2/r_SM_Main_2, loads : 18
  Net : c0/byte_transmit_counter2_1, loads : 17
  Net : c0/byte_transmit_counter_1, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 163.016  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.051  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_4_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_43:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_43:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	636
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	640
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	276
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	297
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	640/7680
    PLBs                        :	86/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 29.7 (sec)

Final Design Statistics
    Number of LUTs      	:	640
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	640/7680
    PLBs                        :	108/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 70.30 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2113
used logic cells: 640
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2113
used logic cells: 640
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 745 
I1212: Iteration  1 :   134 unrouted : 1 seconds
I1212: Iteration  2 :    23 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           331572K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:57:40 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(66): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(119): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(122): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
WARNING - synthesis: net n1864 does not have a driver. VDB-1002
WARNING - synthesis: net n1865 does not have a driver. VDB-1002
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_3 to output.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1864 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1865 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.
######## Missing driver on net \c0/n1864. Patching with GND.
######## Missing driver on net \c0/n1865. Patching with GND.



WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_43 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_43 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 320 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 305
SB_DFFE => 8
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 636
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 320
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1515, loads : 66
  Net : c0/n1210, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/byte_transmit_counter_0, loads : 31
  Net : c0/byte_transmit_counter2_0, loads : 31
  Net : c0/tx/r_SM_Main_2, loads : 23
  Net : c0/tx2/r_SM_Main_2, loads : 18
  Net : c0/byte_transmit_counter2_1, loads : 17
  Net : c0/byte_transmit_counter_1, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 163.012  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.039  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_43:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_43:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	636
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	640
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	276
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	297
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	640/7680
    PLBs                        :	86/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.6 (sec)

Final Design Statistics
    Number of LUTs      	:	640
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	640/7680
    PLBs                        :	103/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 71.99 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 29.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1943
used logic cells: 640
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1943
used logic cells: 640
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 746 
I1212: Iteration  1 :   128 unrouted : 0 seconds
I1212: Iteration  2 :    16 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           331536K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 22:59:52 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
ERROR - synthesis: verilog/TinyFPGA_B.v(48): syntax error near for. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 23:00:43 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
ERROR - synthesis: verilog/TinyFPGA_B.v(48): syntax error near for. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 23:01:03 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(119): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(122): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: Net PIN_1 has following drivers :
	 instance c0



ERROR - synthesis: verilog/TinyFPGA_B.v(45): net PIN_1 is constantly driven from multiple places at instance tx_output, on port PACKAGE_PIN. VDB-1000
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 23:01:28 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(119): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(122): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: Net PIN_1 has following drivers :
	 instance c0



ERROR - synthesis: verilog/TinyFPGA_B.v(45): net PIN_1 is constantly driven from multiple places at instance tx_output, on port PACKAGE_PIN. VDB-1000
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 23:01:48 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(119): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(122): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
WARNING - synthesis: net n1864 does not have a driver. VDB-1002
WARNING - synthesis: net n1865 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1864 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1865 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.
######## Missing driver on net \c0/n1864. Patching with GND.
######## Missing driver on net \c0/n1865. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 320 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 305
SB_DFFE => 8
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 635
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 320
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1515, loads : 66
  Net : c0/n1210, loads : 65
  Net : c0/rx/rx_data_ready, loads : 62
  Net : c0/byte_transmit_counter_0, loads : 31
  Net : c0/byte_transmit_counter2_1, loads : 26
  Net : c0/byte_transmit_counter2_0, loads : 25
  Net : c0/tx/r_SM_Main_2, loads : 23
  Net : c0/tx2/r_SM_Main_2, loads : 18
  Net : c0/byte_transmit_counter_1, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 163.031  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.073  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: Removing the instance 'c0.tx2.o_Tx_Serial_I_0_1_lut' because it is not driving any logic
Warning: Removing the instance 'c0.tx.o_Tx_Serial_I_0_1_lut' because it is not driving any logic
Warning: Removing the net 'c0.tx_enable' becasue no there is no driver for it
Warning: Removing the net 'c0.tx_enable' becasue it is not driving any logic
Warning: Removing the net 'c0.tx2_enable' becasue no there is no driver for it
Warning: Removing the net 'c0.tx2_enable' becasue it is not driving any logic
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal tx_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal tx2_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	633
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	637
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	276
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	294
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	637/7680
    PLBs                        :	84/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 29.0 (sec)

Final Design Statistics
    Number of LUTs      	:	637
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	637/7680
    PLBs                        :	101/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 68.89 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1928
used logic cells: 637
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1928
used logic cells: 637
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 741 
I1212: Iteration  1 :   146 unrouted : 1 seconds
I1212: Iteration  2 :    13 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           331548K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 23:03:19 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(119): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(122): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
WARNING - synthesis: net n1864 does not have a driver. VDB-1002
WARNING - synthesis: net n1865 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1864 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1865 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.
######## Missing driver on net \c0/n1864. Patching with GND.
######## Missing driver on net \c0/n1865. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 320 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 305
SB_DFFE => 8
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 635
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 320
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1515, loads : 66
  Net : c0/n1210, loads : 65
  Net : c0/rx/rx_data_ready, loads : 62
  Net : c0/byte_transmit_counter_0, loads : 31
  Net : c0/byte_transmit_counter2_1, loads : 26
  Net : c0/byte_transmit_counter2_0, loads : 25
  Net : c0/tx/r_SM_Main_2, loads : 23
  Net : c0/tx2/r_SM_Main_2, loads : 18
  Net : c0/byte_transmit_counter_1, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 163.031  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.060  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	635
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	639
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	276
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	296
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	639/7680
    PLBs                        :	85/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.8 (sec)

Final Design Statistics
    Number of LUTs      	:	639
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	639/7680
    PLBs                        :	104/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 69.00 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
running packerTotal HPWL cost is 1955
used logic cells: 639
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1955
used logic cells: 639
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 746 
I1212: Iteration  1 :   134 unrouted : 1 seconds
I1212: Iteration  2 :    21 unrouted : 0 seconds
I1212: Iteration  3 :     6 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           331568K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 23:07:54 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(119): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(122): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
WARNING - synthesis: net n1864 does not have a driver. VDB-1002
WARNING - synthesis: net n1865 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1864 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1865 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.
######## Missing driver on net \c0/n1864. Patching with GND.
######## Missing driver on net \c0/n1865. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 320 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 306
SB_DFFE => 7
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 639
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 320
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1519, loads : 66
  Net : c0/n1226, loads : 65
  Net : c0/rx/rx_data_ready, loads : 62
  Net : c0/byte_transmit_counter2_0, loads : 29
  Net : c0/byte_transmit_counter_0, loads : 27
  Net : c0/byte_transmit_counter_1, loads : 23
  Net : c0/byte_transmit_counter2_1, loads : 20
  Net : c0/tx2/r_SM_Main_2, loads : 17
  Net : c0/tx/r_SM_Main_2, loads : 16
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 162.871  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.112  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	639
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	643
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	276
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	300
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	643/7680
    PLBs                        :	86/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.5 (sec)

Final Design Statistics
    Number of LUTs      	:	643
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	643/7680
    PLBs                        :	110/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 72.70 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 29.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1893
running packerused logic cells: 643
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1893
used logic cells: 643
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 745 
I1212: Iteration  1 :   127 unrouted : 0 seconds
I1212: Iteration  2 :    20 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           331612K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 23:10:57 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(120): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(123): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(140): expression size 32 truncated to fit in target size 11. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(192): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1928 does not have a driver. VDB-1002
WARNING - synthesis: net n1929 does not have a driver. VDB-1002
WARNING - synthesis: net n1920 does not have a driver. VDB-1002
WARNING - synthesis: net n1921 does not have a driver. VDB-1002
WARNING - synthesis: net n1922 does not have a driver. VDB-1002
WARNING - synthesis: net n1923 does not have a driver. VDB-1002
WARNING - synthesis: net n1924 does not have a driver. VDB-1002
WARNING - synthesis: net n1925 does not have a driver. VDB-1002
WARNING - synthesis: net n1926 does not have a driver. VDB-1002
WARNING - synthesis: net n1927 does not have a driver. VDB-1002
WARNING - synthesis: net n1930 does not have a driver. VDB-1002
WARNING - synthesis: net n1931 does not have a driver. VDB-1002
WARNING - synthesis: net n1932 does not have a driver. VDB-1002
WARNING - synthesis: net n1933 does not have a driver. VDB-1002
WARNING - synthesis: net n1934 does not have a driver. VDB-1002
WARNING - synthesis: net n1935 does not have a driver. VDB-1002
WARNING - synthesis: net n1936 does not have a driver. VDB-1002
WARNING - synthesis: net n1937 does not have a driver. VDB-1002
WARNING - synthesis: net n1938 does not have a driver. VDB-1002
WARNING - synthesis: net n1939 does not have a driver. VDB-1002
WARNING - synthesis: net n1940 does not have a driver. VDB-1002
WARNING - synthesis: net n1941 does not have a driver. VDB-1002
WARNING - synthesis: net n1942 does not have a driver. VDB-1002
WARNING - synthesis: net n1943 does not have a driver. VDB-1002
WARNING - synthesis: net n1944 does not have a driver. VDB-1002
WARNING - synthesis: net n1945 does not have a driver. VDB-1002
WARNING - synthesis: net n1946 does not have a driver. VDB-1002
WARNING - synthesis: net n1947 does not have a driver. VDB-1002
WARNING - synthesis: net n1948 does not have a driver. VDB-1002
WARNING - synthesis: net n1949 does not have a driver. VDB-1002
WARNING - synthesis: net n1950 does not have a driver. VDB-1002
WARNING - synthesis: net n1951 does not have a driver. VDB-1002
WARNING - synthesis: net n1952 does not have a driver. VDB-1002
WARNING - synthesis: net n1953 does not have a driver. VDB-1002
WARNING - synthesis: net n1954 does not have a driver. VDB-1002
WARNING - synthesis: net n1955 does not have a driver. VDB-1002
WARNING - synthesis: net n1956 does not have a driver. VDB-1002
WARNING - synthesis: net n1957 does not have a driver. VDB-1002
WARNING - synthesis: net n1958 does not have a driver. VDB-1002
WARNING - synthesis: net n1959 does not have a driver. VDB-1002
WARNING - synthesis: net n1960 does not have a driver. VDB-1002
WARNING - synthesis: net n1961 does not have a driver. VDB-1002
WARNING - synthesis: net n1962 does not have a driver. VDB-1002
WARNING - synthesis: net n1963 does not have a driver. VDB-1002
WARNING - synthesis: net n1964 does not have a driver. VDB-1002
WARNING - synthesis: net n1965 does not have a driver. VDB-1002
WARNING - synthesis: net n1966 does not have a driver. VDB-1002
WARNING - synthesis: net n1967 does not have a driver. VDB-1002
WARNING - synthesis: net n1968 does not have a driver. VDB-1002
WARNING - synthesis: net n1969 does not have a driver. VDB-1002
WARNING - synthesis: net n1970 does not have a driver. VDB-1002
WARNING - synthesis: net n1971 does not have a driver. VDB-1002
WARNING - synthesis: net n1972 does not have a driver. VDB-1002
WARNING - synthesis: net n1973 does not have a driver. VDB-1002
WARNING - synthesis: net n1974 does not have a driver. VDB-1002
WARNING - synthesis: net n1975 does not have a driver. VDB-1002
WARNING - synthesis: net n1976 does not have a driver. VDB-1002
WARNING - synthesis: net n1977 does not have a driver. VDB-1002
WARNING - synthesis: net n1978 does not have a driver. VDB-1002
WARNING - synthesis: net n1979 does not have a driver. VDB-1002
WARNING - synthesis: net n1980 does not have a driver. VDB-1002
WARNING - synthesis: net n1981 does not have a driver. VDB-1002
WARNING - synthesis: net n1982 does not have a driver. VDB-1002
WARNING - synthesis: net n1983 does not have a driver. VDB-1002
WARNING - synthesis: net n1984 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1928 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1929 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1920 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1921 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1922 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1923 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1924 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1925 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1926 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1927 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1930 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1931 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1932 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1933 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1934 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1935 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1936 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1937 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1938 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1939 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1940 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1941 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1942 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1943 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1944 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1945 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1946 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1947 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1948 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1949 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1950 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1951 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1952 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1953 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1954 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1955 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1956 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1957 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1958 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1959 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1960 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1961 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1962 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1963 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1964 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1965 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1966 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1967 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1968 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1969 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1970 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1971 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1972 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1973 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1974 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1975 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1976 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1977 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1978 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1979 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1980 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1981 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1982 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1983 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1984 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1928. Patching with GND.
######## Missing driver on net \c0/n1929. Patching with GND.
######## Missing driver on net \c0/n1920. Patching with GND.
######## Missing driver on net \c0/n1921. Patching with GND.
######## Missing driver on net \c0/n1922. Patching with GND.
######## Missing driver on net \c0/n1923. Patching with GND.
######## Missing driver on net \c0/n1924. Patching with GND.
######## Missing driver on net \c0/n1925. Patching with GND.
######## Missing driver on net \c0/n1926. Patching with GND.
######## Missing driver on net \c0/n1927. Patching with GND.
######## Missing driver on net \c0/n1930. Patching with GND.
######## Missing driver on net \c0/n1931. Patching with GND.
######## Missing driver on net \c0/n1932. Patching with GND.
######## Missing driver on net \c0/n1933. Patching with GND.
######## Missing driver on net \c0/n1934. Patching with GND.
######## Missing driver on net \c0/n1935. Patching with GND.
######## Missing driver on net \c0/n1936. Patching with GND.
######## Missing driver on net \c0/n1937. Patching with GND.
######## Missing driver on net \c0/n1938. Patching with GND.
######## Missing driver on net \c0/n1939. Patching with GND.
######## Missing driver on net \c0/n1940. Patching with GND.
######## Missing driver on net \c0/n1941. Patching with GND.
######## Missing driver on net \c0/n1942. Patching with GND.
######## Missing driver on net \c0/n1943. Patching with GND.
######## Missing driver on net \c0/n1944. Patching with GND.
######## Missing driver on net \c0/n1945. Patching with GND.
######## Missing driver on net \c0/n1946. Patching with GND.
######## Missing driver on net \c0/n1947. Patching with GND.
######## Missing driver on net \c0/n1948. Patching with GND.
######## Missing driver on net \c0/n1949. Patching with GND.
######## Missing driver on net \c0/n1950. Patching with GND.
######## Missing driver on net \c0/n1951. Patching with GND.
######## Missing driver on net \c0/n1952. Patching with GND.
######## Missing driver on net \c0/n1953. Patching with GND.
######## Missing driver on net \c0/n1954. Patching with GND.
######## Missing driver on net \c0/n1955. Patching with GND.
######## Missing driver on net \c0/n1956. Patching with GND.
######## Missing driver on net \c0/n1957. Patching with GND.
######## Missing driver on net \c0/n1958. Patching with GND.
######## Missing driver on net \c0/n1959. Patching with GND.
######## Missing driver on net \c0/n1960. Patching with GND.
######## Missing driver on net \c0/n1961. Patching with GND.
######## Missing driver on net \c0/n1962. Patching with GND.
######## Missing driver on net \c0/n1963. Patching with GND.
######## Missing driver on net \c0/n1964. Patching with GND.
######## Missing driver on net \c0/n1965. Patching with GND.
######## Missing driver on net \c0/n1966. Patching with GND.
######## Missing driver on net \c0/n1967. Patching with GND.
######## Missing driver on net \c0/n1968. Patching with GND.
######## Missing driver on net \c0/n1969. Patching with GND.
######## Missing driver on net \c0/n1970. Patching with GND.
######## Missing driver on net \c0/n1971. Patching with GND.
######## Missing driver on net \c0/n1972. Patching with GND.
######## Missing driver on net \c0/n1973. Patching with GND.
######## Missing driver on net \c0/n1974. Patching with GND.
######## Missing driver on net \c0/n1975. Patching with GND.
######## Missing driver on net \c0/n1976. Patching with GND.
######## Missing driver on net \c0/n1977. Patching with GND.
######## Missing driver on net \c0/n1978. Patching with GND.
######## Missing driver on net \c0/n1979. Patching with GND.
######## Missing driver on net \c0/n1980. Patching with GND.
######## Missing driver on net \c0/n1981. Patching with GND.
######## Missing driver on net \c0/n1982. Patching with GND.
######## Missing driver on net \c0/n1983. Patching with GND.
######## Missing driver on net \c0/n1984. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 331 of 7680 (4 % )
SB_CARRY => 77
SB_DFF => 315
SB_DFFE => 8
SB_DFFESR => 6
SB_DFFSR => 2
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 659
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 331
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n169, loads : 65
  Net : c0/n1279, loads : 65
  Net : c0/rx/rx_data_ready, loads : 62
  Net : c0/byte_transmit_counter_1, loads : 37
  Net : c0/byte_transmit_counter2_1, loads : 29
  Net : c0/byte_transmit_counter2_0, loads : 23
  Net : c0/byte_transmit_counter_0, loads : 21
  Net : c0/tx/r_SM_Main_2, loads : 18
  Net : c0/tx2/r_SM_Main_2, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 163.156  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.052  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	659
    Number of DFFs      	:	331
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	663
    Number of DFFs      	:	331
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	77

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	277
        LUT, DFF and CARRY	:	54
    Combinational LogicCells
        Only LUT         	:	309
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	663/7680
    PLBs                        :	90/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 25.9 (sec)

Final Design Statistics
    Number of LUTs      	:	663
    Number of DFFs      	:	331
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	663/7680
    PLBs                        :	114/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 69.32 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1951
running packerused logic cells: 663
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1951
used logic cells: 663
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 788 
I1212: Iteration  1 :   125 unrouted : 1 seconds
I1212: Iteration  2 :    22 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           331872K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 23:13:00 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(120): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(123): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(140): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(192): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1902 does not have a driver. VDB-1002
WARNING - synthesis: net n1903 does not have a driver. VDB-1002
WARNING - synthesis: net n1904 does not have a driver. VDB-1002
WARNING - synthesis: net n1905 does not have a driver. VDB-1002
WARNING - synthesis: net n1906 does not have a driver. VDB-1002
WARNING - synthesis: net n1907 does not have a driver. VDB-1002
WARNING - synthesis: net n1908 does not have a driver. VDB-1002
WARNING - synthesis: net n1909 does not have a driver. VDB-1002
WARNING - synthesis: net n1910 does not have a driver. VDB-1002
WARNING - synthesis: net n1911 does not have a driver. VDB-1002
WARNING - synthesis: net n1912 does not have a driver. VDB-1002
WARNING - synthesis: net n1913 does not have a driver. VDB-1002
WARNING - synthesis: net n1914 does not have a driver. VDB-1002
WARNING - synthesis: net n1915 does not have a driver. VDB-1002
WARNING - synthesis: net n1916 does not have a driver. VDB-1002
WARNING - synthesis: net n1917 does not have a driver. VDB-1002
WARNING - synthesis: net n1918 does not have a driver. VDB-1002
WARNING - synthesis: net n1919 does not have a driver. VDB-1002
WARNING - synthesis: net n1920 does not have a driver. VDB-1002
WARNING - synthesis: net n1921 does not have a driver. VDB-1002
WARNING - synthesis: net n1922 does not have a driver. VDB-1002
WARNING - synthesis: net n1923 does not have a driver. VDB-1002
WARNING - synthesis: net n1924 does not have a driver. VDB-1002
WARNING - synthesis: net n1925 does not have a driver. VDB-1002
WARNING - synthesis: net n1926 does not have a driver. VDB-1002
WARNING - synthesis: net n1927 does not have a driver. VDB-1002
WARNING - synthesis: net n1928 does not have a driver. VDB-1002
WARNING - synthesis: net n1929 does not have a driver. VDB-1002
WARNING - synthesis: net n1930 does not have a driver. VDB-1002
WARNING - synthesis: net n1931 does not have a driver. VDB-1002
WARNING - synthesis: net n1932 does not have a driver. VDB-1002
WARNING - synthesis: net n1933 does not have a driver. VDB-1002
WARNING - synthesis: net n1934 does not have a driver. VDB-1002
WARNING - synthesis: net n1935 does not have a driver. VDB-1002
WARNING - synthesis: net n1936 does not have a driver. VDB-1002
WARNING - synthesis: net n1937 does not have a driver. VDB-1002
WARNING - synthesis: net n1938 does not have a driver. VDB-1002
WARNING - synthesis: net n1939 does not have a driver. VDB-1002
WARNING - synthesis: net n1940 does not have a driver. VDB-1002
WARNING - synthesis: net n1941 does not have a driver. VDB-1002
WARNING - synthesis: net n1942 does not have a driver. VDB-1002
WARNING - synthesis: net n1943 does not have a driver. VDB-1002
WARNING - synthesis: net n1944 does not have a driver. VDB-1002
WARNING - synthesis: net n1945 does not have a driver. VDB-1002
WARNING - synthesis: net n1946 does not have a driver. VDB-1002
WARNING - synthesis: net n1947 does not have a driver. VDB-1002
WARNING - synthesis: net n1948 does not have a driver. VDB-1002
WARNING - synthesis: net n1949 does not have a driver. VDB-1002
WARNING - synthesis: net n1950 does not have a driver. VDB-1002
WARNING - synthesis: net n1951 does not have a driver. VDB-1002
WARNING - synthesis: net n1952 does not have a driver. VDB-1002
WARNING - synthesis: net n1953 does not have a driver. VDB-1002
WARNING - synthesis: net n1954 does not have a driver. VDB-1002
WARNING - synthesis: net n1955 does not have a driver. VDB-1002
WARNING - synthesis: net n1956 does not have a driver. VDB-1002
WARNING - synthesis: net n1957 does not have a driver. VDB-1002
WARNING - synthesis: net n1958 does not have a driver. VDB-1002
WARNING - synthesis: net n1959 does not have a driver. VDB-1002
WARNING - synthesis: net n1960 does not have a driver. VDB-1002
WARNING - synthesis: net n1961 does not have a driver. VDB-1002
WARNING - synthesis: net n1962 does not have a driver. VDB-1002
WARNING - synthesis: net n1963 does not have a driver. VDB-1002
WARNING - synthesis: net n1964 does not have a driver. VDB-1002
WARNING - synthesis: net n1965 does not have a driver. VDB-1002
WARNING - synthesis: net n1966 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1902 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1903 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1904 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1905 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1906 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1907 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1908 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1909 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1910 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1911 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1912 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1913 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1914 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1915 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1916 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1917 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1918 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1919 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1920 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1921 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1922 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1923 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1924 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1925 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1926 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1927 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1928 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1929 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1930 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1931 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1932 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1933 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1934 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1935 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1936 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1937 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1938 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1939 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1940 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1941 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1942 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1943 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1944 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1945 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1946 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1947 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1948 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1949 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1950 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1951 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1952 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1953 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1954 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1955 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1956 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1957 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1958 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1959 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1960 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1961 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1962 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1963 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1964 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1965 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1966 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1902. Patching with GND.
######## Missing driver on net \c0/n1903. Patching with GND.
######## Missing driver on net \c0/n1904. Patching with GND.
######## Missing driver on net \c0/n1905. Patching with GND.
######## Missing driver on net \c0/n1906. Patching with GND.
######## Missing driver on net \c0/n1907. Patching with GND.
######## Missing driver on net \c0/n1908. Patching with GND.
######## Missing driver on net \c0/n1909. Patching with GND.
######## Missing driver on net \c0/n1910. Patching with GND.
######## Missing driver on net \c0/n1911. Patching with GND.
######## Missing driver on net \c0/n1912. Patching with GND.
######## Missing driver on net \c0/n1913. Patching with GND.
######## Missing driver on net \c0/n1914. Patching with GND.
######## Missing driver on net \c0/n1915. Patching with GND.
######## Missing driver on net \c0/n1916. Patching with GND.
######## Missing driver on net \c0/n1917. Patching with GND.
######## Missing driver on net \c0/n1918. Patching with GND.
######## Missing driver on net \c0/n1919. Patching with GND.
######## Missing driver on net \c0/n1920. Patching with GND.
######## Missing driver on net \c0/n1921. Patching with GND.
######## Missing driver on net \c0/n1922. Patching with GND.
######## Missing driver on net \c0/n1923. Patching with GND.
######## Missing driver on net \c0/n1924. Patching with GND.
######## Missing driver on net \c0/n1925. Patching with GND.
######## Missing driver on net \c0/n1926. Patching with GND.
######## Missing driver on net \c0/n1927. Patching with GND.
######## Missing driver on net \c0/n1928. Patching with GND.
######## Missing driver on net \c0/n1929. Patching with GND.
######## Missing driver on net \c0/n1930. Patching with GND.
######## Missing driver on net \c0/n1931. Patching with GND.
######## Missing driver on net \c0/n1932. Patching with GND.
######## Missing driver on net \c0/n1933. Patching with GND.
######## Missing driver on net \c0/n1934. Patching with GND.
######## Missing driver on net \c0/n1935. Patching with GND.
######## Missing driver on net \c0/n1936. Patching with GND.
######## Missing driver on net \c0/n1937. Patching with GND.
######## Missing driver on net \c0/n1938. Patching with GND.
######## Missing driver on net \c0/n1939. Patching with GND.
######## Missing driver on net \c0/n1940. Patching with GND.
######## Missing driver on net \c0/n1941. Patching with GND.
######## Missing driver on net \c0/n1942. Patching with GND.
######## Missing driver on net \c0/n1943. Patching with GND.
######## Missing driver on net \c0/n1944. Patching with GND.
######## Missing driver on net \c0/n1945. Patching with GND.
######## Missing driver on net \c0/n1946. Patching with GND.
######## Missing driver on net \c0/n1947. Patching with GND.
######## Missing driver on net \c0/n1948. Patching with GND.
######## Missing driver on net \c0/n1949. Patching with GND.
######## Missing driver on net \c0/n1950. Patching with GND.
######## Missing driver on net \c0/n1951. Patching with GND.
######## Missing driver on net \c0/n1952. Patching with GND.
######## Missing driver on net \c0/n1953. Patching with GND.
######## Missing driver on net \c0/n1954. Patching with GND.
######## Missing driver on net \c0/n1955. Patching with GND.
######## Missing driver on net \c0/n1956. Patching with GND.
######## Missing driver on net \c0/n1957. Patching with GND.
######## Missing driver on net \c0/n1958. Patching with GND.
######## Missing driver on net \c0/n1959. Patching with GND.
######## Missing driver on net \c0/n1960. Patching with GND.
######## Missing driver on net \c0/n1961. Patching with GND.
######## Missing driver on net \c0/n1962. Patching with GND.
######## Missing driver on net \c0/n1963. Patching with GND.
######## Missing driver on net \c0/n1964. Patching with GND.
######## Missing driver on net \c0/n1965. Patching with GND.
######## Missing driver on net \c0/n1966. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 328 of 7680 (4 % )
SB_CARRY => 74
SB_DFF => 313
SB_DFFE => 7
SB_DFFESR => 6
SB_DFFSR => 2
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 648
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 328
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1279, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/n2883, loads : 53
  Net : c0/tx_transmit, loads : 37
  Net : c0/tx/tx_active, loads : 33
  Net : c0/byte_transmit_counter_0, loads : 29
  Net : c0/byte_transmit_counter2_1, loads : 29
  Net : c0/byte_transmit_counter2_0, loads : 23
  Net : c0/n168, loads : 20
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 163.090  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.070  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	648
    Number of DFFs      	:	328
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	652
    Number of DFFs      	:	328
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	277
        LUT, DFF and CARRY	:	51
    Combinational LogicCells
        Only LUT         	:	301
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	652/7680
    PLBs                        :	88/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.9 (sec)

Final Design Statistics
    Number of LUTs      	:	652
    Number of DFFs      	:	328
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	652/7680
    PLBs                        :	112/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 76.22 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1948
running packerused logic cells: 652
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1948
used logic cells: 652
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 771 
I1212: Iteration  1 :   135 unrouted : 1 seconds
I1212: Iteration  2 :    21 unrouted : 0 seconds
I1212: Iteration  3 :     5 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           331720K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 23:15:21 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(120): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(123): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(140): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(192): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1902 does not have a driver. VDB-1002
WARNING - synthesis: net n1903 does not have a driver. VDB-1002
WARNING - synthesis: net n1904 does not have a driver. VDB-1002
WARNING - synthesis: net n1905 does not have a driver. VDB-1002
WARNING - synthesis: net n1906 does not have a driver. VDB-1002
WARNING - synthesis: net n1907 does not have a driver. VDB-1002
WARNING - synthesis: net n1908 does not have a driver. VDB-1002
WARNING - synthesis: net n1909 does not have a driver. VDB-1002
WARNING - synthesis: net n1910 does not have a driver. VDB-1002
WARNING - synthesis: net n1911 does not have a driver. VDB-1002
WARNING - synthesis: net n1912 does not have a driver. VDB-1002
WARNING - synthesis: net n1913 does not have a driver. VDB-1002
WARNING - synthesis: net n1914 does not have a driver. VDB-1002
WARNING - synthesis: net n1915 does not have a driver. VDB-1002
WARNING - synthesis: net n1916 does not have a driver. VDB-1002
WARNING - synthesis: net n1917 does not have a driver. VDB-1002
WARNING - synthesis: net n1918 does not have a driver. VDB-1002
WARNING - synthesis: net n1919 does not have a driver. VDB-1002
WARNING - synthesis: net n1920 does not have a driver. VDB-1002
WARNING - synthesis: net n1921 does not have a driver. VDB-1002
WARNING - synthesis: net n1922 does not have a driver. VDB-1002
WARNING - synthesis: net n1923 does not have a driver. VDB-1002
WARNING - synthesis: net n1924 does not have a driver. VDB-1002
WARNING - synthesis: net n1925 does not have a driver. VDB-1002
WARNING - synthesis: net n1926 does not have a driver. VDB-1002
WARNING - synthesis: net n1927 does not have a driver. VDB-1002
WARNING - synthesis: net n1928 does not have a driver. VDB-1002
WARNING - synthesis: net n1929 does not have a driver. VDB-1002
WARNING - synthesis: net n1930 does not have a driver. VDB-1002
WARNING - synthesis: net n1931 does not have a driver. VDB-1002
WARNING - synthesis: net n1932 does not have a driver. VDB-1002
WARNING - synthesis: net n1933 does not have a driver. VDB-1002
WARNING - synthesis: net n1934 does not have a driver. VDB-1002
WARNING - synthesis: net n1935 does not have a driver. VDB-1002
WARNING - synthesis: net n1936 does not have a driver. VDB-1002
WARNING - synthesis: net n1937 does not have a driver. VDB-1002
WARNING - synthesis: net n1938 does not have a driver. VDB-1002
WARNING - synthesis: net n1939 does not have a driver. VDB-1002
WARNING - synthesis: net n1940 does not have a driver. VDB-1002
WARNING - synthesis: net n1941 does not have a driver. VDB-1002
WARNING - synthesis: net n1942 does not have a driver. VDB-1002
WARNING - synthesis: net n1943 does not have a driver. VDB-1002
WARNING - synthesis: net n1944 does not have a driver. VDB-1002
WARNING - synthesis: net n1945 does not have a driver. VDB-1002
WARNING - synthesis: net n1946 does not have a driver. VDB-1002
WARNING - synthesis: net n1947 does not have a driver. VDB-1002
WARNING - synthesis: net n1948 does not have a driver. VDB-1002
WARNING - synthesis: net n1949 does not have a driver. VDB-1002
WARNING - synthesis: net n1950 does not have a driver. VDB-1002
WARNING - synthesis: net n1951 does not have a driver. VDB-1002
WARNING - synthesis: net n1952 does not have a driver. VDB-1002
WARNING - synthesis: net n1953 does not have a driver. VDB-1002
WARNING - synthesis: net n1954 does not have a driver. VDB-1002
WARNING - synthesis: net n1955 does not have a driver. VDB-1002
WARNING - synthesis: net n1956 does not have a driver. VDB-1002
WARNING - synthesis: net n1957 does not have a driver. VDB-1002
WARNING - synthesis: net n1958 does not have a driver. VDB-1002
WARNING - synthesis: net n1959 does not have a driver. VDB-1002
WARNING - synthesis: net n1960 does not have a driver. VDB-1002
WARNING - synthesis: net n1961 does not have a driver. VDB-1002
WARNING - synthesis: net n1962 does not have a driver. VDB-1002
WARNING - synthesis: net n1963 does not have a driver. VDB-1002
WARNING - synthesis: net n1964 does not have a driver. VDB-1002
WARNING - synthesis: net n1965 does not have a driver. VDB-1002
WARNING - synthesis: net n1966 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1902 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1903 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1904 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1905 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1906 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1907 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1908 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1909 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1910 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1911 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1912 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1913 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1914 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1915 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1916 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1917 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1918 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1919 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1920 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1921 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1922 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1923 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1924 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1925 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1926 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1927 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1928 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1929 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1930 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1931 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1932 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1933 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1934 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1935 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1936 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1937 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1938 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1939 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1940 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1941 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1942 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1943 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1944 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1945 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1946 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1947 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1948 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1949 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1950 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1951 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1952 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1953 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1954 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1955 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1956 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1957 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1958 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1959 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1960 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1961 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1962 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1963 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1964 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1965 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1966 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1902. Patching with GND.
######## Missing driver on net \c0/n1903. Patching with GND.
######## Missing driver on net \c0/n1904. Patching with GND.
######## Missing driver on net \c0/n1905. Patching with GND.
######## Missing driver on net \c0/n1906. Patching with GND.
######## Missing driver on net \c0/n1907. Patching with GND.
######## Missing driver on net \c0/n1908. Patching with GND.
######## Missing driver on net \c0/n1909. Patching with GND.
######## Missing driver on net \c0/n1910. Patching with GND.
######## Missing driver on net \c0/n1911. Patching with GND.
######## Missing driver on net \c0/n1912. Patching with GND.
######## Missing driver on net \c0/n1913. Patching with GND.
######## Missing driver on net \c0/n1914. Patching with GND.
######## Missing driver on net \c0/n1915. Patching with GND.
######## Missing driver on net \c0/n1916. Patching with GND.
######## Missing driver on net \c0/n1917. Patching with GND.
######## Missing driver on net \c0/n1918. Patching with GND.
######## Missing driver on net \c0/n1919. Patching with GND.
######## Missing driver on net \c0/n1920. Patching with GND.
######## Missing driver on net \c0/n1921. Patching with GND.
######## Missing driver on net \c0/n1922. Patching with GND.
######## Missing driver on net \c0/n1923. Patching with GND.
######## Missing driver on net \c0/n1924. Patching with GND.
######## Missing driver on net \c0/n1925. Patching with GND.
######## Missing driver on net \c0/n1926. Patching with GND.
######## Missing driver on net \c0/n1927. Patching with GND.
######## Missing driver on net \c0/n1928. Patching with GND.
######## Missing driver on net \c0/n1929. Patching with GND.
######## Missing driver on net \c0/n1930. Patching with GND.
######## Missing driver on net \c0/n1931. Patching with GND.
######## Missing driver on net \c0/n1932. Patching with GND.
######## Missing driver on net \c0/n1933. Patching with GND.
######## Missing driver on net \c0/n1934. Patching with GND.
######## Missing driver on net \c0/n1935. Patching with GND.
######## Missing driver on net \c0/n1936. Patching with GND.
######## Missing driver on net \c0/n1937. Patching with GND.
######## Missing driver on net \c0/n1938. Patching with GND.
######## Missing driver on net \c0/n1939. Patching with GND.
######## Missing driver on net \c0/n1940. Patching with GND.
######## Missing driver on net \c0/n1941. Patching with GND.
######## Missing driver on net \c0/n1942. Patching with GND.
######## Missing driver on net \c0/n1943. Patching with GND.
######## Missing driver on net \c0/n1944. Patching with GND.
######## Missing driver on net \c0/n1945. Patching with GND.
######## Missing driver on net \c0/n1946. Patching with GND.
######## Missing driver on net \c0/n1947. Patching with GND.
######## Missing driver on net \c0/n1948. Patching with GND.
######## Missing driver on net \c0/n1949. Patching with GND.
######## Missing driver on net \c0/n1950. Patching with GND.
######## Missing driver on net \c0/n1951. Patching with GND.
######## Missing driver on net \c0/n1952. Patching with GND.
######## Missing driver on net \c0/n1953. Patching with GND.
######## Missing driver on net \c0/n1954. Patching with GND.
######## Missing driver on net \c0/n1955. Patching with GND.
######## Missing driver on net \c0/n1956. Patching with GND.
######## Missing driver on net \c0/n1957. Patching with GND.
######## Missing driver on net \c0/n1958. Patching with GND.
######## Missing driver on net \c0/n1959. Patching with GND.
######## Missing driver on net \c0/n1960. Patching with GND.
######## Missing driver on net \c0/n1961. Patching with GND.
######## Missing driver on net \c0/n1962. Patching with GND.
######## Missing driver on net \c0/n1963. Patching with GND.
######## Missing driver on net \c0/n1964. Patching with GND.
######## Missing driver on net \c0/n1965. Patching with GND.
######## Missing driver on net \c0/n1966. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 328 of 7680 (4 % )
SB_CARRY => 74
SB_DFF => 308
SB_DFFE => 12
SB_DFFESR => 6
SB_DFFSR => 2
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 666
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 328
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1257, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/n169, loads : 62
  Net : c0/byte_transmit_counter_0, loads : 35
  Net : c0/byte_transmit_counter2_0, loads : 33
  Net : c0/tx/r_SM_Main_2, loads : 26
  Net : c0/byte_transmit_counter_2, loads : 18
  Net : c0/tx2/r_SM_Main_2, loads : 17
  Net : c0/byte_transmit_counter2_2, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 162.828  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.087  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	666
    Number of DFFs      	:	328
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	670
    Number of DFFs      	:	328
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	277
        LUT, DFF and CARRY	:	51
    Combinational LogicCells
        Only LUT         	:	319
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	670/7680
    PLBs                        :	91/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.2 (sec)

Final Design Statistics
    Number of LUTs      	:	670
    Number of DFFs      	:	328
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	670/7680
    PLBs                        :	106/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 74.86 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 29.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2014
running packerused logic cells: 670
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2014
used logic cells: 670
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 791 
I1212: Iteration  1 :   126 unrouted : 0 seconds
I1212: Iteration  2 :     7 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           331876K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 23:18:25 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(119): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(122): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
WARNING - synthesis: net n1864 does not have a driver. VDB-1002
WARNING - synthesis: net n1865 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1864 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1865 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.
######## Missing driver on net \c0/n1864. Patching with GND.
######## Missing driver on net \c0/n1865. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 320 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 305
SB_DFFE => 8
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 635
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 320
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1515, loads : 66
  Net : c0/n1210, loads : 65
  Net : c0/rx/rx_data_ready, loads : 62
  Net : c0/byte_transmit_counter_0, loads : 31
  Net : c0/byte_transmit_counter2_1, loads : 26
  Net : c0/byte_transmit_counter2_0, loads : 25
  Net : c0/tx/r_SM_Main_2, loads : 23
  Net : c0/tx2/r_SM_Main_2, loads : 18
  Net : c0/byte_transmit_counter_1, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 163.035  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.046  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	635
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	639
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	276
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	296
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	639/7680
    PLBs                        :	85/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.3 (sec)

Final Design Statistics
    Number of LUTs      	:	639
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	639/7680
    PLBs                        :	104/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 69.00 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1955
running packerused logic cells: 639
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1955
used logic cells: 639
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 746 
I1212: Iteration  1 :   134 unrouted : 1 seconds
I1212: Iteration  2 :    21 unrouted : 1 seconds
I1212: Iteration  3 :     6 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           331568K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 23:22:29 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(119): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(122): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
WARNING - synthesis: net n1864 does not have a driver. VDB-1002
WARNING - synthesis: net n1865 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1864 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1865 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.
######## Missing driver on net \c0/n1864. Patching with GND.
######## Missing driver on net \c0/n1865. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 320 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 305
SB_DFFE => 8
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 637
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 320
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1515, loads : 66
  Net : c0/n1210, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/byte_transmit_counter_0, loads : 33
  Net : c0/byte_transmit_counter2_0, loads : 27
  Net : c0/tx/r_SM_Main_2, loads : 23
  Net : c0/byte_transmit_counter2_1, loads : 23
  Net : c0/tx2/r_SM_Main_2, loads : 18
  Net : c0/byte_transmit_counter_2, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 162.895  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.057  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	637
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	641
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	276
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	298
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	641/7680
    PLBs                        :	86/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 31.6 (sec)

Final Design Statistics
    Number of LUTs      	:	641
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	641/7680
    PLBs                        :	99/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 71.53 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 33.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2059
used logic cells: 641
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2059
used logic cells: 641
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 749 
I1212: Iteration  1 :   151 unrouted : 1 seconds
I1212: Iteration  2 :    26 unrouted : 0 seconds
I1212: Iteration  3 :    10 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           331552K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 23:26:11 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(120): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(123): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(140): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(192): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1900 does not have a driver. VDB-1002
WARNING - synthesis: net n1901 does not have a driver. VDB-1002
WARNING - synthesis: net n1902 does not have a driver. VDB-1002
WARNING - synthesis: net n1903 does not have a driver. VDB-1002
WARNING - synthesis: net n1904 does not have a driver. VDB-1002
WARNING - synthesis: net n1905 does not have a driver. VDB-1002
WARNING - synthesis: net n1906 does not have a driver. VDB-1002
WARNING - synthesis: net n1907 does not have a driver. VDB-1002
WARNING - synthesis: net n1908 does not have a driver. VDB-1002
WARNING - synthesis: net n1909 does not have a driver. VDB-1002
WARNING - synthesis: net n1910 does not have a driver. VDB-1002
WARNING - synthesis: net n1911 does not have a driver. VDB-1002
WARNING - synthesis: net n1912 does not have a driver. VDB-1002
WARNING - synthesis: net n1913 does not have a driver. VDB-1002
WARNING - synthesis: net n1914 does not have a driver. VDB-1002
WARNING - synthesis: net n1915 does not have a driver. VDB-1002
WARNING - synthesis: net n1916 does not have a driver. VDB-1002
WARNING - synthesis: net n1917 does not have a driver. VDB-1002
WARNING - synthesis: net n1918 does not have a driver. VDB-1002
WARNING - synthesis: net n1919 does not have a driver. VDB-1002
WARNING - synthesis: net n1920 does not have a driver. VDB-1002
WARNING - synthesis: net n1921 does not have a driver. VDB-1002
WARNING - synthesis: net n1922 does not have a driver. VDB-1002
WARNING - synthesis: net n1923 does not have a driver. VDB-1002
WARNING - synthesis: net n1924 does not have a driver. VDB-1002
WARNING - synthesis: net n1925 does not have a driver. VDB-1002
WARNING - synthesis: net n1926 does not have a driver. VDB-1002
WARNING - synthesis: net n1927 does not have a driver. VDB-1002
WARNING - synthesis: net n1928 does not have a driver. VDB-1002
WARNING - synthesis: net n1929 does not have a driver. VDB-1002
WARNING - synthesis: net n1930 does not have a driver. VDB-1002
WARNING - synthesis: net n1931 does not have a driver. VDB-1002
WARNING - synthesis: net n1932 does not have a driver. VDB-1002
WARNING - synthesis: net n1933 does not have a driver. VDB-1002
WARNING - synthesis: net n1934 does not have a driver. VDB-1002
WARNING - synthesis: net n1935 does not have a driver. VDB-1002
WARNING - synthesis: net n1936 does not have a driver. VDB-1002
WARNING - synthesis: net n1937 does not have a driver. VDB-1002
WARNING - synthesis: net n1938 does not have a driver. VDB-1002
WARNING - synthesis: net n1939 does not have a driver. VDB-1002
WARNING - synthesis: net n1940 does not have a driver. VDB-1002
WARNING - synthesis: net n1941 does not have a driver. VDB-1002
WARNING - synthesis: net n1942 does not have a driver. VDB-1002
WARNING - synthesis: net n1943 does not have a driver. VDB-1002
WARNING - synthesis: net n1944 does not have a driver. VDB-1002
WARNING - synthesis: net n1945 does not have a driver. VDB-1002
WARNING - synthesis: net n1946 does not have a driver. VDB-1002
WARNING - synthesis: net n1947 does not have a driver. VDB-1002
WARNING - synthesis: net n1948 does not have a driver. VDB-1002
WARNING - synthesis: net n1949 does not have a driver. VDB-1002
WARNING - synthesis: net n1950 does not have a driver. VDB-1002
WARNING - synthesis: net n1951 does not have a driver. VDB-1002
WARNING - synthesis: net n1952 does not have a driver. VDB-1002
WARNING - synthesis: net n1953 does not have a driver. VDB-1002
WARNING - synthesis: net n1954 does not have a driver. VDB-1002
WARNING - synthesis: net n1955 does not have a driver. VDB-1002
WARNING - synthesis: net n1956 does not have a driver. VDB-1002
WARNING - synthesis: net n1957 does not have a driver. VDB-1002
WARNING - synthesis: net n1958 does not have a driver. VDB-1002
WARNING - synthesis: net n1959 does not have a driver. VDB-1002
WARNING - synthesis: net n1960 does not have a driver. VDB-1002
WARNING - synthesis: net n1961 does not have a driver. VDB-1002
WARNING - synthesis: net n1962 does not have a driver. VDB-1002
WARNING - synthesis: net n1963 does not have a driver. VDB-1002
WARNING - synthesis: net n1964 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1900 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1901 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1902 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1903 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1904 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1905 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1906 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1907 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1908 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1909 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1910 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1911 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1912 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1913 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1914 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1915 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1916 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1917 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1918 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1919 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1920 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1921 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1922 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1923 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1924 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1925 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1926 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1927 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1928 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1929 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1930 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1931 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1932 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1933 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1934 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1935 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1936 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1937 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1938 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1939 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1940 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1941 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1942 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1943 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1944 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1945 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1946 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1947 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1948 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1949 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1950 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1951 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1952 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1953 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1954 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1955 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1956 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1957 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1958 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1959 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1960 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1961 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1962 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1963 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1964 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1900. Patching with GND.
######## Missing driver on net \c0/n1901. Patching with GND.
######## Missing driver on net \c0/n1902. Patching with GND.
######## Missing driver on net \c0/n1903. Patching with GND.
######## Missing driver on net \c0/n1904. Patching with GND.
######## Missing driver on net \c0/n1905. Patching with GND.
######## Missing driver on net \c0/n1906. Patching with GND.
######## Missing driver on net \c0/n1907. Patching with GND.
######## Missing driver on net \c0/n1908. Patching with GND.
######## Missing driver on net \c0/n1909. Patching with GND.
######## Missing driver on net \c0/n1910. Patching with GND.
######## Missing driver on net \c0/n1911. Patching with GND.
######## Missing driver on net \c0/n1912. Patching with GND.
######## Missing driver on net \c0/n1913. Patching with GND.
######## Missing driver on net \c0/n1914. Patching with GND.
######## Missing driver on net \c0/n1915. Patching with GND.
######## Missing driver on net \c0/n1916. Patching with GND.
######## Missing driver on net \c0/n1917. Patching with GND.
######## Missing driver on net \c0/n1918. Patching with GND.
######## Missing driver on net \c0/n1919. Patching with GND.
######## Missing driver on net \c0/n1920. Patching with GND.
######## Missing driver on net \c0/n1921. Patching with GND.
######## Missing driver on net \c0/n1922. Patching with GND.
######## Missing driver on net \c0/n1923. Patching with GND.
######## Missing driver on net \c0/n1924. Patching with GND.
######## Missing driver on net \c0/n1925. Patching with GND.
######## Missing driver on net \c0/n1926. Patching with GND.
######## Missing driver on net \c0/n1927. Patching with GND.
######## Missing driver on net \c0/n1928. Patching with GND.
######## Missing driver on net \c0/n1929. Patching with GND.
######## Missing driver on net \c0/n1930. Patching with GND.
######## Missing driver on net \c0/n1931. Patching with GND.
######## Missing driver on net \c0/n1932. Patching with GND.
######## Missing driver on net \c0/n1933. Patching with GND.
######## Missing driver on net \c0/n1934. Patching with GND.
######## Missing driver on net \c0/n1935. Patching with GND.
######## Missing driver on net \c0/n1936. Patching with GND.
######## Missing driver on net \c0/n1937. Patching with GND.
######## Missing driver on net \c0/n1938. Patching with GND.
######## Missing driver on net \c0/n1939. Patching with GND.
######## Missing driver on net \c0/n1940. Patching with GND.
######## Missing driver on net \c0/n1941. Patching with GND.
######## Missing driver on net \c0/n1942. Patching with GND.
######## Missing driver on net \c0/n1943. Patching with GND.
######## Missing driver on net \c0/n1944. Patching with GND.
######## Missing driver on net \c0/n1945. Patching with GND.
######## Missing driver on net \c0/n1946. Patching with GND.
######## Missing driver on net \c0/n1947. Patching with GND.
######## Missing driver on net \c0/n1948. Patching with GND.
######## Missing driver on net \c0/n1949. Patching with GND.
######## Missing driver on net \c0/n1950. Patching with GND.
######## Missing driver on net \c0/n1951. Patching with GND.
######## Missing driver on net \c0/n1952. Patching with GND.
######## Missing driver on net \c0/n1953. Patching with GND.
######## Missing driver on net \c0/n1954. Patching with GND.
######## Missing driver on net \c0/n1955. Patching with GND.
######## Missing driver on net \c0/n1956. Patching with GND.
######## Missing driver on net \c0/n1957. Patching with GND.
######## Missing driver on net \c0/n1958. Patching with GND.
######## Missing driver on net \c0/n1959. Patching with GND.
######## Missing driver on net \c0/n1960. Patching with GND.
######## Missing driver on net \c0/n1961. Patching with GND.
######## Missing driver on net \c0/n1962. Patching with GND.
######## Missing driver on net \c0/n1963. Patching with GND.
######## Missing driver on net \c0/n1964. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 328 of 7680 (4 % )
SB_CARRY => 74
SB_DFF => 312
SB_DFFE => 9
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 661
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 328
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1239, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/n169, loads : 34
  Net : c0/n2594, loads : 33
  Net : c0/byte_transmit_counter_0, loads : 31
  Net : c0/tx_transmit, loads : 30
  Net : c0/byte_transmit_counter2_0, loads : 27
  Net : c0/tx/tx_active, loads : 26
  Net : c0/byte_transmit_counter2_1, loads : 23
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 162.938  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.094  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.tx2.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	661
    Number of DFFs      	:	328
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	665
    Number of DFFs      	:	328
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	277
        LUT, DFF and CARRY	:	51
    Combinational LogicCells
        Only LUT         	:	314
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	665/7680
    PLBs                        :	89/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 31.0 (sec)

Final Design Statistics
    Number of LUTs      	:	665
    Number of DFFs      	:	328
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	665/7680
    PLBs                        :	103/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 68.09 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 33.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1858
used logic cells: 665
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1858
used logic cells: 665
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 788 
I1212: Iteration  1 :   151 unrouted : 0 seconds
I1212: Iteration  2 :    21 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           331884K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 23:28:18 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(119): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(122): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(186): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1801 does not have a driver. VDB-1002
WARNING - synthesis: net n1802 does not have a driver. VDB-1002
WARNING - synthesis: net n1803 does not have a driver. VDB-1002
WARNING - synthesis: net n1804 does not have a driver. VDB-1002
WARNING - synthesis: net n1805 does not have a driver. VDB-1002
WARNING - synthesis: net n1806 does not have a driver. VDB-1002
WARNING - synthesis: net n1807 does not have a driver. VDB-1002
WARNING - synthesis: net n1808 does not have a driver. VDB-1002
WARNING - synthesis: net n1809 does not have a driver. VDB-1002
WARNING - synthesis: net n1810 does not have a driver. VDB-1002
WARNING - synthesis: net n1811 does not have a driver. VDB-1002
WARNING - synthesis: net n1812 does not have a driver. VDB-1002
WARNING - synthesis: net n1813 does not have a driver. VDB-1002
WARNING - synthesis: net n1814 does not have a driver. VDB-1002
WARNING - synthesis: net n1815 does not have a driver. VDB-1002
WARNING - synthesis: net n1816 does not have a driver. VDB-1002
WARNING - synthesis: net n1817 does not have a driver. VDB-1002
WARNING - synthesis: net n1818 does not have a driver. VDB-1002
WARNING - synthesis: net n1819 does not have a driver. VDB-1002
WARNING - synthesis: net n1820 does not have a driver. VDB-1002
WARNING - synthesis: net n1821 does not have a driver. VDB-1002
WARNING - synthesis: net n1822 does not have a driver. VDB-1002
WARNING - synthesis: net n1823 does not have a driver. VDB-1002
WARNING - synthesis: net n1824 does not have a driver. VDB-1002
WARNING - synthesis: net n1825 does not have a driver. VDB-1002
WARNING - synthesis: net n1826 does not have a driver. VDB-1002
WARNING - synthesis: net n1827 does not have a driver. VDB-1002
WARNING - synthesis: net n1828 does not have a driver. VDB-1002
WARNING - synthesis: net n1829 does not have a driver. VDB-1002
WARNING - synthesis: net n1830 does not have a driver. VDB-1002
WARNING - synthesis: net n1831 does not have a driver. VDB-1002
WARNING - synthesis: net n1832 does not have a driver. VDB-1002
WARNING - synthesis: net n1833 does not have a driver. VDB-1002
WARNING - synthesis: net n1834 does not have a driver. VDB-1002
WARNING - synthesis: net n1835 does not have a driver. VDB-1002
WARNING - synthesis: net n1836 does not have a driver. VDB-1002
WARNING - synthesis: net n1837 does not have a driver. VDB-1002
WARNING - synthesis: net n1838 does not have a driver. VDB-1002
WARNING - synthesis: net n1839 does not have a driver. VDB-1002
WARNING - synthesis: net n1840 does not have a driver. VDB-1002
WARNING - synthesis: net n1841 does not have a driver. VDB-1002
WARNING - synthesis: net n1842 does not have a driver. VDB-1002
WARNING - synthesis: net n1843 does not have a driver. VDB-1002
WARNING - synthesis: net n1844 does not have a driver. VDB-1002
WARNING - synthesis: net n1845 does not have a driver. VDB-1002
WARNING - synthesis: net n1846 does not have a driver. VDB-1002
WARNING - synthesis: net n1847 does not have a driver. VDB-1002
WARNING - synthesis: net n1848 does not have a driver. VDB-1002
WARNING - synthesis: net n1849 does not have a driver. VDB-1002
WARNING - synthesis: net n1850 does not have a driver. VDB-1002
WARNING - synthesis: net n1851 does not have a driver. VDB-1002
WARNING - synthesis: net n1852 does not have a driver. VDB-1002
WARNING - synthesis: net n1853 does not have a driver. VDB-1002
WARNING - synthesis: net n1854 does not have a driver. VDB-1002
WARNING - synthesis: net n1855 does not have a driver. VDB-1002
WARNING - synthesis: net n1856 does not have a driver. VDB-1002
WARNING - synthesis: net n1857 does not have a driver. VDB-1002
WARNING - synthesis: net n1858 does not have a driver. VDB-1002
WARNING - synthesis: net n1859 does not have a driver. VDB-1002
WARNING - synthesis: net n1860 does not have a driver. VDB-1002
WARNING - synthesis: net n1861 does not have a driver. VDB-1002
WARNING - synthesis: net n1862 does not have a driver. VDB-1002
WARNING - synthesis: net n1863 does not have a driver. VDB-1002
WARNING - synthesis: net n1864 does not have a driver. VDB-1002
WARNING - synthesis: net n1865 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1801 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1802 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1803 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1804 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1805 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1806 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1807 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1808 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1809 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1810 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1811 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1812 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1813 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1814 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1815 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1816 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1817 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1818 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1819 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1820 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1821 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1822 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1823 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1824 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1825 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1826 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1827 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1828 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1829 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1830 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1831 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1832 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1833 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1834 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1835 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1836 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1837 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1838 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1839 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1840 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1841 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1842 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1843 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1844 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1845 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1846 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1847 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1848 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1849 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1850 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1851 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1852 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1853 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1854 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1855 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1856 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1857 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1858 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1859 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1860 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1861 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1862 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1863 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1864 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1865 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1801. Patching with GND.
######## Missing driver on net \c0/n1802. Patching with GND.
######## Missing driver on net \c0/n1803. Patching with GND.
######## Missing driver on net \c0/n1804. Patching with GND.
######## Missing driver on net \c0/n1805. Patching with GND.
######## Missing driver on net \c0/n1806. Patching with GND.
######## Missing driver on net \c0/n1807. Patching with GND.
######## Missing driver on net \c0/n1808. Patching with GND.
######## Missing driver on net \c0/n1809. Patching with GND.
######## Missing driver on net \c0/n1810. Patching with GND.
######## Missing driver on net \c0/n1811. Patching with GND.
######## Missing driver on net \c0/n1812. Patching with GND.
######## Missing driver on net \c0/n1813. Patching with GND.
######## Missing driver on net \c0/n1814. Patching with GND.
######## Missing driver on net \c0/n1815. Patching with GND.
######## Missing driver on net \c0/n1816. Patching with GND.
######## Missing driver on net \c0/n1817. Patching with GND.
######## Missing driver on net \c0/n1818. Patching with GND.
######## Missing driver on net \c0/n1819. Patching with GND.
######## Missing driver on net \c0/n1820. Patching with GND.
######## Missing driver on net \c0/n1821. Patching with GND.
######## Missing driver on net \c0/n1822. Patching with GND.
######## Missing driver on net \c0/n1823. Patching with GND.
######## Missing driver on net \c0/n1824. Patching with GND.
######## Missing driver on net \c0/n1825. Patching with GND.
######## Missing driver on net \c0/n1826. Patching with GND.
######## Missing driver on net \c0/n1827. Patching with GND.
######## Missing driver on net \c0/n1828. Patching with GND.
######## Missing driver on net \c0/n1829. Patching with GND.
######## Missing driver on net \c0/n1830. Patching with GND.
######## Missing driver on net \c0/n1831. Patching with GND.
######## Missing driver on net \c0/n1832. Patching with GND.
######## Missing driver on net \c0/n1833. Patching with GND.
######## Missing driver on net \c0/n1834. Patching with GND.
######## Missing driver on net \c0/n1835. Patching with GND.
######## Missing driver on net \c0/n1836. Patching with GND.
######## Missing driver on net \c0/n1837. Patching with GND.
######## Missing driver on net \c0/n1838. Patching with GND.
######## Missing driver on net \c0/n1839. Patching with GND.
######## Missing driver on net \c0/n1840. Patching with GND.
######## Missing driver on net \c0/n1841. Patching with GND.
######## Missing driver on net \c0/n1842. Patching with GND.
######## Missing driver on net \c0/n1843. Patching with GND.
######## Missing driver on net \c0/n1844. Patching with GND.
######## Missing driver on net \c0/n1845. Patching with GND.
######## Missing driver on net \c0/n1846. Patching with GND.
######## Missing driver on net \c0/n1847. Patching with GND.
######## Missing driver on net \c0/n1848. Patching with GND.
######## Missing driver on net \c0/n1849. Patching with GND.
######## Missing driver on net \c0/n1850. Patching with GND.
######## Missing driver on net \c0/n1851. Patching with GND.
######## Missing driver on net \c0/n1852. Patching with GND.
######## Missing driver on net \c0/n1853. Patching with GND.
######## Missing driver on net \c0/n1854. Patching with GND.
######## Missing driver on net \c0/n1855. Patching with GND.
######## Missing driver on net \c0/n1856. Patching with GND.
######## Missing driver on net \c0/n1857. Patching with GND.
######## Missing driver on net \c0/n1858. Patching with GND.
######## Missing driver on net \c0/n1859. Patching with GND.
######## Missing driver on net \c0/n1860. Patching with GND.
######## Missing driver on net \c0/n1861. Patching with GND.
######## Missing driver on net \c0/n1862. Patching with GND.
######## Missing driver on net \c0/n1863. Patching with GND.
######## Missing driver on net \c0/n1864. Patching with GND.
######## Missing driver on net \c0/n1865. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 320 of 7680 (4 % )
SB_CARRY => 67
SB_DFF => 305
SB_DFFE => 8
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 635
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 320
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1515, loads : 66
  Net : c0/n1210, loads : 65
  Net : c0/rx/rx_data_ready, loads : 62
  Net : c0/byte_transmit_counter_0, loads : 31
  Net : c0/byte_transmit_counter2_1, loads : 26
  Net : c0/byte_transmit_counter2_0, loads : 25
  Net : c0/tx/r_SM_Main_2, loads : 23
  Net : c0/tx2/r_SM_Main_2, loads : 18
  Net : c0/byte_transmit_counter_1, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 163.031  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.053  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	635
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	639
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	276
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	296
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	639/7680
    PLBs                        :	85/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.7 (sec)

Final Design Statistics
    Number of LUTs      	:	639
    Number of DFFs      	:	320
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	67
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	639/7680
    PLBs                        :	104/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 69.00 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1955
used logic cells: 639
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1955
used logic cells: 639
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 746 
I1212: Iteration  1 :   134 unrouted : 1 seconds
I1212: Iteration  2 :    21 unrouted : 1 seconds
I1212: Iteration  3 :     6 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           331568K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 23:32:37 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(120): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(123): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(140): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(192): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1900 does not have a driver. VDB-1002
WARNING - synthesis: net n1901 does not have a driver. VDB-1002
WARNING - synthesis: net n1902 does not have a driver. VDB-1002
WARNING - synthesis: net n1903 does not have a driver. VDB-1002
WARNING - synthesis: net n1904 does not have a driver. VDB-1002
WARNING - synthesis: net n1905 does not have a driver. VDB-1002
WARNING - synthesis: net n1906 does not have a driver. VDB-1002
WARNING - synthesis: net n1907 does not have a driver. VDB-1002
WARNING - synthesis: net n1908 does not have a driver. VDB-1002
WARNING - synthesis: net n1909 does not have a driver. VDB-1002
WARNING - synthesis: net n1910 does not have a driver. VDB-1002
WARNING - synthesis: net n1911 does not have a driver. VDB-1002
WARNING - synthesis: net n1912 does not have a driver. VDB-1002
WARNING - synthesis: net n1913 does not have a driver. VDB-1002
WARNING - synthesis: net n1914 does not have a driver. VDB-1002
WARNING - synthesis: net n1915 does not have a driver. VDB-1002
WARNING - synthesis: net n1916 does not have a driver. VDB-1002
WARNING - synthesis: net n1917 does not have a driver. VDB-1002
WARNING - synthesis: net n1918 does not have a driver. VDB-1002
WARNING - synthesis: net n1919 does not have a driver. VDB-1002
WARNING - synthesis: net n1920 does not have a driver. VDB-1002
WARNING - synthesis: net n1921 does not have a driver. VDB-1002
WARNING - synthesis: net n1922 does not have a driver. VDB-1002
WARNING - synthesis: net n1923 does not have a driver. VDB-1002
WARNING - synthesis: net n1924 does not have a driver. VDB-1002
WARNING - synthesis: net n1925 does not have a driver. VDB-1002
WARNING - synthesis: net n1926 does not have a driver. VDB-1002
WARNING - synthesis: net n1927 does not have a driver. VDB-1002
WARNING - synthesis: net n1928 does not have a driver. VDB-1002
WARNING - synthesis: net n1929 does not have a driver. VDB-1002
WARNING - synthesis: net n1930 does not have a driver. VDB-1002
WARNING - synthesis: net n1931 does not have a driver. VDB-1002
WARNING - synthesis: net n1932 does not have a driver. VDB-1002
WARNING - synthesis: net n1933 does not have a driver. VDB-1002
WARNING - synthesis: net n1934 does not have a driver. VDB-1002
WARNING - synthesis: net n1935 does not have a driver. VDB-1002
WARNING - synthesis: net n1936 does not have a driver. VDB-1002
WARNING - synthesis: net n1937 does not have a driver. VDB-1002
WARNING - synthesis: net n1938 does not have a driver. VDB-1002
WARNING - synthesis: net n1939 does not have a driver. VDB-1002
WARNING - synthesis: net n1940 does not have a driver. VDB-1002
WARNING - synthesis: net n1941 does not have a driver. VDB-1002
WARNING - synthesis: net n1942 does not have a driver. VDB-1002
WARNING - synthesis: net n1943 does not have a driver. VDB-1002
WARNING - synthesis: net n1944 does not have a driver. VDB-1002
WARNING - synthesis: net n1945 does not have a driver. VDB-1002
WARNING - synthesis: net n1946 does not have a driver. VDB-1002
WARNING - synthesis: net n1947 does not have a driver. VDB-1002
WARNING - synthesis: net n1948 does not have a driver. VDB-1002
WARNING - synthesis: net n1949 does not have a driver. VDB-1002
WARNING - synthesis: net n1950 does not have a driver. VDB-1002
WARNING - synthesis: net n1951 does not have a driver. VDB-1002
WARNING - synthesis: net n1952 does not have a driver. VDB-1002
WARNING - synthesis: net n1953 does not have a driver. VDB-1002
WARNING - synthesis: net n1954 does not have a driver. VDB-1002
WARNING - synthesis: net n1955 does not have a driver. VDB-1002
WARNING - synthesis: net n1956 does not have a driver. VDB-1002
WARNING - synthesis: net n1957 does not have a driver. VDB-1002
WARNING - synthesis: net n1958 does not have a driver. VDB-1002
WARNING - synthesis: net n1959 does not have a driver. VDB-1002
WARNING - synthesis: net n1960 does not have a driver. VDB-1002
WARNING - synthesis: net n1961 does not have a driver. VDB-1002
WARNING - synthesis: net n1962 does not have a driver. VDB-1002
WARNING - synthesis: net n1963 does not have a driver. VDB-1002
WARNING - synthesis: net n1964 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1900 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1901 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1902 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1903 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1904 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1905 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1906 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1907 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1908 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1909 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1910 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1911 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1912 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1913 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1914 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1915 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1916 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1917 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1918 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1919 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1920 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1921 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1922 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1923 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1924 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1925 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1926 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1927 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1928 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1929 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1930 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1931 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1932 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1933 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1934 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1935 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1936 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1937 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1938 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1939 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1940 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1941 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1942 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1943 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1944 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1945 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1946 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1947 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1948 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1949 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1950 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1951 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1952 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1953 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1954 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1955 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1956 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1957 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1958 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1959 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1960 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1961 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1962 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1963 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1964 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1900. Patching with GND.
######## Missing driver on net \c0/n1901. Patching with GND.
######## Missing driver on net \c0/n1902. Patching with GND.
######## Missing driver on net \c0/n1903. Patching with GND.
######## Missing driver on net \c0/n1904. Patching with GND.
######## Missing driver on net \c0/n1905. Patching with GND.
######## Missing driver on net \c0/n1906. Patching with GND.
######## Missing driver on net \c0/n1907. Patching with GND.
######## Missing driver on net \c0/n1908. Patching with GND.
######## Missing driver on net \c0/n1909. Patching with GND.
######## Missing driver on net \c0/n1910. Patching with GND.
######## Missing driver on net \c0/n1911. Patching with GND.
######## Missing driver on net \c0/n1912. Patching with GND.
######## Missing driver on net \c0/n1913. Patching with GND.
######## Missing driver on net \c0/n1914. Patching with GND.
######## Missing driver on net \c0/n1915. Patching with GND.
######## Missing driver on net \c0/n1916. Patching with GND.
######## Missing driver on net \c0/n1917. Patching with GND.
######## Missing driver on net \c0/n1918. Patching with GND.
######## Missing driver on net \c0/n1919. Patching with GND.
######## Missing driver on net \c0/n1920. Patching with GND.
######## Missing driver on net \c0/n1921. Patching with GND.
######## Missing driver on net \c0/n1922. Patching with GND.
######## Missing driver on net \c0/n1923. Patching with GND.
######## Missing driver on net \c0/n1924. Patching with GND.
######## Missing driver on net \c0/n1925. Patching with GND.
######## Missing driver on net \c0/n1926. Patching with GND.
######## Missing driver on net \c0/n1927. Patching with GND.
######## Missing driver on net \c0/n1928. Patching with GND.
######## Missing driver on net \c0/n1929. Patching with GND.
######## Missing driver on net \c0/n1930. Patching with GND.
######## Missing driver on net \c0/n1931. Patching with GND.
######## Missing driver on net \c0/n1932. Patching with GND.
######## Missing driver on net \c0/n1933. Patching with GND.
######## Missing driver on net \c0/n1934. Patching with GND.
######## Missing driver on net \c0/n1935. Patching with GND.
######## Missing driver on net \c0/n1936. Patching with GND.
######## Missing driver on net \c0/n1937. Patching with GND.
######## Missing driver on net \c0/n1938. Patching with GND.
######## Missing driver on net \c0/n1939. Patching with GND.
######## Missing driver on net \c0/n1940. Patching with GND.
######## Missing driver on net \c0/n1941. Patching with GND.
######## Missing driver on net \c0/n1942. Patching with GND.
######## Missing driver on net \c0/n1943. Patching with GND.
######## Missing driver on net \c0/n1944. Patching with GND.
######## Missing driver on net \c0/n1945. Patching with GND.
######## Missing driver on net \c0/n1946. Patching with GND.
######## Missing driver on net \c0/n1947. Patching with GND.
######## Missing driver on net \c0/n1948. Patching with GND.
######## Missing driver on net \c0/n1949. Patching with GND.
######## Missing driver on net \c0/n1950. Patching with GND.
######## Missing driver on net \c0/n1951. Patching with GND.
######## Missing driver on net \c0/n1952. Patching with GND.
######## Missing driver on net \c0/n1953. Patching with GND.
######## Missing driver on net \c0/n1954. Patching with GND.
######## Missing driver on net \c0/n1955. Patching with GND.
######## Missing driver on net \c0/n1956. Patching with GND.
######## Missing driver on net \c0/n1957. Patching with GND.
######## Missing driver on net \c0/n1958. Patching with GND.
######## Missing driver on net \c0/n1959. Patching with GND.
######## Missing driver on net \c0/n1960. Patching with GND.
######## Missing driver on net \c0/n1961. Patching with GND.
######## Missing driver on net \c0/n1962. Patching with GND.
######## Missing driver on net \c0/n1963. Patching with GND.
######## Missing driver on net \c0/n1964. Patching with GND.



WARNING - synthesis: coms.v(200): Register \c0/FRAME_MATCHER.wait_for_transmission_610 is stuck at Zero. VDB-5013
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: coms.v(192): Register \c0/byte_transmit_counter2_334_335__i1 is stuck at Zero. VDB-5013
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 243 of 7680 (3 % )
SB_CARRY => 72
SB_DFF => 219
SB_DFFE => 17
SB_DFFESR => 7
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 396
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 243
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n2244, loads : 50
  Net : c0/tx_transmit, loads : 32
  Net : c0/byte_transmit_counter_1, loads : 29
  Net : c0/tx/tx_active, loads : 28
  Net : c0/byte_transmit_counter_0, loads : 23
  Net : c0/byte_transmit_counter_7__N_267, loads : 21
  Net : c0/tx/r_SM_Main_2, loads : 17
  Net : c0/rx/r_SM_Main_2, loads : 17
  Net : c0/n169, loads : 17
  Net : c0/tx2/r_SM_Main_2, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 159.828  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.833  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 0 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	396
    Number of DFFs      	:	243
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	50
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	51
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	447
    Number of DFFs      	:	243
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	194
        LUT, DFF and CARRY	:	49
    Combinational LogicCells
        Only LUT         	:	181
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	447/7680
    PLBs                        :	62/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 29.7 (sec)

Final Design Statistics
    Number of LUTs      	:	447
    Number of DFFs      	:	243
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	447/7680
    PLBs                        :	98/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 118.28 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 30.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 852
used logic cells: 447
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 852
used logic cells: 447
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 556 
I1212: Iteration  1 :    87 unrouted : 0 seconds
I1212: Iteration  2 :    12 unrouted : 0 seconds
I1212: Iteration  3 :     6 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           329436K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 23:35:12 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(120): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(123): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(140): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(192): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1900 does not have a driver. VDB-1002
WARNING - synthesis: net n1901 does not have a driver. VDB-1002
WARNING - synthesis: net n1902 does not have a driver. VDB-1002
WARNING - synthesis: net n1903 does not have a driver. VDB-1002
WARNING - synthesis: net n1904 does not have a driver. VDB-1002
WARNING - synthesis: net n1905 does not have a driver. VDB-1002
WARNING - synthesis: net n1906 does not have a driver. VDB-1002
WARNING - synthesis: net n1907 does not have a driver. VDB-1002
WARNING - synthesis: net n1908 does not have a driver. VDB-1002
WARNING - synthesis: net n1909 does not have a driver. VDB-1002
WARNING - synthesis: net n1910 does not have a driver. VDB-1002
WARNING - synthesis: net n1911 does not have a driver. VDB-1002
WARNING - synthesis: net n1912 does not have a driver. VDB-1002
WARNING - synthesis: net n1913 does not have a driver. VDB-1002
WARNING - synthesis: net n1914 does not have a driver. VDB-1002
WARNING - synthesis: net n1915 does not have a driver. VDB-1002
WARNING - synthesis: net n1916 does not have a driver. VDB-1002
WARNING - synthesis: net n1917 does not have a driver. VDB-1002
WARNING - synthesis: net n1918 does not have a driver. VDB-1002
WARNING - synthesis: net n1919 does not have a driver. VDB-1002
WARNING - synthesis: net n1920 does not have a driver. VDB-1002
WARNING - synthesis: net n1921 does not have a driver. VDB-1002
WARNING - synthesis: net n1922 does not have a driver. VDB-1002
WARNING - synthesis: net n1923 does not have a driver. VDB-1002
WARNING - synthesis: net n1924 does not have a driver. VDB-1002
WARNING - synthesis: net n1925 does not have a driver. VDB-1002
WARNING - synthesis: net n1926 does not have a driver. VDB-1002
WARNING - synthesis: net n1927 does not have a driver. VDB-1002
WARNING - synthesis: net n1928 does not have a driver. VDB-1002
WARNING - synthesis: net n1929 does not have a driver. VDB-1002
WARNING - synthesis: net n1930 does not have a driver. VDB-1002
WARNING - synthesis: net n1931 does not have a driver. VDB-1002
WARNING - synthesis: net n1932 does not have a driver. VDB-1002
WARNING - synthesis: net n1933 does not have a driver. VDB-1002
WARNING - synthesis: net n1934 does not have a driver. VDB-1002
WARNING - synthesis: net n1935 does not have a driver. VDB-1002
WARNING - synthesis: net n1936 does not have a driver. VDB-1002
WARNING - synthesis: net n1937 does not have a driver. VDB-1002
WARNING - synthesis: net n1938 does not have a driver. VDB-1002
WARNING - synthesis: net n1939 does not have a driver. VDB-1002
WARNING - synthesis: net n1940 does not have a driver. VDB-1002
WARNING - synthesis: net n1941 does not have a driver. VDB-1002
WARNING - synthesis: net n1942 does not have a driver. VDB-1002
WARNING - synthesis: net n1943 does not have a driver. VDB-1002
WARNING - synthesis: net n1944 does not have a driver. VDB-1002
WARNING - synthesis: net n1945 does not have a driver. VDB-1002
WARNING - synthesis: net n1946 does not have a driver. VDB-1002
WARNING - synthesis: net n1947 does not have a driver. VDB-1002
WARNING - synthesis: net n1948 does not have a driver. VDB-1002
WARNING - synthesis: net n1949 does not have a driver. VDB-1002
WARNING - synthesis: net n1950 does not have a driver. VDB-1002
WARNING - synthesis: net n1951 does not have a driver. VDB-1002
WARNING - synthesis: net n1952 does not have a driver. VDB-1002
WARNING - synthesis: net n1953 does not have a driver. VDB-1002
WARNING - synthesis: net n1954 does not have a driver. VDB-1002
WARNING - synthesis: net n1955 does not have a driver. VDB-1002
WARNING - synthesis: net n1956 does not have a driver. VDB-1002
WARNING - synthesis: net n1957 does not have a driver. VDB-1002
WARNING - synthesis: net n1958 does not have a driver. VDB-1002
WARNING - synthesis: net n1959 does not have a driver. VDB-1002
WARNING - synthesis: net n1960 does not have a driver. VDB-1002
WARNING - synthesis: net n1961 does not have a driver. VDB-1002
WARNING - synthesis: net n1962 does not have a driver. VDB-1002
WARNING - synthesis: net n1963 does not have a driver. VDB-1002
WARNING - synthesis: net n1964 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1900 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1901 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1902 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1903 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1904 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1905 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1906 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1907 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1908 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1909 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1910 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1911 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1912 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1913 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1914 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1915 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1916 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1917 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1918 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1919 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1920 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1921 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1922 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1923 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1924 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1925 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1926 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1927 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1928 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1929 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1930 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1931 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1932 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1933 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1934 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1935 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1936 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1937 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1938 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1939 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1940 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1941 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1942 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1943 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1944 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1945 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1946 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1947 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1948 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1949 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1950 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1951 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1952 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1953 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1954 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1955 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1956 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1957 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1958 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1959 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1960 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1961 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1962 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1963 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1964 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1900. Patching with GND.
######## Missing driver on net \c0/n1901. Patching with GND.
######## Missing driver on net \c0/n1902. Patching with GND.
######## Missing driver on net \c0/n1903. Patching with GND.
######## Missing driver on net \c0/n1904. Patching with GND.
######## Missing driver on net \c0/n1905. Patching with GND.
######## Missing driver on net \c0/n1906. Patching with GND.
######## Missing driver on net \c0/n1907. Patching with GND.
######## Missing driver on net \c0/n1908. Patching with GND.
######## Missing driver on net \c0/n1909. Patching with GND.
######## Missing driver on net \c0/n1910. Patching with GND.
######## Missing driver on net \c0/n1911. Patching with GND.
######## Missing driver on net \c0/n1912. Patching with GND.
######## Missing driver on net \c0/n1913. Patching with GND.
######## Missing driver on net \c0/n1914. Patching with GND.
######## Missing driver on net \c0/n1915. Patching with GND.
######## Missing driver on net \c0/n1916. Patching with GND.
######## Missing driver on net \c0/n1917. Patching with GND.
######## Missing driver on net \c0/n1918. Patching with GND.
######## Missing driver on net \c0/n1919. Patching with GND.
######## Missing driver on net \c0/n1920. Patching with GND.
######## Missing driver on net \c0/n1921. Patching with GND.
######## Missing driver on net \c0/n1922. Patching with GND.
######## Missing driver on net \c0/n1923. Patching with GND.
######## Missing driver on net \c0/n1924. Patching with GND.
######## Missing driver on net \c0/n1925. Patching with GND.
######## Missing driver on net \c0/n1926. Patching with GND.
######## Missing driver on net \c0/n1927. Patching with GND.
######## Missing driver on net \c0/n1928. Patching with GND.
######## Missing driver on net \c0/n1929. Patching with GND.
######## Missing driver on net \c0/n1930. Patching with GND.
######## Missing driver on net \c0/n1931. Patching with GND.
######## Missing driver on net \c0/n1932. Patching with GND.
######## Missing driver on net \c0/n1933. Patching with GND.
######## Missing driver on net \c0/n1934. Patching with GND.
######## Missing driver on net \c0/n1935. Patching with GND.
######## Missing driver on net \c0/n1936. Patching with GND.
######## Missing driver on net \c0/n1937. Patching with GND.
######## Missing driver on net \c0/n1938. Patching with GND.
######## Missing driver on net \c0/n1939. Patching with GND.
######## Missing driver on net \c0/n1940. Patching with GND.
######## Missing driver on net \c0/n1941. Patching with GND.
######## Missing driver on net \c0/n1942. Patching with GND.
######## Missing driver on net \c0/n1943. Patching with GND.
######## Missing driver on net \c0/n1944. Patching with GND.
######## Missing driver on net \c0/n1945. Patching with GND.
######## Missing driver on net \c0/n1946. Patching with GND.
######## Missing driver on net \c0/n1947. Patching with GND.
######## Missing driver on net \c0/n1948. Patching with GND.
######## Missing driver on net \c0/n1949. Patching with GND.
######## Missing driver on net \c0/n1950. Patching with GND.
######## Missing driver on net \c0/n1951. Patching with GND.
######## Missing driver on net \c0/n1952. Patching with GND.
######## Missing driver on net \c0/n1953. Patching with GND.
######## Missing driver on net \c0/n1954. Patching with GND.
######## Missing driver on net \c0/n1955. Patching with GND.
######## Missing driver on net \c0/n1956. Patching with GND.
######## Missing driver on net \c0/n1957. Patching with GND.
######## Missing driver on net \c0/n1958. Patching with GND.
######## Missing driver on net \c0/n1959. Patching with GND.
######## Missing driver on net \c0/n1960. Patching with GND.
######## Missing driver on net \c0/n1961. Patching with GND.
######## Missing driver on net \c0/n1962. Patching with GND.
######## Missing driver on net \c0/n1963. Patching with GND.
######## Missing driver on net \c0/n1964. Patching with GND.



WARNING - synthesis: coms.v(200): Register \c0/FRAME_MATCHER.wait_for_transmission_610 is stuck at Zero. VDB-5013
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: coms.v(192): Register \c0/byte_transmit_counter2_334_335__i1 is stuck at Zero. VDB-5013
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 243 of 7680 (3 % )
SB_CARRY => 72
SB_DFF => 219
SB_DFFE => 17
SB_DFFESR => 7
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 396
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 243
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n2244, loads : 50
  Net : c0/tx_transmit, loads : 32
  Net : c0/byte_transmit_counter_1, loads : 29
  Net : c0/tx/tx_active, loads : 28
  Net : c0/byte_transmit_counter_0, loads : 23
  Net : c0/byte_transmit_counter_7__N_267, loads : 21
  Net : c0/tx/r_SM_Main_2, loads : 17
  Net : c0/rx/r_SM_Main_2, loads : 17
  Net : c0/n169, loads : 17
  Net : c0/tx2/r_SM_Main_2, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 159.836  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.817  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 0 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	396
    Number of DFFs      	:	243
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	50
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	51
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	447
    Number of DFFs      	:	243
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	194
        LUT, DFF and CARRY	:	49
    Combinational LogicCells
        Only LUT         	:	181
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	447/7680
    PLBs                        :	62/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 28.9 (sec)

Final Design Statistics
    Number of LUTs      	:	447
    Number of DFFs      	:	243
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	447/7680
    PLBs                        :	100/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 110.80 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 30.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 883
used logic cells: 447
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 883
used logic cells: 447
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 549 
I1212: Iteration  1 :    77 unrouted : 1 seconds
I1212: Iteration  2 :    11 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
 total           329432K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 23:37:16 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(120): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(123): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(140): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(192): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1900 does not have a driver. VDB-1002
WARNING - synthesis: net n1901 does not have a driver. VDB-1002
WARNING - synthesis: net n1902 does not have a driver. VDB-1002
WARNING - synthesis: net n1903 does not have a driver. VDB-1002
WARNING - synthesis: net n1904 does not have a driver. VDB-1002
WARNING - synthesis: net n1905 does not have a driver. VDB-1002
WARNING - synthesis: net n1906 does not have a driver. VDB-1002
WARNING - synthesis: net n1907 does not have a driver. VDB-1002
WARNING - synthesis: net n1908 does not have a driver. VDB-1002
WARNING - synthesis: net n1909 does not have a driver. VDB-1002
WARNING - synthesis: net n1910 does not have a driver. VDB-1002
WARNING - synthesis: net n1911 does not have a driver. VDB-1002
WARNING - synthesis: net n1912 does not have a driver. VDB-1002
WARNING - synthesis: net n1913 does not have a driver. VDB-1002
WARNING - synthesis: net n1914 does not have a driver. VDB-1002
WARNING - synthesis: net n1915 does not have a driver. VDB-1002
WARNING - synthesis: net n1916 does not have a driver. VDB-1002
WARNING - synthesis: net n1917 does not have a driver. VDB-1002
WARNING - synthesis: net n1918 does not have a driver. VDB-1002
WARNING - synthesis: net n1919 does not have a driver. VDB-1002
WARNING - synthesis: net n1920 does not have a driver. VDB-1002
WARNING - synthesis: net n1921 does not have a driver. VDB-1002
WARNING - synthesis: net n1922 does not have a driver. VDB-1002
WARNING - synthesis: net n1923 does not have a driver. VDB-1002
WARNING - synthesis: net n1924 does not have a driver. VDB-1002
WARNING - synthesis: net n1925 does not have a driver. VDB-1002
WARNING - synthesis: net n1926 does not have a driver. VDB-1002
WARNING - synthesis: net n1927 does not have a driver. VDB-1002
WARNING - synthesis: net n1928 does not have a driver. VDB-1002
WARNING - synthesis: net n1929 does not have a driver. VDB-1002
WARNING - synthesis: net n1930 does not have a driver. VDB-1002
WARNING - synthesis: net n1931 does not have a driver. VDB-1002
WARNING - synthesis: net n1932 does not have a driver. VDB-1002
WARNING - synthesis: net n1933 does not have a driver. VDB-1002
WARNING - synthesis: net n1934 does not have a driver. VDB-1002
WARNING - synthesis: net n1935 does not have a driver. VDB-1002
WARNING - synthesis: net n1936 does not have a driver. VDB-1002
WARNING - synthesis: net n1937 does not have a driver. VDB-1002
WARNING - synthesis: net n1938 does not have a driver. VDB-1002
WARNING - synthesis: net n1939 does not have a driver. VDB-1002
WARNING - synthesis: net n1940 does not have a driver. VDB-1002
WARNING - synthesis: net n1941 does not have a driver. VDB-1002
WARNING - synthesis: net n1942 does not have a driver. VDB-1002
WARNING - synthesis: net n1943 does not have a driver. VDB-1002
WARNING - synthesis: net n1944 does not have a driver. VDB-1002
WARNING - synthesis: net n1945 does not have a driver. VDB-1002
WARNING - synthesis: net n1946 does not have a driver. VDB-1002
WARNING - synthesis: net n1947 does not have a driver. VDB-1002
WARNING - synthesis: net n1948 does not have a driver. VDB-1002
WARNING - synthesis: net n1949 does not have a driver. VDB-1002
WARNING - synthesis: net n1950 does not have a driver. VDB-1002
WARNING - synthesis: net n1951 does not have a driver. VDB-1002
WARNING - synthesis: net n1952 does not have a driver. VDB-1002
WARNING - synthesis: net n1953 does not have a driver. VDB-1002
WARNING - synthesis: net n1954 does not have a driver. VDB-1002
WARNING - synthesis: net n1955 does not have a driver. VDB-1002
WARNING - synthesis: net n1956 does not have a driver. VDB-1002
WARNING - synthesis: net n1957 does not have a driver. VDB-1002
WARNING - synthesis: net n1958 does not have a driver. VDB-1002
WARNING - synthesis: net n1959 does not have a driver. VDB-1002
WARNING - synthesis: net n1960 does not have a driver. VDB-1002
WARNING - synthesis: net n1961 does not have a driver. VDB-1002
WARNING - synthesis: net n1962 does not have a driver. VDB-1002
WARNING - synthesis: net n1963 does not have a driver. VDB-1002
WARNING - synthesis: net n1964 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1900 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1901 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1902 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1903 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1904 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1905 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1906 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1907 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1908 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1909 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1910 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1911 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1912 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1913 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1914 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1915 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1916 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1917 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1918 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1919 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1920 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1921 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1922 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1923 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1924 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1925 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1926 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1927 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1928 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1929 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1930 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1931 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1932 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1933 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1934 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1935 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1936 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1937 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1938 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1939 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1940 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1941 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1942 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1943 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1944 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1945 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1946 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1947 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1948 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1949 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1950 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1951 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1952 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1953 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1954 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1955 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1956 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1957 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1958 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1959 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1960 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1961 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1962 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1963 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1964 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1900. Patching with GND.
######## Missing driver on net \c0/n1901. Patching with GND.
######## Missing driver on net \c0/n1902. Patching with GND.
######## Missing driver on net \c0/n1903. Patching with GND.
######## Missing driver on net \c0/n1904. Patching with GND.
######## Missing driver on net \c0/n1905. Patching with GND.
######## Missing driver on net \c0/n1906. Patching with GND.
######## Missing driver on net \c0/n1907. Patching with GND.
######## Missing driver on net \c0/n1908. Patching with GND.
######## Missing driver on net \c0/n1909. Patching with GND.
######## Missing driver on net \c0/n1910. Patching with GND.
######## Missing driver on net \c0/n1911. Patching with GND.
######## Missing driver on net \c0/n1912. Patching with GND.
######## Missing driver on net \c0/n1913. Patching with GND.
######## Missing driver on net \c0/n1914. Patching with GND.
######## Missing driver on net \c0/n1915. Patching with GND.
######## Missing driver on net \c0/n1916. Patching with GND.
######## Missing driver on net \c0/n1917. Patching with GND.
######## Missing driver on net \c0/n1918. Patching with GND.
######## Missing driver on net \c0/n1919. Patching with GND.
######## Missing driver on net \c0/n1920. Patching with GND.
######## Missing driver on net \c0/n1921. Patching with GND.
######## Missing driver on net \c0/n1922. Patching with GND.
######## Missing driver on net \c0/n1923. Patching with GND.
######## Missing driver on net \c0/n1924. Patching with GND.
######## Missing driver on net \c0/n1925. Patching with GND.
######## Missing driver on net \c0/n1926. Patching with GND.
######## Missing driver on net \c0/n1927. Patching with GND.
######## Missing driver on net \c0/n1928. Patching with GND.
######## Missing driver on net \c0/n1929. Patching with GND.
######## Missing driver on net \c0/n1930. Patching with GND.
######## Missing driver on net \c0/n1931. Patching with GND.
######## Missing driver on net \c0/n1932. Patching with GND.
######## Missing driver on net \c0/n1933. Patching with GND.
######## Missing driver on net \c0/n1934. Patching with GND.
######## Missing driver on net \c0/n1935. Patching with GND.
######## Missing driver on net \c0/n1936. Patching with GND.
######## Missing driver on net \c0/n1937. Patching with GND.
######## Missing driver on net \c0/n1938. Patching with GND.
######## Missing driver on net \c0/n1939. Patching with GND.
######## Missing driver on net \c0/n1940. Patching with GND.
######## Missing driver on net \c0/n1941. Patching with GND.
######## Missing driver on net \c0/n1942. Patching with GND.
######## Missing driver on net \c0/n1943. Patching with GND.
######## Missing driver on net \c0/n1944. Patching with GND.
######## Missing driver on net \c0/n1945. Patching with GND.
######## Missing driver on net \c0/n1946. Patching with GND.
######## Missing driver on net \c0/n1947. Patching with GND.
######## Missing driver on net \c0/n1948. Patching with GND.
######## Missing driver on net \c0/n1949. Patching with GND.
######## Missing driver on net \c0/n1950. Patching with GND.
######## Missing driver on net \c0/n1951. Patching with GND.
######## Missing driver on net \c0/n1952. Patching with GND.
######## Missing driver on net \c0/n1953. Patching with GND.
######## Missing driver on net \c0/n1954. Patching with GND.
######## Missing driver on net \c0/n1955. Patching with GND.
######## Missing driver on net \c0/n1956. Patching with GND.
######## Missing driver on net \c0/n1957. Patching with GND.
######## Missing driver on net \c0/n1958. Patching with GND.
######## Missing driver on net \c0/n1959. Patching with GND.
######## Missing driver on net \c0/n1960. Patching with GND.
######## Missing driver on net \c0/n1961. Patching with GND.
######## Missing driver on net \c0/n1962. Patching with GND.
######## Missing driver on net \c0/n1963. Patching with GND.
######## Missing driver on net \c0/n1964. Patching with GND.



WARNING - synthesis: coms.v(200): Register \c0/FRAME_MATCHER.wait_for_transmission_610 is stuck at Zero. VDB-5013
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: coms.v(192): Register \c0/byte_transmit_counter2_330_331__i1 is stuck at Zero. VDB-5013
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 243 of 7680 (3 % )
SB_CARRY => 72
SB_DFF => 221
SB_DFFE => 15
SB_DFFESR => 7
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 389
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 243
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n168, loads : 46
  Net : c0/byte_transmit_counter_1, loads : 35
  Net : c0/n2350, loads : 21
  Net : c0/byte_transmit_counter_0, loads : 19
  Net : c0/byte_transmit_counter_7__N_267, loads : 17
  Net : c0/tx/r_SM_Main_2, loads : 17
  Net : c0/tx2/r_SM_Main_2, loads : 17
  Net : c0/tx2/r_SM_Main_1, loads : 12
  Net : c0/tx/r_SM_Main_1, loads : 10
  Net : c0/rx/r_Rx_Data, loads : 10
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 159.914  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.775  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 0 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	389
    Number of DFFs      	:	243
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	50
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	51
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	440
    Number of DFFs      	:	243
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	194
        LUT, DFF and CARRY	:	49
    Combinational LogicCells
        Only LUT         	:	174
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	440/7680
    PLBs                        :	61/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.6 (sec)

Final Design Statistics
    Number of LUTs      	:	440
    Number of DFFs      	:	243
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	440/7680
    PLBs                        :	99/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 117.13 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 27.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 854
used logic cells: 440
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 854
used logic cells: 440
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 554 
I1212: Iteration  1 :    70 unrouted : 0 seconds
I1212: Iteration  2 :     9 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           329332K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 23:39:54 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(120): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(123): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(140): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(192): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1965 does not have a driver. VDB-1002
WARNING - synthesis: net n1966 does not have a driver. VDB-1002
WARNING - synthesis: net n1967 does not have a driver. VDB-1002
WARNING - synthesis: net n1968 does not have a driver. VDB-1002
WARNING - synthesis: net n1969 does not have a driver. VDB-1002
WARNING - synthesis: net n1970 does not have a driver. VDB-1002
WARNING - synthesis: net n1971 does not have a driver. VDB-1002
WARNING - synthesis: net n1972 does not have a driver. VDB-1002
WARNING - synthesis: net n1973 does not have a driver. VDB-1002
WARNING - synthesis: net n1974 does not have a driver. VDB-1002
WARNING - synthesis: net n1975 does not have a driver. VDB-1002
WARNING - synthesis: net n1976 does not have a driver. VDB-1002
WARNING - synthesis: net n1977 does not have a driver. VDB-1002
WARNING - synthesis: net n1978 does not have a driver. VDB-1002
WARNING - synthesis: net n1979 does not have a driver. VDB-1002
WARNING - synthesis: net n1980 does not have a driver. VDB-1002
WARNING - synthesis: net n1981 does not have a driver. VDB-1002
WARNING - synthesis: net n1982 does not have a driver. VDB-1002
WARNING - synthesis: net n1983 does not have a driver. VDB-1002
WARNING - synthesis: net n1984 does not have a driver. VDB-1002
WARNING - synthesis: net n1985 does not have a driver. VDB-1002
WARNING - synthesis: net n1986 does not have a driver. VDB-1002
WARNING - synthesis: net n1987 does not have a driver. VDB-1002
WARNING - synthesis: net n1988 does not have a driver. VDB-1002
WARNING - synthesis: net n1989 does not have a driver. VDB-1002
WARNING - synthesis: net n1990 does not have a driver. VDB-1002
WARNING - synthesis: net n1991 does not have a driver. VDB-1002
WARNING - synthesis: net n1992 does not have a driver. VDB-1002
WARNING - synthesis: net n1993 does not have a driver. VDB-1002
WARNING - synthesis: net n1994 does not have a driver. VDB-1002
WARNING - synthesis: net n1995 does not have a driver. VDB-1002
WARNING - synthesis: net n1996 does not have a driver. VDB-1002
WARNING - synthesis: net n1997 does not have a driver. VDB-1002
WARNING - synthesis: net n1998 does not have a driver. VDB-1002
WARNING - synthesis: net n1999 does not have a driver. VDB-1002
WARNING - synthesis: net n2000 does not have a driver. VDB-1002
WARNING - synthesis: net n2001 does not have a driver. VDB-1002
WARNING - synthesis: net n2002 does not have a driver. VDB-1002
WARNING - synthesis: net n2003 does not have a driver. VDB-1002
WARNING - synthesis: net n2004 does not have a driver. VDB-1002
WARNING - synthesis: net n2005 does not have a driver. VDB-1002
WARNING - synthesis: net n2006 does not have a driver. VDB-1002
WARNING - synthesis: net n2007 does not have a driver. VDB-1002
WARNING - synthesis: net n2008 does not have a driver. VDB-1002
WARNING - synthesis: net n2009 does not have a driver. VDB-1002
WARNING - synthesis: net n2010 does not have a driver. VDB-1002
WARNING - synthesis: net n2011 does not have a driver. VDB-1002
WARNING - synthesis: net n2012 does not have a driver. VDB-1002
WARNING - synthesis: net n2013 does not have a driver. VDB-1002
WARNING - synthesis: net n2014 does not have a driver. VDB-1002
WARNING - synthesis: net n2015 does not have a driver. VDB-1002
WARNING - synthesis: net n2016 does not have a driver. VDB-1002
WARNING - synthesis: net n2017 does not have a driver. VDB-1002
WARNING - synthesis: net n2018 does not have a driver. VDB-1002
WARNING - synthesis: net n2019 does not have a driver. VDB-1002
WARNING - synthesis: net n2020 does not have a driver. VDB-1002
WARNING - synthesis: net n2021 does not have a driver. VDB-1002
WARNING - synthesis: net n2022 does not have a driver. VDB-1002
WARNING - synthesis: net n2023 does not have a driver. VDB-1002
WARNING - synthesis: net n2024 does not have a driver. VDB-1002
WARNING - synthesis: net n2025 does not have a driver. VDB-1002
WARNING - synthesis: net n2026 does not have a driver. VDB-1002
WARNING - synthesis: net n2027 does not have a driver. VDB-1002
WARNING - synthesis: net n2028 does not have a driver. VDB-1002
WARNING - synthesis: net n2029 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1965 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1966 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1967 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1968 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1969 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1970 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1971 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1972 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1973 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1974 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1975 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1976 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1977 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1978 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1979 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1980 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1981 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1982 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1983 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1984 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1985 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1986 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1987 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1988 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1989 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1990 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1991 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1992 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1993 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1994 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1995 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1996 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1997 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1998 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1999 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2000 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2001 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2002 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2003 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2004 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2005 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2006 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2007 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2008 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2009 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2010 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2011 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2012 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2013 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2014 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2015 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2016 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2017 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2018 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2019 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2020 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2021 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2022 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2023 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2024 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2025 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2026 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2027 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2028 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2029 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1965. Patching with GND.
######## Missing driver on net \c0/n1966. Patching with GND.
######## Missing driver on net \c0/n1967. Patching with GND.
######## Missing driver on net \c0/n1968. Patching with GND.
######## Missing driver on net \c0/n1969. Patching with GND.
######## Missing driver on net \c0/n1970. Patching with GND.
######## Missing driver on net \c0/n1971. Patching with GND.
######## Missing driver on net \c0/n1972. Patching with GND.
######## Missing driver on net \c0/n1973. Patching with GND.
######## Missing driver on net \c0/n1974. Patching with GND.
######## Missing driver on net \c0/n1975. Patching with GND.
######## Missing driver on net \c0/n1976. Patching with GND.
######## Missing driver on net \c0/n1977. Patching with GND.
######## Missing driver on net \c0/n1978. Patching with GND.
######## Missing driver on net \c0/n1979. Patching with GND.
######## Missing driver on net \c0/n1980. Patching with GND.
######## Missing driver on net \c0/n1981. Patching with GND.
######## Missing driver on net \c0/n1982. Patching with GND.
######## Missing driver on net \c0/n1983. Patching with GND.
######## Missing driver on net \c0/n1984. Patching with GND.
######## Missing driver on net \c0/n1985. Patching with GND.
######## Missing driver on net \c0/n1986. Patching with GND.
######## Missing driver on net \c0/n1987. Patching with GND.
######## Missing driver on net \c0/n1988. Patching with GND.
######## Missing driver on net \c0/n1989. Patching with GND.
######## Missing driver on net \c0/n1990. Patching with GND.
######## Missing driver on net \c0/n1991. Patching with GND.
######## Missing driver on net \c0/n1992. Patching with GND.
######## Missing driver on net \c0/n1993. Patching with GND.
######## Missing driver on net \c0/n1994. Patching with GND.
######## Missing driver on net \c0/n1995. Patching with GND.
######## Missing driver on net \c0/n1996. Patching with GND.
######## Missing driver on net \c0/n1997. Patching with GND.
######## Missing driver on net \c0/n1998. Patching with GND.
######## Missing driver on net \c0/n1999. Patching with GND.
######## Missing driver on net \c0/n2000. Patching with GND.
######## Missing driver on net \c0/n2001. Patching with GND.
######## Missing driver on net \c0/n2002. Patching with GND.
######## Missing driver on net \c0/n2003. Patching with GND.
######## Missing driver on net \c0/n2004. Patching with GND.
######## Missing driver on net \c0/n2005. Patching with GND.
######## Missing driver on net \c0/n2006. Patching with GND.
######## Missing driver on net \c0/n2007. Patching with GND.
######## Missing driver on net \c0/n2008. Patching with GND.
######## Missing driver on net \c0/n2009. Patching with GND.
######## Missing driver on net \c0/n2010. Patching with GND.
######## Missing driver on net \c0/n2011. Patching with GND.
######## Missing driver on net \c0/n2012. Patching with GND.
######## Missing driver on net \c0/n2013. Patching with GND.
######## Missing driver on net \c0/n2014. Patching with GND.
######## Missing driver on net \c0/n2015. Patching with GND.
######## Missing driver on net \c0/n2016. Patching with GND.
######## Missing driver on net \c0/n2017. Patching with GND.
######## Missing driver on net \c0/n2018. Patching with GND.
######## Missing driver on net \c0/n2019. Patching with GND.
######## Missing driver on net \c0/n2020. Patching with GND.
######## Missing driver on net \c0/n2021. Patching with GND.
######## Missing driver on net \c0/n2022. Patching with GND.
######## Missing driver on net \c0/n2023. Patching with GND.
######## Missing driver on net \c0/n2024. Patching with GND.
######## Missing driver on net \c0/n2025. Patching with GND.
######## Missing driver on net \c0/n2026. Patching with GND.
######## Missing driver on net \c0/n2027. Patching with GND.
######## Missing driver on net \c0/n2028. Patching with GND.
######## Missing driver on net \c0/n2029. Patching with GND.



WARNING - synthesis: coms.v(200): Register \c0/FRAME_MATCHER.wait_for_transmission_611 is stuck at Zero. VDB-5013
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: coms.v(192): Register \c0/byte_transmit_counter2_334_335__i1 is stuck at Zero. VDB-5013
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 243 of 7680 (3 % )
SB_CARRY => 72
SB_DFF => 222
SB_DFFE => 14
SB_DFFESR => 7
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 394
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 243
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n1753, loads : 63
  Net : c0/byte_transmit_counter_0, loads : 27
  Net : c0/byte_transmit_counter_1, loads : 23
  Net : c0/tx2/r_SM_Main_2, loads : 17
  Net : c0/tx/r_SM_Main_2, loads : 16
  Net : c0/byte_transmit_counter_2, loads : 14
  Net : c0/tx2/r_SM_Main_1, loads : 12
  Net : c0/tx/r_SM_Main_1, loads : 11
  Net : c0/rx/r_SM_Main_1, loads : 11
  Net : c0/tx/r_SM_Main_0, loads : 9
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 159.906  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.788  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 0 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	394
    Number of DFFs      	:	243
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	50
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	51
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	445
    Number of DFFs      	:	243
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	194
        LUT, DFF and CARRY	:	49
    Combinational LogicCells
        Only LUT         	:	179
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	445/7680
    PLBs                        :	61/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 30.7 (sec)

Final Design Statistics
    Number of LUTs      	:	445
    Number of DFFs      	:	243
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	445/7680
    PLBs                        :	99/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 119.89 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 977
used logic cells: 445
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 977
used logic cells: 445
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 553 
I1212: Iteration  1 :    57 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           329356K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 23:44:58 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(121): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(124): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(145): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(197): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1973 does not have a driver. VDB-1002
WARNING - synthesis: net n1974 does not have a driver. VDB-1002
WARNING - synthesis: net n1975 does not have a driver. VDB-1002
WARNING - synthesis: net n1976 does not have a driver. VDB-1002
WARNING - synthesis: net n1977 does not have a driver. VDB-1002
WARNING - synthesis: net n1978 does not have a driver. VDB-1002
WARNING - synthesis: net n1979 does not have a driver. VDB-1002
WARNING - synthesis: net n1980 does not have a driver. VDB-1002
WARNING - synthesis: net n1981 does not have a driver. VDB-1002
WARNING - synthesis: net n1982 does not have a driver. VDB-1002
WARNING - synthesis: net n1983 does not have a driver. VDB-1002
WARNING - synthesis: net n1984 does not have a driver. VDB-1002
WARNING - synthesis: net n1985 does not have a driver. VDB-1002
WARNING - synthesis: net n1986 does not have a driver. VDB-1002
WARNING - synthesis: net n1987 does not have a driver. VDB-1002
WARNING - synthesis: net n1988 does not have a driver. VDB-1002
WARNING - synthesis: net n1989 does not have a driver. VDB-1002
WARNING - synthesis: net n1990 does not have a driver. VDB-1002
WARNING - synthesis: net n1991 does not have a driver. VDB-1002
WARNING - synthesis: net n1992 does not have a driver. VDB-1002
WARNING - synthesis: net n1993 does not have a driver. VDB-1002
WARNING - synthesis: net n1994 does not have a driver. VDB-1002
WARNING - synthesis: net n1995 does not have a driver. VDB-1002
WARNING - synthesis: net n1996 does not have a driver. VDB-1002
WARNING - synthesis: net n1997 does not have a driver. VDB-1002
WARNING - synthesis: net n1998 does not have a driver. VDB-1002
WARNING - synthesis: net n1999 does not have a driver. VDB-1002
WARNING - synthesis: net n2000 does not have a driver. VDB-1002
WARNING - synthesis: net n2001 does not have a driver. VDB-1002
WARNING - synthesis: net n2002 does not have a driver. VDB-1002
WARNING - synthesis: net n2003 does not have a driver. VDB-1002
WARNING - synthesis: net n2004 does not have a driver. VDB-1002
WARNING - synthesis: net n2005 does not have a driver. VDB-1002
WARNING - synthesis: net n2006 does not have a driver. VDB-1002
WARNING - synthesis: net n2007 does not have a driver. VDB-1002
WARNING - synthesis: net n2008 does not have a driver. VDB-1002
WARNING - synthesis: net n2009 does not have a driver. VDB-1002
WARNING - synthesis: net n2010 does not have a driver. VDB-1002
WARNING - synthesis: net n2011 does not have a driver. VDB-1002
WARNING - synthesis: net n2012 does not have a driver. VDB-1002
WARNING - synthesis: net n2013 does not have a driver. VDB-1002
WARNING - synthesis: net n2014 does not have a driver. VDB-1002
WARNING - synthesis: net n2015 does not have a driver. VDB-1002
WARNING - synthesis: net n2016 does not have a driver. VDB-1002
WARNING - synthesis: net n2017 does not have a driver. VDB-1002
WARNING - synthesis: net n2018 does not have a driver. VDB-1002
WARNING - synthesis: net n2019 does not have a driver. VDB-1002
WARNING - synthesis: net n2020 does not have a driver. VDB-1002
WARNING - synthesis: net n2021 does not have a driver. VDB-1002
WARNING - synthesis: net n2022 does not have a driver. VDB-1002
WARNING - synthesis: net n2023 does not have a driver. VDB-1002
WARNING - synthesis: net n2024 does not have a driver. VDB-1002
WARNING - synthesis: net n2025 does not have a driver. VDB-1002
WARNING - synthesis: net n2026 does not have a driver. VDB-1002
WARNING - synthesis: net n2027 does not have a driver. VDB-1002
WARNING - synthesis: net n2028 does not have a driver. VDB-1002
WARNING - synthesis: net n2029 does not have a driver. VDB-1002
WARNING - synthesis: net n2030 does not have a driver. VDB-1002
WARNING - synthesis: net n2031 does not have a driver. VDB-1002
WARNING - synthesis: net n2032 does not have a driver. VDB-1002
WARNING - synthesis: net n2033 does not have a driver. VDB-1002
WARNING - synthesis: net n2034 does not have a driver. VDB-1002
WARNING - synthesis: net n2035 does not have a driver. VDB-1002
WARNING - synthesis: net n2036 does not have a driver. VDB-1002
WARNING - synthesis: net n2037 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1973 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1974 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1975 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1976 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1977 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1978 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1979 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1980 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1981 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1982 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1983 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1984 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1985 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1986 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1987 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1988 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1989 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1990 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1991 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1992 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1993 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1994 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1995 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1996 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1997 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1998 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1999 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2000 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2001 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2002 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2003 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2004 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2005 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2006 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2007 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2008 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2009 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2010 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2011 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2012 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2013 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2014 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2015 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2016 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2017 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2018 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2019 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2020 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2021 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2022 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2023 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2024 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2025 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2026 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2027 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2028 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2029 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2030 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2031 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2032 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2033 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2034 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2035 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2036 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2037 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1973. Patching with GND.
######## Missing driver on net \c0/n1974. Patching with GND.
######## Missing driver on net \c0/n1975. Patching with GND.
######## Missing driver on net \c0/n1976. Patching with GND.
######## Missing driver on net \c0/n1977. Patching with GND.
######## Missing driver on net \c0/n1978. Patching with GND.
######## Missing driver on net \c0/n1979. Patching with GND.
######## Missing driver on net \c0/n1980. Patching with GND.
######## Missing driver on net \c0/n1981. Patching with GND.
######## Missing driver on net \c0/n1982. Patching with GND.
######## Missing driver on net \c0/n1983. Patching with GND.
######## Missing driver on net \c0/n1984. Patching with GND.
######## Missing driver on net \c0/n1985. Patching with GND.
######## Missing driver on net \c0/n1986. Patching with GND.
######## Missing driver on net \c0/n1987. Patching with GND.
######## Missing driver on net \c0/n1988. Patching with GND.
######## Missing driver on net \c0/n1989. Patching with GND.
######## Missing driver on net \c0/n1990. Patching with GND.
######## Missing driver on net \c0/n1991. Patching with GND.
######## Missing driver on net \c0/n1992. Patching with GND.
######## Missing driver on net \c0/n1993. Patching with GND.
######## Missing driver on net \c0/n1994. Patching with GND.
######## Missing driver on net \c0/n1995. Patching with GND.
######## Missing driver on net \c0/n1996. Patching with GND.
######## Missing driver on net \c0/n1997. Patching with GND.
######## Missing driver on net \c0/n1998. Patching with GND.
######## Missing driver on net \c0/n1999. Patching with GND.
######## Missing driver on net \c0/n2000. Patching with GND.
######## Missing driver on net \c0/n2001. Patching with GND.
######## Missing driver on net \c0/n2002. Patching with GND.
######## Missing driver on net \c0/n2003. Patching with GND.
######## Missing driver on net \c0/n2004. Patching with GND.
######## Missing driver on net \c0/n2005. Patching with GND.
######## Missing driver on net \c0/n2006. Patching with GND.
######## Missing driver on net \c0/n2007. Patching with GND.
######## Missing driver on net \c0/n2008. Patching with GND.
######## Missing driver on net \c0/n2009. Patching with GND.
######## Missing driver on net \c0/n2010. Patching with GND.
######## Missing driver on net \c0/n2011. Patching with GND.
######## Missing driver on net \c0/n2012. Patching with GND.
######## Missing driver on net \c0/n2013. Patching with GND.
######## Missing driver on net \c0/n2014. Patching with GND.
######## Missing driver on net \c0/n2015. Patching with GND.
######## Missing driver on net \c0/n2016. Patching with GND.
######## Missing driver on net \c0/n2017. Patching with GND.
######## Missing driver on net \c0/n2018. Patching with GND.
######## Missing driver on net \c0/n2019. Patching with GND.
######## Missing driver on net \c0/n2020. Patching with GND.
######## Missing driver on net \c0/n2021. Patching with GND.
######## Missing driver on net \c0/n2022. Patching with GND.
######## Missing driver on net \c0/n2023. Patching with GND.
######## Missing driver on net \c0/n2024. Patching with GND.
######## Missing driver on net \c0/n2025. Patching with GND.
######## Missing driver on net \c0/n2026. Patching with GND.
######## Missing driver on net \c0/n2027. Patching with GND.
######## Missing driver on net \c0/n2028. Patching with GND.
######## Missing driver on net \c0/n2029. Patching with GND.
######## Missing driver on net \c0/n2030. Patching with GND.
######## Missing driver on net \c0/n2031. Patching with GND.
######## Missing driver on net \c0/n2032. Patching with GND.
######## Missing driver on net \c0/n2033. Patching with GND.
######## Missing driver on net \c0/n2034. Patching with GND.
######## Missing driver on net \c0/n2035. Patching with GND.
######## Missing driver on net \c0/n2036. Patching with GND.
######## Missing driver on net \c0/n2037. Patching with GND.



WARNING - synthesis: coms.v(205): Register \c0/FRAME_MATCHER.wait_for_transmission_618 is stuck at Zero. VDB-5013
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: coms.v(197): Register \c0/byte_transmit_counter2_334_335__i1 is stuck at Zero. VDB-5013
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 244 of 7680 (3 % )
SB_CARRY => 72
SB_DFF => 222
SB_DFFE => 14
SB_DFFESR => 7
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 405
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 244
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n1736, loads : 63
  Net : c0/byte_transmit_counter_0, loads : 29
  Net : c0/tx/r_SM_Main_2, loads : 26
  Net : c0/byte_transmit_counter_1, loads : 20
  Net : c0/tx2/r_SM_Main_2, loads : 16
  Net : c0/byte_transmit_counter_2, loads : 15
  Net : c0/tx/r_SM_Main_1, loads : 14
  Net : c0/rx/r_SM_Main_1, loads : 13
  Net : c0/rx/r_SM_Main_2, loads : 10
  Net : c0/rx/r_SM_Main_0, loads : 10
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 160.055  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.818  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 0 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	405
    Number of DFFs      	:	244
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	50
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	50
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	455
    Number of DFFs      	:	244
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	195
        LUT, DFF and CARRY	:	49
    Combinational LogicCells
        Only LUT         	:	188
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	455/7680
    PLBs                        :	61/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 32.3 (sec)

Final Design Statistics
    Number of LUTs      	:	455
    Number of DFFs      	:	244
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	455/7680
    PLBs                        :	101/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 110.70 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 33.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 901
used logic cells: 455
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 901
used logic cells: 455
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 565 
I1212: Iteration  1 :    62 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           329496K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 23:48:00 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(121): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(124): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(145): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(197): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1973 does not have a driver. VDB-1002
WARNING - synthesis: net n1974 does not have a driver. VDB-1002
WARNING - synthesis: net n1975 does not have a driver. VDB-1002
WARNING - synthesis: net n1976 does not have a driver. VDB-1002
WARNING - synthesis: net n1977 does not have a driver. VDB-1002
WARNING - synthesis: net n1978 does not have a driver. VDB-1002
WARNING - synthesis: net n1979 does not have a driver. VDB-1002
WARNING - synthesis: net n1980 does not have a driver. VDB-1002
WARNING - synthesis: net n1981 does not have a driver. VDB-1002
WARNING - synthesis: net n1982 does not have a driver. VDB-1002
WARNING - synthesis: net n1983 does not have a driver. VDB-1002
WARNING - synthesis: net n1984 does not have a driver. VDB-1002
WARNING - synthesis: net n1985 does not have a driver. VDB-1002
WARNING - synthesis: net n1986 does not have a driver. VDB-1002
WARNING - synthesis: net n1987 does not have a driver. VDB-1002
WARNING - synthesis: net n1988 does not have a driver. VDB-1002
WARNING - synthesis: net n1989 does not have a driver. VDB-1002
WARNING - synthesis: net n1990 does not have a driver. VDB-1002
WARNING - synthesis: net n1991 does not have a driver. VDB-1002
WARNING - synthesis: net n1992 does not have a driver. VDB-1002
WARNING - synthesis: net n1993 does not have a driver. VDB-1002
WARNING - synthesis: net n1994 does not have a driver. VDB-1002
WARNING - synthesis: net n1995 does not have a driver. VDB-1002
WARNING - synthesis: net n1996 does not have a driver. VDB-1002
WARNING - synthesis: net n1997 does not have a driver. VDB-1002
WARNING - synthesis: net n1998 does not have a driver. VDB-1002
WARNING - synthesis: net n1999 does not have a driver. VDB-1002
WARNING - synthesis: net n2000 does not have a driver. VDB-1002
WARNING - synthesis: net n2001 does not have a driver. VDB-1002
WARNING - synthesis: net n2002 does not have a driver. VDB-1002
WARNING - synthesis: net n2003 does not have a driver. VDB-1002
WARNING - synthesis: net n2004 does not have a driver. VDB-1002
WARNING - synthesis: net n2005 does not have a driver. VDB-1002
WARNING - synthesis: net n2006 does not have a driver. VDB-1002
WARNING - synthesis: net n2007 does not have a driver. VDB-1002
WARNING - synthesis: net n2008 does not have a driver. VDB-1002
WARNING - synthesis: net n2009 does not have a driver. VDB-1002
WARNING - synthesis: net n2010 does not have a driver. VDB-1002
WARNING - synthesis: net n2011 does not have a driver. VDB-1002
WARNING - synthesis: net n2012 does not have a driver. VDB-1002
WARNING - synthesis: net n2013 does not have a driver. VDB-1002
WARNING - synthesis: net n2014 does not have a driver. VDB-1002
WARNING - synthesis: net n2015 does not have a driver. VDB-1002
WARNING - synthesis: net n2016 does not have a driver. VDB-1002
WARNING - synthesis: net n2017 does not have a driver. VDB-1002
WARNING - synthesis: net n2018 does not have a driver. VDB-1002
WARNING - synthesis: net n2019 does not have a driver. VDB-1002
WARNING - synthesis: net n2020 does not have a driver. VDB-1002
WARNING - synthesis: net n2021 does not have a driver. VDB-1002
WARNING - synthesis: net n2022 does not have a driver. VDB-1002
WARNING - synthesis: net n2023 does not have a driver. VDB-1002
WARNING - synthesis: net n2024 does not have a driver. VDB-1002
WARNING - synthesis: net n2025 does not have a driver. VDB-1002
WARNING - synthesis: net n2026 does not have a driver. VDB-1002
WARNING - synthesis: net n2027 does not have a driver. VDB-1002
WARNING - synthesis: net n2028 does not have a driver. VDB-1002
WARNING - synthesis: net n2029 does not have a driver. VDB-1002
WARNING - synthesis: net n2030 does not have a driver. VDB-1002
WARNING - synthesis: net n2031 does not have a driver. VDB-1002
WARNING - synthesis: net n2032 does not have a driver. VDB-1002
WARNING - synthesis: net n2033 does not have a driver. VDB-1002
WARNING - synthesis: net n2034 does not have a driver. VDB-1002
WARNING - synthesis: net n2035 does not have a driver. VDB-1002
WARNING - synthesis: net n2036 does not have a driver. VDB-1002
WARNING - synthesis: net n2037 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1973 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1974 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1975 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1976 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1977 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1978 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1979 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1980 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1981 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1982 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1983 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1984 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1985 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1986 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1987 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1988 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1989 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1990 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1991 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1992 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1993 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1994 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1995 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1996 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1997 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1998 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1999 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2000 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2001 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2002 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2003 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2004 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2005 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2006 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2007 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2008 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2009 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2010 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2011 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2012 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2013 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2014 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2015 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2016 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2017 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2018 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2019 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2020 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2021 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2022 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2023 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2024 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2025 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2026 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2027 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2028 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2029 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2030 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2031 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2032 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2033 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2034 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2035 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2036 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2037 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1973. Patching with GND.
######## Missing driver on net \c0/n1974. Patching with GND.
######## Missing driver on net \c0/n1975. Patching with GND.
######## Missing driver on net \c0/n1976. Patching with GND.
######## Missing driver on net \c0/n1977. Patching with GND.
######## Missing driver on net \c0/n1978. Patching with GND.
######## Missing driver on net \c0/n1979. Patching with GND.
######## Missing driver on net \c0/n1980. Patching with GND.
######## Missing driver on net \c0/n1981. Patching with GND.
######## Missing driver on net \c0/n1982. Patching with GND.
######## Missing driver on net \c0/n1983. Patching with GND.
######## Missing driver on net \c0/n1984. Patching with GND.
######## Missing driver on net \c0/n1985. Patching with GND.
######## Missing driver on net \c0/n1986. Patching with GND.
######## Missing driver on net \c0/n1987. Patching with GND.
######## Missing driver on net \c0/n1988. Patching with GND.
######## Missing driver on net \c0/n1989. Patching with GND.
######## Missing driver on net \c0/n1990. Patching with GND.
######## Missing driver on net \c0/n1991. Patching with GND.
######## Missing driver on net \c0/n1992. Patching with GND.
######## Missing driver on net \c0/n1993. Patching with GND.
######## Missing driver on net \c0/n1994. Patching with GND.
######## Missing driver on net \c0/n1995. Patching with GND.
######## Missing driver on net \c0/n1996. Patching with GND.
######## Missing driver on net \c0/n1997. Patching with GND.
######## Missing driver on net \c0/n1998. Patching with GND.
######## Missing driver on net \c0/n1999. Patching with GND.
######## Missing driver on net \c0/n2000. Patching with GND.
######## Missing driver on net \c0/n2001. Patching with GND.
######## Missing driver on net \c0/n2002. Patching with GND.
######## Missing driver on net \c0/n2003. Patching with GND.
######## Missing driver on net \c0/n2004. Patching with GND.
######## Missing driver on net \c0/n2005. Patching with GND.
######## Missing driver on net \c0/n2006. Patching with GND.
######## Missing driver on net \c0/n2007. Patching with GND.
######## Missing driver on net \c0/n2008. Patching with GND.
######## Missing driver on net \c0/n2009. Patching with GND.
######## Missing driver on net \c0/n2010. Patching with GND.
######## Missing driver on net \c0/n2011. Patching with GND.
######## Missing driver on net \c0/n2012. Patching with GND.
######## Missing driver on net \c0/n2013. Patching with GND.
######## Missing driver on net \c0/n2014. Patching with GND.
######## Missing driver on net \c0/n2015. Patching with GND.
######## Missing driver on net \c0/n2016. Patching with GND.
######## Missing driver on net \c0/n2017. Patching with GND.
######## Missing driver on net \c0/n2018. Patching with GND.
######## Missing driver on net \c0/n2019. Patching with GND.
######## Missing driver on net \c0/n2020. Patching with GND.
######## Missing driver on net \c0/n2021. Patching with GND.
######## Missing driver on net \c0/n2022. Patching with GND.
######## Missing driver on net \c0/n2023. Patching with GND.
######## Missing driver on net \c0/n2024. Patching with GND.
######## Missing driver on net \c0/n2025. Patching with GND.
######## Missing driver on net \c0/n2026. Patching with GND.
######## Missing driver on net \c0/n2027. Patching with GND.
######## Missing driver on net \c0/n2028. Patching with GND.
######## Missing driver on net \c0/n2029. Patching with GND.
######## Missing driver on net \c0/n2030. Patching with GND.
######## Missing driver on net \c0/n2031. Patching with GND.
######## Missing driver on net \c0/n2032. Patching with GND.
######## Missing driver on net \c0/n2033. Patching with GND.
######## Missing driver on net \c0/n2034. Patching with GND.
######## Missing driver on net \c0/n2035. Patching with GND.
######## Missing driver on net \c0/n2036. Patching with GND.
######## Missing driver on net \c0/n2037. Patching with GND.



WARNING - synthesis: coms.v(205): Register \c0/FRAME_MATCHER.wait_for_transmission_618 is stuck at Zero. VDB-5013
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: coms.v(197): Register \c0/byte_transmit_counter2_341_342__i1 is stuck at Zero. VDB-5013
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 244 of 7680 (3 % )
SB_CARRY => 72
SB_DFF => 224
SB_DFFE => 15
SB_DFFESR => 4
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 392
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 244
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n1669, loads : 63
  Net : c0/byte_transmit_counter_1, loads : 29
  Net : c0/tx/r_SM_Main_2, loads : 26
  Net : c0/byte_transmit_counter_0, loads : 23
  Net : c0/tx2/r_SM_Main_2, loads : 16
  Net : c0/tx2/r_SM_Main_1, loads : 12
  Net : c0/byte_transmit_counter_2, loads : 12
  Net : c0/tx/r_SM_Main_1, loads : 11
  Net : c0/rx/r_SM_Main_1, loads : 11
  Net : c0/n2253, loads : 9
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 159.953  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.823  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 0 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	392
    Number of DFFs      	:	244
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	50
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	50
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	442
    Number of DFFs      	:	244
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	195
        LUT, DFF and CARRY	:	49
    Combinational LogicCells
        Only LUT         	:	175
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	442/7680
    PLBs                        :	60/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 28.9 (sec)

Final Design Statistics
    Number of LUTs      	:	442
    Number of DFFs      	:	244
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	442/7680
    PLBs                        :	96/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 119.41 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 30.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 946
used logic cells: 442
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 946
used logic cells: 442
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 550 
I1212: Iteration  1 :    66 unrouted : 1 seconds
I1212: Iteration  2 :    10 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           329376K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 23:48:51 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(121): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(124): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(145): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(197): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1973 does not have a driver. VDB-1002
WARNING - synthesis: net n1974 does not have a driver. VDB-1002
WARNING - synthesis: net n1975 does not have a driver. VDB-1002
WARNING - synthesis: net n1976 does not have a driver. VDB-1002
WARNING - synthesis: net n1977 does not have a driver. VDB-1002
WARNING - synthesis: net n1978 does not have a driver. VDB-1002
WARNING - synthesis: net n1979 does not have a driver. VDB-1002
WARNING - synthesis: net n1980 does not have a driver. VDB-1002
WARNING - synthesis: net n1981 does not have a driver. VDB-1002
WARNING - synthesis: net n1982 does not have a driver. VDB-1002
WARNING - synthesis: net n1983 does not have a driver. VDB-1002
WARNING - synthesis: net n1984 does not have a driver. VDB-1002
WARNING - synthesis: net n1985 does not have a driver. VDB-1002
WARNING - synthesis: net n1986 does not have a driver. VDB-1002
WARNING - synthesis: net n1987 does not have a driver. VDB-1002
WARNING - synthesis: net n1988 does not have a driver. VDB-1002
WARNING - synthesis: net n1989 does not have a driver. VDB-1002
WARNING - synthesis: net n1990 does not have a driver. VDB-1002
WARNING - synthesis: net n1991 does not have a driver. VDB-1002
WARNING - synthesis: net n1992 does not have a driver. VDB-1002
WARNING - synthesis: net n1993 does not have a driver. VDB-1002
WARNING - synthesis: net n1994 does not have a driver. VDB-1002
WARNING - synthesis: net n1995 does not have a driver. VDB-1002
WARNING - synthesis: net n1996 does not have a driver. VDB-1002
WARNING - synthesis: net n1997 does not have a driver. VDB-1002
WARNING - synthesis: net n1998 does not have a driver. VDB-1002
WARNING - synthesis: net n1999 does not have a driver. VDB-1002
WARNING - synthesis: net n2000 does not have a driver. VDB-1002
WARNING - synthesis: net n2001 does not have a driver. VDB-1002
WARNING - synthesis: net n2002 does not have a driver. VDB-1002
WARNING - synthesis: net n2003 does not have a driver. VDB-1002
WARNING - synthesis: net n2004 does not have a driver. VDB-1002
WARNING - synthesis: net n2005 does not have a driver. VDB-1002
WARNING - synthesis: net n2006 does not have a driver. VDB-1002
WARNING - synthesis: net n2007 does not have a driver. VDB-1002
WARNING - synthesis: net n2008 does not have a driver. VDB-1002
WARNING - synthesis: net n2009 does not have a driver. VDB-1002
WARNING - synthesis: net n2010 does not have a driver. VDB-1002
WARNING - synthesis: net n2011 does not have a driver. VDB-1002
WARNING - synthesis: net n2012 does not have a driver. VDB-1002
WARNING - synthesis: net n2013 does not have a driver. VDB-1002
WARNING - synthesis: net n2014 does not have a driver. VDB-1002
WARNING - synthesis: net n2015 does not have a driver. VDB-1002
WARNING - synthesis: net n2016 does not have a driver. VDB-1002
WARNING - synthesis: net n2017 does not have a driver. VDB-1002
WARNING - synthesis: net n2018 does not have a driver. VDB-1002
WARNING - synthesis: net n2019 does not have a driver. VDB-1002
WARNING - synthesis: net n2020 does not have a driver. VDB-1002
WARNING - synthesis: net n2021 does not have a driver. VDB-1002
WARNING - synthesis: net n2022 does not have a driver. VDB-1002
WARNING - synthesis: net n2023 does not have a driver. VDB-1002
WARNING - synthesis: net n2024 does not have a driver. VDB-1002
WARNING - synthesis: net n2025 does not have a driver. VDB-1002
WARNING - synthesis: net n2026 does not have a driver. VDB-1002
WARNING - synthesis: net n2027 does not have a driver. VDB-1002
WARNING - synthesis: net n2028 does not have a driver. VDB-1002
WARNING - synthesis: net n2029 does not have a driver. VDB-1002
WARNING - synthesis: net n2030 does not have a driver. VDB-1002
WARNING - synthesis: net n2031 does not have a driver. VDB-1002
WARNING - synthesis: net n2032 does not have a driver. VDB-1002
WARNING - synthesis: net n2033 does not have a driver. VDB-1002
WARNING - synthesis: net n2034 does not have a driver. VDB-1002
WARNING - synthesis: net n2035 does not have a driver. VDB-1002
WARNING - synthesis: net n2036 does not have a driver. VDB-1002
WARNING - synthesis: net n2037 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1973 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1974 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1975 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1976 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1977 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1978 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1979 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1980 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1981 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1982 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1983 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1984 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1985 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1986 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1987 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1988 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1989 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1990 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1991 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1992 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1993 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1994 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1995 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1996 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1997 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1998 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1999 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2000 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2001 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2002 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2003 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2004 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2005 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2006 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2007 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2008 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2009 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2010 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2011 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2012 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2013 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2014 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2015 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2016 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2017 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2018 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2019 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2020 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2021 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2022 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2023 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2024 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2025 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2026 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2027 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2028 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2029 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2030 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2031 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2032 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2033 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2034 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2035 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2036 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2037 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1973. Patching with GND.
######## Missing driver on net \c0/n1974. Patching with GND.
######## Missing driver on net \c0/n1975. Patching with GND.
######## Missing driver on net \c0/n1976. Patching with GND.
######## Missing driver on net \c0/n1977. Patching with GND.
######## Missing driver on net \c0/n1978. Patching with GND.
######## Missing driver on net \c0/n1979. Patching with GND.
######## Missing driver on net \c0/n1980. Patching with GND.
######## Missing driver on net \c0/n1981. Patching with GND.
######## Missing driver on net \c0/n1982. Patching with GND.
######## Missing driver on net \c0/n1983. Patching with GND.
######## Missing driver on net \c0/n1984. Patching with GND.
######## Missing driver on net \c0/n1985. Patching with GND.
######## Missing driver on net \c0/n1986. Patching with GND.
######## Missing driver on net \c0/n1987. Patching with GND.
######## Missing driver on net \c0/n1988. Patching with GND.
######## Missing driver on net \c0/n1989. Patching with GND.
######## Missing driver on net \c0/n1990. Patching with GND.
######## Missing driver on net \c0/n1991. Patching with GND.
######## Missing driver on net \c0/n1992. Patching with GND.
######## Missing driver on net \c0/n1993. Patching with GND.
######## Missing driver on net \c0/n1994. Patching with GND.
######## Missing driver on net \c0/n1995. Patching with GND.
######## Missing driver on net \c0/n1996. Patching with GND.
######## Missing driver on net \c0/n1997. Patching with GND.
######## Missing driver on net \c0/n1998. Patching with GND.
######## Missing driver on net \c0/n1999. Patching with GND.
######## Missing driver on net \c0/n2000. Patching with GND.
######## Missing driver on net \c0/n2001. Patching with GND.
######## Missing driver on net \c0/n2002. Patching with GND.
######## Missing driver on net \c0/n2003. Patching with GND.
######## Missing driver on net \c0/n2004. Patching with GND.
######## Missing driver on net \c0/n2005. Patching with GND.
######## Missing driver on net \c0/n2006. Patching with GND.
######## Missing driver on net \c0/n2007. Patching with GND.
######## Missing driver on net \c0/n2008. Patching with GND.
######## Missing driver on net \c0/n2009. Patching with GND.
######## Missing driver on net \c0/n2010. Patching with GND.
######## Missing driver on net \c0/n2011. Patching with GND.
######## Missing driver on net \c0/n2012. Patching with GND.
######## Missing driver on net \c0/n2013. Patching with GND.
######## Missing driver on net \c0/n2014. Patching with GND.
######## Missing driver on net \c0/n2015. Patching with GND.
######## Missing driver on net \c0/n2016. Patching with GND.
######## Missing driver on net \c0/n2017. Patching with GND.
######## Missing driver on net \c0/n2018. Patching with GND.
######## Missing driver on net \c0/n2019. Patching with GND.
######## Missing driver on net \c0/n2020. Patching with GND.
######## Missing driver on net \c0/n2021. Patching with GND.
######## Missing driver on net \c0/n2022. Patching with GND.
######## Missing driver on net \c0/n2023. Patching with GND.
######## Missing driver on net \c0/n2024. Patching with GND.
######## Missing driver on net \c0/n2025. Patching with GND.
######## Missing driver on net \c0/n2026. Patching with GND.
######## Missing driver on net \c0/n2027. Patching with GND.
######## Missing driver on net \c0/n2028. Patching with GND.
######## Missing driver on net \c0/n2029. Patching with GND.
######## Missing driver on net \c0/n2030. Patching with GND.
######## Missing driver on net \c0/n2031. Patching with GND.
######## Missing driver on net \c0/n2032. Patching with GND.
######## Missing driver on net \c0/n2033. Patching with GND.
######## Missing driver on net \c0/n2034. Patching with GND.
######## Missing driver on net \c0/n2035. Patching with GND.
######## Missing driver on net \c0/n2036. Patching with GND.
######## Missing driver on net \c0/n2037. Patching with GND.



WARNING - synthesis: coms.v(205): Register \c0/FRAME_MATCHER.wait_for_transmission_618 is stuck at Zero. VDB-5013
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: coms.v(197): Register \c0/byte_transmit_counter2_334_335__i1 is stuck at Zero. VDB-5013
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 244 of 7680 (3 % )
SB_CARRY => 72
SB_DFF => 222
SB_DFFE => 14
SB_DFFESR => 7
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 405
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 244
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n1736, loads : 63
  Net : c0/byte_transmit_counter_0, loads : 29
  Net : c0/tx/r_SM_Main_2, loads : 26
  Net : c0/byte_transmit_counter_1, loads : 20
  Net : c0/tx2/r_SM_Main_2, loads : 16
  Net : c0/byte_transmit_counter_2, loads : 15
  Net : c0/tx/r_SM_Main_1, loads : 14
  Net : c0/rx/r_SM_Main_1, loads : 13
  Net : c0/rx/r_SM_Main_2, loads : 10
  Net : c0/rx/r_SM_Main_0, loads : 10
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 159.965  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.799  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 0 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	405
    Number of DFFs      	:	244
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	50
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	50
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	455
    Number of DFFs      	:	244
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	195
        LUT, DFF and CARRY	:	49
    Combinational LogicCells
        Only LUT         	:	188
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	455/7680
    PLBs                        :	61/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 32.4 (sec)

Final Design Statistics
    Number of LUTs      	:	455
    Number of DFFs      	:	244
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	455/7680
    PLBs                        :	101/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 110.70 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 33.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 901
used logic cells: 455
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 901
used logic cells: 455
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 565 
I1212: Iteration  1 :    62 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
 total           329496K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 23:50:52 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(121): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(124): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(141): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(193): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1970 does not have a driver. VDB-1002
WARNING - synthesis: net n1971 does not have a driver. VDB-1002
WARNING - synthesis: net n1972 does not have a driver. VDB-1002
WARNING - synthesis: net n1973 does not have a driver. VDB-1002
WARNING - synthesis: net n1974 does not have a driver. VDB-1002
WARNING - synthesis: net n1975 does not have a driver. VDB-1002
WARNING - synthesis: net n1976 does not have a driver. VDB-1002
WARNING - synthesis: net n1977 does not have a driver. VDB-1002
WARNING - synthesis: net n1978 does not have a driver. VDB-1002
WARNING - synthesis: net n1979 does not have a driver. VDB-1002
WARNING - synthesis: net n1980 does not have a driver. VDB-1002
WARNING - synthesis: net n1981 does not have a driver. VDB-1002
WARNING - synthesis: net n1982 does not have a driver. VDB-1002
WARNING - synthesis: net n1983 does not have a driver. VDB-1002
WARNING - synthesis: net n1984 does not have a driver. VDB-1002
WARNING - synthesis: net n1985 does not have a driver. VDB-1002
WARNING - synthesis: net n1986 does not have a driver. VDB-1002
WARNING - synthesis: net n1987 does not have a driver. VDB-1002
WARNING - synthesis: net n1988 does not have a driver. VDB-1002
WARNING - synthesis: net n1989 does not have a driver. VDB-1002
WARNING - synthesis: net n1990 does not have a driver. VDB-1002
WARNING - synthesis: net n1991 does not have a driver. VDB-1002
WARNING - synthesis: net n1992 does not have a driver. VDB-1002
WARNING - synthesis: net n1993 does not have a driver. VDB-1002
WARNING - synthesis: net n1994 does not have a driver. VDB-1002
WARNING - synthesis: net n1995 does not have a driver. VDB-1002
WARNING - synthesis: net n1996 does not have a driver. VDB-1002
WARNING - synthesis: net n1997 does not have a driver. VDB-1002
WARNING - synthesis: net n1998 does not have a driver. VDB-1002
WARNING - synthesis: net n1999 does not have a driver. VDB-1002
WARNING - synthesis: net n2000 does not have a driver. VDB-1002
WARNING - synthesis: net n2001 does not have a driver. VDB-1002
WARNING - synthesis: net n2002 does not have a driver. VDB-1002
WARNING - synthesis: net n2003 does not have a driver. VDB-1002
WARNING - synthesis: net n2004 does not have a driver. VDB-1002
WARNING - synthesis: net n2005 does not have a driver. VDB-1002
WARNING - synthesis: net n2006 does not have a driver. VDB-1002
WARNING - synthesis: net n2007 does not have a driver. VDB-1002
WARNING - synthesis: net n2008 does not have a driver. VDB-1002
WARNING - synthesis: net n2009 does not have a driver. VDB-1002
WARNING - synthesis: net n2010 does not have a driver. VDB-1002
WARNING - synthesis: net n2011 does not have a driver. VDB-1002
WARNING - synthesis: net n2012 does not have a driver. VDB-1002
WARNING - synthesis: net n2013 does not have a driver. VDB-1002
WARNING - synthesis: net n2014 does not have a driver. VDB-1002
WARNING - synthesis: net n2015 does not have a driver. VDB-1002
WARNING - synthesis: net n2016 does not have a driver. VDB-1002
WARNING - synthesis: net n2017 does not have a driver. VDB-1002
WARNING - synthesis: net n2018 does not have a driver. VDB-1002
WARNING - synthesis: net n2019 does not have a driver. VDB-1002
WARNING - synthesis: net n2020 does not have a driver. VDB-1002
WARNING - synthesis: net n2021 does not have a driver. VDB-1002
WARNING - synthesis: net n2022 does not have a driver. VDB-1002
WARNING - synthesis: net n2023 does not have a driver. VDB-1002
WARNING - synthesis: net n2024 does not have a driver. VDB-1002
WARNING - synthesis: net n2025 does not have a driver. VDB-1002
WARNING - synthesis: net n2026 does not have a driver. VDB-1002
WARNING - synthesis: net n2027 does not have a driver. VDB-1002
WARNING - synthesis: net n2028 does not have a driver. VDB-1002
WARNING - synthesis: net n2029 does not have a driver. VDB-1002
WARNING - synthesis: net n2030 does not have a driver. VDB-1002
WARNING - synthesis: net n2031 does not have a driver. VDB-1002
WARNING - synthesis: net n2032 does not have a driver. VDB-1002
WARNING - synthesis: net n2033 does not have a driver. VDB-1002
WARNING - synthesis: net n2034 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1970 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1971 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1972 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1973 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1974 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1975 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1976 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1977 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1978 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1979 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1980 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1981 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1982 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1983 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1984 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1985 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1986 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1987 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1988 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1989 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1990 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1991 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1992 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1993 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1994 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1995 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1996 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1997 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1998 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1999 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2000 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2001 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2002 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2003 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2004 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2005 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2006 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2007 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2008 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2009 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2010 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2011 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2012 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2013 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2014 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2015 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2016 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2017 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2018 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2019 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2020 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2021 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2022 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2023 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2024 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2025 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2026 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2027 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2028 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2029 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2030 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2031 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2032 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2033 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2034 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1970. Patching with GND.
######## Missing driver on net \c0/n1971. Patching with GND.
######## Missing driver on net \c0/n1972. Patching with GND.
######## Missing driver on net \c0/n1973. Patching with GND.
######## Missing driver on net \c0/n1974. Patching with GND.
######## Missing driver on net \c0/n1975. Patching with GND.
######## Missing driver on net \c0/n1976. Patching with GND.
######## Missing driver on net \c0/n1977. Patching with GND.
######## Missing driver on net \c0/n1978. Patching with GND.
######## Missing driver on net \c0/n1979. Patching with GND.
######## Missing driver on net \c0/n1980. Patching with GND.
######## Missing driver on net \c0/n1981. Patching with GND.
######## Missing driver on net \c0/n1982. Patching with GND.
######## Missing driver on net \c0/n1983. Patching with GND.
######## Missing driver on net \c0/n1984. Patching with GND.
######## Missing driver on net \c0/n1985. Patching with GND.
######## Missing driver on net \c0/n1986. Patching with GND.
######## Missing driver on net \c0/n1987. Patching with GND.
######## Missing driver on net \c0/n1988. Patching with GND.
######## Missing driver on net \c0/n1989. Patching with GND.
######## Missing driver on net \c0/n1990. Patching with GND.
######## Missing driver on net \c0/n1991. Patching with GND.
######## Missing driver on net \c0/n1992. Patching with GND.
######## Missing driver on net \c0/n1993. Patching with GND.
######## Missing driver on net \c0/n1994. Patching with GND.
######## Missing driver on net \c0/n1995. Patching with GND.
######## Missing driver on net \c0/n1996. Patching with GND.
######## Missing driver on net \c0/n1997. Patching with GND.
######## Missing driver on net \c0/n1998. Patching with GND.
######## Missing driver on net \c0/n1999. Patching with GND.
######## Missing driver on net \c0/n2000. Patching with GND.
######## Missing driver on net \c0/n2001. Patching with GND.
######## Missing driver on net \c0/n2002. Patching with GND.
######## Missing driver on net \c0/n2003. Patching with GND.
######## Missing driver on net \c0/n2004. Patching with GND.
######## Missing driver on net \c0/n2005. Patching with GND.
######## Missing driver on net \c0/n2006. Patching with GND.
######## Missing driver on net \c0/n2007. Patching with GND.
######## Missing driver on net \c0/n2008. Patching with GND.
######## Missing driver on net \c0/n2009. Patching with GND.
######## Missing driver on net \c0/n2010. Patching with GND.
######## Missing driver on net \c0/n2011. Patching with GND.
######## Missing driver on net \c0/n2012. Patching with GND.
######## Missing driver on net \c0/n2013. Patching with GND.
######## Missing driver on net \c0/n2014. Patching with GND.
######## Missing driver on net \c0/n2015. Patching with GND.
######## Missing driver on net \c0/n2016. Patching with GND.
######## Missing driver on net \c0/n2017. Patching with GND.
######## Missing driver on net \c0/n2018. Patching with GND.
######## Missing driver on net \c0/n2019. Patching with GND.
######## Missing driver on net \c0/n2020. Patching with GND.
######## Missing driver on net \c0/n2021. Patching with GND.
######## Missing driver on net \c0/n2022. Patching with GND.
######## Missing driver on net \c0/n2023. Patching with GND.
######## Missing driver on net \c0/n2024. Patching with GND.
######## Missing driver on net \c0/n2025. Patching with GND.
######## Missing driver on net \c0/n2026. Patching with GND.
######## Missing driver on net \c0/n2027. Patching with GND.
######## Missing driver on net \c0/n2028. Patching with GND.
######## Missing driver on net \c0/n2029. Patching with GND.
######## Missing driver on net \c0/n2030. Patching with GND.
######## Missing driver on net \c0/n2031. Patching with GND.
######## Missing driver on net \c0/n2032. Patching with GND.
######## Missing driver on net \c0/n2033. Patching with GND.
######## Missing driver on net \c0/n2034. Patching with GND.



WARNING - synthesis: coms.v(201): Register \c0/FRAME_MATCHER.wait_for_transmission_616 is stuck at Zero. VDB-5013
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: coms.v(193): Register \c0/byte_transmit_counter2_334_335__i1 is stuck at Zero. VDB-5013
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 243 of 7680 (3 % )
SB_CARRY => 72
SB_DFF => 221
SB_DFFE => 15
SB_DFFESR => 7
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 397
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 243
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n1705, loads : 63
  Net : c0/byte_transmit_counter_0, loads : 27
  Net : c0/byte_transmit_counter_1, loads : 23
  Net : c0/tx/r_SM_Main_2, loads : 18
  Net : c0/tx2/r_SM_Main_2, loads : 17
  Net : c0/byte_transmit_counter_2, loads : 14
  Net : c0/tx/r_SM_Main_1, loads : 13
  Net : c0/tx2/r_SM_Main_1, loads : 12
  Net : c0/tx/r_SM_Main_0, loads : 9
  Net : c0/rx/r_Rx_Data, loads : 9
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 159.824  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.793  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 0 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	397
    Number of DFFs      	:	243
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	50
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	50
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	447
    Number of DFFs      	:	243
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	194
        LUT, DFF and CARRY	:	49
    Combinational LogicCells
        Only LUT         	:	181
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	447/7680
    PLBs                        :	61/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 28.2 (sec)

Final Design Statistics
    Number of LUTs      	:	447
    Number of DFFs      	:	243
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	447/7680
    PLBs                        :	96/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 113.20 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 29.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 886
used logic cells: 447
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 886
used logic cells: 447
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 560 
I1212: Iteration  1 :    75 unrouted : 1 seconds
I1212: Iteration  2 :     8 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           329416K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 23:52:45 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(121): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(124): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(141): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(193): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1970 does not have a driver. VDB-1002
WARNING - synthesis: net n1971 does not have a driver. VDB-1002
WARNING - synthesis: net n1972 does not have a driver. VDB-1002
WARNING - synthesis: net n1973 does not have a driver. VDB-1002
WARNING - synthesis: net n1974 does not have a driver. VDB-1002
WARNING - synthesis: net n1975 does not have a driver. VDB-1002
WARNING - synthesis: net n1976 does not have a driver. VDB-1002
WARNING - synthesis: net n1977 does not have a driver. VDB-1002
WARNING - synthesis: net n1978 does not have a driver. VDB-1002
WARNING - synthesis: net n1979 does not have a driver. VDB-1002
WARNING - synthesis: net n1980 does not have a driver. VDB-1002
WARNING - synthesis: net n1981 does not have a driver. VDB-1002
WARNING - synthesis: net n1982 does not have a driver. VDB-1002
WARNING - synthesis: net n1983 does not have a driver. VDB-1002
WARNING - synthesis: net n1984 does not have a driver. VDB-1002
WARNING - synthesis: net n1985 does not have a driver. VDB-1002
WARNING - synthesis: net n1986 does not have a driver. VDB-1002
WARNING - synthesis: net n1987 does not have a driver. VDB-1002
WARNING - synthesis: net n1988 does not have a driver. VDB-1002
WARNING - synthesis: net n1989 does not have a driver. VDB-1002
WARNING - synthesis: net n1990 does not have a driver. VDB-1002
WARNING - synthesis: net n1991 does not have a driver. VDB-1002
WARNING - synthesis: net n1992 does not have a driver. VDB-1002
WARNING - synthesis: net n1993 does not have a driver. VDB-1002
WARNING - synthesis: net n1994 does not have a driver. VDB-1002
WARNING - synthesis: net n1995 does not have a driver. VDB-1002
WARNING - synthesis: net n1996 does not have a driver. VDB-1002
WARNING - synthesis: net n1997 does not have a driver. VDB-1002
WARNING - synthesis: net n1998 does not have a driver. VDB-1002
WARNING - synthesis: net n1999 does not have a driver. VDB-1002
WARNING - synthesis: net n2000 does not have a driver. VDB-1002
WARNING - synthesis: net n2001 does not have a driver. VDB-1002
WARNING - synthesis: net n2002 does not have a driver. VDB-1002
WARNING - synthesis: net n2003 does not have a driver. VDB-1002
WARNING - synthesis: net n2004 does not have a driver. VDB-1002
WARNING - synthesis: net n2005 does not have a driver. VDB-1002
WARNING - synthesis: net n2006 does not have a driver. VDB-1002
WARNING - synthesis: net n2007 does not have a driver. VDB-1002
WARNING - synthesis: net n2008 does not have a driver. VDB-1002
WARNING - synthesis: net n2009 does not have a driver. VDB-1002
WARNING - synthesis: net n2010 does not have a driver. VDB-1002
WARNING - synthesis: net n2011 does not have a driver. VDB-1002
WARNING - synthesis: net n2012 does not have a driver. VDB-1002
WARNING - synthesis: net n2013 does not have a driver. VDB-1002
WARNING - synthesis: net n2014 does not have a driver. VDB-1002
WARNING - synthesis: net n2015 does not have a driver. VDB-1002
WARNING - synthesis: net n2016 does not have a driver. VDB-1002
WARNING - synthesis: net n2017 does not have a driver. VDB-1002
WARNING - synthesis: net n2018 does not have a driver. VDB-1002
WARNING - synthesis: net n2019 does not have a driver. VDB-1002
WARNING - synthesis: net n2020 does not have a driver. VDB-1002
WARNING - synthesis: net n2021 does not have a driver. VDB-1002
WARNING - synthesis: net n2022 does not have a driver. VDB-1002
WARNING - synthesis: net n2023 does not have a driver. VDB-1002
WARNING - synthesis: net n2024 does not have a driver. VDB-1002
WARNING - synthesis: net n2025 does not have a driver. VDB-1002
WARNING - synthesis: net n2026 does not have a driver. VDB-1002
WARNING - synthesis: net n2027 does not have a driver. VDB-1002
WARNING - synthesis: net n2028 does not have a driver. VDB-1002
WARNING - synthesis: net n2029 does not have a driver. VDB-1002
WARNING - synthesis: net n2030 does not have a driver. VDB-1002
WARNING - synthesis: net n2031 does not have a driver. VDB-1002
WARNING - synthesis: net n2032 does not have a driver. VDB-1002
WARNING - synthesis: net n2033 does not have a driver. VDB-1002
WARNING - synthesis: net n2034 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1970 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1971 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1972 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1973 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1974 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1975 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1976 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1977 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1978 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1979 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1980 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1981 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1982 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1983 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1984 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1985 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1986 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1987 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1988 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1989 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1990 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1991 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1992 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1993 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1994 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1995 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1996 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1997 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1998 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1999 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2000 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2001 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2002 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2003 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2004 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2005 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2006 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2007 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2008 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2009 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2010 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2011 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2012 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2013 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2014 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2015 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2016 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2017 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2018 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2019 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2020 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2021 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2022 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2023 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2024 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2025 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2026 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2027 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2028 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2029 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2030 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2031 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2032 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2033 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2034 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1970. Patching with GND.
######## Missing driver on net \c0/n1971. Patching with GND.
######## Missing driver on net \c0/n1972. Patching with GND.
######## Missing driver on net \c0/n1973. Patching with GND.
######## Missing driver on net \c0/n1974. Patching with GND.
######## Missing driver on net \c0/n1975. Patching with GND.
######## Missing driver on net \c0/n1976. Patching with GND.
######## Missing driver on net \c0/n1977. Patching with GND.
######## Missing driver on net \c0/n1978. Patching with GND.
######## Missing driver on net \c0/n1979. Patching with GND.
######## Missing driver on net \c0/n1980. Patching with GND.
######## Missing driver on net \c0/n1981. Patching with GND.
######## Missing driver on net \c0/n1982. Patching with GND.
######## Missing driver on net \c0/n1983. Patching with GND.
######## Missing driver on net \c0/n1984. Patching with GND.
######## Missing driver on net \c0/n1985. Patching with GND.
######## Missing driver on net \c0/n1986. Patching with GND.
######## Missing driver on net \c0/n1987. Patching with GND.
######## Missing driver on net \c0/n1988. Patching with GND.
######## Missing driver on net \c0/n1989. Patching with GND.
######## Missing driver on net \c0/n1990. Patching with GND.
######## Missing driver on net \c0/n1991. Patching with GND.
######## Missing driver on net \c0/n1992. Patching with GND.
######## Missing driver on net \c0/n1993. Patching with GND.
######## Missing driver on net \c0/n1994. Patching with GND.
######## Missing driver on net \c0/n1995. Patching with GND.
######## Missing driver on net \c0/n1996. Patching with GND.
######## Missing driver on net \c0/n1997. Patching with GND.
######## Missing driver on net \c0/n1998. Patching with GND.
######## Missing driver on net \c0/n1999. Patching with GND.
######## Missing driver on net \c0/n2000. Patching with GND.
######## Missing driver on net \c0/n2001. Patching with GND.
######## Missing driver on net \c0/n2002. Patching with GND.
######## Missing driver on net \c0/n2003. Patching with GND.
######## Missing driver on net \c0/n2004. Patching with GND.
######## Missing driver on net \c0/n2005. Patching with GND.
######## Missing driver on net \c0/n2006. Patching with GND.
######## Missing driver on net \c0/n2007. Patching with GND.
######## Missing driver on net \c0/n2008. Patching with GND.
######## Missing driver on net \c0/n2009. Patching with GND.
######## Missing driver on net \c0/n2010. Patching with GND.
######## Missing driver on net \c0/n2011. Patching with GND.
######## Missing driver on net \c0/n2012. Patching with GND.
######## Missing driver on net \c0/n2013. Patching with GND.
######## Missing driver on net \c0/n2014. Patching with GND.
######## Missing driver on net \c0/n2015. Patching with GND.
######## Missing driver on net \c0/n2016. Patching with GND.
######## Missing driver on net \c0/n2017. Patching with GND.
######## Missing driver on net \c0/n2018. Patching with GND.
######## Missing driver on net \c0/n2019. Patching with GND.
######## Missing driver on net \c0/n2020. Patching with GND.
######## Missing driver on net \c0/n2021. Patching with GND.
######## Missing driver on net \c0/n2022. Patching with GND.
######## Missing driver on net \c0/n2023. Patching with GND.
######## Missing driver on net \c0/n2024. Patching with GND.
######## Missing driver on net \c0/n2025. Patching with GND.
######## Missing driver on net \c0/n2026. Patching with GND.
######## Missing driver on net \c0/n2027. Patching with GND.
######## Missing driver on net \c0/n2028. Patching with GND.
######## Missing driver on net \c0/n2029. Patching with GND.
######## Missing driver on net \c0/n2030. Patching with GND.
######## Missing driver on net \c0/n2031. Patching with GND.
######## Missing driver on net \c0/n2032. Patching with GND.
######## Missing driver on net \c0/n2033. Patching with GND.
######## Missing driver on net \c0/n2034. Patching with GND.



WARNING - synthesis: coms.v(201): Register \c0/FRAME_MATCHER.wait_for_transmission_616 is stuck at Zero. VDB-5013
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: coms.v(193): Register \c0/byte_transmit_counter2_334_335__i1 is stuck at Zero. VDB-5013
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 243 of 7680 (3 % )
SB_CARRY => 72
SB_DFF => 221
SB_DFFE => 15
SB_DFFESR => 7
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 397
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 243
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n1705, loads : 63
  Net : c0/byte_transmit_counter_0, loads : 27
  Net : c0/byte_transmit_counter_1, loads : 23
  Net : c0/tx/r_SM_Main_2, loads : 18
  Net : c0/tx2/r_SM_Main_2, loads : 17
  Net : c0/byte_transmit_counter_2, loads : 14
  Net : c0/tx/r_SM_Main_1, loads : 13
  Net : c0/tx2/r_SM_Main_1, loads : 12
  Net : c0/tx/r_SM_Main_0, loads : 9
  Net : c0/rx/r_Rx_Data, loads : 9
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 159.934  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.811  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 0 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	397
    Number of DFFs      	:	243
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	50
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	50
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	447
    Number of DFFs      	:	243
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	194
        LUT, DFF and CARRY	:	49
    Combinational LogicCells
        Only LUT         	:	181
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	447/7680
    PLBs                        :	61/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 28.0 (sec)

Final Design Statistics
    Number of LUTs      	:	447
    Number of DFFs      	:	243
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	447/7680
    PLBs                        :	96/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 113.20 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 29.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 886
used logic cells: 447
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 886
used logic cells: 447
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 560 
I1212: Iteration  1 :    75 unrouted : 1 seconds
I1212: Iteration  2 :     8 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
 total           329416K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 23:55:07 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(121): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(123): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(143): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(195): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1979 does not have a driver. VDB-1002
WARNING - synthesis: net n1980 does not have a driver. VDB-1002
WARNING - synthesis: net n1981 does not have a driver. VDB-1002
WARNING - synthesis: net n1982 does not have a driver. VDB-1002
WARNING - synthesis: net n1983 does not have a driver. VDB-1002
WARNING - synthesis: net n1984 does not have a driver. VDB-1002
WARNING - synthesis: net n1985 does not have a driver. VDB-1002
WARNING - synthesis: net n1986 does not have a driver. VDB-1002
WARNING - synthesis: net n1987 does not have a driver. VDB-1002
WARNING - synthesis: net n1988 does not have a driver. VDB-1002
WARNING - synthesis: net n1989 does not have a driver. VDB-1002
WARNING - synthesis: net n1990 does not have a driver. VDB-1002
WARNING - synthesis: net n1991 does not have a driver. VDB-1002
WARNING - synthesis: net n1992 does not have a driver. VDB-1002
WARNING - synthesis: net n1993 does not have a driver. VDB-1002
WARNING - synthesis: net n1994 does not have a driver. VDB-1002
WARNING - synthesis: net n1995 does not have a driver. VDB-1002
WARNING - synthesis: net n1996 does not have a driver. VDB-1002
WARNING - synthesis: net n1997 does not have a driver. VDB-1002
WARNING - synthesis: net n1998 does not have a driver. VDB-1002
WARNING - synthesis: net n1999 does not have a driver. VDB-1002
WARNING - synthesis: net n2000 does not have a driver. VDB-1002
WARNING - synthesis: net n2001 does not have a driver. VDB-1002
WARNING - synthesis: net n2002 does not have a driver. VDB-1002
WARNING - synthesis: net n2003 does not have a driver. VDB-1002
WARNING - synthesis: net n2004 does not have a driver. VDB-1002
WARNING - synthesis: net n2005 does not have a driver. VDB-1002
WARNING - synthesis: net n2006 does not have a driver. VDB-1002
WARNING - synthesis: net n2007 does not have a driver. VDB-1002
WARNING - synthesis: net n2008 does not have a driver. VDB-1002
WARNING - synthesis: net n2009 does not have a driver. VDB-1002
WARNING - synthesis: net n2010 does not have a driver. VDB-1002
WARNING - synthesis: net n2011 does not have a driver. VDB-1002
WARNING - synthesis: net n2012 does not have a driver. VDB-1002
WARNING - synthesis: net n2013 does not have a driver. VDB-1002
WARNING - synthesis: net n2014 does not have a driver. VDB-1002
WARNING - synthesis: net n2015 does not have a driver. VDB-1002
WARNING - synthesis: net n2016 does not have a driver. VDB-1002
WARNING - synthesis: net n2017 does not have a driver. VDB-1002
WARNING - synthesis: net n2018 does not have a driver. VDB-1002
WARNING - synthesis: net n2019 does not have a driver. VDB-1002
WARNING - synthesis: net n2020 does not have a driver. VDB-1002
WARNING - synthesis: net n2021 does not have a driver. VDB-1002
WARNING - synthesis: net n2022 does not have a driver. VDB-1002
WARNING - synthesis: net n2023 does not have a driver. VDB-1002
WARNING - synthesis: net n2024 does not have a driver. VDB-1002
WARNING - synthesis: net n2025 does not have a driver. VDB-1002
WARNING - synthesis: net n2026 does not have a driver. VDB-1002
WARNING - synthesis: net n2027 does not have a driver. VDB-1002
WARNING - synthesis: net n2028 does not have a driver. VDB-1002
WARNING - synthesis: net n2029 does not have a driver. VDB-1002
WARNING - synthesis: net n2030 does not have a driver. VDB-1002
WARNING - synthesis: net n2031 does not have a driver. VDB-1002
WARNING - synthesis: net n2032 does not have a driver. VDB-1002
WARNING - synthesis: net n2033 does not have a driver. VDB-1002
WARNING - synthesis: net n2034 does not have a driver. VDB-1002
WARNING - synthesis: net n2035 does not have a driver. VDB-1002
WARNING - synthesis: net n2036 does not have a driver. VDB-1002
WARNING - synthesis: net n2037 does not have a driver. VDB-1002
WARNING - synthesis: net n2038 does not have a driver. VDB-1002
WARNING - synthesis: net n2039 does not have a driver. VDB-1002
WARNING - synthesis: net n2040 does not have a driver. VDB-1002
WARNING - synthesis: net n2041 does not have a driver. VDB-1002
WARNING - synthesis: net n2042 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1979 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1980 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1981 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1982 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1983 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1984 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1985 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1986 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1987 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1988 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1989 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1990 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1991 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1992 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1993 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1994 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1995 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1996 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1997 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1998 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1999 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2000 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2001 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2002 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2003 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2004 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2005 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2006 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2007 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2008 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2009 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2010 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2011 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2012 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2013 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2014 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2015 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2016 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2017 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2018 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2019 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2020 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2021 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2022 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2023 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2024 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2025 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2026 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2027 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2028 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2029 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2030 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2031 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2032 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2033 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2034 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2035 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2036 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2037 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2038 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2039 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2040 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2041 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2042 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1979. Patching with GND.
######## Missing driver on net \c0/n1980. Patching with GND.
######## Missing driver on net \c0/n1981. Patching with GND.
######## Missing driver on net \c0/n1982. Patching with GND.
######## Missing driver on net \c0/n1983. Patching with GND.
######## Missing driver on net \c0/n1984. Patching with GND.
######## Missing driver on net \c0/n1985. Patching with GND.
######## Missing driver on net \c0/n1986. Patching with GND.
######## Missing driver on net \c0/n1987. Patching with GND.
######## Missing driver on net \c0/n1988. Patching with GND.
######## Missing driver on net \c0/n1989. Patching with GND.
######## Missing driver on net \c0/n1990. Patching with GND.
######## Missing driver on net \c0/n1991. Patching with GND.
######## Missing driver on net \c0/n1992. Patching with GND.
######## Missing driver on net \c0/n1993. Patching with GND.
######## Missing driver on net \c0/n1994. Patching with GND.
######## Missing driver on net \c0/n1995. Patching with GND.
######## Missing driver on net \c0/n1996. Patching with GND.
######## Missing driver on net \c0/n1997. Patching with GND.
######## Missing driver on net \c0/n1998. Patching with GND.
######## Missing driver on net \c0/n1999. Patching with GND.
######## Missing driver on net \c0/n2000. Patching with GND.
######## Missing driver on net \c0/n2001. Patching with GND.
######## Missing driver on net \c0/n2002. Patching with GND.
######## Missing driver on net \c0/n2003. Patching with GND.
######## Missing driver on net \c0/n2004. Patching with GND.
######## Missing driver on net \c0/n2005. Patching with GND.
######## Missing driver on net \c0/n2006. Patching with GND.
######## Missing driver on net \c0/n2007. Patching with GND.
######## Missing driver on net \c0/n2008. Patching with GND.
######## Missing driver on net \c0/n2009. Patching with GND.
######## Missing driver on net \c0/n2010. Patching with GND.
######## Missing driver on net \c0/n2011. Patching with GND.
######## Missing driver on net \c0/n2012. Patching with GND.
######## Missing driver on net \c0/n2013. Patching with GND.
######## Missing driver on net \c0/n2014. Patching with GND.
######## Missing driver on net \c0/n2015. Patching with GND.
######## Missing driver on net \c0/n2016. Patching with GND.
######## Missing driver on net \c0/n2017. Patching with GND.
######## Missing driver on net \c0/n2018. Patching with GND.
######## Missing driver on net \c0/n2019. Patching with GND.
######## Missing driver on net \c0/n2020. Patching with GND.
######## Missing driver on net \c0/n2021. Patching with GND.
######## Missing driver on net \c0/n2022. Patching with GND.
######## Missing driver on net \c0/n2023. Patching with GND.
######## Missing driver on net \c0/n2024. Patching with GND.
######## Missing driver on net \c0/n2025. Patching with GND.
######## Missing driver on net \c0/n2026. Patching with GND.
######## Missing driver on net \c0/n2027. Patching with GND.
######## Missing driver on net \c0/n2028. Patching with GND.
######## Missing driver on net \c0/n2029. Patching with GND.
######## Missing driver on net \c0/n2030. Patching with GND.
######## Missing driver on net \c0/n2031. Patching with GND.
######## Missing driver on net \c0/n2032. Patching with GND.
######## Missing driver on net \c0/n2033. Patching with GND.
######## Missing driver on net \c0/n2034. Patching with GND.
######## Missing driver on net \c0/n2035. Patching with GND.
######## Missing driver on net \c0/n2036. Patching with GND.
######## Missing driver on net \c0/n2037. Patching with GND.
######## Missing driver on net \c0/n2038. Patching with GND.
######## Missing driver on net \c0/n2039. Patching with GND.
######## Missing driver on net \c0/n2040. Patching with GND.
######## Missing driver on net \c0/n2041. Patching with GND.
######## Missing driver on net \c0/n2042. Patching with GND.



WARNING - synthesis: coms.v(203): Register \c0/FRAME_MATCHER.wait_for_transmission_617 is stuck at Zero. VDB-5013
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: coms.v(195): Register \c0/byte_transmit_counter2_321_322__i1 is stuck at Zero. VDB-5013
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 248 of 7680 (3 % )
SB_CARRY => 77
SB_DFF => 230
SB_DFFE => 14
SB_DFFESR => 4
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 414
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 248
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n172, loads : 71
  Net : c0/byte_transmit_counter_1, loads : 25
  Net : c0/byte_transmit_counter_0, loads : 24
  Net : c0/tx2/r_SM_Main_2, loads : 18
  Net : c0/tx/r_SM_Main_2, loads : 17
  Net : c0/tx2/r_SM_Main_1, loads : 13
  Net : c0/byte_transmit_counter_2, loads : 13
  Net : c0/tx/r_SM_Main_1, loads : 12
  Net : c0/tx/r_SM_Main_0, loads : 10
  Net : c0/tx2/r_SM_Main_0, loads : 10
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 161.996  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.855  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 0 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	414
    Number of DFFs      	:	248
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	50
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	50
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	464
    Number of DFFs      	:	248
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	77

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	201
        LUT, DFF and CARRY	:	47
    Combinational LogicCells
        Only LUT         	:	186
        CARRY Only       	:	0
        LUT with CARRY   	:	30
    LogicCells                  :	464/7680
    PLBs                        :	63/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.4 (sec)

Final Design Statistics
    Number of LUTs      	:	464
    Number of DFFs      	:	248
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	464/7680
    PLBs                        :	105/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 88.38 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 959
used logic cells: 464
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 959
used logic cells: 464
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 578 
I1212: Iteration  1 :    78 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           329540K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
running timerSDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 23:59:19 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(123): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(125): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(145): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(197): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1983 does not have a driver. VDB-1002
WARNING - synthesis: net n1984 does not have a driver. VDB-1002
WARNING - synthesis: net n1985 does not have a driver. VDB-1002
WARNING - synthesis: net n1986 does not have a driver. VDB-1002
WARNING - synthesis: net n1987 does not have a driver. VDB-1002
WARNING - synthesis: net n1988 does not have a driver. VDB-1002
WARNING - synthesis: net n1989 does not have a driver. VDB-1002
WARNING - synthesis: net n1990 does not have a driver. VDB-1002
WARNING - synthesis: net n1991 does not have a driver. VDB-1002
WARNING - synthesis: net n1992 does not have a driver. VDB-1002
WARNING - synthesis: net n1993 does not have a driver. VDB-1002
WARNING - synthesis: net n1994 does not have a driver. VDB-1002
WARNING - synthesis: net n1995 does not have a driver. VDB-1002
WARNING - synthesis: net n1996 does not have a driver. VDB-1002
WARNING - synthesis: net n1997 does not have a driver. VDB-1002
WARNING - synthesis: net n1998 does not have a driver. VDB-1002
WARNING - synthesis: net n1999 does not have a driver. VDB-1002
WARNING - synthesis: net n2000 does not have a driver. VDB-1002
WARNING - synthesis: net n2001 does not have a driver. VDB-1002
WARNING - synthesis: net n2002 does not have a driver. VDB-1002
WARNING - synthesis: net n2003 does not have a driver. VDB-1002
WARNING - synthesis: net n2004 does not have a driver. VDB-1002
WARNING - synthesis: net n2005 does not have a driver. VDB-1002
WARNING - synthesis: net n2006 does not have a driver. VDB-1002
WARNING - synthesis: net n2007 does not have a driver. VDB-1002
WARNING - synthesis: net n2008 does not have a driver. VDB-1002
WARNING - synthesis: net n2009 does not have a driver. VDB-1002
WARNING - synthesis: net n2010 does not have a driver. VDB-1002
WARNING - synthesis: net n2011 does not have a driver. VDB-1002
WARNING - synthesis: net n2012 does not have a driver. VDB-1002
WARNING - synthesis: net n2013 does not have a driver. VDB-1002
WARNING - synthesis: net n2014 does not have a driver. VDB-1002
WARNING - synthesis: net n2015 does not have a driver. VDB-1002
WARNING - synthesis: net n2016 does not have a driver. VDB-1002
WARNING - synthesis: net n2017 does not have a driver. VDB-1002
WARNING - synthesis: net n2018 does not have a driver. VDB-1002
WARNING - synthesis: net n2019 does not have a driver. VDB-1002
WARNING - synthesis: net n2020 does not have a driver. VDB-1002
WARNING - synthesis: net n2021 does not have a driver. VDB-1002
WARNING - synthesis: net n2022 does not have a driver. VDB-1002
WARNING - synthesis: net n2023 does not have a driver. VDB-1002
WARNING - synthesis: net n2024 does not have a driver. VDB-1002
WARNING - synthesis: net n2025 does not have a driver. VDB-1002
WARNING - synthesis: net n2026 does not have a driver. VDB-1002
WARNING - synthesis: net n2027 does not have a driver. VDB-1002
WARNING - synthesis: net n2028 does not have a driver. VDB-1002
WARNING - synthesis: net n2029 does not have a driver. VDB-1002
WARNING - synthesis: net n2030 does not have a driver. VDB-1002
WARNING - synthesis: net n2031 does not have a driver. VDB-1002
WARNING - synthesis: net n2032 does not have a driver. VDB-1002
WARNING - synthesis: net n2033 does not have a driver. VDB-1002
WARNING - synthesis: net n2034 does not have a driver. VDB-1002
WARNING - synthesis: net n2035 does not have a driver. VDB-1002
WARNING - synthesis: net n2036 does not have a driver. VDB-1002
WARNING - synthesis: net n2037 does not have a driver. VDB-1002
WARNING - synthesis: net n2038 does not have a driver. VDB-1002
WARNING - synthesis: net n2039 does not have a driver. VDB-1002
WARNING - synthesis: net n2040 does not have a driver. VDB-1002
WARNING - synthesis: net n2041 does not have a driver. VDB-1002
WARNING - synthesis: net n2042 does not have a driver. VDB-1002
WARNING - synthesis: net n2043 does not have a driver. VDB-1002
WARNING - synthesis: net n2044 does not have a driver. VDB-1002
WARNING - synthesis: net n2045 does not have a driver. VDB-1002
WARNING - synthesis: net n2046 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1983 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1984 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1985 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1986 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1987 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1988 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1989 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1990 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1991 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1992 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1993 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1994 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1995 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1996 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1997 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1998 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1999 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2000 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2001 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2002 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2003 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2004 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2005 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2006 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2007 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2008 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2009 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2010 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2011 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2012 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2013 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2014 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2015 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2016 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2017 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2018 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2019 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2020 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2021 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2022 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2023 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2024 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2025 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2026 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2027 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2028 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2029 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2030 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2031 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2032 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2033 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2034 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2035 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2036 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2037 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2038 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2039 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2040 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2041 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2042 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2043 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2044 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2045 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2046 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1983. Patching with GND.
######## Missing driver on net \c0/n1984. Patching with GND.
######## Missing driver on net \c0/n1985. Patching with GND.
######## Missing driver on net \c0/n1986. Patching with GND.
######## Missing driver on net \c0/n1987. Patching with GND.
######## Missing driver on net \c0/n1988. Patching with GND.
######## Missing driver on net \c0/n1989. Patching with GND.
######## Missing driver on net \c0/n1990. Patching with GND.
######## Missing driver on net \c0/n1991. Patching with GND.
######## Missing driver on net \c0/n1992. Patching with GND.
######## Missing driver on net \c0/n1993. Patching with GND.
######## Missing driver on net \c0/n1994. Patching with GND.
######## Missing driver on net \c0/n1995. Patching with GND.
######## Missing driver on net \c0/n1996. Patching with GND.
######## Missing driver on net \c0/n1997. Patching with GND.
######## Missing driver on net \c0/n1998. Patching with GND.
######## Missing driver on net \c0/n1999. Patching with GND.
######## Missing driver on net \c0/n2000. Patching with GND.
######## Missing driver on net \c0/n2001. Patching with GND.
######## Missing driver on net \c0/n2002. Patching with GND.
######## Missing driver on net \c0/n2003. Patching with GND.
######## Missing driver on net \c0/n2004. Patching with GND.
######## Missing driver on net \c0/n2005. Patching with GND.
######## Missing driver on net \c0/n2006. Patching with GND.
######## Missing driver on net \c0/n2007. Patching with GND.
######## Missing driver on net \c0/n2008. Patching with GND.
######## Missing driver on net \c0/n2009. Patching with GND.
######## Missing driver on net \c0/n2010. Patching with GND.
######## Missing driver on net \c0/n2011. Patching with GND.
######## Missing driver on net \c0/n2012. Patching with GND.
######## Missing driver on net \c0/n2013. Patching with GND.
######## Missing driver on net \c0/n2014. Patching with GND.
######## Missing driver on net \c0/n2015. Patching with GND.
######## Missing driver on net \c0/n2016. Patching with GND.
######## Missing driver on net \c0/n2017. Patching with GND.
######## Missing driver on net \c0/n2018. Patching with GND.
######## Missing driver on net \c0/n2019. Patching with GND.
######## Missing driver on net \c0/n2020. Patching with GND.
######## Missing driver on net \c0/n2021. Patching with GND.
######## Missing driver on net \c0/n2022. Patching with GND.
######## Missing driver on net \c0/n2023. Patching with GND.
######## Missing driver on net \c0/n2024. Patching with GND.
######## Missing driver on net \c0/n2025. Patching with GND.
######## Missing driver on net \c0/n2026. Patching with GND.
######## Missing driver on net \c0/n2027. Patching with GND.
######## Missing driver on net \c0/n2028. Patching with GND.
######## Missing driver on net \c0/n2029. Patching with GND.
######## Missing driver on net \c0/n2030. Patching with GND.
######## Missing driver on net \c0/n2031. Patching with GND.
######## Missing driver on net \c0/n2032. Patching with GND.
######## Missing driver on net \c0/n2033. Patching with GND.
######## Missing driver on net \c0/n2034. Patching with GND.
######## Missing driver on net \c0/n2035. Patching with GND.
######## Missing driver on net \c0/n2036. Patching with GND.
######## Missing driver on net \c0/n2037. Patching with GND.
######## Missing driver on net \c0/n2038. Patching with GND.
######## Missing driver on net \c0/n2039. Patching with GND.
######## Missing driver on net \c0/n2040. Patching with GND.
######## Missing driver on net \c0/n2041. Patching with GND.
######## Missing driver on net \c0/n2042. Patching with GND.
######## Missing driver on net \c0/n2043. Patching with GND.
######## Missing driver on net \c0/n2044. Patching with GND.
######## Missing driver on net \c0/n2045. Patching with GND.
######## Missing driver on net \c0/n2046. Patching with GND.



WARNING - synthesis: coms.v(205): Register \c0/FRAME_MATCHER.wait_for_transmission_621 is stuck at Zero. VDB-5013
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: coms.v(197): Register \c0/byte_transmit_counter2_321_322__i1 is stuck at Zero. VDB-5013
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 249 of 7680 (3 % )
SB_CARRY => 77
SB_DFF => 232
SB_DFFE => 13
SB_DFFESR => 4
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 404
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 249
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n172, loads : 71
  Net : c0/byte_transmit_counter_1, loads : 31
  Net : c0/tx2/r_SM_Main_2, loads : 27
  Net : c0/byte_transmit_counter_0, loads : 20
  Net : c0/tx/r_SM_Main_2, loads : 17
  Net : c0/tx2/r_SM_Main_1, loads : 12
  Net : c0/rx/r_SM_Main_1, loads : 11
  Net : c0/byte_transmit_counter_2, loads : 11
  Net : c0/tx2/r_SM_Main_0, loads : 10
  Net : n6, loads : 9
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 163.738  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.857  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 0 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	404
    Number of DFFs      	:	249
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	51
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	51
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	455
    Number of DFFs      	:	249
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	77

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	202
        LUT, DFF and CARRY	:	47
    Combinational LogicCells
        Only LUT         	:	176
        CARRY Only       	:	0
        LUT with CARRY   	:	30
    LogicCells                  :	455/7680
    PLBs                        :	62/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.3 (sec)

Final Design Statistics
    Number of LUTs      	:	455
    Number of DFFs      	:	249
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	455/7680
    PLBs                        :	100/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 75.68 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 906
used logic cells: 455
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 906
used logic cells: 455
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 561 
I1212: Iteration  1 :    64 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           329508K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
running timerSDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 26 00:00:52 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(123): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(125): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(145): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(197): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1983 does not have a driver. VDB-1002
WARNING - synthesis: net n1984 does not have a driver. VDB-1002
WARNING - synthesis: net n1985 does not have a driver. VDB-1002
WARNING - synthesis: net n1986 does not have a driver. VDB-1002
WARNING - synthesis: net n1987 does not have a driver. VDB-1002
WARNING - synthesis: net n1988 does not have a driver. VDB-1002
WARNING - synthesis: net n1989 does not have a driver. VDB-1002
WARNING - synthesis: net n1990 does not have a driver. VDB-1002
WARNING - synthesis: net n1991 does not have a driver. VDB-1002
WARNING - synthesis: net n1992 does not have a driver. VDB-1002
WARNING - synthesis: net n1993 does not have a driver. VDB-1002
WARNING - synthesis: net n1994 does not have a driver. VDB-1002
WARNING - synthesis: net n1995 does not have a driver. VDB-1002
WARNING - synthesis: net n1996 does not have a driver. VDB-1002
WARNING - synthesis: net n1997 does not have a driver. VDB-1002
WARNING - synthesis: net n1998 does not have a driver. VDB-1002
WARNING - synthesis: net n1999 does not have a driver. VDB-1002
WARNING - synthesis: net n2000 does not have a driver. VDB-1002
WARNING - synthesis: net n2001 does not have a driver. VDB-1002
WARNING - synthesis: net n2002 does not have a driver. VDB-1002
WARNING - synthesis: net n2003 does not have a driver. VDB-1002
WARNING - synthesis: net n2004 does not have a driver. VDB-1002
WARNING - synthesis: net n2005 does not have a driver. VDB-1002
WARNING - synthesis: net n2006 does not have a driver. VDB-1002
WARNING - synthesis: net n2007 does not have a driver. VDB-1002
WARNING - synthesis: net n2008 does not have a driver. VDB-1002
WARNING - synthesis: net n2009 does not have a driver. VDB-1002
WARNING - synthesis: net n2010 does not have a driver. VDB-1002
WARNING - synthesis: net n2011 does not have a driver. VDB-1002
WARNING - synthesis: net n2012 does not have a driver. VDB-1002
WARNING - synthesis: net n2013 does not have a driver. VDB-1002
WARNING - synthesis: net n2014 does not have a driver. VDB-1002
WARNING - synthesis: net n2015 does not have a driver. VDB-1002
WARNING - synthesis: net n2016 does not have a driver. VDB-1002
WARNING - synthesis: net n2017 does not have a driver. VDB-1002
WARNING - synthesis: net n2018 does not have a driver. VDB-1002
WARNING - synthesis: net n2019 does not have a driver. VDB-1002
WARNING - synthesis: net n2020 does not have a driver. VDB-1002
WARNING - synthesis: net n2021 does not have a driver. VDB-1002
WARNING - synthesis: net n2022 does not have a driver. VDB-1002
WARNING - synthesis: net n2023 does not have a driver. VDB-1002
WARNING - synthesis: net n2024 does not have a driver. VDB-1002
WARNING - synthesis: net n2025 does not have a driver. VDB-1002
WARNING - synthesis: net n2026 does not have a driver. VDB-1002
WARNING - synthesis: net n2027 does not have a driver. VDB-1002
WARNING - synthesis: net n2028 does not have a driver. VDB-1002
WARNING - synthesis: net n2029 does not have a driver. VDB-1002
WARNING - synthesis: net n2030 does not have a driver. VDB-1002
WARNING - synthesis: net n2031 does not have a driver. VDB-1002
WARNING - synthesis: net n2032 does not have a driver. VDB-1002
WARNING - synthesis: net n2033 does not have a driver. VDB-1002
WARNING - synthesis: net n2034 does not have a driver. VDB-1002
WARNING - synthesis: net n2035 does not have a driver. VDB-1002
WARNING - synthesis: net n2036 does not have a driver. VDB-1002
WARNING - synthesis: net n2037 does not have a driver. VDB-1002
WARNING - synthesis: net n2038 does not have a driver. VDB-1002
WARNING - synthesis: net n2039 does not have a driver. VDB-1002
WARNING - synthesis: net n2040 does not have a driver. VDB-1002
WARNING - synthesis: net n2041 does not have a driver. VDB-1002
WARNING - synthesis: net n2042 does not have a driver. VDB-1002
WARNING - synthesis: net n2043 does not have a driver. VDB-1002
WARNING - synthesis: net n2044 does not have a driver. VDB-1002
WARNING - synthesis: net n2045 does not have a driver. VDB-1002
WARNING - synthesis: net n2046 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1983 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1984 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1985 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1986 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1987 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1988 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1989 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1990 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1991 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1992 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1993 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1994 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1995 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1996 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1997 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1998 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1999 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2000 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2001 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2002 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2003 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2004 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2005 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2006 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2007 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2008 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2009 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2010 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2011 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2012 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2013 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2014 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2015 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2016 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2017 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2018 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2019 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2020 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2021 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2022 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2023 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2024 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2025 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2026 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2027 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2028 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2029 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2030 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2031 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2032 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2033 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2034 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2035 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2036 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2037 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2038 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2039 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2040 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2041 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2042 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2043 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2044 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2045 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2046 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1983. Patching with GND.
######## Missing driver on net \c0/n1984. Patching with GND.
######## Missing driver on net \c0/n1985. Patching with GND.
######## Missing driver on net \c0/n1986. Patching with GND.
######## Missing driver on net \c0/n1987. Patching with GND.
######## Missing driver on net \c0/n1988. Patching with GND.
######## Missing driver on net \c0/n1989. Patching with GND.
######## Missing driver on net \c0/n1990. Patching with GND.
######## Missing driver on net \c0/n1991. Patching with GND.
######## Missing driver on net \c0/n1992. Patching with GND.
######## Missing driver on net \c0/n1993. Patching with GND.
######## Missing driver on net \c0/n1994. Patching with GND.
######## Missing driver on net \c0/n1995. Patching with GND.
######## Missing driver on net \c0/n1996. Patching with GND.
######## Missing driver on net \c0/n1997. Patching with GND.
######## Missing driver on net \c0/n1998. Patching with GND.
######## Missing driver on net \c0/n1999. Patching with GND.
######## Missing driver on net \c0/n2000. Patching with GND.
######## Missing driver on net \c0/n2001. Patching with GND.
######## Missing driver on net \c0/n2002. Patching with GND.
######## Missing driver on net \c0/n2003. Patching with GND.
######## Missing driver on net \c0/n2004. Patching with GND.
######## Missing driver on net \c0/n2005. Patching with GND.
######## Missing driver on net \c0/n2006. Patching with GND.
######## Missing driver on net \c0/n2007. Patching with GND.
######## Missing driver on net \c0/n2008. Patching with GND.
######## Missing driver on net \c0/n2009. Patching with GND.
######## Missing driver on net \c0/n2010. Patching with GND.
######## Missing driver on net \c0/n2011. Patching with GND.
######## Missing driver on net \c0/n2012. Patching with GND.
######## Missing driver on net \c0/n2013. Patching with GND.
######## Missing driver on net \c0/n2014. Patching with GND.
######## Missing driver on net \c0/n2015. Patching with GND.
######## Missing driver on net \c0/n2016. Patching with GND.
######## Missing driver on net \c0/n2017. Patching with GND.
######## Missing driver on net \c0/n2018. Patching with GND.
######## Missing driver on net \c0/n2019. Patching with GND.
######## Missing driver on net \c0/n2020. Patching with GND.
######## Missing driver on net \c0/n2021. Patching with GND.
######## Missing driver on net \c0/n2022. Patching with GND.
######## Missing driver on net \c0/n2023. Patching with GND.
######## Missing driver on net \c0/n2024. Patching with GND.
######## Missing driver on net \c0/n2025. Patching with GND.
######## Missing driver on net \c0/n2026. Patching with GND.
######## Missing driver on net \c0/n2027. Patching with GND.
######## Missing driver on net \c0/n2028. Patching with GND.
######## Missing driver on net \c0/n2029. Patching with GND.
######## Missing driver on net \c0/n2030. Patching with GND.
######## Missing driver on net \c0/n2031. Patching with GND.
######## Missing driver on net \c0/n2032. Patching with GND.
######## Missing driver on net \c0/n2033. Patching with GND.
######## Missing driver on net \c0/n2034. Patching with GND.
######## Missing driver on net \c0/n2035. Patching with GND.
######## Missing driver on net \c0/n2036. Patching with GND.
######## Missing driver on net \c0/n2037. Patching with GND.
######## Missing driver on net \c0/n2038. Patching with GND.
######## Missing driver on net \c0/n2039. Patching with GND.
######## Missing driver on net \c0/n2040. Patching with GND.
######## Missing driver on net \c0/n2041. Patching with GND.
######## Missing driver on net \c0/n2042. Patching with GND.
######## Missing driver on net \c0/n2043. Patching with GND.
######## Missing driver on net \c0/n2044. Patching with GND.
######## Missing driver on net \c0/n2045. Patching with GND.
######## Missing driver on net \c0/n2046. Patching with GND.



WARNING - synthesis: coms.v(205): Register \c0/FRAME_MATCHER.wait_for_transmission_621 is stuck at Zero. VDB-5013
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: coms.v(197): Register \c0/byte_transmit_counter2_321_322__i1 is stuck at Zero. VDB-5013
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 249 of 7680 (3 % )
SB_CARRY => 77
SB_DFF => 233
SB_DFFE => 12
SB_DFFESR => 4
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 399
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 249
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/n172, loads : 69
  Net : c0/byte_transmit_counter_1, loads : 34
  Net : c0/tx2/r_SM_Main_2, loads : 27
  Net : c0/tx/r_SM_Main_2, loads : 24
  Net : c0/rx/r_SM_Main_2, loads : 18
  Net : c0/byte_transmit_counter_0, loads : 18
  Net : c0/tx2/r_SM_Main_1, loads : 12
  Net : c0/rx/r_SM_Main_1, loads : 11
  Net : c0/tx/r_SM_Main_1, loads : 10
  Net : c0/tx2/r_SM_Main_0, loads : 10
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 162.133  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.868  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 0 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	399
    Number of DFFs      	:	249
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	51
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	51
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	450
    Number of DFFs      	:	249
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	77

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	199
        LUT, DFF and CARRY	:	50
    Combinational LogicCells
        Only LUT         	:	174
        CARRY Only       	:	0
        LUT with CARRY   	:	27
    LogicCells                  :	450/7680
    PLBs                        :	61/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 25.9 (sec)

Final Design Statistics
    Number of LUTs      	:	450
    Number of DFFs      	:	249
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	450/7680
    PLBs                        :	98/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 83.76 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 27.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 911
used logic cells: 450
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 911
used logic cells: 450
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 560 
I1212: Iteration  1 :    72 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           329472K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
running timerSDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 26 00:02:59 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(123): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(125): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(145): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(197): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: net n1983 does not have a driver. VDB-1002
WARNING - synthesis: net n1984 does not have a driver. VDB-1002
WARNING - synthesis: net n1985 does not have a driver. VDB-1002
WARNING - synthesis: net n1986 does not have a driver. VDB-1002
WARNING - synthesis: net n1987 does not have a driver. VDB-1002
WARNING - synthesis: net n1988 does not have a driver. VDB-1002
WARNING - synthesis: net n1989 does not have a driver. VDB-1002
WARNING - synthesis: net n1990 does not have a driver. VDB-1002
WARNING - synthesis: net n1991 does not have a driver. VDB-1002
WARNING - synthesis: net n1992 does not have a driver. VDB-1002
WARNING - synthesis: net n1993 does not have a driver. VDB-1002
WARNING - synthesis: net n1994 does not have a driver. VDB-1002
WARNING - synthesis: net n1995 does not have a driver. VDB-1002
WARNING - synthesis: net n1996 does not have a driver. VDB-1002
WARNING - synthesis: net n1997 does not have a driver. VDB-1002
WARNING - synthesis: net n1998 does not have a driver. VDB-1002
WARNING - synthesis: net n1999 does not have a driver. VDB-1002
WARNING - synthesis: net n2000 does not have a driver. VDB-1002
WARNING - synthesis: net n2001 does not have a driver. VDB-1002
WARNING - synthesis: net n2002 does not have a driver. VDB-1002
WARNING - synthesis: net n2003 does not have a driver. VDB-1002
WARNING - synthesis: net n2004 does not have a driver. VDB-1002
WARNING - synthesis: net n2005 does not have a driver. VDB-1002
WARNING - synthesis: net n2006 does not have a driver. VDB-1002
WARNING - synthesis: net n2007 does not have a driver. VDB-1002
WARNING - synthesis: net n2008 does not have a driver. VDB-1002
WARNING - synthesis: net n2009 does not have a driver. VDB-1002
WARNING - synthesis: net n2010 does not have a driver. VDB-1002
WARNING - synthesis: net n2011 does not have a driver. VDB-1002
WARNING - synthesis: net n2012 does not have a driver. VDB-1002
WARNING - synthesis: net n2013 does not have a driver. VDB-1002
WARNING - synthesis: net n2014 does not have a driver. VDB-1002
WARNING - synthesis: net n2015 does not have a driver. VDB-1002
WARNING - synthesis: net n2016 does not have a driver. VDB-1002
WARNING - synthesis: net n2017 does not have a driver. VDB-1002
WARNING - synthesis: net n2018 does not have a driver. VDB-1002
WARNING - synthesis: net n2019 does not have a driver. VDB-1002
WARNING - synthesis: net n2020 does not have a driver. VDB-1002
WARNING - synthesis: net n2021 does not have a driver. VDB-1002
WARNING - synthesis: net n2022 does not have a driver. VDB-1002
WARNING - synthesis: net n2023 does not have a driver. VDB-1002
WARNING - synthesis: net n2024 does not have a driver. VDB-1002
WARNING - synthesis: net n2025 does not have a driver. VDB-1002
WARNING - synthesis: net n2026 does not have a driver. VDB-1002
WARNING - synthesis: net n2027 does not have a driver. VDB-1002
WARNING - synthesis: net n2028 does not have a driver. VDB-1002
WARNING - synthesis: net n2029 does not have a driver. VDB-1002
WARNING - synthesis: net n2030 does not have a driver. VDB-1002
WARNING - synthesis: net n2031 does not have a driver. VDB-1002
WARNING - synthesis: net n2032 does not have a driver. VDB-1002
WARNING - synthesis: net n2033 does not have a driver. VDB-1002
WARNING - synthesis: net n2034 does not have a driver. VDB-1002
WARNING - synthesis: net n2035 does not have a driver. VDB-1002
WARNING - synthesis: net n2036 does not have a driver. VDB-1002
WARNING - synthesis: net n2037 does not have a driver. VDB-1002
WARNING - synthesis: net n2038 does not have a driver. VDB-1002
WARNING - synthesis: net n2039 does not have a driver. VDB-1002
WARNING - synthesis: net n2040 does not have a driver. VDB-1002
WARNING - synthesis: net n2041 does not have a driver. VDB-1002
WARNING - synthesis: net n2042 does not have a driver. VDB-1002
WARNING - synthesis: net n2043 does not have a driver. VDB-1002
WARNING - synthesis: net n2044 does not have a driver. VDB-1002
WARNING - synthesis: net n2045 does not have a driver. VDB-1002
WARNING - synthesis: net n2046 does not have a driver. VDB-1002
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: net \c0/n1983 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1984 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1985 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1986 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1987 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1988 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1989 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1990 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1991 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1992 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1993 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1994 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1995 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1996 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1997 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1998 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n1999 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2000 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2001 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2002 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2003 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2004 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2005 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2006 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2007 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2008 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2009 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2010 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2011 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2012 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2013 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2014 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2015 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2016 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2017 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2018 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2019 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2020 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2021 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2022 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2023 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2024 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2025 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2026 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2027 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2028 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2029 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2030 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2031 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2032 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2033 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2034 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2035 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2036 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2037 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2038 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2039 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2040 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2041 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2042 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2043 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2044 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2045 does not have a driver. VDB-1002
WARNING - synthesis: net \c0/n2046 does not have a driver. VDB-1002
######## Missing driver on net \c0/n1983. Patching with GND.
######## Missing driver on net \c0/n1984. Patching with GND.
######## Missing driver on net \c0/n1985. Patching with GND.
######## Missing driver on net \c0/n1986. Patching with GND.
######## Missing driver on net \c0/n1987. Patching with GND.
######## Missing driver on net \c0/n1988. Patching with GND.
######## Missing driver on net \c0/n1989. Patching with GND.
######## Missing driver on net \c0/n1990. Patching with GND.
######## Missing driver on net \c0/n1991. Patching with GND.
######## Missing driver on net \c0/n1992. Patching with GND.
######## Missing driver on net \c0/n1993. Patching with GND.
######## Missing driver on net \c0/n1994. Patching with GND.
######## Missing driver on net \c0/n1995. Patching with GND.
######## Missing driver on net \c0/n1996. Patching with GND.
######## Missing driver on net \c0/n1997. Patching with GND.
######## Missing driver on net \c0/n1998. Patching with GND.
######## Missing driver on net \c0/n1999. Patching with GND.
######## Missing driver on net \c0/n2000. Patching with GND.
######## Missing driver on net \c0/n2001. Patching with GND.
######## Missing driver on net \c0/n2002. Patching with GND.
######## Missing driver on net \c0/n2003. Patching with GND.
######## Missing driver on net \c0/n2004. Patching with GND.
######## Missing driver on net \c0/n2005. Patching with GND.
######## Missing driver on net \c0/n2006. Patching with GND.
######## Missing driver on net \c0/n2007. Patching with GND.
######## Missing driver on net \c0/n2008. Patching with GND.
######## Missing driver on net \c0/n2009. Patching with GND.
######## Missing driver on net \c0/n2010. Patching with GND.
######## Missing driver on net \c0/n2011. Patching with GND.
######## Missing driver on net \c0/n2012. Patching with GND.
######## Missing driver on net \c0/n2013. Patching with GND.
######## Missing driver on net \c0/n2014. Patching with GND.
######## Missing driver on net \c0/n2015. Patching with GND.
######## Missing driver on net \c0/n2016. Patching with GND.
######## Missing driver on net \c0/n2017. Patching with GND.
######## Missing driver on net \c0/n2018. Patching with GND.
######## Missing driver on net \c0/n2019. Patching with GND.
######## Missing driver on net \c0/n2020. Patching with GND.
######## Missing driver on net \c0/n2021. Patching with GND.
######## Missing driver on net \c0/n2022. Patching with GND.
######## Missing driver on net \c0/n2023. Patching with GND.
######## Missing driver on net \c0/n2024. Patching with GND.
######## Missing driver on net \c0/n2025. Patching with GND.
######## Missing driver on net \c0/n2026. Patching with GND.
######## Missing driver on net \c0/n2027. Patching with GND.
######## Missing driver on net \c0/n2028. Patching with GND.
######## Missing driver on net \c0/n2029. Patching with GND.
######## Missing driver on net \c0/n2030. Patching with GND.
######## Missing driver on net \c0/n2031. Patching with GND.
######## Missing driver on net \c0/n2032. Patching with GND.
######## Missing driver on net \c0/n2033. Patching with GND.
######## Missing driver on net \c0/n2034. Patching with GND.
######## Missing driver on net \c0/n2035. Patching with GND.
######## Missing driver on net \c0/n2036. Patching with GND.
######## Missing driver on net \c0/n2037. Patching with GND.
######## Missing driver on net \c0/n2038. Patching with GND.
######## Missing driver on net \c0/n2039. Patching with GND.
######## Missing driver on net \c0/n2040. Patching with GND.
######## Missing driver on net \c0/n2041. Patching with GND.
######## Missing driver on net \c0/n2042. Patching with GND.
######## Missing driver on net \c0/n2043. Patching with GND.
######## Missing driver on net \c0/n2044. Patching with GND.
######## Missing driver on net \c0/n2045. Patching with GND.
######## Missing driver on net \c0/n2046. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
WARNING - synthesis: Initial value found on instance \c0/tx2/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 334 of 7680 (4 % )
SB_CARRY => 79
SB_DFF => 319
SB_DFFE => 11
SB_DFFESR => 3
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 674
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 334
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1197, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/n3580, loads : 57
  Net : c0/n7_adj_886, loads : 54
  Net : c0/byte_transmit_counter2_0, loads : 35
  Net : c0/tx/r_SM_Main_2, loads : 34
  Net : c0/byte_transmit_counter_0, loads : 30
  Net : c0/tx2/r_SM_Main_2, loads : 26
  Net : c0/byte_transmit_counter2_2, loads : 18
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 163.230  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.145  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	674
    Number of DFFs      	:	334
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	79
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	678
    Number of DFFs      	:	334
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	79

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	282
        LUT, DFF and CARRY	:	52
    Combinational LogicCells
        Only LUT         	:	317
        CARRY Only       	:	0
        LUT with CARRY   	:	27
    LogicCells                  :	678/7680
    PLBs                        :	91/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 32.2 (sec)

Final Design Statistics
    Number of LUTs      	:	678
    Number of DFFs      	:	334
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	79
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	678/7680
    PLBs                        :	104/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 74.81 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 34.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2151
used logic cells: 678
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2151
used logic cells: 678
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 798 
I1212: Iteration  1 :   126 unrouted : 1 seconds
I1212: Iteration  2 :    29 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           332012K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
running timerSDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 26 00:06:51 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(123): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(125): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(145): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(197): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.



WARNING - synthesis: Bit 32 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 33 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 34 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 35 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 36 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 37 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 38 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 39 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 40 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 41 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 42 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 43 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 44 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 45 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 46 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 47 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 48 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 49 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 50 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 51 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 52 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 53 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 54 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 55 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 56 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 57 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 58 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 59 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 60 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 61 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 62 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 63 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 301 of 7680 (3 % )
SB_CARRY => 79
SB_DFF => 269
SB_DFFE => 28
SB_DFFESR => 3
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 565
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 301
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1290, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/byte_transmit_counter2_1, loads : 35
  Net : c0/tx/r_SM_Main_2, loads : 32
  Net : c0/byte_transmit_counter_1, loads : 26
  Net : c0/n15, loads : 23
  Net : c0/n2493, loads : 20
  Net : c0/byte_transmit_counter2_0, loads : 19
  Net : c0/tx2/r_SM_Main_2, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 161.957  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.982  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	565
    Number of DFFs      	:	301
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	79
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	568
    Number of DFFs      	:	300
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	79

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	248
        LUT, DFF and CARRY	:	52
    Combinational LogicCells
        Only LUT         	:	241
        CARRY Only       	:	0
        LUT with CARRY   	:	27
    LogicCells                  :	568/7680
    PLBs                        :	77/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.6 (sec)

Final Design Statistics
    Number of LUTs      	:	568
    Number of DFFs      	:	300
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	79
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	568/7680
    PLBs                        :	91/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 74.46 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1494
used logic cells: 568
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1494
used logic cells: 568
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 686 
I1212: Iteration  1 :   112 unrouted : 1 seconds
I1212: Iteration  2 :    13 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           330900K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
running timerSDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 26 00:10:14 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
Verilog design file = nextCRC16.v
-sdc option: SDC file input not used.
ERROR - synthesis: nextCRC16.v(22): syntax error near function. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 1 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 26 00:14:19 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
Verilog design file = nextCRC16.v
-sdc option: SDC file input not used.
ERROR - synthesis: nextCRC16.v(22): syntax error near function. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 1 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 26 00:17:12 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
Verilog design file = nextCRC16.v
-sdc option: SDC file input not used.
ERROR - synthesis: coms.v(13): syntax error near :. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 1 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 26 00:18:03 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
Verilog design file = nextCRC16.v
-sdc option: SDC file input not used.
ERROR - synthesis: nextCRC16.v(24): syntax error near function. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 1 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 26 00:18:59 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
Verilog design file = nextCRC16.v
-sdc option: SDC file input not used.
ERROR - synthesis: nextCRC16.v(24): syntax error near function. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 1 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 26 00:19:54 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
ERROR - synthesis: nextCRC16.v(24): syntax error near function. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 1 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 26 00:20:26 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
ERROR - synthesis: coms.v(1): cannot open include file nextCRC16.v. VERI-1245
Synthesis failed.
Synthesis batch mode runtime 1 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 26 00:20:47 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
ERROR - synthesis: coms.v(13): syntax error near :. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 1 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 26 00:21:38 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(123): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(125): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(145): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(197): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.



WARNING - synthesis: Bit 32 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 33 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 34 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 35 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 36 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 37 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 38 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 39 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 40 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 41 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 42 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 43 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 44 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 45 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 46 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 47 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 48 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 49 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 50 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 51 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 52 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 53 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 54 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 55 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 56 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 57 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 58 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 59 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 60 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 61 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 62 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 63 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 301 of 7680 (3 % )
SB_CARRY => 79
SB_DFF => 268
SB_DFFE => 29
SB_DFFESR => 3
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 572
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 301
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1320, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/byte_transmit_counter2_0, loads : 27
  Net : c0/byte_transmit_counter_1, loads : 26
  Net : c0/n15, loads : 24
  Net : c0/byte_transmit_counter2_1, loads : 23
  Net : c0/n2437, loads : 21
  Net : c0/tx/r_SM_Main_2, loads : 18
  Net : c0/byte_transmit_counter_0, loads : 16
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 162.156  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.957  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	572
    Number of DFFs      	:	301
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	79
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	575
    Number of DFFs      	:	300
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	79

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	248
        LUT, DFF and CARRY	:	52
    Combinational LogicCells
        Only LUT         	:	248
        CARRY Only       	:	0
        LUT with CARRY   	:	27
    LogicCells                  :	575/7680
    PLBs                        :	77/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.2 (sec)

Final Design Statistics
    Number of LUTs      	:	575
    Number of DFFs      	:	300
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	79
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	575/7680
    PLBs                        :	97/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 79.09 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1634
used logic cells: 575
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 686 
I1212: Iteration  1 :   344 unrouted : 1 seconds
I1212: Iteration  2 :    84 unrouted : 0 seconds
I1212: Iteration  3 :    19 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
 total           330624K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio 
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 26 00:23:14 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(123): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(125): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(145): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(197): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.



WARNING - synthesis: Bit 32 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 33 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 34 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 35 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 36 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 37 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 38 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 39 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 40 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 41 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 42 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 43 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 44 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 45 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 46 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 47 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 48 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 49 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 50 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 51 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 52 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 53 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 54 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 55 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 56 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 57 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 58 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 59 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 60 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 61 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 62 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 63 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 301 of 7680 (3 % )
SB_CARRY => 79
SB_DFF => 268
SB_DFFE => 29
SB_DFFESR => 3
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 572
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 301
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1320, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/byte_transmit_counter2_0, loads : 27
  Net : c0/byte_transmit_counter_1, loads : 26
  Net : c0/n15, loads : 24
  Net : c0/byte_transmit_counter2_1, loads : 23
  Net : c0/n2437, loads : 21
  Net : c0/tx/r_SM_Main_2, loads : 18
  Net : c0/byte_transmit_counter_0, loads : 16
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 162.152  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.006  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	572
    Number of DFFs      	:	301
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	79
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	575
    Number of DFFs      	:	300
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	79

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	248
        LUT, DFF and CARRY	:	52
    Combinational LogicCells
        Only LUT         	:	248
        CARRY Only       	:	0
        LUT with CARRY   	:	27
    LogicCells                  :	575/7680
    PLBs                        :	77/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.5 (sec)

Final Design Statistics
    Number of LUTs      	:	575
    Number of DFFs      	:	300
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	79
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	575/7680
    PLBs                        :	97/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 79.09 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1634
used logic cells: 575
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1634
used logic cells: 575
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 696 
I1212: Iteration  1 :   117 unrouted : 1 seconds
I1212: Iteration  2 :    19 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           330940K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
running timerSDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 26 00:26:26 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(123): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(125): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(145): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(197): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.



WARNING - synthesis: Bit 32 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 33 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 34 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 35 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 36 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 37 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 38 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 39 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 40 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 41 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 42 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 43 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 44 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 45 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 46 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 47 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 48 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 49 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 50 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 51 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 52 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 53 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 54 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 55 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 56 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 57 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 58 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 59 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 60 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 61 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 62 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 63 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 301 of 7680 (3 % )
SB_CARRY => 79
SB_DFF => 267
SB_DFFE => 30
SB_DFFESR => 3
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 586
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 301
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1168, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/byte_transmit_counter2_1, loads : 35
  Net : c0/n15, loads : 28
  Net : c0/byte_transmit_counter_1, loads : 26
  Net : c0/n2529, loads : 21
  Net : c0/byte_transmit_counter2_0, loads : 19
  Net : c0/tx/r_SM_Main_2, loads : 16
  Net : c0/tx2/r_SM_Main_2, loads : 16
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 161.477  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.950  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	586
    Number of DFFs      	:	301
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	79
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	589
    Number of DFFs      	:	300
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	79

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	248
        LUT, DFF and CARRY	:	52
    Combinational LogicCells
        Only LUT         	:	262
        CARRY Only       	:	0
        LUT with CARRY   	:	27
    LogicCells                  :	589/7680
    PLBs                        :	80/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 28.4 (sec)

Final Design Statistics
    Number of LUTs      	:	589
    Number of DFFs      	:	300
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	79
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	589/7680
    PLBs                        :	89/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 77.26 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 30.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1703
used logic cells: 589
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1703
used logic cells: 589
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 714 
I1212: Iteration  1 :   132 unrouted : 1 seconds
I1212: Iteration  2 :     7 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           331072K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
running timerSDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 26 00:28:44 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(65): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(123): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(125): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(145): expression size 32 truncated to fit in target size 11. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(197): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(55): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_2 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.



WARNING - synthesis: Bit 32 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 33 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 34 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 35 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 36 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 37 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 38 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 39 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 40 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 41 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 42 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 43 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 44 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 45 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 46 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 47 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 48 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 49 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 50 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 51 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 52 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 53 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 54 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 55 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 56 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 57 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 58 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 59 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 60 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 61 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 62 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 63 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 304 of 7680 (3 % )
SB_CARRY => 82
SB_DFF => 270
SB_DFFE => 30
SB_DFFESR => 3
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 573
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 304
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1338, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/tx2/r_SM_Main_2, loads : 32
  Net : c0/byte_transmit_counter2_1, loads : 29
  Net : c0/n21_adj_828, loads : 27
  Net : c0/byte_transmit_counter_1, loads : 26
  Net : c0/byte_transmit_counter2_0, loads : 23
  Net : c0/n2523, loads : 19
  Net : c0/tx/r_SM_Main_2, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 162.621  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.997  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	573
    Number of DFFs      	:	304
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	82
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	576
    Number of DFFs      	:	303
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	82

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	248
        LUT, DFF and CARRY	:	55
    Combinational LogicCells
        Only LUT         	:	246
        CARRY Only       	:	0
        LUT with CARRY   	:	27
    LogicCells                  :	576/7680
    PLBs                        :	78/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 29.7 (sec)

Final Design Statistics
    Number of LUTs      	:	576
    Number of DFFs      	:	303
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	82
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	576/7680
    PLBs                        :	93/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 76.93 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1780
used logic cells: 576
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1780
used logic cells: 576
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 699 
I1212: Iteration  1 :   137 unrouted : 1 seconds
I1212: Iteration  2 :    28 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           330996K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
running timerSDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 26 00:48:39 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(123): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(125): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(145): expression size 32 truncated to fit in target size 11. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(197): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.



WARNING - synthesis: Bit 32 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 33 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 34 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 35 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 36 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 37 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 38 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 39 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 40 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 41 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 42 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 43 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 44 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 45 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 46 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 47 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 48 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 49 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 50 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 51 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 52 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 53 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 54 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 55 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 56 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 57 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 58 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 59 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 60 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 61 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 62 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 63 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 304 of 7680 (3 % )
SB_CARRY => 82
SB_DFF => 270
SB_DFFE => 30
SB_DFFESR => 3
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 573
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 304
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1339, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/tx2/r_SM_Main_2, loads : 32
  Net : c0/byte_transmit_counter2_1, loads : 29
  Net : c0/n21_adj_828, loads : 27
  Net : c0/byte_transmit_counter_1, loads : 26
  Net : c0/byte_transmit_counter2_0, loads : 23
  Net : c0/n2524, loads : 19
  Net : c0/tx/r_SM_Main_2, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 162.766  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.999  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	573
    Number of DFFs      	:	304
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	82
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	576
    Number of DFFs      	:	303
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	82

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	248
        LUT, DFF and CARRY	:	55
    Combinational LogicCells
        Only LUT         	:	246
        CARRY Only       	:	0
        LUT with CARRY   	:	27
    LogicCells                  :	576/7680
    PLBs                        :	78/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 28.9 (sec)

Final Design Statistics
    Number of LUTs      	:	576
    Number of DFFs      	:	303
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	82
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	576/7680
    PLBs                        :	90/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 76.82 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 30.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1833
used logic cells: 576
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1833
used logic cells: 576
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 699 
I1212: Iteration  1 :   137 unrouted : 0 seconds
I1212: Iteration  2 :    17 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           330996K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
running timerSDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 26 00:52:34 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(123): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(125): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(145): expression size 32 truncated to fit in target size 11. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(197): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.



WARNING - synthesis: Bit 32 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 33 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 34 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 35 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 36 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 37 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 38 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 39 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 40 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 41 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 42 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 43 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 44 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 45 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 46 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 47 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 48 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 49 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 50 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 51 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 52 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 53 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 54 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 55 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 56 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 57 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 58 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 59 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 60 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 61 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 62 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 63 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 304 of 7680 (3 % )
SB_CARRY => 82
SB_DFF => 271
SB_DFFE => 29
SB_DFFESR => 3
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 576
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 304
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1179, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/byte_transmit_counter2_1, loads : 35
  Net : c0/n21_adj_839, loads : 26
  Net : c0/byte_transmit_counter_1, loads : 26
  Net : c0/byte_transmit_counter2_0, loads : 19
  Net : c0/n2432, loads : 18
  Net : c0/n2431, loads : 18
  Net : c0/tx/r_SM_Main_2, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 162.242  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.996  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	576
    Number of DFFs      	:	304
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	82
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	579
    Number of DFFs      	:	303
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	82

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	248
        LUT, DFF and CARRY	:	55
    Combinational LogicCells
        Only LUT         	:	249
        CARRY Only       	:	0
        LUT with CARRY   	:	27
    LogicCells                  :	579/7680
    PLBs                        :	77/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 32.9 (sec)

Final Design Statistics
    Number of LUTs      	:	579
    Number of DFFs      	:	303
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	82
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	579/7680
    PLBs                        :	91/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 67.49 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 34.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1565
used logic cells: 579
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1565
used logic cells: 579
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 697 
I1212: Iteration  1 :   122 unrouted : 1 seconds
I1212: Iteration  2 :    20 unrouted : 0 seconds
I1212: Iteration  3 :     5 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           330996K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
running timerSDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 26 01:00:37 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(123): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(125): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(145): expression size 32 truncated to fit in target size 11. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(197): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.



WARNING - synthesis: Bit 32 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 33 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 34 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 35 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 36 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 37 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 38 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 39 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 40 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 41 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 42 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 43 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 44 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 45 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 46 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 47 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 48 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 49 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 50 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 51 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 52 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 53 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 54 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 55 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 56 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 57 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 58 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 59 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 60 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 61 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 62 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 63 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 304 of 7680 (3 % )
SB_CARRY => 82
SB_DFF => 271
SB_DFFE => 29
SB_DFFESR => 3
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 570
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 304
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 68
  Net : c0/n1320, loads : 65
  Net : c0/rx/rx_data_ready, loads : 63
  Net : c0/byte_transmit_counter2_1, loads : 35
  Net : c0/n21, loads : 27
  Net : c0/byte_transmit_counter_1, loads : 26
  Net : c0/n2399, loads : 19
  Net : c0/byte_transmit_counter2_0, loads : 19
  Net : c0/tx/r_SM_Main_2, loads : 17
  Net : c0/n2400, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 162.652  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.986  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	570
    Number of DFFs      	:	304
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	82
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	573
    Number of DFFs      	:	303
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	82

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	248
        LUT, DFF and CARRY	:	55
    Combinational LogicCells
        Only LUT         	:	243
        CARRY Only       	:	0
        LUT with CARRY   	:	27
    LogicCells                  :	573/7680
    PLBs                        :	78/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 24.5 (sec)

Final Design Statistics
    Number of LUTs      	:	573
    Number of DFFs      	:	303
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	82
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	573/7680
    PLBs                        :	89/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 78.43 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 26.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1526
used logic cells: 573
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1526
used logic cells: 573
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 693 
I1212: Iteration  1 :   130 unrouted : 0 seconds
I1212: Iteration  2 :    22 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           330976K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
running timerSDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 26 01:10:35 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(139): literal value truncated to fit in 8 bits. VERI-1208
WARNING - synthesis: coms.v(140): literal value truncated to fit in 8 bits. VERI-1208
WARNING - synthesis: coms.v(141): literal value truncated to fit in 8 bits. VERI-1208
WARNING - synthesis: coms.v(142): literal value truncated to fit in 8 bits. VERI-1208
WARNING - synthesis: coms.v(143): literal value truncated to fit in 8 bits. VERI-1208
WARNING - synthesis: coms.v(144): literal value truncated to fit in 8 bits. VERI-1208
WARNING - synthesis: coms.v(147): literal value truncated to fit in 8 bits. VERI-1208
WARNING - synthesis: coms.v(148): literal value truncated to fit in 8 bits. VERI-1208
WARNING - synthesis: coms.v(149): literal value truncated to fit in 8 bits. VERI-1208
WARNING - synthesis: coms.v(150): literal value truncated to fit in 8 bits. VERI-1208
WARNING - synthesis: coms.v(151): literal value truncated to fit in 8 bits. VERI-1208
WARNING - synthesis: coms.v(152): literal value truncated to fit in 8 bits. VERI-1208
WARNING - synthesis: coms.v(113): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(123): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(125): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(157): expression size 32 truncated to fit in target size 11. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(209): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.



WARNING - synthesis: Bit 16 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 17 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 18 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 19 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 20 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 21 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 22 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 23 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 24 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 25 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 26 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 27 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 28 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 29 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 30 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 31 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 32 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 33 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 34 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 35 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 36 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 37 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 38 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 39 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 40 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 41 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 42 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 43 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 44 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 45 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 46 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 47 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 48 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 49 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 50 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 51 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 52 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 53 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 54 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 55 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 56 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 57 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 58 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 59 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 60 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 61 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 62 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 63 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 80 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 81 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 82 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 83 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 84 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 85 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 86 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 87 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 88 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 89 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 90 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 91 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 92 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 93 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 94 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 95 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 96 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 97 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 98 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 99 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 100 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 101 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 102 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 103 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 104 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 105 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 106 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 107 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 108 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 109 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 110 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 111 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 112 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 113 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 114 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 115 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 116 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 117 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 118 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 119 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 120 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 121 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 122 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 123 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 124 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 125 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 126 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 127 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 128 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 129 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 130 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 131 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 132 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 133 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 134 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 135 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 136 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 137 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 138 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 139 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 140 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 141 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 142 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 143 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 144 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 145 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 146 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 147 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 148 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 149 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 150 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 151 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 152 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 153 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 154 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 155 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 156 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 157 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 158 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 159 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 0 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 3 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 5 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 6 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 7 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 8 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 9 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 10 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 11 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 12 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 13 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 14 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 15 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 482 of 7680 (6 % )
SB_CARRY => 84
SB_DFF => 449
SB_DFFE => 26
SB_DFFESR => 6
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 808
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 482
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 164
  Net : c0/n1341, loads : 161
  Net : c0/rx/rx_data_ready, loads : 159
  Net : c0/byte_transmit_counter2_1, loads : 71
  Net : c0/byte_transmit_counter2_0, loads : 51
  Net : c0/byte_transmit_counter_0, loads : 20
  Net : c0/n3630, loads : 18
  Net : c0/tx/r_SM_Main_2, loads : 18
  Net : c0/n21, loads : 17
  Net : c0/byte_transmit_counter2_2, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 164.480  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.374  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	808
    Number of DFFs      	:	482
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	84
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	811
    Number of DFFs      	:	481
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	84

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	425
        LUT, DFF and CARRY	:	56
    Combinational LogicCells
        Only LUT         	:	302
        CARRY Only       	:	0
        LUT with CARRY   	:	28
    LogicCells                  :	811/7680
    PLBs                        :	110/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 37.6 (sec)

Final Design Statistics
    Number of LUTs      	:	811
    Number of DFFs      	:	481
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	84
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	811/7680
    PLBs                        :	133/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 70.56 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 40.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2584
used logic cells: 811
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2584
used logic cells: 811
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 932 
I1212: Iteration  1 :   164 unrouted : 2 seconds
I1212: Iteration  2 :    28 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
 total           335164K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
running timerSDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 26 01:16:33 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(116): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(126): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(128): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(160): expression size 32 truncated to fit in target size 11. VERI-1209
INFO - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(212): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.



WARNING - synthesis: Bit 16 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 17 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 18 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 19 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 20 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 21 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 22 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 23 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 24 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 25 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 26 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 27 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 28 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 29 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 30 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 31 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 32 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 33 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 34 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 35 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 36 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 37 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 38 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 39 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 40 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 41 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 42 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 43 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 44 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 45 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 46 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 47 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 48 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 49 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 50 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 51 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 52 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 53 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 54 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 55 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 56 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 57 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 58 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 59 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 60 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 61 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 62 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 63 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 80 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 81 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 82 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 83 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 84 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 85 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 86 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 87 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 88 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 89 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 90 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 91 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 92 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 93 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 94 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 95 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 96 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 97 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 98 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 99 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 100 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 101 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 102 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 103 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 104 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 105 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 106 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 107 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 108 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 109 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 110 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 111 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 112 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 113 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 114 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 115 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 116 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 117 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 118 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 119 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 120 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 121 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 122 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 123 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 124 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 125 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 126 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 127 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 128 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 129 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 130 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 131 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 132 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 133 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 134 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 135 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 136 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 137 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 138 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 139 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 140 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 141 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 142 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 143 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 144 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 145 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 146 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 147 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 148 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 149 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 150 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 151 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 152 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 153 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 154 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 155 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 156 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 157 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 158 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 159 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 498 of 7680 (6 % )
SB_CARRY => 84
SB_DFF => 466
SB_DFFE => 21
SB_DFFESR => 11
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 991
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 498
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 164
  Net : c0/n1729, loads : 161
  Net : c0/rx/rx_data_ready, loads : 159
  Net : c0/byte_transmit_counter2_1, loads : 83
  Net : c0/byte_transmit_counter2_0, loads : 43
  Net : c0/byte_transmit_counter_0, loads : 22
  Net : c0/tx/r_SM_Main_2, loads : 20
  Net : c0/n4333, loads : 19
  Net : c0/byte_transmit_counter2_3, loads : 19
  Net : c0/n21_adj_1883, loads : 18
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 172.047  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.881  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	991
    Number of DFFs      	:	498
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	84
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
PIN_9, as it is not connected to any PAD
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	993
    Number of DFFs      	:	497
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	84

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	441
        LUT, DFF and CARRY	:	56
    Combinational LogicCells
        Only LUT         	:	468
        CARRY Only       	:	0
        LUT with CARRY   	:	28
    LogicCells                  :	993/7680
    PLBs                        :	138/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 31.9 (sec)

Final Design Statistics
    Number of LUTs      	:	993
    Number of DFFs      	:	497
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	84
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	993/7680
    PLBs                        :	179/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 50.72 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 35.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 4683
used logic cells: 993
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 4683
used logic cells: 993
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 1135 
I1212: Iteration  1 :   210 unrouted : 2 seconds
I1212: Iteration  2 :    37 unrouted : 0 seconds
I1212: Iteration  3 :    15 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
 total           337132K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
running timerSDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
