

================================================================
== Vitis HLS Report for 'mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6'
================================================================
* Date:           Wed Nov 13 12:41:21 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matmul
* Solution:       lab1sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.217 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      133|      133|  1.330 us|  1.330 us|  133|  133|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_5_VITIS_LOOP_32_6  |      131|      131|         5|          1|          1|   128|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten26 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten26"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_34_7"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i"   --->   Operation 15 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten26_load = load i8 %indvar_flatten26" [matmul.cpp:31]   --->   Operation 16 'load' 'indvar_flatten26_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = trunc i4 %i_1"   --->   Operation 17 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty, i2 0"   --->   Operation 18 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.58ns)   --->   "%icmp_ln31 = icmp_eq  i8 %indvar_flatten26_load, i8 128" [matmul.cpp:31]   --->   Operation 20 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.70ns)   --->   "%add_ln31 = add i8 %indvar_flatten26_load, i8 1" [matmul.cpp:31]   --->   Operation 21 'add' 'add_ln31' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc84, void %VITIS_LOOP_42_8.exitStub" [matmul.cpp:31]   --->   Operation 22 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [matmul.cpp:32]   --->   Operation 23 'load' 'j_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.63ns)   --->   "%icmp_ln32 = icmp_eq  i5 %j_load, i5 16" [matmul.cpp:32]   --->   Operation 24 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.27ns)   --->   "%select_ln31 = select i1 %icmp_ln32, i5 0, i5 %j_load" [matmul.cpp:31]   --->   Operation 25 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln31_1 = add i4 %i_1, i4 1" [matmul.cpp:31]   --->   Operation 26 'add' 'add_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_21 = trunc i4 %add_ln31_1" [matmul.cpp:31]   --->   Operation 27 'trunc' 'empty_21' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_21, i2 0" [matmul.cpp:31]   --->   Operation 28 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.35ns)   --->   "%select_ln31_1 = select i1 %icmp_ln32, i4 %add_ln31_1, i4 %i_1" [matmul.cpp:31]   --->   Operation 29 'select' 'select_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i4 %select_ln31_1" [matmul.cpp:31]   --->   Operation 30 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_mid3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln31, i4 0" [matmul.cpp:31]   --->   Operation 31 'bitconcatenate' 'p_mid3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.27ns)   --->   "%select_ln31_2 = select i1 %icmp_ln32, i5 %p_mid1, i5 %tmp_3" [matmul.cpp:31]   --->   Operation 32 'select' 'select_ln31_2' <Predicate = (!icmp_ln31)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i5 %select_ln31_2" [matmul.cpp:31]   --->   Operation 33 'zext' 'zext_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%A_V_addr = getelementptr i8 %A_V, i64 0, i64 %zext_ln31"   --->   Operation 34 'getelementptr' 'A_V_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (0.66ns)   --->   "%A_V_load = load i5 %A_V_addr" [matmul.cpp:31]   --->   Operation 35 'load' 'A_V_load' <Predicate = (!icmp_ln31)> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%or_ln31 = or i5 %select_ln31_2, i5 1" [matmul.cpp:31]   --->   Operation 36 'or' 'or_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i5 %or_ln31" [matmul.cpp:31]   --->   Operation 37 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%A_V_addr_1 = getelementptr i8 %A_V, i64 0, i64 %zext_ln31_2"   --->   Operation 38 'getelementptr' 'A_V_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (0.66ns)   --->   "%A_V_load_1 = load i5 %A_V_addr_1" [matmul.cpp:31]   --->   Operation 39 'load' 'A_V_load_1' <Predicate = (!icmp_ln31)> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln31_1 = or i5 %select_ln31_2, i5 2" [matmul.cpp:31]   --->   Operation 40 'or' 'or_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln31_4 = zext i5 %or_ln31_1" [matmul.cpp:31]   --->   Operation 41 'zext' 'zext_ln31_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%A_V_addr_2 = getelementptr i8 %A_V, i64 0, i64 %zext_ln31_4"   --->   Operation 42 'getelementptr' 'A_V_addr_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (0.66ns)   --->   "%A_V_load_2 = load i5 %A_V_addr_2" [matmul.cpp:31]   --->   Operation 43 'load' 'A_V_load_2' <Predicate = (!icmp_ln31)> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln31_2 = or i5 %select_ln31_2, i5 3" [matmul.cpp:31]   --->   Operation 44 'or' 'or_ln31_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln31_6 = zext i5 %or_ln31_2" [matmul.cpp:31]   --->   Operation 45 'zext' 'zext_ln31_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%A_V_addr_3 = getelementptr i8 %A_V, i64 0, i64 %zext_ln31_6"   --->   Operation 46 'getelementptr' 'A_V_addr_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (0.66ns)   --->   "%A_V_load_3 = load i5 %A_V_addr_3" [matmul.cpp:31]   --->   Operation 47 'load' 'A_V_load_3' <Predicate = (!icmp_ln31)> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%j_2_cast4 = zext i5 %select_ln31" [matmul.cpp:31]   --->   Operation 48 'zext' 'j_2_cast4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%j_2_cast3 = zext i5 %select_ln31" [matmul.cpp:31]   --->   Operation 49 'zext' 'j_2_cast3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr i8 %B_V, i64 0, i64 %j_2_cast4"   --->   Operation 50 'getelementptr' 'B_V_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.66ns)   --->   "%B_V_load = load i6 %B_V_addr"   --->   Operation 51 'load' 'B_V_load' <Predicate = (!icmp_ln31)> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 64> <RAM>
ST_1 : Operation 52 [1/1] (0.10ns)   --->   "%xor_ln35 = xor i5 %select_ln31, i5 16" [matmul.cpp:35]   --->   Operation 52 'xor' 'xor_ln35' <Predicate = (!icmp_ln31)> <Delay = 0.10> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.10> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i5 %xor_ln35"   --->   Operation 53 'zext' 'zext_ln186_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%B_V_addr_1 = getelementptr i8 %B_V, i64 0, i64 %zext_ln186_1"   --->   Operation 54 'getelementptr' 'B_V_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (0.66ns)   --->   "%B_V_load_1 = load i6 %B_V_addr_1"   --->   Operation 55 'load' 'B_V_load_1' <Predicate = (!icmp_ln31)> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 64> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln186_3_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %select_ln31"   --->   Operation 56 'bitconcatenate' 'zext_ln186_3_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln186_3 = zext i6 %zext_ln186_3_cast"   --->   Operation 57 'zext' 'zext_ln186_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%B_V_addr_2 = getelementptr i8 %B_V, i64 0, i64 %zext_ln186_3"   --->   Operation 58 'getelementptr' 'B_V_addr_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (0.66ns)   --->   "%B_V_load_2 = load i6 %B_V_addr_2"   --->   Operation 59 'load' 'B_V_load_2' <Predicate = (!icmp_ln31)> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 64> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i5 %xor_ln35"   --->   Operation 60 'sext' 'sext_ln186' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln186_5 = zext i6 %sext_ln186"   --->   Operation 61 'zext' 'zext_ln186_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%B_V_addr_3 = getelementptr i8 %B_V, i64 0, i64 %zext_ln186_5"   --->   Operation 62 'getelementptr' 'B_V_addr_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (0.66ns)   --->   "%B_V_load_3 = load i6 %B_V_addr_3"   --->   Operation 63 'load' 'B_V_load_3' <Predicate = (!icmp_ln31)> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 64> <RAM>
ST_1 : Operation 64 [1/1] (0.70ns)   --->   "%add_ln37 = add i7 %j_2_cast3, i7 %p_mid3" [matmul.cpp:37]   --->   Operation 64 'add' 'add_ln37' <Predicate = (!icmp_ln31)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.70ns)   --->   "%add_ln32 = add i5 %select_ln31, i5 1" [matmul.cpp:32]   --->   Operation 65 'add' 'add_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln32 = store i8 %add_ln31, i8 %indvar_flatten26" [matmul.cpp:32]   --->   Operation 66 'store' 'store_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.38>
ST_1 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln32 = store i4 %select_ln31_1, i4 %i" [matmul.cpp:32]   --->   Operation 67 'store' 'store_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.38>
ST_1 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln32 = store i5 %add_ln32, i5 %j" [matmul.cpp:32]   --->   Operation 68 'store' 'store_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 69 [1/2] (0.66ns)   --->   "%A_V_load = load i5 %A_V_addr" [matmul.cpp:31]   --->   Operation 69 'load' 'A_V_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i8 %A_V_load" [matmul.cpp:31]   --->   Operation 70 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/2] (0.66ns)   --->   "%A_V_load_1 = load i5 %A_V_addr_1" [matmul.cpp:31]   --->   Operation 71 'load' 'A_V_load_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln31_3 = zext i8 %A_V_load_1" [matmul.cpp:31]   --->   Operation 72 'zext' 'zext_ln31_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/2] (0.66ns)   --->   "%A_V_load_2 = load i5 %A_V_addr_2" [matmul.cpp:31]   --->   Operation 73 'load' 'A_V_load_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln31_5 = zext i8 %A_V_load_2" [matmul.cpp:31]   --->   Operation 74 'zext' 'zext_ln31_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/2] (0.66ns)   --->   "%A_V_load_3 = load i5 %A_V_addr_3" [matmul.cpp:31]   --->   Operation 75 'load' 'A_V_load_3' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln31_7 = zext i8 %A_V_load_3" [matmul.cpp:31]   --->   Operation 76 'zext' 'zext_ln31_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/2] (0.66ns)   --->   "%B_V_load = load i6 %B_V_addr"   --->   Operation 77 'load' 'B_V_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i8 %B_V_load"   --->   Operation 78 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [3/3] (0.99ns) (grouped into DSP with root node add_ln840)   --->   "%mul_ln1494 = mul i16 %zext_ln186, i16 %zext_ln31_1"   --->   Operation 79 'mul' 'mul_ln1494' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/2] (0.66ns)   --->   "%B_V_load_1 = load i6 %B_V_addr_1"   --->   Operation 80 'load' 'B_V_load_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln186_2 = zext i8 %B_V_load_1"   --->   Operation 81 'zext' 'zext_ln186_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.55ns)   --->   "%mul_ln1494_1 = mul i16 %zext_ln186_2, i16 %zext_ln31_3"   --->   Operation 82 'mul' 'mul_ln1494_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/2] (0.66ns)   --->   "%B_V_load_2 = load i6 %B_V_addr_2"   --->   Operation 83 'load' 'B_V_load_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln186_4 = zext i8 %B_V_load_2"   --->   Operation 84 'zext' 'zext_ln186_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.55ns)   --->   "%mul_ln1494_2 = mul i16 %zext_ln186_4, i16 %zext_ln31_5"   --->   Operation 85 'mul' 'mul_ln1494_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/2] (0.66ns)   --->   "%B_V_load_3 = load i6 %B_V_addr_3"   --->   Operation 86 'load' 'B_V_load_3' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln186_6 = zext i8 %B_V_load_3"   --->   Operation 87 'zext' 'zext_ln186_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [3/3] (0.99ns) (grouped into DSP with root node add_ln840_1)   --->   "%mul_ln1494_3 = mul i16 %zext_ln186_6, i16 %zext_ln31_7"   --->   Operation 88 'mul' 'mul_ln1494_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 89 [2/3] (0.99ns) (grouped into DSP with root node add_ln840)   --->   "%mul_ln1494 = mul i16 %zext_ln186, i16 %zext_ln31_1"   --->   Operation 89 'mul' 'mul_ln1494' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [2/3] (0.99ns) (grouped into DSP with root node add_ln840_1)   --->   "%mul_ln1494_3 = mul i16 %zext_ln186_6, i16 %zext_ln31_7"   --->   Operation 90 'mul' 'mul_ln1494_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 91 [1/3] (0.00ns) (grouped into DSP with root node add_ln840)   --->   "%mul_ln1494 = mul i16 %zext_ln186, i16 %zext_ln31_1"   --->   Operation 91 'mul' 'mul_ln1494' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into DSP with root node add_ln840)   --->   "%zext_ln35 = zext i16 %mul_ln1494" [matmul.cpp:35]   --->   Operation 92 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i16 %mul_ln1494_1" [matmul.cpp:35]   --->   Operation 93 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i16 %mul_ln1494_2" [matmul.cpp:35]   --->   Operation 94 'zext' 'zext_ln35_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_1)   --->   "%mul_ln1494_3 = mul i16 %zext_ln186_6, i16 %zext_ln31_7"   --->   Operation 95 'mul' 'mul_ln1494_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_1)   --->   "%zext_ln840 = zext i16 %mul_ln1494_3"   --->   Operation 96 'zext' 'zext_ln840' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840 = add i17 %zext_ln35_1, i17 %zext_ln35"   --->   Operation 97 'add' 'add_ln840' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_1 = add i17 %zext_ln35_2, i17 %zext_ln840"   --->   Operation 98 'add' 'add_ln840_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 112 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.03>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_31_5_VITIS_LOOP_32_6_str"   --->   Operation 99 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 100 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 101 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [matmul.cpp:33]   --->   Operation 102 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840 = add i17 %zext_ln35_1, i17 %zext_ln35"   --->   Operation 103 'add' 'add_ln840' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln840_1 = zext i17 %add_ln840"   --->   Operation 104 'zext' 'zext_ln840_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln840_1 = add i17 %zext_ln35_2, i17 %zext_ln840"   --->   Operation 105 'add' 'add_ln840_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln840_2 = zext i17 %add_ln840_1"   --->   Operation 106 'zext' 'zext_ln840_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.79ns)   --->   "%add_ln840_2 = add i18 %zext_ln840_2, i18 %zext_ln840_1"   --->   Operation 107 'add' 'add_ln840_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i7 %add_ln37" [matmul.cpp:37]   --->   Operation 108 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr i18 %C_V, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 109 'getelementptr' 'C_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.60ns)   --->   "%store_ln37 = store i18 %add_ln840_2, i7 %C_V_addr" [matmul.cpp:37]   --->   Operation 110 'store' 'store_ln37' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 128> <RAM>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln32 = br void %VITIS_LOOP_34_7" [matmul.cpp:32]   --->   Operation 111 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11113333333333333]; IO mode=ap_memory:ce=0
Port [ B_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11113333333333333]; IO mode=ap_memory:ce=0
Port [ C_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010000]
i                     (alloca           ) [ 010000]
indvar_flatten26      (alloca           ) [ 010000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
i_1                   (load             ) [ 000000]
indvar_flatten26_load (load             ) [ 000000]
empty                 (trunc            ) [ 000000]
tmp_3                 (bitconcatenate   ) [ 000000]
specpipeline_ln0      (specpipeline     ) [ 000000]
icmp_ln31             (icmp             ) [ 011110]
add_ln31              (add              ) [ 000000]
br_ln31               (br               ) [ 000000]
j_load                (load             ) [ 000000]
icmp_ln32             (icmp             ) [ 000000]
select_ln31           (select           ) [ 000000]
add_ln31_1            (add              ) [ 000000]
empty_21              (trunc            ) [ 000000]
p_mid1                (bitconcatenate   ) [ 000000]
select_ln31_1         (select           ) [ 000000]
trunc_ln31            (trunc            ) [ 000000]
p_mid3                (bitconcatenate   ) [ 000000]
select_ln31_2         (select           ) [ 000000]
zext_ln31             (zext             ) [ 000000]
A_V_addr              (getelementptr    ) [ 011000]
or_ln31               (or               ) [ 000000]
zext_ln31_2           (zext             ) [ 000000]
A_V_addr_1            (getelementptr    ) [ 011000]
or_ln31_1             (or               ) [ 000000]
zext_ln31_4           (zext             ) [ 000000]
A_V_addr_2            (getelementptr    ) [ 011000]
or_ln31_2             (or               ) [ 000000]
zext_ln31_6           (zext             ) [ 000000]
A_V_addr_3            (getelementptr    ) [ 011000]
j_2_cast4             (zext             ) [ 000000]
j_2_cast3             (zext             ) [ 000000]
B_V_addr              (getelementptr    ) [ 011000]
xor_ln35              (xor              ) [ 000000]
zext_ln186_1          (zext             ) [ 000000]
B_V_addr_1            (getelementptr    ) [ 011000]
zext_ln186_3_cast     (bitconcatenate   ) [ 000000]
zext_ln186_3          (zext             ) [ 000000]
B_V_addr_2            (getelementptr    ) [ 011000]
sext_ln186            (sext             ) [ 000000]
zext_ln186_5          (zext             ) [ 000000]
B_V_addr_3            (getelementptr    ) [ 011000]
add_ln37              (add              ) [ 011111]
add_ln32              (add              ) [ 000000]
store_ln32            (store            ) [ 000000]
store_ln32            (store            ) [ 000000]
store_ln32            (store            ) [ 000000]
A_V_load              (load             ) [ 000000]
zext_ln31_1           (zext             ) [ 010110]
A_V_load_1            (load             ) [ 000000]
zext_ln31_3           (zext             ) [ 000000]
A_V_load_2            (load             ) [ 000000]
zext_ln31_5           (zext             ) [ 000000]
A_V_load_3            (load             ) [ 000000]
zext_ln31_7           (zext             ) [ 010110]
B_V_load              (load             ) [ 000000]
zext_ln186            (zext             ) [ 010110]
B_V_load_1            (load             ) [ 000000]
zext_ln186_2          (zext             ) [ 000000]
mul_ln1494_1          (mul              ) [ 010110]
B_V_load_2            (load             ) [ 000000]
zext_ln186_4          (zext             ) [ 000000]
mul_ln1494_2          (mul              ) [ 010110]
B_V_load_3            (load             ) [ 000000]
zext_ln186_6          (zext             ) [ 010110]
mul_ln1494            (mul              ) [ 000000]
zext_ln35             (zext             ) [ 010001]
zext_ln35_1           (zext             ) [ 010001]
zext_ln35_2           (zext             ) [ 010001]
mul_ln1494_3          (mul              ) [ 000000]
zext_ln840            (zext             ) [ 010001]
specloopname_ln0      (specloopname     ) [ 000000]
empty_20              (speclooptripcount) [ 000000]
specpipeline_ln0      (specpipeline     ) [ 000000]
specloopname_ln33     (specloopname     ) [ 000000]
add_ln840             (add              ) [ 000000]
zext_ln840_1          (zext             ) [ 000000]
add_ln840_1           (add              ) [ 000000]
zext_ln840_2          (zext             ) [ 000000]
add_ln840_2           (add              ) [ 000000]
zext_ln37             (zext             ) [ 000000]
C_V_addr              (getelementptr    ) [ 000000]
store_ln37            (store            ) [ 000000]
br_ln32               (br               ) [ 000000]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V"/><MemPortTyVec>1 1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V"/><MemPortTyVec>1 1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_31_5_VITIS_LOOP_32_6_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="j_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten26_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten26/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="A_V_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="5" slack="0"/>
<pin id="74" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="5" slack="0"/>
<pin id="79" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="0"/>
<pin id="82" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="83" dir="0" index="5" bw="8" slack="0"/>
<pin id="84" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="8" bw="5" slack="0"/>
<pin id="87" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="88" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="12" bw="5" slack="2147483647"/>
<pin id="91" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="92" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="8" slack="0"/>
<pin id="85" dir="1" index="7" bw="8" slack="0"/>
<pin id="89" dir="1" index="11" bw="8" slack="0"/>
<pin id="93" dir="1" index="15" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_V_load/1 A_V_load_1/1 A_V_load_2/1 A_V_load_3/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="A_V_addr_1_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="5" slack="0"/>
<pin id="99" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_addr_1/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="A_V_addr_2_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="5" slack="0"/>
<pin id="107" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_addr_2/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="A_V_addr_3_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="5" slack="0"/>
<pin id="115" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_addr_3/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="B_V_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="5" slack="0"/>
<pin id="123" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="0"/>
<pin id="131" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="132" dir="0" index="5" bw="8" slack="0"/>
<pin id="133" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="8" bw="6" slack="0"/>
<pin id="136" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="137" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="12" bw="6" slack="2147483647"/>
<pin id="140" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="141" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
<pin id="134" dir="1" index="7" bw="8" slack="0"/>
<pin id="138" dir="1" index="11" bw="8" slack="0"/>
<pin id="142" dir="1" index="15" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_V_load/1 B_V_load_1/1 B_V_load_2/1 B_V_load_3/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="B_V_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="5" slack="0"/>
<pin id="148" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="B_V_addr_2_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr_2/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="B_V_addr_3_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="6" slack="0"/>
<pin id="164" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr_3/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="C_V_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="18" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="7" slack="0"/>
<pin id="172" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln37_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="0" index="1" bw="18" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln0_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln0_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="4" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln0_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="5" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_1_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="indvar_flatten26_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten26_load/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="empty_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_3_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="0" index="1" bw="3" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln31_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln31_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="j_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln32_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="0"/>
<pin id="231" dir="0" index="1" bw="5" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="select_ln31_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="5" slack="0"/>
<pin id="239" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln31_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="empty_21_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_21/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_mid1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="3" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="select_ln31_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="0" index="2" bw="4" slack="0"/>
<pin id="265" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_1/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln31_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_mid3_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="0"/>
<pin id="275" dir="0" index="1" bw="3" slack="0"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid3/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="select_ln31_2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="5" slack="0"/>
<pin id="284" dir="0" index="2" bw="5" slack="0"/>
<pin id="285" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_2/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln31_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="or_ln31_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln31_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="or_ln31_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="0" index="1" bw="3" slack="0"/>
<pin id="308" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_1/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln31_4_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="0"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_4/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="or_ln31_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="0" index="1" bw="3" slack="0"/>
<pin id="319" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_2/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln31_6_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_6/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="j_2_cast4_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_2_cast4/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="j_2_cast3_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_2_cast3/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="xor_ln35_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="0" index="1" bw="5" slack="0"/>
<pin id="339" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln186_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_1/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln186_3_cast_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="5" slack="0"/>
<pin id="351" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln186_3_cast/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln186_3_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_3/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sext_ln186_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="0"/>
<pin id="362" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln186_5_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_5/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln37_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="0"/>
<pin id="371" dir="0" index="1" bw="7" slack="0"/>
<pin id="372" dir="1" index="2" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln32_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln32_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="0"/>
<pin id="383" dir="0" index="1" bw="8" slack="0"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln32_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="0" index="1" bw="4" slack="0"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln32_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="0" index="1" bw="5" slack="0"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln31_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln31_3_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_3/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln31_5_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_5/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln31_7_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_7/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln186_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln186_2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="0"/>
<pin id="418" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_2/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="mul_ln1494_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="0"/>
<pin id="423" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1494_1/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln186_4_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_4/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="mul_ln1494_2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="0"/>
<pin id="433" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1494_2/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln186_6_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_6/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln35_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="2"/>
<pin id="442" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln35_2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="2"/>
<pin id="445" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln840_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="17" slack="0"/>
<pin id="448" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln840_1/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln840_2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="17" slack="0"/>
<pin id="451" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln840_2/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln840_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="17" slack="0"/>
<pin id="454" dir="0" index="1" bw="17" slack="0"/>
<pin id="455" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_2/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln37_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="7" slack="4"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/5 "/>
</bind>
</comp>

<comp id="463" class="1007" name="grp_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="0" index="1" bw="8" slack="0"/>
<pin id="466" dir="0" index="2" bw="16" slack="0"/>
<pin id="467" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1494/2 zext_ln35/4 add_ln840/4 "/>
</bind>
</comp>

<comp id="472" class="1007" name="grp_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="0" index="1" bw="8" slack="0"/>
<pin id="475" dir="0" index="2" bw="16" slack="0"/>
<pin id="476" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1494_3/2 zext_ln840/4 add_ln840_1/4 "/>
</bind>
</comp>

<comp id="481" class="1005" name="j_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="0"/>
<pin id="483" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="488" class="1005" name="i_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="0"/>
<pin id="490" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="495" class="1005" name="indvar_flatten26_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="0"/>
<pin id="497" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten26 "/>
</bind>
</comp>

<comp id="502" class="1005" name="icmp_ln31_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="3"/>
<pin id="504" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="506" class="1005" name="A_V_addr_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="1"/>
<pin id="508" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_V_addr "/>
</bind>
</comp>

<comp id="511" class="1005" name="A_V_addr_1_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="1"/>
<pin id="513" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_V_addr_1 "/>
</bind>
</comp>

<comp id="516" class="1005" name="A_V_addr_2_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="5" slack="1"/>
<pin id="518" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_V_addr_2 "/>
</bind>
</comp>

<comp id="521" class="1005" name="A_V_addr_3_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="1"/>
<pin id="523" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_V_addr_3 "/>
</bind>
</comp>

<comp id="526" class="1005" name="B_V_addr_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="1"/>
<pin id="528" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr "/>
</bind>
</comp>

<comp id="531" class="1005" name="B_V_addr_1_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="1"/>
<pin id="533" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr_1 "/>
</bind>
</comp>

<comp id="536" class="1005" name="B_V_addr_2_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="6" slack="1"/>
<pin id="538" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr_2 "/>
</bind>
</comp>

<comp id="541" class="1005" name="B_V_addr_3_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="6" slack="1"/>
<pin id="543" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr_3 "/>
</bind>
</comp>

<comp id="546" class="1005" name="add_ln37_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="7" slack="4"/>
<pin id="548" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="551" class="1005" name="zext_ln31_1_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="16" slack="1"/>
<pin id="553" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_1 "/>
</bind>
</comp>

<comp id="556" class="1005" name="zext_ln31_7_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="1"/>
<pin id="558" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_7 "/>
</bind>
</comp>

<comp id="561" class="1005" name="zext_ln186_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="1"/>
<pin id="563" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln186 "/>
</bind>
</comp>

<comp id="566" class="1005" name="mul_ln1494_1_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="2"/>
<pin id="568" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln1494_1 "/>
</bind>
</comp>

<comp id="571" class="1005" name="mul_ln1494_2_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="2"/>
<pin id="573" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln1494_2 "/>
</bind>
</comp>

<comp id="576" class="1005" name="zext_ln186_6_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="1"/>
<pin id="578" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln186_6 "/>
</bind>
</comp>

<comp id="581" class="1005" name="zext_ln35_1_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="17" slack="1"/>
<pin id="583" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35_1 "/>
</bind>
</comp>

<comp id="586" class="1005" name="zext_ln35_2_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="17" slack="1"/>
<pin id="588" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="36" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="94"><net_src comp="70" pin="3"/><net_sink comp="77" pin=8"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="95" pin="3"/><net_sink comp="77" pin=5"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="36" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="103" pin="3"/><net_sink comp="77" pin=2"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="111" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="143"><net_src comp="119" pin="3"/><net_sink comp="126" pin=8"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="126" pin=5"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="152" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="160" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="14" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="199" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="199" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="28" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="233"><net_src comp="226" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="30" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="12" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="226" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="196" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="14" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="16" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="266"><net_src comp="229" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="243" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="196" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="272"><net_src comp="261" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="34" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="10" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="286"><net_src comp="229" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="253" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="206" pin="3"/><net_sink comp="281" pin=2"/></net>

<net id="292"><net_src comp="281" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="298"><net_src comp="281" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="38" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="309"><net_src comp="281" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="40" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="320"><net_src comp="281" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="42" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="330"><net_src comp="235" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="335"><net_src comp="235" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="235" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="30" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="352"><net_src comp="44" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="46" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="235" pin="3"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="347" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="363"><net_src comp="336" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="373"><net_src comp="332" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="273" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="235" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="38" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="220" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="261" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="375" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="77" pin="15"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="77" pin="11"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="77" pin="7"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="77" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="126" pin="15"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="126" pin="11"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="400" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="126" pin="7"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="404" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="126" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="456"><net_src comp="449" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="446" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="458"><net_src comp="452" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="462"><net_src comp="459" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="468"><net_src comp="412" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="396" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="440" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="471"><net_src comp="463" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="477"><net_src comp="436" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="408" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="443" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="480"><net_src comp="472" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="484"><net_src comp="58" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="487"><net_src comp="481" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="491"><net_src comp="62" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="494"><net_src comp="488" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="498"><net_src comp="66" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="501"><net_src comp="495" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="505"><net_src comp="214" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="70" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="77" pin=8"/></net>

<net id="514"><net_src comp="95" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="77" pin=5"/></net>

<net id="519"><net_src comp="103" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="524"><net_src comp="111" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="529"><net_src comp="119" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="126" pin=8"/></net>

<net id="534"><net_src comp="144" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="126" pin=5"/></net>

<net id="539"><net_src comp="152" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="544"><net_src comp="160" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="549"><net_src comp="369" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="554"><net_src comp="396" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="559"><net_src comp="408" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="564"><net_src comp="412" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="569"><net_src comp="420" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="574"><net_src comp="430" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="579"><net_src comp="436" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="584"><net_src comp="440" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="589"><net_src comp="443" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="472" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_V | {5 }
 - Input state : 
	Port: mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6 : A_V | {1 2 }
	Port: mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6 : B_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		indvar_flatten26_load : 1
		empty : 2
		tmp_3 : 3
		icmp_ln31 : 2
		add_ln31 : 2
		br_ln31 : 3
		j_load : 1
		icmp_ln32 : 2
		select_ln31 : 3
		add_ln31_1 : 2
		empty_21 : 3
		p_mid1 : 4
		select_ln31_1 : 3
		trunc_ln31 : 4
		p_mid3 : 5
		select_ln31_2 : 5
		zext_ln31 : 6
		A_V_addr : 7
		A_V_load : 8
		or_ln31 : 6
		zext_ln31_2 : 6
		A_V_addr_1 : 7
		A_V_load_1 : 8
		or_ln31_1 : 6
		zext_ln31_4 : 6
		A_V_addr_2 : 7
		A_V_load_2 : 8
		or_ln31_2 : 6
		zext_ln31_6 : 6
		A_V_addr_3 : 7
		A_V_load_3 : 8
		j_2_cast4 : 4
		j_2_cast3 : 4
		B_V_addr : 5
		B_V_load : 6
		xor_ln35 : 4
		zext_ln186_1 : 4
		B_V_addr_1 : 5
		B_V_load_1 : 6
		zext_ln186_3_cast : 4
		zext_ln186_3 : 5
		B_V_addr_2 : 6
		B_V_load_2 : 7
		sext_ln186 : 4
		zext_ln186_5 : 5
		B_V_addr_3 : 6
		B_V_load_3 : 7
		add_ln37 : 6
		add_ln32 : 4
		store_ln32 : 3
		store_ln32 : 4
		store_ln32 : 5
	State 2
		zext_ln31_1 : 1
		zext_ln31_3 : 1
		zext_ln31_5 : 1
		zext_ln31_7 : 1
		zext_ln186 : 1
		mul_ln1494 : 2
		zext_ln186_2 : 1
		mul_ln1494_1 : 2
		zext_ln186_4 : 1
		mul_ln1494_2 : 2
		zext_ln186_6 : 1
		mul_ln1494_3 : 2
	State 3
	State 4
		zext_ln35 : 1
		zext_ln840 : 1
		add_ln840 : 2
		add_ln840_1 : 2
	State 5
		zext_ln840_1 : 1
		zext_ln840_2 : 1
		add_ln840_2 : 2
		C_V_addr : 1
		store_ln37 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|    mul   |    mul_ln1494_1_fu_420   |    0    |    0    |    40   |
|          |    mul_ln1494_2_fu_430   |    0    |    0    |    40   |
|----------|--------------------------|---------|---------|---------|
|          |      add_ln31_fu_220     |    0    |    0    |    15   |
|          |     add_ln31_1_fu_243    |    0    |    0    |    12   |
|    add   |      add_ln37_fu_369     |    0    |    0    |    14   |
|          |      add_ln32_fu_375     |    0    |    0    |    12   |
|          |    add_ln840_2_fu_452    |    0    |    0    |    24   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |     icmp_ln31_fu_214     |    0    |    0    |    11   |
|          |     icmp_ln32_fu_229     |    0    |    0    |    9    |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln31_fu_235    |    0    |    0    |    5    |
|  select  |   select_ln31_1_fu_261   |    0    |    0    |    4    |
|          |   select_ln31_2_fu_281   |    0    |    0    |    5    |
|----------|--------------------------|---------|---------|---------|
|    xor   |      xor_ln35_fu_336     |    0    |    0    |    5    |
|----------|--------------------------|---------|---------|---------|
|  muladd  |        grp_fu_463        |    1    |    0    |    0    |
|          |        grp_fu_472        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       empty_fu_202       |    0    |    0    |    0    |
|   trunc  |      empty_21_fu_249     |    0    |    0    |    0    |
|          |     trunc_ln31_fu_269    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_3_fu_206       |    0    |    0    |    0    |
|bitconcatenate|       p_mid1_fu_253      |    0    |    0    |    0    |
|          |       p_mid3_fu_273      |    0    |    0    |    0    |
|          | zext_ln186_3_cast_fu_347 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln31_fu_289     |    0    |    0    |    0    |
|          |    zext_ln31_2_fu_300    |    0    |    0    |    0    |
|          |    zext_ln31_4_fu_311    |    0    |    0    |    0    |
|          |    zext_ln31_6_fu_322    |    0    |    0    |    0    |
|          |     j_2_cast4_fu_327     |    0    |    0    |    0    |
|          |     j_2_cast3_fu_332     |    0    |    0    |    0    |
|          |    zext_ln186_1_fu_342   |    0    |    0    |    0    |
|          |    zext_ln186_3_fu_355   |    0    |    0    |    0    |
|          |    zext_ln186_5_fu_364   |    0    |    0    |    0    |
|          |    zext_ln31_1_fu_396    |    0    |    0    |    0    |
|   zext   |    zext_ln31_3_fu_400    |    0    |    0    |    0    |
|          |    zext_ln31_5_fu_404    |    0    |    0    |    0    |
|          |    zext_ln31_7_fu_408    |    0    |    0    |    0    |
|          |     zext_ln186_fu_412    |    0    |    0    |    0    |
|          |    zext_ln186_2_fu_416   |    0    |    0    |    0    |
|          |    zext_ln186_4_fu_426   |    0    |    0    |    0    |
|          |    zext_ln186_6_fu_436   |    0    |    0    |    0    |
|          |    zext_ln35_1_fu_440    |    0    |    0    |    0    |
|          |    zext_ln35_2_fu_443    |    0    |    0    |    0    |
|          |    zext_ln840_1_fu_446   |    0    |    0    |    0    |
|          |    zext_ln840_2_fu_449   |    0    |    0    |    0    |
|          |     zext_ln37_fu_459     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln31_fu_294      |    0    |    0    |    0    |
|    or    |     or_ln31_1_fu_305     |    0    |    0    |    0    |
|          |     or_ln31_2_fu_316     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   sext   |     sext_ln186_fu_360    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    2    |    0    |   196   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   A_V_addr_1_reg_511   |    5   |
|   A_V_addr_2_reg_516   |    5   |
|   A_V_addr_3_reg_521   |    5   |
|    A_V_addr_reg_506    |    5   |
|   B_V_addr_1_reg_531   |    6   |
|   B_V_addr_2_reg_536   |    6   |
|   B_V_addr_3_reg_541   |    6   |
|    B_V_addr_reg_526    |    6   |
|    add_ln37_reg_546    |    7   |
|        i_reg_488       |    4   |
|    icmp_ln31_reg_502   |    1   |
|indvar_flatten26_reg_495|    8   |
|        j_reg_481       |    5   |
|  mul_ln1494_1_reg_566  |   16   |
|  mul_ln1494_2_reg_571  |   16   |
|  zext_ln186_6_reg_576  |   16   |
|   zext_ln186_reg_561   |   16   |
|   zext_ln31_1_reg_551  |   16   |
|   zext_ln31_7_reg_556  |   16   |
|   zext_ln35_1_reg_581  |   17   |
|   zext_ln35_2_reg_586  |   17   |
+------------------------+--------+
|          Total         |   199  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_77 |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_77 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_77 |  p5  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_77 |  p8  |   2  |   5  |   10   ||    9    |
| grp_access_fu_126 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_126 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_126 |  p5  |   2  |   8  |   16   ||    9    |
| grp_access_fu_126 |  p8  |   2  |   6  |   12   ||    9    |
|     grp_fu_463    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_463    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_472    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_472    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   156  || 4.70971 ||   118   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   196  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   118  |
|  Register |    -   |    -   |   199  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   199  |   314  |
+-----------+--------+--------+--------+--------+
