
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/communication_controller/freeahb.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/communication_controller/freeahb.v' to AST representation.
Generating RTLIL representation for module `\ahb_master'.
Warning: Replacing memory \haddr with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/communication_controller/freeahb.v:0
Warning: Replacing memory \min_len with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/communication_controller/freeahb.v:216
Warning: Replacing memory \hsize with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/communication_controller/freeahb.v:212
Warning: Replacing memory \hwdata with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/communication_controller/freeahb.v:209
Warning: Replacing memory \htrans with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/communication_controller/freeahb.v:207
Warning: Replacing memory \addr_mask with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/communication_controller/freeahb.v:183
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/freeahb.v:183: ERROR: Failed to resolve identifier \addr_mask[-1] for width detection!
