// Seed: 2643753694
module module_0 (
    input supply0 id_0,
    output uwire id_1,
    input tri id_2,
    input tri1 id_3,
    input tri id_4
);
  assign id_1 = $clog2(59);
  ;
  if (1'b0) wire id_6, id_7, id_8;
  else logic id_9, id_10, id_11, id_12 = 1;
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    inout supply1 id_2,
    input wand id_3
);
  logic id_5;
  ;
  initial
    #1
      if (1)
        if (1)
          if (1) #id_6 @(*) id_6 = 1;
          else begin : LABEL_0
            id_5 = id_5;
            logic id_7;
          end
        else begin : LABEL_1
        end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_2
  );
  always_ff id_0 = -1;
endmodule
