\hypertarget{group___i2_c___peripheral___access___layer}{}\section{I2C Peripheral Access Layer}
\label{group___i2_c___peripheral___access___layer}\index{I2C Peripheral Access Layer@{I2C Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___i2_c___register___masks}{I2\+C Register Masks}}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_i2_c___type}{I2\+C\+\_\+\+Type}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___i2_c___peripheral___access___layer_gabf0928baf4e4350633ca9050b65d1939}{I2\+C0\+\_\+\+B\+A\+SE}}~(0x40066000u)
\item 
\#define \mbox{\hyperlink{group___i2_c___peripheral___access___layer_ga86abb2e8858d177c04e60c41e9242045}{I2\+C0}}~((\mbox{\hyperlink{struct_i2_c___type}{I2\+C\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___i2_c___peripheral___access___layer_gabf0928baf4e4350633ca9050b65d1939}{I2\+C0\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___i2_c___peripheral___access___layer_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}}~(0x40067000u)
\item 
\#define \mbox{\hyperlink{group___i2_c___peripheral___access___layer_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type}{I2\+C\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___i2_c___peripheral___access___layer_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___i2_c___peripheral___access___layer_gae92fd6c5f532d79f1a47e76c6dbc33f0}{I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}~\{ \mbox{\hyperlink{group___i2_c___peripheral___access___layer_gabf0928baf4e4350633ca9050b65d1939}{I2\+C0\+\_\+\+B\+A\+SE}}, \mbox{\hyperlink{group___i2_c___peripheral___access___layer_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}} \}
\item 
\#define \mbox{\hyperlink{group___i2_c___peripheral___access___layer_gaee17f364d6d1712b62774e6c33dea554}{I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}~\{ \mbox{\hyperlink{group___i2_c___peripheral___access___layer_ga86abb2e8858d177c04e60c41e9242045}{I2\+C0}}, \mbox{\hyperlink{group___i2_c___peripheral___access___layer_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}} \}
\item 
\#define \mbox{\hyperlink{group___i2_c___peripheral___access___layer_gaa8773ffc80a322ac3833d4ad1853185a}{I2\+C\+\_\+\+I\+R\+QS}}~\{ \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a}{I2\+C0\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398}{I2\+C1\+\_\+\+I\+R\+Qn}} \}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___i2_c___peripheral___access___layer_ga86abb2e8858d177c04e60c41e9242045}\label{group___i2_c___peripheral___access___layer_ga86abb2e8858d177c04e60c41e9242045}} 
\index{I2C Peripheral Access Layer@{I2C Peripheral Access Layer}!I2C0@{I2C0}}
\index{I2C0@{I2C0}!I2C Peripheral Access Layer@{I2C Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I2C0}{I2C0}}
{\footnotesize\ttfamily \#define I2\+C0~((\mbox{\hyperlink{struct_i2_c___type}{I2\+C\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___i2_c___peripheral___access___layer_gabf0928baf4e4350633ca9050b65d1939}{I2\+C0\+\_\+\+B\+A\+SE}})}

Peripheral I2\+C0 base pointer \mbox{\Hypertarget{group___i2_c___peripheral___access___layer_gabf0928baf4e4350633ca9050b65d1939}\label{group___i2_c___peripheral___access___layer_gabf0928baf4e4350633ca9050b65d1939}} 
\index{I2C Peripheral Access Layer@{I2C Peripheral Access Layer}!I2C0\_BASE@{I2C0\_BASE}}
\index{I2C0\_BASE@{I2C0\_BASE}!I2C Peripheral Access Layer@{I2C Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I2C0\_BASE}{I2C0\_BASE}}
{\footnotesize\ttfamily \#define I2\+C0\+\_\+\+B\+A\+SE~(0x40066000u)}

Peripheral I2\+C0 base address \mbox{\Hypertarget{group___i2_c___peripheral___access___layer_gab45d257574da6fe1f091cc45b7eda6cc}\label{group___i2_c___peripheral___access___layer_gab45d257574da6fe1f091cc45b7eda6cc}} 
\index{I2C Peripheral Access Layer@{I2C Peripheral Access Layer}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!I2C Peripheral Access Layer@{I2C Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I2C1}{I2C1}}
{\footnotesize\ttfamily \#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type}{I2\+C\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___i2_c___peripheral___access___layer_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}})}

Peripheral I2\+C1 base pointer \mbox{\Hypertarget{group___i2_c___peripheral___access___layer_gacd72dbffb1738ca87c838545c4eb85a3}\label{group___i2_c___peripheral___access___layer_gacd72dbffb1738ca87c838545c4eb85a3}} 
\index{I2C Peripheral Access Layer@{I2C Peripheral Access Layer}!I2C1\_BASE@{I2C1\_BASE}}
\index{I2C1\_BASE@{I2C1\_BASE}!I2C Peripheral Access Layer@{I2C Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I2C1\_BASE}{I2C1\_BASE}}
{\footnotesize\ttfamily \#define I2\+C1\+\_\+\+B\+A\+SE~(0x40067000u)}

Peripheral I2\+C1 base address \mbox{\Hypertarget{group___i2_c___peripheral___access___layer_gae92fd6c5f532d79f1a47e76c6dbc33f0}\label{group___i2_c___peripheral___access___layer_gae92fd6c5f532d79f1a47e76c6dbc33f0}} 
\index{I2C Peripheral Access Layer@{I2C Peripheral Access Layer}!I2C\_BASE\_ADDRS@{I2C\_BASE\_ADDRS}}
\index{I2C\_BASE\_ADDRS@{I2C\_BASE\_ADDRS}!I2C Peripheral Access Layer@{I2C Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I2C\_BASE\_ADDRS}{I2C\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ \mbox{\hyperlink{group___i2_c___peripheral___access___layer_gabf0928baf4e4350633ca9050b65d1939}{I2\+C0\+\_\+\+B\+A\+SE}}, \mbox{\hyperlink{group___i2_c___peripheral___access___layer_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}} \}}

Array initializer of I2C peripheral base addresses \mbox{\Hypertarget{group___i2_c___peripheral___access___layer_gaee17f364d6d1712b62774e6c33dea554}\label{group___i2_c___peripheral___access___layer_gaee17f364d6d1712b62774e6c33dea554}} 
\index{I2C Peripheral Access Layer@{I2C Peripheral Access Layer}!I2C\_BASE\_PTRS@{I2C\_BASE\_PTRS}}
\index{I2C\_BASE\_PTRS@{I2C\_BASE\_PTRS}!I2C Peripheral Access Layer@{I2C Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I2C\_BASE\_PTRS}{I2C\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ \mbox{\hyperlink{group___i2_c___peripheral___access___layer_ga86abb2e8858d177c04e60c41e9242045}{I2\+C0}}, \mbox{\hyperlink{group___i2_c___peripheral___access___layer_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}} \}}

Array initializer of I2C peripheral base pointers \mbox{\Hypertarget{group___i2_c___peripheral___access___layer_gaa8773ffc80a322ac3833d4ad1853185a}\label{group___i2_c___peripheral___access___layer_gaa8773ffc80a322ac3833d4ad1853185a}} 
\index{I2C Peripheral Access Layer@{I2C Peripheral Access Layer}!I2C\_IRQS@{I2C\_IRQS}}
\index{I2C\_IRQS@{I2C\_IRQS}!I2C Peripheral Access Layer@{I2C Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I2C\_IRQS}{I2C\_IRQS}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+I\+R\+QS~\{ \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a}{I2\+C0\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398}{I2\+C1\+\_\+\+I\+R\+Qn}} \}}

Interrupt vectors for the I2C peripheral type 