#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x22d31b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x22d3340 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x22dd0c0 .functor NOT 1, L_0x23070a0, C4<0>, C4<0>, C4<0>;
L_0x2306e30 .functor XOR 1, L_0x2306cd0, L_0x2306d90, C4<0>, C4<0>;
L_0x2306f90 .functor XOR 1, L_0x2306e30, L_0x2306ef0, C4<0>, C4<0>;
v0x2303980_0 .net *"_ivl_10", 0 0, L_0x2306ef0;  1 drivers
v0x2303a80_0 .net *"_ivl_12", 0 0, L_0x2306f90;  1 drivers
v0x2303b60_0 .net *"_ivl_2", 0 0, L_0x2306720;  1 drivers
v0x2303c20_0 .net *"_ivl_4", 0 0, L_0x2306cd0;  1 drivers
v0x2303d00_0 .net *"_ivl_6", 0 0, L_0x2306d90;  1 drivers
v0x2303e30_0 .net *"_ivl_8", 0 0, L_0x2306e30;  1 drivers
v0x2303f10_0 .net "a", 0 0, v0x2301630_0;  1 drivers
v0x2303fb0_0 .net "b", 0 0, v0x23016d0_0;  1 drivers
v0x2304050_0 .net "c", 0 0, v0x2301770_0;  1 drivers
v0x23040f0_0 .var "clk", 0 0;
v0x2304190_0 .net "d", 0 0, v0x23018e0_0;  1 drivers
v0x2304230_0 .net "out_dut", 0 0, L_0x2306ab0;  1 drivers
v0x23042d0_0 .net "out_ref", 0 0, L_0x23052a0;  1 drivers
v0x2304370_0 .var/2u "stats1", 159 0;
v0x2304410_0 .var/2u "strobe", 0 0;
v0x23044b0_0 .net "tb_match", 0 0, L_0x23070a0;  1 drivers
v0x2304570_0 .net "tb_mismatch", 0 0, L_0x22dd0c0;  1 drivers
v0x2304740_0 .net "wavedrom_enable", 0 0, v0x23019d0_0;  1 drivers
v0x23047e0_0 .net "wavedrom_title", 511 0, v0x2301a70_0;  1 drivers
L_0x2306720 .concat [ 1 0 0 0], L_0x23052a0;
L_0x2306cd0 .concat [ 1 0 0 0], L_0x23052a0;
L_0x2306d90 .concat [ 1 0 0 0], L_0x2306ab0;
L_0x2306ef0 .concat [ 1 0 0 0], L_0x23052a0;
L_0x23070a0 .cmp/eeq 1, L_0x2306720, L_0x2306f90;
S_0x22d34d0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x22d3340;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x22d3c50 .functor NOT 1, v0x2301770_0, C4<0>, C4<0>, C4<0>;
L_0x22dd980 .functor NOT 1, v0x23016d0_0, C4<0>, C4<0>, C4<0>;
L_0x23049f0 .functor AND 1, L_0x22d3c50, L_0x22dd980, C4<1>, C4<1>;
L_0x2304a90 .functor NOT 1, v0x23018e0_0, C4<0>, C4<0>, C4<0>;
L_0x2304bc0 .functor NOT 1, v0x2301630_0, C4<0>, C4<0>, C4<0>;
L_0x2304cc0 .functor AND 1, L_0x2304a90, L_0x2304bc0, C4<1>, C4<1>;
L_0x2304da0 .functor OR 1, L_0x23049f0, L_0x2304cc0, C4<0>, C4<0>;
L_0x2304e60 .functor AND 1, v0x2301630_0, v0x2301770_0, C4<1>, C4<1>;
L_0x2304f20 .functor AND 1, L_0x2304e60, v0x23018e0_0, C4<1>, C4<1>;
L_0x2304fe0 .functor OR 1, L_0x2304da0, L_0x2304f20, C4<0>, C4<0>;
L_0x2305150 .functor AND 1, v0x23016d0_0, v0x2301770_0, C4<1>, C4<1>;
L_0x23051c0 .functor AND 1, L_0x2305150, v0x23018e0_0, C4<1>, C4<1>;
L_0x23052a0 .functor OR 1, L_0x2304fe0, L_0x23051c0, C4<0>, C4<0>;
v0x22dd330_0 .net *"_ivl_0", 0 0, L_0x22d3c50;  1 drivers
v0x22dd3d0_0 .net *"_ivl_10", 0 0, L_0x2304cc0;  1 drivers
v0x22ffe20_0 .net *"_ivl_12", 0 0, L_0x2304da0;  1 drivers
v0x22ffee0_0 .net *"_ivl_14", 0 0, L_0x2304e60;  1 drivers
v0x22fffc0_0 .net *"_ivl_16", 0 0, L_0x2304f20;  1 drivers
v0x23000f0_0 .net *"_ivl_18", 0 0, L_0x2304fe0;  1 drivers
v0x23001d0_0 .net *"_ivl_2", 0 0, L_0x22dd980;  1 drivers
v0x23002b0_0 .net *"_ivl_20", 0 0, L_0x2305150;  1 drivers
v0x2300390_0 .net *"_ivl_22", 0 0, L_0x23051c0;  1 drivers
v0x2300470_0 .net *"_ivl_4", 0 0, L_0x23049f0;  1 drivers
v0x2300550_0 .net *"_ivl_6", 0 0, L_0x2304a90;  1 drivers
v0x2300630_0 .net *"_ivl_8", 0 0, L_0x2304bc0;  1 drivers
v0x2300710_0 .net "a", 0 0, v0x2301630_0;  alias, 1 drivers
v0x23007d0_0 .net "b", 0 0, v0x23016d0_0;  alias, 1 drivers
v0x2300890_0 .net "c", 0 0, v0x2301770_0;  alias, 1 drivers
v0x2300950_0 .net "d", 0 0, v0x23018e0_0;  alias, 1 drivers
v0x2300a10_0 .net "out", 0 0, L_0x23052a0;  alias, 1 drivers
S_0x2300b70 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x22d3340;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2301630_0 .var "a", 0 0;
v0x23016d0_0 .var "b", 0 0;
v0x2301770_0 .var "c", 0 0;
v0x2301840_0 .net "clk", 0 0, v0x23040f0_0;  1 drivers
v0x23018e0_0 .var "d", 0 0;
v0x23019d0_0 .var "wavedrom_enable", 0 0;
v0x2301a70_0 .var "wavedrom_title", 511 0;
S_0x2300e10 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x2300b70;
 .timescale -12 -12;
v0x2301070_0 .var/2s "count", 31 0;
E_0x22ce100/0 .event negedge, v0x2301840_0;
E_0x22ce100/1 .event posedge, v0x2301840_0;
E_0x22ce100 .event/or E_0x22ce100/0, E_0x22ce100/1;
E_0x22ce350 .event negedge, v0x2301840_0;
E_0x22b89f0 .event posedge, v0x2301840_0;
S_0x2301170 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2300b70;
 .timescale -12 -12;
v0x2301370_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2301450 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2300b70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2301bd0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x22d3340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x2305400 .functor NOT 1, v0x23016d0_0, C4<0>, C4<0>, C4<0>;
L_0x2305470 .functor AND 1, v0x2301630_0, L_0x2305400, C4<1>, C4<1>;
L_0x2305550 .functor NOT 1, v0x2301770_0, C4<0>, C4<0>, C4<0>;
L_0x23055c0 .functor AND 1, L_0x2305470, L_0x2305550, C4<1>, C4<1>;
L_0x2305700 .functor AND 1, L_0x23055c0, v0x23018e0_0, C4<1>, C4<1>;
L_0x23057c0 .functor NOT 1, v0x2301630_0, C4<0>, C4<0>, C4<0>;
L_0x2305870 .functor AND 1, L_0x23057c0, v0x23016d0_0, C4<1>, C4<1>;
L_0x2305930 .functor NOT 1, v0x2301770_0, C4<0>, C4<0>, C4<0>;
L_0x2305b00 .functor AND 1, L_0x2305870, L_0x2305930, C4<1>, C4<1>;
L_0x2305c10 .functor AND 1, L_0x2305b00, v0x23018e0_0, C4<1>, C4<1>;
L_0x2305e40 .functor OR 1, L_0x2305700, L_0x2305c10, C4<0>, C4<0>;
L_0x2305f00 .functor NOT 1, v0x2301630_0, C4<0>, C4<0>, C4<0>;
L_0x23060f0 .functor NOT 1, v0x23016d0_0, C4<0>, C4<0>, C4<0>;
L_0x2306270 .functor AND 1, L_0x2305f00, L_0x23060f0, C4<1>, C4<1>;
L_0x2306080 .functor AND 1, L_0x2306270, v0x2301770_0, C4<1>, C4<1>;
L_0x2306450 .functor AND 1, L_0x2306080, v0x23018e0_0, C4<1>, C4<1>;
L_0x23065a0 .functor OR 1, L_0x2305e40, L_0x2306450, C4<0>, C4<0>;
L_0x23066b0 .functor AND 1, v0x2301630_0, v0x23016d0_0, C4<1>, C4<1>;
L_0x23067c0 .functor AND 1, L_0x23066b0, v0x2301770_0, C4<1>, C4<1>;
L_0x2306880 .functor NOT 1, v0x23018e0_0, C4<0>, C4<0>, C4<0>;
L_0x23069a0 .functor AND 1, L_0x23067c0, L_0x2306880, C4<1>, C4<1>;
L_0x2306ab0 .functor OR 1, L_0x23065a0, L_0x23069a0, C4<0>, C4<0>;
v0x2301ec0_0 .net *"_ivl_0", 0 0, L_0x2305400;  1 drivers
v0x2301fa0_0 .net *"_ivl_10", 0 0, L_0x23057c0;  1 drivers
v0x2302080_0 .net *"_ivl_12", 0 0, L_0x2305870;  1 drivers
v0x2302170_0 .net *"_ivl_14", 0 0, L_0x2305930;  1 drivers
v0x2302250_0 .net *"_ivl_16", 0 0, L_0x2305b00;  1 drivers
v0x2302380_0 .net *"_ivl_18", 0 0, L_0x2305c10;  1 drivers
v0x2302460_0 .net *"_ivl_2", 0 0, L_0x2305470;  1 drivers
v0x2302540_0 .net *"_ivl_20", 0 0, L_0x2305e40;  1 drivers
v0x2302620_0 .net *"_ivl_22", 0 0, L_0x2305f00;  1 drivers
v0x2302700_0 .net *"_ivl_24", 0 0, L_0x23060f0;  1 drivers
v0x23027e0_0 .net *"_ivl_26", 0 0, L_0x2306270;  1 drivers
v0x23028c0_0 .net *"_ivl_28", 0 0, L_0x2306080;  1 drivers
v0x23029a0_0 .net *"_ivl_30", 0 0, L_0x2306450;  1 drivers
v0x2302a80_0 .net *"_ivl_32", 0 0, L_0x23065a0;  1 drivers
v0x2302b60_0 .net *"_ivl_34", 0 0, L_0x23066b0;  1 drivers
v0x2302c40_0 .net *"_ivl_36", 0 0, L_0x23067c0;  1 drivers
v0x2302d20_0 .net *"_ivl_38", 0 0, L_0x2306880;  1 drivers
v0x2302f10_0 .net *"_ivl_4", 0 0, L_0x2305550;  1 drivers
v0x2302ff0_0 .net *"_ivl_40", 0 0, L_0x23069a0;  1 drivers
v0x23030d0_0 .net *"_ivl_6", 0 0, L_0x23055c0;  1 drivers
v0x23031b0_0 .net *"_ivl_8", 0 0, L_0x2305700;  1 drivers
v0x2303290_0 .net "a", 0 0, v0x2301630_0;  alias, 1 drivers
v0x2303330_0 .net "b", 0 0, v0x23016d0_0;  alias, 1 drivers
v0x2303420_0 .net "c", 0 0, v0x2301770_0;  alias, 1 drivers
v0x2303510_0 .net "d", 0 0, v0x23018e0_0;  alias, 1 drivers
v0x2303600_0 .net "out", 0 0, L_0x2306ab0;  alias, 1 drivers
S_0x2303760 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x22d3340;
 .timescale -12 -12;
E_0x22cdea0 .event anyedge, v0x2304410_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2304410_0;
    %nor/r;
    %assign/vec4 v0x2304410_0, 0;
    %wait E_0x22cdea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2300b70;
T_3 ;
    %fork t_1, S_0x2300e10;
    %jmp t_0;
    .scope S_0x2300e10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2301070_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23018e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2301770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23016d0_0, 0;
    %assign/vec4 v0x2301630_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x22b89f0;
    %load/vec4 v0x2301070_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x2301070_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23018e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2301770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23016d0_0, 0;
    %assign/vec4 v0x2301630_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x22ce350;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2301450;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x22ce100;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x2301630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23016d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2301770_0, 0;
    %assign/vec4 v0x23018e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x2300b70;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x22d3340;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23040f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2304410_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x22d3340;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x23040f0_0;
    %inv;
    %store/vec4 v0x23040f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x22d3340;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2301840_0, v0x2304570_0, v0x2303f10_0, v0x2303fb0_0, v0x2304050_0, v0x2304190_0, v0x23042d0_0, v0x2304230_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x22d3340;
T_7 ;
    %load/vec4 v0x2304370_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2304370_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2304370_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2304370_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2304370_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2304370_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2304370_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x22d3340;
T_8 ;
    %wait E_0x22ce100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2304370_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2304370_0, 4, 32;
    %load/vec4 v0x23044b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2304370_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2304370_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2304370_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2304370_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x23042d0_0;
    %load/vec4 v0x23042d0_0;
    %load/vec4 v0x2304230_0;
    %xor;
    %load/vec4 v0x23042d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2304370_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2304370_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2304370_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2304370_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/kmap2/iter2/response3/top_module.sv";
