
39 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

 169 dram_nucas  0        2   0              -1   -1   4   0   21
 168 dram_nlcas  0        2   0              -1   -1   4   0   21
 158    cpu_d15  0        3   0              -1   -1   3   0   21
 157    cpu_d14  0        3   0              -1   -1   3   0   21
 167 dram_nras3  0        0   0              -1   -1   2   0   21
 166 dram_nras2  0        0   0              -1   -1   2   0   21
 165 dram_nras1  0        0   0              -1   -1   2   0   21
 164 dram_nras0  0        0   0              -1   -1   2   0   21
 156    cpu_d13  0        3   0              -1   -1   2   0   21
 155    cpu_d12  0        3   0              -1   -1   2   0   21
 170 mux_switch  0        3   0              -1   -1   1   0   21
 172 inst_rfsh_cas  3   -1   1   3  0  1  2     -1   -1   1   0   21
 171 inst_access_ras  3   -1   0   3  0     2  3  -1   -1   1   0   21
 174 rfsh_select_1_  3   -1   1   2  0  1        -1   -1   4   0   21
 173 rfsh_select_0_  3   -1   1   2  0  1        -1   -1   3   0   21
 179 inst_write_cycle  3   -1   2   2     1  2     -1   -1   2   0   21
 178 inst_autoconf_on  3   -1   1   2     1     3  -1   -1   2   0   20
 177 inst_read_cycle  3   -1   2   2        2  3  -1   -1   2   0   21
 176 inst_access_cas  3   -1   2   1        2     -1   -1   1   0   21
 159    cpu_nas  1   -1   1   3  0  1  2     -1   -1
 175 inst_cpu_nas_z  8  159   1   1        2     -1   -1
 162    cpu_clk  9       -1   1  0           10   -1
 143    cpu_a23  1   -1  -1   4  0  1  2  3  -1   -1
 142    cpu_a22  1   -1  -1   4  0  1  2  3  -1   -1
 141    cpu_a21  1   -1  -1   4  0  1  2  3  -1   -1
 154    cpu_a20  1   -1  -1   2     1     3  -1   -1
 153    cpu_a19  1   -1  -1   2     1     3  -1   -1
 152    cpu_a18  1   -1  -1   2     1     3  -1   -1
 151    cpu_a17  1   -1  -1   2     1     3  -1   -1
 150    cpu_a16  1   -1  -1   2     1     3  -1   -1
 149     cpu_a6  1   -1  -1   2     1     3  -1   -1
 148     cpu_a5  1   -1  -1   2     1     3  -1   -1
 147     cpu_a4  1   -1  -1   2     1     3  -1   -1
 146     cpu_a3  1   -1  -1   2     1     3  -1   -1
 163 cpu_nreset  1   -1  -1   1     1        -1   -1
 161   cpu_nuds  1   -1  -1   1        2     -1   -1
 160   cpu_nlds  1   -1  -1   1        2     -1   -1
 145     cpu_a2  1   -1  -1   1           3  -1   -1
 144     cpu_a1  1   -1  -1   1           3  -1   -1
39 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

 169 dram_nucas  0        2   0              -1   -1   4   0   21
 168 dram_nlcas  0        2   0              -1   -1   4   0   21
 158    cpu_d15  0        3   0              -1   -1   3   0   21
 157    cpu_d14  0        3   0              -1   -1   3   0   21
 167 dram_nras3  0        0   0              -1   -1   2   0   21
 166 dram_nras2  0        0   0              -1   -1   2   0   21
 165 dram_nras1  0        0   0              -1   -1   2   0   21
 164 dram_nras0  0        0   0              -1   -1   2   0   21
 156    cpu_d13  0        3   0              -1   -1   2   0   21
 155    cpu_d12  0        3   0              -1   -1   2   0   21
 170 mux_switch  0        3   0              -1   -1   1   0   21
 172 inst_rfsh_cas  3   -1   1   3  0  1  2     -1   -1   1   0   21
 171 inst_access_ras  3   -1   0   3  0     2  3  -1   -1   1   0   21
 174 rfsh_select_1_  3   -1   1   2  0  1        -1   -1   4   0   21
 173 rfsh_select_0_  3   -1   1   2  0  1        -1   -1   3   0   21
 179 inst_write_cycle  3   -1   2   2     1  2     -1   -1   2   0   21
 178 inst_autoconf_on  3   -1   1   2     1     3  -1   -1   2   0   20
 177 inst_read_cycle  3   -1   2   2        2  3  -1   -1   2   0   21
 176 inst_access_cas  3   -1   2   1        2     -1   -1   1   0   21
 159    cpu_nas  1   -1   1   3  0  1  2     -1   -1
 175 inst_cpu_nas_z  8  159   1   1        2     -1   -1
 162    cpu_clk  9       -1   1  0           10   -1
 143    cpu_a23  1   -1  -1   4  0  1  2  3  -1   -1
 142    cpu_a22  1   -1  -1   4  0  1  2  3  -1   -1
 141    cpu_a21  1   -1  -1   4  0  1  2  3  -1   -1
 154    cpu_a20  1   -1  -1   2     1     3  -1   -1
 153    cpu_a19  1   -1  -1   2     1     3  -1   -1
 152    cpu_a18  1   -1  -1   2     1     3  -1   -1
 151    cpu_a17  1   -1  -1   2     1     3  -1   -1
 150    cpu_a16  1   -1  -1   2     1     3  -1   -1
 149     cpu_a6  1   -1  -1   2     1     3  -1   -1
 148     cpu_a5  1   -1  -1   2     1     3  -1   -1
 147     cpu_a4  1   -1  -1   2     1     3  -1   -1
 146     cpu_a3  1   -1  -1   2     1     3  -1   -1
 163 cpu_nreset  1   -1  -1   1     1        -1   -1
 161   cpu_nuds  1   -1  -1   1        2     -1   -1
 160   cpu_nlds  1   -1  -1   1        2     -1   -1
 145     cpu_a2  1   -1  -1   1           3  -1   -1
 144     cpu_a1  1   -1  -1   1           3  -1   -1
39 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  39 dram_nucas  0        3   0              39   -1   4   0   21
  30 dram_nlcas  0        2   0              30   -1   4   0   21
  29    cpu_d15  0        2   0              29   -1   3   0   21
  28    cpu_d14  0        2   0              28   -1   3   0   21
  38 dram_nras3  0        3   0              38   -1   2   0   21
  37 dram_nras2  0        3   0              37   -1   2   0   21
  36 dram_nras1  0        3   0              36   -1   2   0   21
  35 dram_nras0  0        3   0              35   -1   2   0   21
  27    cpu_d13  0        2   0              27   -1   2   0   21
  26    cpu_d12  0        2   0              26   -1   2   0   21
  40 mux_switch  0        3   0              40   -1   1   0   20
 142 inst_rfsh_cas  3   -1   1   3     1  2  3  -1   -1   1   0   20
 144 rfsh_select_1_  3   -1   1   2     1     3  -1   -1   4   0   20
 143 rfsh_select_0_  3   -1   1   2     1     3  -1   -1   3   0   20
 149 inst_write_cycle  3   -1   1   2  0  1        -1   -1   2   0   20
 148 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 inst_read_cycle  3   -1   1   2     1  2     -1   -1   2   0   20
 146 inst_access_cas  3   -1   0   2        2  3  -1   -1   1   0   20
 141 inst_access_ras  3   -1   0   2  0        3  -1   -1   1   0   20
 145 inst_cpu_nas_z  3   -1   0   1     1        -1   -1   1   0   20
  19    cpu_clk  1   -1  -1   3  0  1     3  19   -1
  18    cpu_a23  1   -1  -1   3  0     2  3  18   -1
  17    cpu_a22  1   -1  -1   3  0     2  3  17   -1
  16    cpu_a21  1   -1  -1   3  0     2  3  16   -1
  25   cpu_nuds  1   -1  -1   2     1     3  25   -1
  23   cpu_nlds  1   -1  -1   2     1  2     23   -1
  20    cpu_nas  1   -1  -1   2  0  1        20   -1
  15    cpu_a20  1   -1  -1   2  0     2     15   -1
  14    cpu_a19  1   -1  -1   2  0     2     14   -1
  13    cpu_a18  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7    cpu_a16  1   -1  -1   2  0     2      7   -1
   6     cpu_a6  1   -1  -1   2  0     2      6   -1
   5     cpu_a5  1   -1  -1   2  0     2      5   -1
   4     cpu_a4  1   -1  -1   2  0     2      4   -1
   3     cpu_a3  1   -1  -1   2  0     2      3   -1
  24 cpu_nreset  1   -1  -1   1  0           24   -1
   2     cpu_a2  1   -1  -1   1        2      2   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
39 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  38 dram_nucas  0        3   0              38   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   4   0   21
  28    cpu_d15  0        2   0              28   -1   3   0   21
  27    cpu_d14  0        2   0              27   -1   3   0   21
  37 dram_nras3  0        3   0              37   -1   2   0   21
  36 dram_nras2  0        3   0              36   -1   2   0   21
  35 dram_nras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   2   0   21
  25    cpu_d12  0        2   0              25   -1   2   0   21
  39 mux_switch  0        3   0              39   -1   1   0   21
 144 rfsh_select_1_  3   -1   0   3  0     2  3  -1   -1   4   0   21
 143 rfsh_select_0_  3   -1   0   3  0     2  3  -1   -1   3   0   21
 142 inst_rfsh_cas  3   -1   0   3  0     2  3  -1   -1   1   0   21
 141 inst_access_ras  3   -1   1   3     1  2  3  -1   -1   1   0   21
 148 inst_write_cycle  3   -1   1   2  0  1        -1   -1   2   0   21
 147 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 146 inst_read_cycle  3   -1   1   2     1  2     -1   -1   2   0   21
 145 inst_access_cas  3   -1   1   2        2  3  -1   -1   1   0   21
  19    cpu_nas  1   -1   1   2  0  1        19   -1
 123 inst_cpu_nas_z  8   19   1   1     1        19   80
  10    cpu_clk  9       -1   2        2  3  10   -1
  18    cpu_a23  1   -1  -1   3  0     2  3  18   -1
  17    cpu_a22  1   -1  -1   3  0     2  3  17   -1
  16    cpu_a21  1   -1  -1   3  0     2  3  16   -1
  24   cpu_nuds  1   -1  -1   2     1     3  24   -1
  20   cpu_nlds  1   -1  -1   2     1  2     20   -1
  15    cpu_a20  1   -1  -1   2  0     2     15   -1
  14    cpu_a19  1   -1  -1   2  0     2     14   -1
  13    cpu_a18  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7    cpu_a16  1   -1  -1   2  0     2      7   -1
   6     cpu_a6  1   -1  -1   2  0     2      6   -1
   5     cpu_a5  1   -1  -1   2  0     2      5   -1
   4     cpu_a4  1   -1  -1   2  0     2      4   -1
   3     cpu_a3  1   -1  -1   2  0     2      3   -1
  23 cpu_nreset  1   -1  -1   1  0           23   -1
   2     cpu_a2  1   -1  -1   1        2      2   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
39 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  29 dram_nlcas  0        2   0              29   -1   4   0   21
  28 dram_nucas  0        2   0              28   -1   4   0   21
  25    cpu_d14  0        2   0              25   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
 142 dram_nras1  0        1   0              -1   -1   2   0   21
 141 dram_nras0  0        1   0              -1   -1   2   0   21
  35 dram_nras3  0        3   0              35   -1   2   0   21
  30 dram_nras2  0        2   0              30   -1   2   0   21
  27    cpu_d12  0        2   0              27   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   2   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 143 inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 146 rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 145 rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 144 inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 150 inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 149 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 148 inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 147 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   4  0  1  2  3  42   -1
  41    cpu_a22  1   -1  -1   4  0  1  2  3  41   -1
  40    cpu_a23  1   -1  -1   4  0  1  2  3  40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15     cpu_a6  1   -1  -1   2  0     2     15   -1
  14    cpu_a16  1   -1  -1   2  0     2     14   -1
  13     cpu_a5  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7     cpu_a4  1   -1  -1   2  0     2      7   -1
   6    cpu_a18  1   -1  -1   2  0     2      6   -1
   5     cpu_a3  1   -1  -1   2  0     2      5   -1
   4    cpu_a19  1   -1  -1   2  0     2      4   -1
   2    cpu_a20  1   -1  -1   2  0     2      2   -1
  38 cpu_nreset  1   -1  -1   1  0           38   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
39 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  25    cpu_d14  0        2   0              25   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
 142 dram_nras1  0        1   0              -1   -1   2   0   21
 141 dram_nras0  0        1   0              -1   -1   2   0   21
  27    cpu_d12  0        2   0              27   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   2   0   21
  35 dram_nras3  0        3   0              35   -1   1   0   21
  30 dram_nras2  0        2   0              30   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 146 rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 145 rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 144 inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 150 inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 149 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 148 inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 143 inst_access_ras  3   -1   0   2  0  1        -1   -1   1   0   21
 147 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   3  0  1  2     42   -1
  41    cpu_a22  1   -1  -1   3  0  1  2     41   -1
  40    cpu_a23  1   -1  -1   3  0  1  2     40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15     cpu_a6  1   -1  -1   2  0     2     15   -1
  14    cpu_a16  1   -1  -1   2  0     2     14   -1
  13     cpu_a5  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7     cpu_a4  1   -1  -1   2  0     2      7   -1
   6    cpu_a18  1   -1  -1   2  0     2      6   -1
   5     cpu_a3  1   -1  -1   2  0     2      5   -1
   4    cpu_a19  1   -1  -1   2  0     2      4   -1
   2    cpu_a20  1   -1  -1   2  0     2      2   -1
  38 cpu_nreset  1   -1  -1   1  0           38   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
39 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
 142 dram_nras1  0        1   0              -1   -1   2   0   21
 141 dram_nras0  0        1   0              -1   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  35 dram_nras3  0        3   0              35   -1   1   0   21
  30 dram_nras2  0        2   0              30   -1   1   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 146 rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 145 rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 144 inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 150 inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 149 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 148 inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 143 inst_access_ras  3   -1   0   2  0  1        -1   -1   1   0   21
 147 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   3  0  1  2     42   -1
  41    cpu_a22  1   -1  -1   3  0  1  2     41   -1
  40    cpu_a23  1   -1  -1   3  0  1  2     40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15     cpu_a6  1   -1  -1   2  0     2     15   -1
  14    cpu_a16  1   -1  -1   2  0     2     14   -1
  13     cpu_a5  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7     cpu_a4  1   -1  -1   2  0     2      7   -1
   6    cpu_a18  1   -1  -1   2  0     2      6   -1
   5     cpu_a3  1   -1  -1   2  0     2      5   -1
   4    cpu_a19  1   -1  -1   2  0     2      4   -1
   2    cpu_a20  1   -1  -1   2  0     2      2   -1
  38 cpu_nreset  1   -1  -1   1  0           38   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
39 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  25    cpu_d14  0        2   0              25   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
 142 dram_nras1  0        1   0              -1   -1   2   0   21
 141 dram_nras0  0        1   0              -1   -1   2   0   21
  27    cpu_d12  0        2   0              27   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   2   0   21
  35 dram_nras3  0        3   0              35   -1   1   0   21
  30 dram_nras2  0        2   0              30   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 146 rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 145 rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 144 inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 150 inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 149 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 148 inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 143 inst_access_ras  3   -1   0   2  0  1        -1   -1   1   0   21
 147 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   3  0  1  2     42   -1
  41    cpu_a22  1   -1  -1   3  0  1  2     41   -1
  40    cpu_a23  1   -1  -1   3  0  1  2     40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15     cpu_a6  1   -1  -1   2  0     2     15   -1
  14    cpu_a16  1   -1  -1   2  0     2     14   -1
  13     cpu_a5  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7     cpu_a4  1   -1  -1   2  0     2      7   -1
   6    cpu_a18  1   -1  -1   2  0     2      6   -1
   5     cpu_a3  1   -1  -1   2  0     2      5   -1
   4    cpu_a19  1   -1  -1   2  0     2      4   -1
   2    cpu_a20  1   -1  -1   2  0     2      2   -1
  38 cpu_nreset  1   -1  -1   1  0           38   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
39 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  25    cpu_d14  0        2   0              25   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35 dram_nras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  27    cpu_d12  0        2   0              27   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   2   0   21
  18 dram_nras3  0        1   0              18   -1   1   0   21
  17 dram_nras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 147 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 146 inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   3  0     2  3  42   -1
  41    cpu_a22  1   -1  -1   3  0     2  3  41   -1
  40    cpu_a23  1   -1  -1   3  0     2  3  40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15     cpu_a6  1   -1  -1   2  0     2     15   -1
  14    cpu_a16  1   -1  -1   2  0     2     14   -1
  13     cpu_a5  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7     cpu_a4  1   -1  -1   2  0     2      7   -1
   6    cpu_a18  1   -1  -1   2  0     2      6   -1
   5     cpu_a3  1   -1  -1   2  0     2      5   -1
   4    cpu_a19  1   -1  -1   2  0     2      4   -1
   2    cpu_a20  1   -1  -1   2  0     2      2   -1
  38 cpu_nreset  1   -1  -1   1  0           38   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
39 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35 dram_nras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  18 dram_nras3  0        1   0              18   -1   1   0   21
  17 dram_nras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 147 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 146 inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   3  0     2  3  42   -1
  41    cpu_a22  1   -1  -1   3  0     2  3  41   -1
  40    cpu_a23  1   -1  -1   3  0     2  3  40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15     cpu_a6  1   -1  -1   2  0     2     15   -1
  14    cpu_a16  1   -1  -1   2  0     2     14   -1
  13     cpu_a5  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7     cpu_a4  1   -1  -1   2  0     2      7   -1
   6    cpu_a18  1   -1  -1   2  0     2      6   -1
   5     cpu_a3  1   -1  -1   2  0     2      5   -1
   4    cpu_a19  1   -1  -1   2  0     2      4   -1
   2    cpu_a20  1   -1  -1   2  0     2      2   -1
  38 cpu_nreset  1   -1  -1   1  0           38   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
23 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  35 dram_nras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  27    cpu_d12  0        2   0              27   -1   1   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  25    cpu_d14  0        2   0              25   -1   1   0   21
  24    cpu_d15  0        2   0              24   -1   1   0   21
  18 dram_nras3  0        1   0              18   -1   1   0   21
  17 dram_nras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 144 rfsh_select_1_  3   -1   0   4  0  1  2  3  -1   -1   4   0   21
 143 rfsh_select_0_  3   -1   0   4  0  1  2  3  -1   -1   3   0   21
 142 inst_rfsh_cas  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 141 inst_access_ras  3   -1   3   3     1  2  3  -1   -1   1   0   21
 145 inst_access_cas  3   -1   3   1        2     -1   -1   1   0   21
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   2        2  3  42   -1
  41    cpu_a22  1   -1  -1   2        2  3  41   -1
  40    cpu_a23  1   -1  -1   2        2  3  40   -1
  39    cpu_nas  1   -1  -1   2  0        3  39   -1
  37   cpu_nuds  1   -1  -1   1        2     37   -1
  36   cpu_nlds  1   -1  -1   1        2     36   -1
36 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35 dram_nras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  18 dram_nras3  0        1   0              18   -1   1   0   21
  17 dram_nras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 rfsh_select_1_  3   -1   3   3     1  2  3  -1   -1   4   0   21
 143 rfsh_select_0_  3   -1   3   3     1  2  3  -1   -1   3   0   21
 142 inst_rfsh_cas  3   -1   3   3     1  2  3  -1   -1   1   0   21
 146 inst_read_cycle  3   -1   0   2  0     2     -1   -1   2   0   21
 145 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   2  0        3  39   -1
 137 inst_cpu_nas_z  8   39   3   1  0           39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   2        2  3  42   -1
  41    cpu_a22  1   -1  -1   2        2  3  41   -1
  40    cpu_a23  1   -1  -1   2        2  3  40   -1
  37   cpu_nuds  1   -1  -1   2  0     2     37   -1
  36   cpu_nlds  1   -1  -1   2  0     2     36   -1
  15     cpu_a6  1   -1  -1   1        2     15   -1
  14    cpu_a16  1   -1  -1   1        2     14   -1
  13     cpu_a5  1   -1  -1   1        2     13   -1
   8    cpu_a17  1   -1  -1   1        2      8   -1
   7     cpu_a4  1   -1  -1   1        2      7   -1
   6    cpu_a18  1   -1  -1   1        2      6   -1
   5     cpu_a3  1   -1  -1   1        2      5   -1
   4    cpu_a19  1   -1  -1   1        2      4   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   2    cpu_a20  1   -1  -1   1        2      2   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
39 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35 dram_nras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  18 dram_nras3  0        1   0              18   -1   1   0   21
  17 dram_nras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 147 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 146 inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   3  0     2  3  42   -1
  41    cpu_a22  1   -1  -1   3  0     2  3  41   -1
  40    cpu_a23  1   -1  -1   3  0     2  3  40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15     cpu_a6  1   -1  -1   2  0     2     15   -1
  14    cpu_a16  1   -1  -1   2  0     2     14   -1
  13     cpu_a5  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7     cpu_a4  1   -1  -1   2  0     2      7   -1
   6    cpu_a18  1   -1  -1   2  0     2      6   -1
   5     cpu_a3  1   -1  -1   2  0     2      5   -1
   4    cpu_a19  1   -1  -1   2  0     2      4   -1
   2    cpu_a20  1   -1  -1   2  0     2      2   -1
  38 cpu_nreset  1   -1  -1   1  0           38   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
39 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35 dram_nras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  18 dram_nras3  0        1   0              18   -1   1   0   21
  17 dram_nras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 147 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 146 inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   3  0     2  3  42   -1
  41    cpu_a22  1   -1  -1   3  0     2  3  41   -1
  40    cpu_a23  1   -1  -1   3  0     2  3  40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15     cpu_a6  1   -1  -1   2  0     2     15   -1
  14    cpu_a16  1   -1  -1   2  0     2     14   -1
  13     cpu_a5  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7     cpu_a4  1   -1  -1   2  0     2      7   -1
   6    cpu_a18  1   -1  -1   2  0     2      6   -1
   5     cpu_a3  1   -1  -1   2  0     2      5   -1
   4    cpu_a19  1   -1  -1   2  0     2      4   -1
   2    cpu_a20  1   -1  -1   2  0     2      2   -1
  38 cpu_nreset  1   -1  -1   1  0           38   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
36 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35 dram_nras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  18 dram_nras3  0        1   0              18   -1   1   0   21
  17 dram_nras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 rfsh_select_1_  3   -1   3   3     1  2  3  -1   -1   4   0   21
 143 rfsh_select_0_  3   -1   3   3     1  2  3  -1   -1   3   0   21
 142 inst_rfsh_cas  3   -1   3   3     1  2  3  -1   -1   1   0   21
 146 inst_read_cycle  3   -1   0   2  0     2     -1   -1   2   0   21
 145 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   2  0        3  39   -1
 137 inst_cpu_nas_z  8   39   3   1  0           39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   2        2  3  42   -1
  41    cpu_a22  1   -1  -1   2        2  3  41   -1
  40    cpu_a23  1   -1  -1   2        2  3  40   -1
  37   cpu_nuds  1   -1  -1   2  0     2     37   -1
  36   cpu_nlds  1   -1  -1   2  0     2     36   -1
  15     cpu_a6  1   -1  -1   1        2     15   -1
  14    cpu_a16  1   -1  -1   1        2     14   -1
  13     cpu_a5  1   -1  -1   1        2     13   -1
   8    cpu_a17  1   -1  -1   1        2      8   -1
   7     cpu_a4  1   -1  -1   1        2      7   -1
   6    cpu_a18  1   -1  -1   1        2      6   -1
   5     cpu_a3  1   -1  -1   1        2      5   -1
   4    cpu_a19  1   -1  -1   1        2      4   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   2    cpu_a20  1   -1  -1   1        2      2   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
23 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  35 dram_nras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  27    cpu_d12  0        2   0              27   -1   1   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  25    cpu_d14  0        2   0              25   -1   1   0   21
  24    cpu_d15  0        2   0              24   -1   1   0   21
  18 dram_nras3  0        1   0              18   -1   1   0   21
  17 dram_nras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 144 rfsh_select_1_  3   -1   0   4  0  1  2  3  -1   -1   4   0   21
 143 rfsh_select_0_  3   -1   0   4  0  1  2  3  -1   -1   3   0   21
 142 inst_rfsh_cas  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 141 inst_access_ras  3   -1   3   3     1  2  3  -1   -1   1   0   21
 145 inst_access_cas  3   -1   3   1        2     -1   -1   1   0   21
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   2        2  3  42   -1
  41    cpu_a22  1   -1  -1   2        2  3  41   -1
  40    cpu_a23  1   -1  -1   2        2  3  40   -1
  39    cpu_nas  1   -1  -1   2  0        3  39   -1
  37   cpu_nuds  1   -1  -1   1        2     37   -1
  36   cpu_nlds  1   -1  -1   1        2     36   -1
40 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35 dram_nras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  18 dram_nras3  0        1   0              18   -1   1   0   21
  17 dram_nras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 142 inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 145 rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 144 rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 143 inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 149 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 148 inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 147 inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 146 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   3  0     2  3  42   -1
  41    cpu_a22  1   -1  -1   3  0     2  3  41   -1
  40    cpu_a23  1   -1  -1   3  0     2  3  40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15     cpu_a6  1   -1  -1   2  0     2     15   -1
  14    cpu_a16  1   -1  -1   2  0     2     14   -1
  13     cpu_a5  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7     cpu_a4  1   -1  -1   2  0     2      7   -1
   6    cpu_a18  1   -1  -1   2  0     2      6   -1
   5     cpu_a3  1   -1  -1   2  0     2      5   -1
   4    cpu_a19  1   -1  -1   2  0     2      4   -1
   2    cpu_a20  1   -1  -1   2  0     2      2   -1
  38 cpu_nreset  1   -1  -1   1  0           38   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
 141       enab  1   -1  -1   1        2     -1   -1
39 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35 dram_nras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  18 dram_nras3  0        1   0              18   -1   1   0   21
  17 dram_nras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 142 inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 145 rfsh_select_1_  3   -1   3   3     1  2  3  -1   -1   4   0   21
 144 rfsh_select_0_  3   -1   3   3     1  2  3  -1   -1   3   0   21
 143 inst_rfsh_cas  3   -1   3   3     1  2  3  -1   -1   1   0   21
 149 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 148 inst_read_cycle  3   -1   0   2  0     2     -1   -1   1   0   21
 147 inst_write_cycle  3   -1   0   1  0           -1   -1   2   0   21
 146 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   3  0     2  3  42   -1
  41    cpu_a22  1   -1  -1   3  0     2  3  41   -1
  40    cpu_a23  1   -1  -1   3  0     2  3  40   -1
  39    cpu_nas  1   -1  -1   2  0        3  39   -1
  37   cpu_nuds  1   -1  -1   2  0     2     37   -1
  36   cpu_nlds  1   -1  -1   2  0     2     36   -1
  15     cpu_a6  1   -1  -1   2  0     2     15   -1
  14    cpu_a16  1   -1  -1   2  0     2     14   -1
  13     cpu_a5  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7     cpu_a4  1   -1  -1   2  0     2      7   -1
   6    cpu_a18  1   -1  -1   2  0     2      6   -1
   5     cpu_a3  1   -1  -1   2  0     2      5   -1
   4    cpu_a19  1   -1  -1   2  0     2      4   -1
   2    cpu_a20  1   -1  -1   2  0     2      2   -1
  38 cpu_nreset  1   -1  -1   1  0           38   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
 141       enab  1   -1  -1   1        2     -1   -1
39 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35 dram_nras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  18 dram_nras3  0        1   0              18   -1   1   0   21
  17 dram_nras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 142 inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 145 rfsh_select_1_  3   -1   3   3     1  2  3  -1   -1   4   0   21
 144 rfsh_select_0_  3   -1   3   3     1  2  3  -1   -1   3   0   21
 143 inst_rfsh_cas  3   -1   3   3     1  2  3  -1   -1   1   0   21
 149 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 148 inst_read_cycle  3   -1   0   2  0     2     -1   -1   1   0   21
 147 inst_write_cycle  3   -1   0   1  0           -1   -1   2   0   21
 146 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   3  0     2  3  42   -1
  41    cpu_a22  1   -1  -1   3  0     2  3  41   -1
  40    cpu_a23  1   -1  -1   3  0     2  3  40   -1
  39    cpu_nas  1   -1  -1   2  0        3  39   -1
  37   cpu_nuds  1   -1  -1   2  0     2     37   -1
  36   cpu_nlds  1   -1  -1   2  0     2     36   -1
  15     cpu_a6  1   -1  -1   2  0     2     15   -1
  14    cpu_a16  1   -1  -1   2  0     2     14   -1
  13     cpu_a5  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7     cpu_a4  1   -1  -1   2  0     2      7   -1
   6    cpu_a18  1   -1  -1   2  0     2      6   -1
   5     cpu_a3  1   -1  -1   2  0     2      5   -1
   4    cpu_a19  1   -1  -1   2  0     2      4   -1
   2    cpu_a20  1   -1  -1   2  0     2      2   -1
  38 cpu_nreset  1   -1  -1   1  0           38   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
 141       enab  1   -1  -1   1        2     -1   -1
39 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35 dram_nras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  18 dram_nras3  0        1   0              18   -1   1   0   21
  17 dram_nras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 142 inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 145 rfsh_select_1_  3   -1   3   3     1  2  3  -1   -1   4   0   21
 144 rfsh_select_0_  3   -1   3   3     1  2  3  -1   -1   3   0   21
 143 inst_rfsh_cas  3   -1   3   3     1  2  3  -1   -1   1   0   21
 149 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 148 inst_read_cycle  3   -1   0   2  0     2     -1   -1   1   0   21
 147 inst_write_cycle  3   -1   0   1  0           -1   -1   2   0   21
 146 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   3  0     2  3  42   -1
  41    cpu_a22  1   -1  -1   3  0     2  3  41   -1
  40    cpu_a23  1   -1  -1   3  0     2  3  40   -1
  39    cpu_nas  1   -1  -1   2  0        3  39   -1
  37   cpu_nuds  1   -1  -1   2  0     2     37   -1
  36   cpu_nlds  1   -1  -1   2  0     2     36   -1
  15     cpu_a6  1   -1  -1   2  0     2     15   -1
  14    cpu_a16  1   -1  -1   2  0     2     14   -1
  13     cpu_a5  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7     cpu_a4  1   -1  -1   2  0     2      7   -1
   6    cpu_a18  1   -1  -1   2  0     2      6   -1
   5     cpu_a3  1   -1  -1   2  0     2      5   -1
   4    cpu_a19  1   -1  -1   2  0     2      4   -1
   2    cpu_a20  1   -1  -1   2  0     2      2   -1
  38 cpu_nreset  1   -1  -1   1  0           38   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
 141       enab  1   -1  -1   1        2     -1   -1
40 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35 dram_nras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  18 dram_nras3  0        1   0              18   -1   1   0   21
  17 dram_nras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 142 inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 145 rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 144 rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 143 inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 149 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 148 inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 147 inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 146 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   3  0     2  3  42   -1
  41    cpu_a22  1   -1  -1   3  0     2  3  41   -1
  40    cpu_a23  1   -1  -1   3  0     2  3  40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15     cpu_a6  1   -1  -1   2  0     2     15   -1
  14    cpu_a16  1   -1  -1   2  0     2     14   -1
  13     cpu_a5  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7     cpu_a4  1   -1  -1   2  0     2      7   -1
   6    cpu_a18  1   -1  -1   2  0     2      6   -1
   5     cpu_a3  1   -1  -1   2  0     2      5   -1
   4    cpu_a19  1   -1  -1   2  0     2      4   -1
   2    cpu_a20  1   -1  -1   2  0     2      2   -1
  38 cpu_nreset  1   -1  -1   1  0           38   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
 141       enab  1   -1  -1   1        2     -1   -1
40 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35 dram_nras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  18 dram_nras3  0        1   0              18   -1   1   0   21
  17 dram_nras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 142 inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 145 rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 144 rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 143 inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 149 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 148 inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 147 inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 146 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   3  0     2  3  42   -1
  41    cpu_a22  1   -1  -1   3  0     2  3  41   -1
  40    cpu_a23  1   -1  -1   3  0     2  3  40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15     cpu_a6  1   -1  -1   2  0     2     15   -1
  14    cpu_a16  1   -1  -1   2  0     2     14   -1
  13     cpu_a5  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7     cpu_a4  1   -1  -1   2  0     2      7   -1
   6    cpu_a18  1   -1  -1   2  0     2      6   -1
   5     cpu_a3  1   -1  -1   2  0     2      5   -1
   4    cpu_a19  1   -1  -1   2  0     2      4   -1
   2    cpu_a20  1   -1  -1   2  0     2      2   -1
  38 cpu_nreset  1   -1  -1   1  0           38   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
 141       enab  1   -1  -1   1        2     -1   -1
40 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35 dram_nras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  18 dram_nras3  0        1   0              18   -1   1   0   21
  17 dram_nras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 142 inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 145 rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 144 rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 143 inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 149 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 148 inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 147 inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 146 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   3  0     2  3  42   -1
  41    cpu_a22  1   -1  -1   3  0     2  3  41   -1
  40    cpu_a23  1   -1  -1   3  0     2  3  40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15     cpu_a6  1   -1  -1   2  0     2     15   -1
  14    cpu_a16  1   -1  -1   2  0     2     14   -1
  13     cpu_a5  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7     cpu_a4  1   -1  -1   2  0     2      7   -1
   6    cpu_a18  1   -1  -1   2  0     2      6   -1
   5     cpu_a3  1   -1  -1   2  0     2      5   -1
   4    cpu_a19  1   -1  -1   2  0     2      4   -1
   2    cpu_a20  1   -1  -1   2  0     2      2   -1
  38 cpu_nreset  1   -1  -1   1  0           38   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
 141       enab  1   -1  -1   1        2     -1   -1
40 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35 dram_nras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  18 dram_nras3  0        1   0              18   -1   1   0   21
  17 dram_nras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 142 inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 145 rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 144 rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 143 inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 149 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 148 inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 147 inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 146 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   3  0     2  3  42   -1
  41    cpu_a22  1   -1  -1   3  0     2  3  41   -1
  40    cpu_a23  1   -1  -1   3  0     2  3  40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15     cpu_a6  1   -1  -1   2  0     2     15   -1
  14    cpu_a16  1   -1  -1   2  0     2     14   -1
  13     cpu_a5  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7     cpu_a4  1   -1  -1   2  0     2      7   -1
   6    cpu_a18  1   -1  -1   2  0     2      6   -1
   5     cpu_a3  1   -1  -1   2  0     2      5   -1
   4    cpu_a19  1   -1  -1   2  0     2      4   -1
   2    cpu_a20  1   -1  -1   2  0     2      2   -1
  38 cpu_nreset  1   -1  -1   1  0           38   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
 141       enab  1   -1  -1   1        2     -1   -1
40 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35 dram_nras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  18 dram_nras3  0        1   0              18   -1   1   0   21
  17 dram_nras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   3  0     2  3  42   -1
  41    cpu_a22  1   -1  -1   3  0     2  3  41   -1
  40    cpu_a23  1   -1  -1   3  0     2  3  40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15     cpu_a6  1   -1  -1   2  0     2     15   -1
  14    cpu_a16  1   -1  -1   2  0     2     14   -1
  13     cpu_a5  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7     cpu_a4  1   -1  -1   2  0     2      7   -1
   6    cpu_a18  1   -1  -1   2  0     2      6   -1
   5     cpu_a3  1   -1  -1   2  0     2      5   -1
   4    cpu_a19  1   -1  -1   2  0     2      4   -1
   2    cpu_a20  1   -1  -1   2  0     2      2   -1
  38 cpu_nreset  1   -1  -1   1  0           38   -1
  19       enab  1   -1  -1   1        2     19   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
40 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35 dram_nras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  18 dram_nras3  0        1   0              18   -1   1   0   21
  17 dram_nras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   3  0     2  3  42   -1
  41    cpu_a22  1   -1  -1   3  0     2  3  41   -1
  40    cpu_a23  1   -1  -1   3  0     2  3  40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15     cpu_a6  1   -1  -1   2  0     2     15   -1
  14    cpu_a16  1   -1  -1   2  0     2     14   -1
  13     cpu_a5  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7     cpu_a4  1   -1  -1   2  0     2      7   -1
   6    cpu_a18  1   -1  -1   2  0     2      6   -1
   5     cpu_a3  1   -1  -1   2  0     2      5   -1
   4    cpu_a19  1   -1  -1   2  0     2      4   -1
   2    cpu_a20  1   -1  -1   2  0     2      2   -1
  38 cpu_nreset  1   -1  -1   1  0           38   -1
  19       enab  1   -1  -1   1        2     19   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
40 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35 dram_nras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  18 dram_nras3  0        1   0              18   -1   1   0   21
  17 dram_nras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   3  0     2  3  42   -1
  41    cpu_a22  1   -1  -1   3  0     2  3  41   -1
  40    cpu_a23  1   -1  -1   3  0     2  3  40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15     cpu_a6  1   -1  -1   2  0     2     15   -1
  14    cpu_a16  1   -1  -1   2  0     2     14   -1
  13     cpu_a5  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7     cpu_a4  1   -1  -1   2  0     2      7   -1
   6    cpu_a18  1   -1  -1   2  0     2      6   -1
   5     cpu_a3  1   -1  -1   2  0     2      5   -1
   4    cpu_a19  1   -1  -1   2  0     2      4   -1
   2    cpu_a20  1   -1  -1   2  0     2      2   -1
  38 cpu_nreset  1   -1  -1   1  0           38   -1
  19       enab  1   -1  -1   1        2     19   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
40 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35 dram_nras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  18 dram_nras3  0        1   0              18   -1   1   0   21
  17 dram_nras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   3  0     2  3  42   -1
  41    cpu_a22  1   -1  -1   3  0     2  3  41   -1
  40    cpu_a23  1   -1  -1   3  0     2  3  40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15     cpu_a6  1   -1  -1   2  0     2     15   -1
  14    cpu_a16  1   -1  -1   2  0     2     14   -1
  13     cpu_a5  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7     cpu_a4  1   -1  -1   2  0     2      7   -1
   6    cpu_a18  1   -1  -1   2  0     2      6   -1
   5     cpu_a3  1   -1  -1   2  0     2      5   -1
   4    cpu_a19  1   -1  -1   2  0     2      4   -1
   2    cpu_a20  1   -1  -1   2  0     2      2   -1
  38 cpu_nreset  1   -1  -1   1  0           38   -1
  19       enab  1   -1  -1   1        2     19   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
40 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35 dram_nras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  18 dram_nras3  0        1   0              18   -1   1   0   21
  17 dram_nras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   3  0     2  3  42   -1
  41    cpu_a22  1   -1  -1   3  0     2  3  41   -1
  40    cpu_a23  1   -1  -1   3  0     2  3  40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15     cpu_a6  1   -1  -1   2  0     2     15   -1
  14    cpu_a16  1   -1  -1   2  0     2     14   -1
  13     cpu_a5  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7     cpu_a4  1   -1  -1   2  0     2      7   -1
   6    cpu_a18  1   -1  -1   2  0     2      6   -1
   5     cpu_a3  1   -1  -1   2  0     2      5   -1
   4    cpu_a19  1   -1  -1   2  0     2      4   -1
   2    cpu_a20  1   -1  -1   2  0     2      2   -1
  38 cpu_nreset  1   -1  -1   1  0           38   -1
  19       enab  1   -1  -1   1        2     19   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
40 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35 dram_nras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  18 dram_nras3  0        1   0              18   -1   1   0   21
  17 dram_nras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   3  0     2  3  42   -1
  41    cpu_a22  1   -1  -1   3  0     2  3  41   -1
  40    cpu_a23  1   -1  -1   3  0     2  3  40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15     cpu_a6  1   -1  -1   2  0     2     15   -1
  14    cpu_a16  1   -1  -1   2  0     2     14   -1
  13     cpu_a5  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7     cpu_a4  1   -1  -1   2  0     2      7   -1
   6    cpu_a18  1   -1  -1   2  0     2      6   -1
   5     cpu_a3  1   -1  -1   2  0     2      5   -1
   4    cpu_a19  1   -1  -1   2  0     2      4   -1
   2    cpu_a20  1   -1  -1   2  0     2      2   -1
  38 cpu_nreset  1   -1  -1   1  0           38   -1
  19       enab  1   -1  -1   1        2     19   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
40 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35 dram_nras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  18 dram_nras3  0        1   0              18   -1   1   0   21
  17 dram_nras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   3  0     2  3  42   -1
  41    cpu_a22  1   -1  -1   3  0     2  3  41   -1
  40    cpu_a23  1   -1  -1   3  0     2  3  40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15     cpu_a6  1   -1  -1   2  0     2     15   -1
  14    cpu_a16  1   -1  -1   2  0     2     14   -1
  13     cpu_a5  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7     cpu_a4  1   -1  -1   2  0     2      7   -1
   6    cpu_a18  1   -1  -1   2  0     2      6   -1
   5     cpu_a3  1   -1  -1   2  0     2      5   -1
   4    cpu_a19  1   -1  -1   2  0     2      4   -1
   2    cpu_a20  1   -1  -1   2  0     2      2   -1
  38 cpu_nreset  1   -1  -1   1  0           38   -1
  19       enab  1   -1  -1   1        2     19   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
40 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35 dram_nras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  18 dram_nras3  0        1   0              18   -1   1   0   21
  17 dram_nras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42    cpu_a21  1   -1  -1   3  0     2  3  42   -1
  41    cpu_a22  1   -1  -1   3  0     2  3  41   -1
  40    cpu_a23  1   -1  -1   3  0     2  3  40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15     cpu_a6  1   -1  -1   2  0     2     15   -1
  14    cpu_a16  1   -1  -1   2  0     2     14   -1
  13     cpu_a5  1   -1  -1   2  0     2     13   -1
   8    cpu_a17  1   -1  -1   2  0     2      8   -1
   7     cpu_a4  1   -1  -1   2  0     2      7   -1
   6    cpu_a18  1   -1  -1   2  0     2      6   -1
   5     cpu_a3  1   -1  -1   2  0     2      5   -1
   4    cpu_a19  1   -1  -1   2  0     2      4   -1
   2    cpu_a20  1   -1  -1   2  0     2      2   -1
  38 cpu_nreset  1   -1  -1   1  0           38   -1
  19       enab  1   -1  -1   1        2     19   -1
   3     cpu_a2  1   -1  -1   1        2      3   -1
   1     cpu_a1  1   -1  -1   1        2      1   -1
9 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  20       C_CS  0        1   0              20   -1   1   0   21
  42        A21  1   -1  -1   1     1        42   -1
  41        A22  1   -1  -1   1     1        41   -1
  40        A23  1   -1  -1   1     1        40   -1
  14        A16  1   -1  -1   1     1        14   -1
   8        A17  1   -1  -1   1     1         8   -1
   6        A18  1   -1  -1   1     1         6   -1
   4        A19  1   -1  -1   1     1         4   -1
   2        A20  1   -1  -1   1     1         2   -1
40 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

 155    cpu_d12  0        0   0              -1   -1   4   0   21
 170 dram_nucas  0        3   0              -1   -1   3   0   21
 169 dram_nlcas  0        3   0              -1   -1   3   0   21
 158    cpu_d15  0        0   0              -1   -1   3   0   21
 166 dram_nras1  0        2   0              -1   -1   2   0   21
 165 dram_nras0  0        2   0              -1   -1   2   0   21
 157    cpu_d14  0        0   0              -1   -1   2   0   21
 171 mux_switch  0        0   0              -1   -1   1   0   21
 168 dram_nras3  0        2   0              -1   -1   1   0   21
 167 dram_nras2  0        3   0              -1   -1   1   0   21
 156    cpu_d13  0        0   0              -1   -1   1   0   21
 175 rfsh_select_1_  3   -1   1   3     1  2  3  -1   -1   4   0   21
 174 rfsh_select_0_  3   -1   1   3     1  2  3  -1   -1   3   0   21
 173 inst_rfsh_cas  3   -1   1   3     1  2  3  -1   -1   1   0   21
 180 inst_autoconf_on  3   -1   1   2  0  1        -1   -1   2   0   20
 179 inst_write_cycle  3   -1   2   2     1  2     -1   -1   2   0   21
 178 inst_read_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 172 inst_access_ras  3   -1   3   2  0     2     -1   -1   1   0   21
 177 inst_access_cas  3   -1   2   1           3  -1   -1   1   0   21
 159    cpu_nas  1   -1   1   3     1  2  3  -1   -1
 176 inst_cpu_nas_z  8  159   1   2        2  3  -1   -1
 162    cpu_clk  9       -1   2        2  3  10   -1
 143    cpu_a23  1   -1  -1   4  0  1  2  3  -1   -1
 142    cpu_a22  1   -1  -1   4  0  1  2  3  -1   -1
 141    cpu_a21  1   -1  -1   4  0  1  2  3  -1   -1
 161   cpu_nuds  1   -1  -1   2        2  3  -1   -1
 160   cpu_nlds  1   -1  -1   2        2  3  -1   -1
 154    cpu_a20  1   -1  -1   2  0  1        -1   -1
 153    cpu_a19  1   -1  -1   2  0  1        -1   -1
 152    cpu_a18  1   -1  -1   2  0  1        -1   -1
 151    cpu_a17  1   -1  -1   2  0  1        -1   -1
 150    cpu_a16  1   -1  -1   2  0  1        -1   -1
 149     cpu_a6  1   -1  -1   2  0  1        -1   -1
 148     cpu_a5  1   -1  -1   2  0  1        -1   -1
 147     cpu_a4  1   -1  -1   2  0  1        -1   -1
 146     cpu_a3  1   -1  -1   2  0  1        -1   -1
 164       enab  1   -1  -1   1  0           -1   -1
 163 cpu_nreset  1   -1  -1   1     1        -1   -1
 145     cpu_a2  1   -1  -1   1  0           -1   -1
 144     cpu_a1  1   -1  -1   1  0           -1   -1
40 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

 155    cpu_d12  0        0   0              -1   -1   4   0   21
 170 dram_nucas  0        3   0              -1   -1   3   0   21
 169 dram_nlcas  0        3   0              -1   -1   3   0   21
 158    cpu_d15  0        0   0              -1   -1   3   0   21
 166 dram_nras1  0        2   0              -1   -1   2   0   21
 165 dram_nras0  0        2   0              -1   -1   2   0   21
 157    cpu_d14  0        0   0              -1   -1   2   0   21
 171 mux_switch  0        0   0              -1   -1   1   0   21
 168 dram_nras3  0        2   0              -1   -1   1   0   21
 167 dram_nras2  0        3   0              -1   -1   1   0   21
 156    cpu_d13  0        0   0              -1   -1   1   0   21
 175 rfsh_select_1_  3   -1   1   3     1  2  3  -1   -1   4   0   21
 174 rfsh_select_0_  3   -1   1   3     1  2  3  -1   -1   3   0   21
 173 inst_rfsh_cas  3   -1   1   3     1  2  3  -1   -1   1   0   21
 180 inst_autoconf_on  3   -1   1   2  0  1        -1   -1   2   0   20
 179 inst_write_cycle  3   -1   2   2     1  2     -1   -1   2   0   21
 178 inst_read_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 172 inst_access_ras  3   -1   3   2  0     2     -1   -1   1   0   21
 177 inst_access_cas  3   -1   2   1           3  -1   -1   1   0   21
 159    cpu_nas  1   -1   1   3     1  2  3  -1   -1
 176 inst_cpu_nas_z  8  159   1   2        2  3  -1   -1
 162    cpu_clk  9       -1   2        2  3  10   -1
 143    cpu_a23  1   -1  -1   4  0  1  2  3  -1   -1
 142    cpu_a22  1   -1  -1   4  0  1  2  3  -1   -1
 141    cpu_a21  1   -1  -1   4  0  1  2  3  -1   -1
 161   cpu_nuds  1   -1  -1   2        2  3  -1   -1
 160   cpu_nlds  1   -1  -1   2        2  3  -1   -1
 154    cpu_a20  1   -1  -1   2  0  1        -1   -1
 153    cpu_a19  1   -1  -1   2  0  1        -1   -1
 152    cpu_a18  1   -1  -1   2  0  1        -1   -1
 151    cpu_a17  1   -1  -1   2  0  1        -1   -1
 150    cpu_a16  1   -1  -1   2  0  1        -1   -1
 149     cpu_a6  1   -1  -1   2  0  1        -1   -1
 148     cpu_a5  1   -1  -1   2  0  1        -1   -1
 147     cpu_a4  1   -1  -1   2  0  1        -1   -1
 146     cpu_a3  1   -1  -1   2  0  1        -1   -1
 164       enab  1   -1  -1   1  0           -1   -1
 163 cpu_nreset  1   -1  -1   1     1        -1   -1
 145     cpu_a2  1   -1  -1   1  0           -1   -1
 144     cpu_a1  1   -1  -1   1  0           -1   -1
40 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

 155    cpu_d12  0        0   0              -1   -1   4   0   21
 170 dram_nucas  0        3   0              -1   -1   3   0   21
 169 dram_nlcas  0        3   0              -1   -1   3   0   21
 158    cpu_d15  0        0   0              -1   -1   3   0   21
 166 dram_nras1  0        2   0              -1   -1   2   0   21
 165 dram_nras0  0        2   0              -1   -1   2   0   21
 157    cpu_d14  0        0   0              -1   -1   2   0   21
 171 mux_switch  0        0   0              -1   -1   1   0   21
 168 dram_nras3  0        2   0              -1   -1   1   0   21
 167 dram_nras2  0        3   0              -1   -1   1   0   21
 156    cpu_d13  0        0   0              -1   -1   1   0   21
 175 rfsh_select_1_  3   -1   1   3     1  2  3  -1   -1   4   0   21
 174 rfsh_select_0_  3   -1   1   3     1  2  3  -1   -1   3   0   21
 173 inst_rfsh_cas  3   -1   1   3     1  2  3  -1   -1   1   0   21
 180 inst_autoconf_on  3   -1   1   2  0  1        -1   -1   2   0   20
 179 inst_write_cycle  3   -1   2   2     1  2     -1   -1   2   0   21
 178 inst_read_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 172 inst_access_ras  3   -1   3   2  0     2     -1   -1   1   0   21
 177 inst_access_cas  3   -1   2   1           3  -1   -1   1   0   21
 159    cpu_nas  1   -1   1   3     1  2  3  -1   -1
 176 inst_cpu_nas_z  8  159   1   2        2  3  -1   -1
 162    cpu_clk  9       -1   2        2  3  10   -1
 143    cpu_a23  1   -1  -1   4  0  1  2  3  -1   -1
 142    cpu_a22  1   -1  -1   4  0  1  2  3  -1   -1
 141    cpu_a21  1   -1  -1   4  0  1  2  3  -1   -1
 161   cpu_nuds  1   -1  -1   2        2  3  -1   -1
 160   cpu_nlds  1   -1  -1   2        2  3  -1   -1
 154    cpu_a20  1   -1  -1   2  0  1        -1   -1
 153    cpu_a19  1   -1  -1   2  0  1        -1   -1
 152    cpu_a18  1   -1  -1   2  0  1        -1   -1
 151    cpu_a17  1   -1  -1   2  0  1        -1   -1
 150    cpu_a16  1   -1  -1   2  0  1        -1   -1
 149     cpu_a6  1   -1  -1   2  0  1        -1   -1
 148     cpu_a5  1   -1  -1   2  0  1        -1   -1
 147     cpu_a4  1   -1  -1   2  0  1        -1   -1
 146     cpu_a3  1   -1  -1   2  0  1        -1   -1
 164       enab  1   -1  -1   1  0           -1   -1
 163 cpu_nreset  1   -1  -1   1     1        -1   -1
 145     cpu_a2  1   -1  -1   1  0           -1   -1
 144     cpu_a1  1   -1  -1   1  0           -1   -1
40 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

 155    cpu_d12  0        0   0              -1   -1   4   0   21
 170 dram_nucas  0        3   0              -1   -1   3   0   21
 169 dram_nlcas  0        3   0              -1   -1   3   0   21
 158    cpu_d15  0        0   0              -1   -1   3   0   21
 166 dram_nras1  0        2   0              -1   -1   2   0   21
 165 dram_nras0  0        2   0              -1   -1   2   0   21
 157    cpu_d14  0        0   0              -1   -1   2   0   21
 171 mux_switch  0        0   0              -1   -1   1   0   21
 168 dram_nras3  0        2   0              -1   -1   1   0   21
 167 dram_nras2  0        3   0              -1   -1   1   0   21
 156    cpu_d13  0        0   0              -1   -1   1   0   21
 175 rfsh_select_1_  3   -1   1   3     1  2  3  -1   -1   4   0   21
 174 rfsh_select_0_  3   -1   1   3     1  2  3  -1   -1   3   0   21
 173 inst_rfsh_cas  3   -1   1   3     1  2  3  -1   -1   1   0   21
 180 inst_autoconf_on  3   -1   1   2  0  1        -1   -1   2   0   20
 179 inst_write_cycle  3   -1   2   2     1  2     -1   -1   2   0   21
 178 inst_read_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 172 inst_access_ras  3   -1   3   2  0     2     -1   -1   1   0   21
 177 inst_access_cas  3   -1   2   1           3  -1   -1   1   0   21
 159    cpu_nas  1   -1   1   3     1  2  3  -1   -1
 176 inst_cpu_nas_z  8  159   1   2        2  3  -1   -1
 162    cpu_clk  9       -1   2        2  3  10   -1
 143    cpu_a23  1   -1  -1   4  0  1  2  3  -1   -1
 142    cpu_a22  1   -1  -1   4  0  1  2  3  -1   -1
 141    cpu_a21  1   -1  -1   4  0  1  2  3  -1   -1
 161   cpu_nuds  1   -1  -1   2        2  3  -1   -1
 160   cpu_nlds  1   -1  -1   2        2  3  -1   -1
 154    cpu_a20  1   -1  -1   2  0  1        -1   -1
 153    cpu_a19  1   -1  -1   2  0  1        -1   -1
 152    cpu_a18  1   -1  -1   2  0  1        -1   -1
 151    cpu_a17  1   -1  -1   2  0  1        -1   -1
 150    cpu_a16  1   -1  -1   2  0  1        -1   -1
 149     cpu_a6  1   -1  -1   2  0  1        -1   -1
 148     cpu_a5  1   -1  -1   2  0  1        -1   -1
 147     cpu_a4  1   -1  -1   2  0  1        -1   -1
 146     cpu_a3  1   -1  -1   2  0  1        -1   -1
 164       enab  1   -1  -1   1  0           -1   -1
 163 cpu_nreset  1   -1  -1   1     1        -1   -1
 145     cpu_a2  1   -1  -1   1  0           -1   -1
 144     cpu_a1  1   -1  -1   1  0           -1   -1
9 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  20       C_CS  0        1   0              20   -1   1   0   21
  42        A21  1   -1  -1   1     1        42   -1
  41        A22  1   -1  -1   1     1        41   -1
  40        A23  1   -1  -1   1     1        40   -1
  14        A16  1   -1  -1   1     1        14   -1
   8        A17  1   -1  -1   1     1         8   -1
   6        A18  1   -1  -1   1     1         6   -1
   4        A19  1   -1  -1   1     1         4   -1
   2        A20  1   -1  -1   1     1         2   -1
41 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

 144    cpu_d12  0        2   0              -1   -1   4   0   21
 141    cpu_d15  0        2   0              -1   -1   3   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
 142    cpu_d14  0        2   0              -1   -1   2   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
 143    cpu_d13  0        2   0              -1   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  18  dram_ras3  0        1   0              18   -1   1   0   21
  17  dram_ras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 145 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 148 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 147 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 146 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 152 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 151 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 150 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 149 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
41 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

 144    cpu_d12  0        2   0              -1   -1   4   0   21
 141    cpu_d15  0        2   0              -1   -1   3   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
 142    cpu_d14  0        2   0              -1   -1   2   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
 143    cpu_d13  0        2   0              -1   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  18  dram_ras3  0        1   0              18   -1   1   0   21
  17  dram_ras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 145 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 148 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 147 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 146 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 152 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 151 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 150 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 149 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
41 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  18  dram_ras3  0        1   0              18   -1   1   0   21
  17  dram_ras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
41 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  18  dram_ras3  0        1   0              18   -1   1   0   21
  17  dram_ras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
41 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  18  dram_ras3  0        1   0              18   -1   1   0   21
  17  dram_ras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
41 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  18  dram_ras3  0        1   0              18   -1   1   0   21
  17  dram_ras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  23       IORD  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  18  dram_ras3  0        1   0              18   -1   1   0   21
  17  dram_ras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  23       IORD  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  18  dram_ras3  0        1   0              18   -1   1   0   21
  17  dram_ras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  25    cpu_d14  0        2   0              25   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  27    cpu_d12  0        2   0              27   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   2   0   21
  23       IORD  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  18  dram_ras3  0        1   0              18   -1   1   0   21
  17  dram_ras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  23       IORD  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  18  dram_ras3  0        1   0              18   -1   1   0   21
  17  dram_ras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  18  dram_ras1  0        1   0              18   -1   2   0   21
  17 dram_nras0  0        1   0              17   -1   2   0   21
  35  dram_ras3  0        3   0              35   -1   1   0   21
  30  dram_ras2  0        2   0              30   -1   1   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  23       IORD  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 141 M0_inst_access_ras  3   -1   0   2  0  1        -1   -1   1   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   3  0  1  2     42   -1
  41        A22  1   -1  -1   3  0  1  2     41   -1
  40        A23  1   -1  -1   3  0  1  2     40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nucas  0        2   0              29   -1   3   0   21
  28 dram_nlcas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  18  dram_ras1  0        1   0              18   -1   2   0   21
  17 dram_nras0  0        1   0              17   -1   2   0   21
  35  dram_ras3  0        3   0              35   -1   1   0   21
  30  dram_ras2  0        2   0              30   -1   1   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  23       IORD  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 141 M0_inst_access_ras  3   -1   0   2  0  1        -1   -1   1   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   3  0  1  2     42   -1
  41        A22  1   -1  -1   3  0  1  2     41   -1
  40        A23  1   -1  -1   3  0  1  2     40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  23       IORD  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  18  dram_ras3  0        1   0              18   -1   1   0   21
  17  dram_ras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
 142  dram_ras2  0        1   0              -1   -1   1   0   21
 141  dram_ras3  0        1   0              -1   -1   1   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  23       IORD  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 143 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 146 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 145 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 144 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 150 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 149 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 148 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 147 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
 142       C_CS  0        1   0              -1   -1   1   0   21
 141       IORD  0        1   0              -1   -1   1   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  23  dram_ras2  0        2   0              23   -1   1   0   21
  20  dram_ras3  0        1   0              20   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 143 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 146 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 145 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 144 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 150 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 149 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 148 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 147 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1     1        32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
 145 dram_nras0  0        1   0              -1   -1   2   0   21
 144  dram_ras1  0        1   0              -1   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
 146       C_CS  0        2   0              -1   -1   1   0   21
 143  dram_ras2  0        1   0              -1   -1   1   0   21
 142  dram_ras3  0        3   0              -1   -1   1   0   21
 141       IORD  0        2   0              -1   -1   1   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 148 M0_inst_rfsh_cas  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 150 M0_rfsh_select_1_  3   -1   0   3  0  1     3  -1   -1   4   0   21
 149 M0_rfsh_select_0_  3   -1   0   3  0  1     3  -1   -1   3   0   21
 154 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 153 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 152 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 147 M0_inst_access_ras  3   -1   3   2     1     3  -1   -1   1   0   21
 151 M0_inst_access_cas  3   -1   3   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   2  0        3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   2     1     3  10   -1
  42        A21  1   -1  -1   3  0  1  2     42   -1
  41        A22  1   -1  -1   3  0  1  2     41   -1
  40        A23  1   -1  -1   3  0  1  2     40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  14        A16  1   -1  -1   2  0     2     14   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   8        A17  1   -1  -1   2  0     2      8   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   6        A18  1   -1  -1   2  0     2      6   -1
   5         A3  1   -1  -1   2  0     2      5   -1
   4        A19  1   -1  -1   2  0     2      4   -1
   2        A20  1   -1  -1   2  0     2      2   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  18  dram_ras1  0        1   0              18   -1   2   0   21
  17 dram_nras0  0        1   0              17   -1   2   0   21
 144       C_CS  0        2   0              -1   -1   1   0   21
 143  dram_ras2  0        3   0              -1   -1   1   0   21
 142  dram_ras3  0        1   0              -1   -1   1   0   21
 141       IORD  0        2   0              -1   -1   1   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 146 M0_inst_rfsh_cas  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 148 M0_rfsh_select_1_  3   -1   0   3  0  1     3  -1   -1   4   0   21
 147 M0_rfsh_select_0_  3   -1   0   3  0  1     3  -1   -1   3   0   21
 152 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 151 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 150 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_ras  3   -1   3   2     1     3  -1   -1   1   0   21
 149 M0_inst_access_cas  3   -1   3   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   2  0        3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   2     1     3  10   -1
  42        A21  1   -1  -1   3  0  1  2     42   -1
  41        A22  1   -1  -1   3  0  1  2     41   -1
  40        A23  1   -1  -1   3  0  1  2     40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  14        A16  1   -1  -1   2  0     2     14   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   8        A17  1   -1  -1   2  0     2      8   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   6        A18  1   -1  -1   2  0     2      6   -1
   5         A3  1   -1  -1   2  0     2      5   -1
   4        A19  1   -1  -1   2  0     2      4   -1
   2        A20  1   -1  -1   2  0     2      2   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
 143 dram_nras0  0        1   0              -1   -1   2   0   21
 142  dram_ras1  0        3   0              -1   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
 144       C_CS  0        2   0              -1   -1   1   0   21
 141       IORD  0        2   0              -1   -1   1   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  18  dram_ras3  0        1   0              18   -1   1   0   21
  17  dram_ras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 146 M0_inst_rfsh_cas  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 148 M0_rfsh_select_1_  3   -1   0   3  0  1     3  -1   -1   4   0   21
 147 M0_rfsh_select_0_  3   -1   0   3  0  1     3  -1   -1   3   0   21
 152 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 151 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 150 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_ras  3   -1   3   2     1     3  -1   -1   1   0   21
 149 M0_inst_access_cas  3   -1   3   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   2  0        3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   2     1     3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  14        A16  1   -1  -1   2  0     2     14   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   8        A17  1   -1  -1   2  0     2      8   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   6        A18  1   -1  -1   2  0     2      6   -1
   5         A3  1   -1  -1   2  0     2      5   -1
   4        A19  1   -1  -1   2  0     2      4   -1
   2        A20  1   -1  -1   2  0     2      2   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
 142       C_CS  0        2   0              -1   -1   1   0   21
 141       IORD  0        1   0              -1   -1   1   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  18  dram_ras3  0        1   0              18   -1   1   0   21
  17  dram_ras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 143 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 146 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 145 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 144 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 150 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 149 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 148 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 147 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   3  0     2  3  42   -1
  41        A22  1   -1  -1   3  0     2  3  41   -1
  40        A23  1   -1  -1   3  0     2  3  40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  14        A16  1   -1  -1   2  0     2     14   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   8        A17  1   -1  -1   2  0     2      8   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   6        A18  1   -1  -1   2  0     2      6   -1
   5         A3  1   -1  -1   2  0     2      5   -1
   4        A19  1   -1  -1   2  0     2      4   -1
   2        A20  1   -1  -1   2  0     2      2   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1     1        32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
 142       C_CS  0        1   0              -1   -1   1   0   21
 141       IORD  0        1   0              -1   -1   1   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  23  dram_ras3  0        2   0              23   -1   1   0   21
  20  dram_ras2  0        1   0              20   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 143 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 146 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 145 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 144 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 150 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 149 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 148 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 147 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1     1        32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
 144       C_CS  0        2   0              -1   -1   1   0   21
 143  dram_ras2  0        1   0              -1   -1   1   0   21
 142  dram_ras3  0        1   0              -1   -1   1   0   21
 141       IORD  0        1   0              -1   -1   1   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 145 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 148 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 147 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 146 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 152 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 151 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 150 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 149 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   3  0     2  3  42   -1
  41        A22  1   -1  -1   3  0     2  3  41   -1
  40        A23  1   -1  -1   3  0     2  3  40   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  14        A16  1   -1  -1   2  0     2     14   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   8        A17  1   -1  -1   2  0     2      8   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   6        A18  1   -1  -1   2  0     2      6   -1
   5         A3  1   -1  -1   2  0     2      5   -1
   4        A19  1   -1  -1   2  0     2      4   -1
   2        A20  1   -1  -1   2  0     2      2   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1     1        32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  23       IORD  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  18  dram_ras3  0        1   0              18   -1   1   0   21
  17  dram_ras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nucas  0        2   0              29   -1   3   0   21
  28 dram_nlcas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  23       IORD  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  18  dram_ras3  0        1   0              18   -1   1   0   21
  17  dram_ras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  23       IORD  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  18  dram_ras3  0        1   0              18   -1   1   0   21
  17  dram_ras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nucas  0        2   0              29   -1   3   0   21
  28 dram_nlcas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  23       IORD  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  18  dram_ras3  0        1   0              18   -1   1   0   21
  17  dram_ras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  29 dram_nucas  0        2   0              29   -1   3   0   21
  28 dram_nlcas  0        2   0              28   -1   3   0   21
  25    cpu_d14  0        2   0              25   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  27    cpu_d12  0        2   0              27   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   2   0   21
  23       IORD  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  18  dram_ras3  0        1   0              18   -1   1   0   21
  17  dram_ras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nucas  0        2   0              29   -1   3   0   21
  28 dram_nlcas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  23       IORD  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  18  dram_ras3  0        1   0              18   -1   1   0   21
  17  dram_ras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  23       IORD  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  18  dram_ras3  0        1   0              18   -1   1   0   21
  17  dram_ras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  25    cpu_d14  0        2   0              25   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  27    cpu_d12  0        2   0              27   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   2   0   21
  23       IORD  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  18  dram_ras3  0        1   0              18   -1   1   0   21
  17  dram_ras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  23       IORD  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  18  dram_ras3  0        1   0              18   -1   1   0   21
  17  dram_ras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  23       IORD  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  18  dram_ras3  0        1   0              18   -1   1   0   21
  17  dram_ras2  0        1   0              17   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  27    cpu_d12  0        2   0              27   -1   4   0   21
  29 dram_nlcas  0        2   0              29   -1   3   0   21
  28 dram_nucas  0        2   0              28   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  17  dram_ras2  0        1   0              17   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  23       IORD  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  18  dram_ras3  0        1   0              18   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  29 dram_nlcas  0        2   0              29   -1   4   0   21
  28 dram_nucas  0        2   0              28   -1   4   0   21
  27    cpu_d12  0        2   0              27   -1   4   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  25    cpu_d14  0        2   0              25   -1   2   0   21
  18  dram_ras3  0        1   0              18   -1   2   0   21
  17  dram_ras2  0        1   0              17   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   1   0   21
  23       IORD  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  29 dram_nlcas  0        2   0              29   -1   4   0   21
  28 dram_nucas  0        2   0              28   -1   4   0   21
  25    cpu_d14  0        2   0              25   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  27    cpu_d12  0        2   0              27   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   2   0   21
  18  dram_ras3  0        1   0              18   -1   2   0   21
  17  dram_ras2  0        1   0              17   -1   2   0   21
  23       IORD  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  29 dram_nlcas  0        2   0              29   -1   4   0   21
  28 dram_nucas  0        2   0              28   -1   4   0   21
  25    cpu_d14  0        2   0              25   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  27    cpu_d12  0        2   0              27   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   2   0   21
  18  dram_ras3  0        1   0              18   -1   2   0   21
  17  dram_ras2  0        1   0              17   -1   2   0   21
  23       IORD  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  29 dram_nlcas  0        2   0              29   -1   4   0   21
  28 dram_nucas  0        2   0              28   -1   4   0   21
  25    cpu_d14  0        2   0              25   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  27    cpu_d12  0        2   0              27   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   2   0   21
  18  dram_ras3  0        1   0              18   -1   2   0   21
  17  dram_ras2  0        1   0              17   -1   2   0   21
  23       IORD  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  29 dram_nlcas  0        2   0              29   -1   4   0   21
  28 dram_nucas  0        2   0              28   -1   4   0   21
  25    cpu_d14  0        2   0              25   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  27    cpu_d12  0        2   0              27   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   2   0   21
  18  dram_ras3  0        1   0              18   -1   2   0   21
  17  dram_ras2  0        1   0              17   -1   2   0   21
  23       IORD  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  32     cpu_RW  1   -1  -1   1        2     32   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
42 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  29 dram_nlcas  0        2   0              29   -1   4   0   21
  28 dram_nucas  0        2   0              28   -1   4   0   21
  25    cpu_d14  0        2   0              25   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  27    cpu_d12  0        2   0              27   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   2   0   21
  18  dram_ras3  0        1   0              18   -1   2   0   21
  17  dram_ras2  0        1   0              17   -1   2   0   21
  23    m_dtack  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
42 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  29 dram_nlcas  0        2   0              29   -1   4   0   21
  28 dram_nucas  0        2   0              28   -1   4   0   21
  25    cpu_d14  0        2   0              25   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  27    cpu_d12  0        2   0              27   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   2   0   21
  18  dram_ras3  0        1   0              18   -1   2   0   21
  17  dram_ras2  0        1   0              17   -1   2   0   21
  23    m_dtack  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
42 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  29 dram_nlcas  0        2   0              29   -1   4   0   21
  28 dram_nucas  0        2   0              28   -1   4   0   21
  25    cpu_d14  0        2   0              25   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  27    cpu_d12  0        2   0              27   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   2   0   21
  18  dram_ras3  0        1   0              18   -1   2   0   21
  17  dram_ras2  0        1   0              17   -1   2   0   21
  23    m_dtack  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
42 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  29 dram_nlcas  0        2   0              29   -1   4   0   21
  28 dram_nucas  0        2   0              28   -1   4   0   21
  25    cpu_d14  0        2   0              25   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  27    cpu_d12  0        2   0              27   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   2   0   21
  18  dram_ras3  0        1   0              18   -1   2   0   21
  17  dram_ras2  0        1   0              17   -1   2   0   21
  23    m_dtack  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
42 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  29 dram_nlcas  0        2   0              29   -1   4   0   21
  28 dram_nucas  0        2   0              28   -1   4   0   21
  25    cpu_d14  0        2   0              25   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  27    cpu_d12  0        2   0              27   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   2   0   21
  18  dram_ras3  0        1   0              18   -1   2   0   21
  17  dram_ras2  0        1   0              17   -1   2   0   21
  23    m_dtack  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
42 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  29 dram_nlcas  0        2   0              29   -1   4   0   21
  28 dram_nucas  0        2   0              28   -1   4   0   21
  25    cpu_d14  0        2   0              25   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  27    cpu_d12  0        2   0              27   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   2   0   21
  18  dram_ras3  0        1   0              18   -1   2   0   21
  17  dram_ras2  0        1   0              17   -1   2   0   21
  23    m_dtack  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
41 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  29 dram_nlcas  0        2   0              29   -1   4   0   21
  28 dram_nucas  0        2   0              28   -1   4   0   21
  25    cpu_d14  0        2   0              25   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  27    cpu_d12  0        2   0              27   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   2   0   21
  18  dram_ras3  0        1   0              18   -1   2   0   21
  17  dram_ras2  0        1   0              17   -1   2   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  29 dram_nlcas  0        2   0              29   -1   4   0   21
  28 dram_nucas  0        2   0              28   -1   4   0   21
  25    cpu_d14  0        2   0              25   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  27    cpu_d12  0        2   0              27   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   2   0   21
  18  dram_ras3  0        1   0              18   -1   2   0   21
  17  dram_ras2  0        1   0              17   -1   2   0   21
  23    m_dtack  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 142 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 145 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 144 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 143 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 149 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 148 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 147 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 141       N_30  3   -1   3   1        2     -1   -1   3   0   21
 146 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
44 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  35  dram_ras1  5   -1   3   1           3  35   -1   2   0   21
  30 dram_nras0  5   -1   2   1           3  30   -1   2   0   21
  18  dram_ras3  5   -1   1   1           3  18   -1   2   0   21
  17  dram_ras2  5   -1   1   1           3  17   -1   2   0   21
  29 dram_nlcas  0        2   0              29   -1   4   0   21
  28 dram_nucas  0        2   0              28   -1   4   0   21
  25    cpu_d14  0        2   0              25   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  27    cpu_d12  0        2   0              27   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   2   0   21
  23    m_dtack  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 143 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 146 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 145 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 144 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 150 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 149 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 148 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 142       N_38  3   -1   0   1        2     -1   -1   3   0   21
 147 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
 141       N_37  3   -1   3   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
43 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  35  dram_ras1  5   -1   3   1           3  35   -1   2   0   21
  30 dram_nras0  5   -1   2   1           3  30   -1   2   0   21
  18  dram_ras3  5   -1   1   1           3  18   -1   2   0   21
  17  dram_ras2  5   -1   1   1           3  17   -1   2   0   21
  29 dram_nlcas  0        2   0              29   -1   4   0   21
  28 dram_nucas  0        2   0              28   -1   4   0   21
  25    cpu_d14  0        2   0              25   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  27    cpu_d12  0        2   0              27   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   2   0   21
  23    m_dtack  0        2   0              23   -1   1   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 142 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 145 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 144 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 143 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 149 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 148 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 147 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 141       N_31  3   -1   3   1        2     -1   -1   5   0   21
 146 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1
41 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  29 dram_nlcas  0        2   0              29   -1   4   0   21
  28 dram_nucas  0        2   0              28   -1   4   0   21
  25    cpu_d14  0        2   0              25   -1   3   0   21
  24    cpu_d15  0        2   0              24   -1   3   0   21
  35  dram_ras1  0        3   0              35   -1   2   0   21
  30 dram_nras0  0        2   0              30   -1   2   0   21
  27    cpu_d12  0        2   0              27   -1   2   0   21
  26    cpu_d13  0        2   0              26   -1   2   0   21
  18  dram_ras3  0        1   0              18   -1   2   0   21
  17  dram_ras2  0        1   0              17   -1   2   0   21
  20       C_CS  0        1   0              20   -1   1   0   21
  16 mux_switch  0        1   0              16   -1   1   0   21
 141 M0_inst_access_ras  3   -1   0   4  0  1  2  3  -1   -1   1   0   21
 144 M0_rfsh_select_1_  3   -1   2   3     1  2  3  -1   -1   4   0   21
 143 M0_rfsh_select_0_  3   -1   2   3     1  2  3  -1   -1   3   0   21
 142 M0_inst_rfsh_cas  3   -1   2   3     1  2  3  -1   -1   1   0   21
 148 M0_inst_autoconf_on  3   -1   0   2  0     2     -1   -1   2   0   20
 147 M0_inst_write_cycle  3   -1   3   2  0        3  -1   -1   2   0   21
 146 M0_inst_read_cycle  3   -1   3   2        2  3  -1   -1   2   0   21
 145 M0_inst_access_cas  3   -1   0   1        2     -1   -1   1   0   21
  39    cpu_nas  1   -1   3   3  0     2  3  39   -1
 137 M0_inst_cpu_nas_z  8   39   3   1           3  39   94
  10    cpu_clk  9       -1   3     1  2  3  10   -1
  42        A21  1   -1  -1   4  0  1  2  3  42   -1
  41        A22  1   -1  -1   4  0  1  2  3  41   -1
  40        A23  1   -1  -1   4  0  1  2  3  40   -1
  14        A16  1   -1  -1   3  0  1  2     14   -1
   8        A17  1   -1  -1   3  0  1  2      8   -1
   6        A18  1   -1  -1   3  0  1  2      6   -1
   4        A19  1   -1  -1   3  0  1  2      4   -1
   2        A20  1   -1  -1   3  0  1  2      2   -1
  37   cpu_nuds  1   -1  -1   2        2  3  37   -1
  36   cpu_nlds  1   -1  -1   2        2  3  36   -1
  15         A6  1   -1  -1   2  0     2     15   -1
  13         A5  1   -1  -1   2  0     2     13   -1
   7         A4  1   -1  -1   2  0     2      7   -1
   5         A3  1   -1  -1   2  0     2      5   -1
  38  cpu_reset  1   -1  -1   1  0           38   -1
  19       enab  1   -1  -1   1        2     19   -1
   3         A2  1   -1  -1   1        2      3   -1
   1         A1  1   -1  -1   1        2      1   -1