
ADC_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e074  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000012d0  0800e130  0800e130  0001e130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f400  0800f400  00020120  2**0
                  CONTENTS
  4 .ARM          00000000  0800f400  0800f400  00020120  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800f400  0800f400  00020120  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f400  0800f400  0001f400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f404  0800f404  0001f404  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000120  20000000  0800f408  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000011f4  20000120  0800f528  00020120  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001314  0800f528  00021314  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020120  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001537e  00000000  00000000  00020148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030ff  00000000  00000000  000354c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012a8  00000000  00000000  000385c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001168  00000000  00000000  00039870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00010e26  00000000  00000000  0003a9d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0000537d  00000000  00000000  0004b7fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  00050b7b  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000057a4  00000000  00000000  00050bd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000120 	.word	0x20000120
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800e118 	.word	0x0800e118

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000124 	.word	0x20000124
 8000100:	0800e118 	.word	0x0800e118

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <__aeabi_cfrcmple>:
 80003f0:	4684      	mov	ip, r0
 80003f2:	1c08      	adds	r0, r1, #0
 80003f4:	4661      	mov	r1, ip
 80003f6:	e7ff      	b.n	80003f8 <__aeabi_cfcmpeq>

080003f8 <__aeabi_cfcmpeq>:
 80003f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80003fa:	f000 fb85 	bl	8000b08 <__lesf2>
 80003fe:	2800      	cmp	r0, #0
 8000400:	d401      	bmi.n	8000406 <__aeabi_cfcmpeq+0xe>
 8000402:	2100      	movs	r1, #0
 8000404:	42c8      	cmn	r0, r1
 8000406:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000408 <__aeabi_fcmpeq>:
 8000408:	b510      	push	{r4, lr}
 800040a:	f000 fb09 	bl	8000a20 <__eqsf2>
 800040e:	4240      	negs	r0, r0
 8000410:	3001      	adds	r0, #1
 8000412:	bd10      	pop	{r4, pc}

08000414 <__aeabi_fcmplt>:
 8000414:	b510      	push	{r4, lr}
 8000416:	f000 fb77 	bl	8000b08 <__lesf2>
 800041a:	2800      	cmp	r0, #0
 800041c:	db01      	blt.n	8000422 <__aeabi_fcmplt+0xe>
 800041e:	2000      	movs	r0, #0
 8000420:	bd10      	pop	{r4, pc}
 8000422:	2001      	movs	r0, #1
 8000424:	bd10      	pop	{r4, pc}
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_fcmple>:
 8000428:	b510      	push	{r4, lr}
 800042a:	f000 fb6d 	bl	8000b08 <__lesf2>
 800042e:	2800      	cmp	r0, #0
 8000430:	dd01      	ble.n	8000436 <__aeabi_fcmple+0xe>
 8000432:	2000      	movs	r0, #0
 8000434:	bd10      	pop	{r4, pc}
 8000436:	2001      	movs	r0, #1
 8000438:	bd10      	pop	{r4, pc}
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_fcmpgt>:
 800043c:	b510      	push	{r4, lr}
 800043e:	f000 fb17 	bl	8000a70 <__gesf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	dc01      	bgt.n	800044a <__aeabi_fcmpgt+0xe>
 8000446:	2000      	movs	r0, #0
 8000448:	bd10      	pop	{r4, pc}
 800044a:	2001      	movs	r0, #1
 800044c:	bd10      	pop	{r4, pc}
 800044e:	46c0      	nop			; (mov r8, r8)

08000450 <__aeabi_fcmpge>:
 8000450:	b510      	push	{r4, lr}
 8000452:	f000 fb0d 	bl	8000a70 <__gesf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	da01      	bge.n	800045e <__aeabi_fcmpge+0xe>
 800045a:	2000      	movs	r0, #0
 800045c:	bd10      	pop	{r4, pc}
 800045e:	2001      	movs	r0, #1
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			; (mov r8, r8)

08000464 <__aeabi_f2uiz>:
 8000464:	219e      	movs	r1, #158	; 0x9e
 8000466:	b510      	push	{r4, lr}
 8000468:	05c9      	lsls	r1, r1, #23
 800046a:	1c04      	adds	r4, r0, #0
 800046c:	f7ff fff0 	bl	8000450 <__aeabi_fcmpge>
 8000470:	2800      	cmp	r0, #0
 8000472:	d103      	bne.n	800047c <__aeabi_f2uiz+0x18>
 8000474:	1c20      	adds	r0, r4, #0
 8000476:	f000 fe73 	bl	8001160 <__aeabi_f2iz>
 800047a:	bd10      	pop	{r4, pc}
 800047c:	219e      	movs	r1, #158	; 0x9e
 800047e:	1c20      	adds	r0, r4, #0
 8000480:	05c9      	lsls	r1, r1, #23
 8000482:	f000 fca5 	bl	8000dd0 <__aeabi_fsub>
 8000486:	f000 fe6b 	bl	8001160 <__aeabi_f2iz>
 800048a:	2380      	movs	r3, #128	; 0x80
 800048c:	061b      	lsls	r3, r3, #24
 800048e:	469c      	mov	ip, r3
 8000490:	4460      	add	r0, ip
 8000492:	e7f2      	b.n	800047a <__aeabi_f2uiz+0x16>

08000494 <__aeabi_d2uiz>:
 8000494:	b570      	push	{r4, r5, r6, lr}
 8000496:	2200      	movs	r2, #0
 8000498:	4b0c      	ldr	r3, [pc, #48]	; (80004cc <__aeabi_d2uiz+0x38>)
 800049a:	0004      	movs	r4, r0
 800049c:	000d      	movs	r5, r1
 800049e:	f002 fcbb 	bl	8002e18 <__aeabi_dcmpge>
 80004a2:	2800      	cmp	r0, #0
 80004a4:	d104      	bne.n	80004b0 <__aeabi_d2uiz+0x1c>
 80004a6:	0020      	movs	r0, r4
 80004a8:	0029      	movs	r1, r5
 80004aa:	f002 fb4b 	bl	8002b44 <__aeabi_d2iz>
 80004ae:	bd70      	pop	{r4, r5, r6, pc}
 80004b0:	4b06      	ldr	r3, [pc, #24]	; (80004cc <__aeabi_d2uiz+0x38>)
 80004b2:	2200      	movs	r2, #0
 80004b4:	0020      	movs	r0, r4
 80004b6:	0029      	movs	r1, r5
 80004b8:	f001 ffb2 	bl	8002420 <__aeabi_dsub>
 80004bc:	f002 fb42 	bl	8002b44 <__aeabi_d2iz>
 80004c0:	2380      	movs	r3, #128	; 0x80
 80004c2:	061b      	lsls	r3, r3, #24
 80004c4:	469c      	mov	ip, r3
 80004c6:	4460      	add	r0, ip
 80004c8:	e7f1      	b.n	80004ae <__aeabi_d2uiz+0x1a>
 80004ca:	46c0      	nop			; (mov r8, r8)
 80004cc:	41e00000 	.word	0x41e00000

080004d0 <__aeabi_fadd>:
 80004d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004d2:	4646      	mov	r6, r8
 80004d4:	46d6      	mov	lr, sl
 80004d6:	464f      	mov	r7, r9
 80004d8:	024d      	lsls	r5, r1, #9
 80004da:	0242      	lsls	r2, r0, #9
 80004dc:	b5c0      	push	{r6, r7, lr}
 80004de:	0a52      	lsrs	r2, r2, #9
 80004e0:	0a6e      	lsrs	r6, r5, #9
 80004e2:	0047      	lsls	r7, r0, #1
 80004e4:	46b0      	mov	r8, r6
 80004e6:	0e3f      	lsrs	r7, r7, #24
 80004e8:	004e      	lsls	r6, r1, #1
 80004ea:	0fc4      	lsrs	r4, r0, #31
 80004ec:	00d0      	lsls	r0, r2, #3
 80004ee:	4694      	mov	ip, r2
 80004f0:	003b      	movs	r3, r7
 80004f2:	4682      	mov	sl, r0
 80004f4:	0e36      	lsrs	r6, r6, #24
 80004f6:	0fc9      	lsrs	r1, r1, #31
 80004f8:	09ad      	lsrs	r5, r5, #6
 80004fa:	428c      	cmp	r4, r1
 80004fc:	d06d      	beq.n	80005da <__aeabi_fadd+0x10a>
 80004fe:	1bb8      	subs	r0, r7, r6
 8000500:	4681      	mov	r9, r0
 8000502:	2800      	cmp	r0, #0
 8000504:	dd4d      	ble.n	80005a2 <__aeabi_fadd+0xd2>
 8000506:	2e00      	cmp	r6, #0
 8000508:	d100      	bne.n	800050c <__aeabi_fadd+0x3c>
 800050a:	e088      	b.n	800061e <__aeabi_fadd+0x14e>
 800050c:	2fff      	cmp	r7, #255	; 0xff
 800050e:	d05a      	beq.n	80005c6 <__aeabi_fadd+0xf6>
 8000510:	2380      	movs	r3, #128	; 0x80
 8000512:	04db      	lsls	r3, r3, #19
 8000514:	431d      	orrs	r5, r3
 8000516:	464b      	mov	r3, r9
 8000518:	2201      	movs	r2, #1
 800051a:	2b1b      	cmp	r3, #27
 800051c:	dc0a      	bgt.n	8000534 <__aeabi_fadd+0x64>
 800051e:	002b      	movs	r3, r5
 8000520:	464a      	mov	r2, r9
 8000522:	4649      	mov	r1, r9
 8000524:	40d3      	lsrs	r3, r2
 8000526:	2220      	movs	r2, #32
 8000528:	1a52      	subs	r2, r2, r1
 800052a:	4095      	lsls	r5, r2
 800052c:	002a      	movs	r2, r5
 800052e:	1e55      	subs	r5, r2, #1
 8000530:	41aa      	sbcs	r2, r5
 8000532:	431a      	orrs	r2, r3
 8000534:	4653      	mov	r3, sl
 8000536:	1a9a      	subs	r2, r3, r2
 8000538:	0153      	lsls	r3, r2, #5
 800053a:	d400      	bmi.n	800053e <__aeabi_fadd+0x6e>
 800053c:	e0b9      	b.n	80006b2 <__aeabi_fadd+0x1e2>
 800053e:	0192      	lsls	r2, r2, #6
 8000540:	0996      	lsrs	r6, r2, #6
 8000542:	0030      	movs	r0, r6
 8000544:	f002 fc72 	bl	8002e2c <__clzsi2>
 8000548:	3805      	subs	r0, #5
 800054a:	4086      	lsls	r6, r0
 800054c:	4287      	cmp	r7, r0
 800054e:	dd00      	ble.n	8000552 <__aeabi_fadd+0x82>
 8000550:	e0d4      	b.n	80006fc <__aeabi_fadd+0x22c>
 8000552:	0033      	movs	r3, r6
 8000554:	1bc7      	subs	r7, r0, r7
 8000556:	2020      	movs	r0, #32
 8000558:	3701      	adds	r7, #1
 800055a:	40fb      	lsrs	r3, r7
 800055c:	1bc7      	subs	r7, r0, r7
 800055e:	40be      	lsls	r6, r7
 8000560:	0032      	movs	r2, r6
 8000562:	1e56      	subs	r6, r2, #1
 8000564:	41b2      	sbcs	r2, r6
 8000566:	2700      	movs	r7, #0
 8000568:	431a      	orrs	r2, r3
 800056a:	0753      	lsls	r3, r2, #29
 800056c:	d004      	beq.n	8000578 <__aeabi_fadd+0xa8>
 800056e:	230f      	movs	r3, #15
 8000570:	4013      	ands	r3, r2
 8000572:	2b04      	cmp	r3, #4
 8000574:	d000      	beq.n	8000578 <__aeabi_fadd+0xa8>
 8000576:	3204      	adds	r2, #4
 8000578:	0153      	lsls	r3, r2, #5
 800057a:	d400      	bmi.n	800057e <__aeabi_fadd+0xae>
 800057c:	e09c      	b.n	80006b8 <__aeabi_fadd+0x1e8>
 800057e:	1c7b      	adds	r3, r7, #1
 8000580:	2ffe      	cmp	r7, #254	; 0xfe
 8000582:	d100      	bne.n	8000586 <__aeabi_fadd+0xb6>
 8000584:	e09a      	b.n	80006bc <__aeabi_fadd+0x1ec>
 8000586:	0192      	lsls	r2, r2, #6
 8000588:	0a52      	lsrs	r2, r2, #9
 800058a:	4694      	mov	ip, r2
 800058c:	b2db      	uxtb	r3, r3
 800058e:	05d8      	lsls	r0, r3, #23
 8000590:	4663      	mov	r3, ip
 8000592:	07e4      	lsls	r4, r4, #31
 8000594:	4318      	orrs	r0, r3
 8000596:	4320      	orrs	r0, r4
 8000598:	bce0      	pop	{r5, r6, r7}
 800059a:	46ba      	mov	sl, r7
 800059c:	46b1      	mov	r9, r6
 800059e:	46a8      	mov	r8, r5
 80005a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005a2:	2800      	cmp	r0, #0
 80005a4:	d049      	beq.n	800063a <__aeabi_fadd+0x16a>
 80005a6:	1bf3      	subs	r3, r6, r7
 80005a8:	2f00      	cmp	r7, #0
 80005aa:	d000      	beq.n	80005ae <__aeabi_fadd+0xde>
 80005ac:	e0b6      	b.n	800071c <__aeabi_fadd+0x24c>
 80005ae:	4652      	mov	r2, sl
 80005b0:	2a00      	cmp	r2, #0
 80005b2:	d060      	beq.n	8000676 <__aeabi_fadd+0x1a6>
 80005b4:	3b01      	subs	r3, #1
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d100      	bne.n	80005bc <__aeabi_fadd+0xec>
 80005ba:	e0fc      	b.n	80007b6 <__aeabi_fadd+0x2e6>
 80005bc:	2eff      	cmp	r6, #255	; 0xff
 80005be:	d000      	beq.n	80005c2 <__aeabi_fadd+0xf2>
 80005c0:	e0b4      	b.n	800072c <__aeabi_fadd+0x25c>
 80005c2:	000c      	movs	r4, r1
 80005c4:	4642      	mov	r2, r8
 80005c6:	2a00      	cmp	r2, #0
 80005c8:	d078      	beq.n	80006bc <__aeabi_fadd+0x1ec>
 80005ca:	2080      	movs	r0, #128	; 0x80
 80005cc:	03c0      	lsls	r0, r0, #15
 80005ce:	4310      	orrs	r0, r2
 80005d0:	0242      	lsls	r2, r0, #9
 80005d2:	0a53      	lsrs	r3, r2, #9
 80005d4:	469c      	mov	ip, r3
 80005d6:	23ff      	movs	r3, #255	; 0xff
 80005d8:	e7d9      	b.n	800058e <__aeabi_fadd+0xbe>
 80005da:	1bb9      	subs	r1, r7, r6
 80005dc:	2900      	cmp	r1, #0
 80005de:	dd71      	ble.n	80006c4 <__aeabi_fadd+0x1f4>
 80005e0:	2e00      	cmp	r6, #0
 80005e2:	d03f      	beq.n	8000664 <__aeabi_fadd+0x194>
 80005e4:	2fff      	cmp	r7, #255	; 0xff
 80005e6:	d0ee      	beq.n	80005c6 <__aeabi_fadd+0xf6>
 80005e8:	2380      	movs	r3, #128	; 0x80
 80005ea:	04db      	lsls	r3, r3, #19
 80005ec:	431d      	orrs	r5, r3
 80005ee:	2201      	movs	r2, #1
 80005f0:	291b      	cmp	r1, #27
 80005f2:	dc07      	bgt.n	8000604 <__aeabi_fadd+0x134>
 80005f4:	002a      	movs	r2, r5
 80005f6:	2320      	movs	r3, #32
 80005f8:	40ca      	lsrs	r2, r1
 80005fa:	1a59      	subs	r1, r3, r1
 80005fc:	408d      	lsls	r5, r1
 80005fe:	1e6b      	subs	r3, r5, #1
 8000600:	419d      	sbcs	r5, r3
 8000602:	432a      	orrs	r2, r5
 8000604:	4452      	add	r2, sl
 8000606:	0153      	lsls	r3, r2, #5
 8000608:	d553      	bpl.n	80006b2 <__aeabi_fadd+0x1e2>
 800060a:	3701      	adds	r7, #1
 800060c:	2fff      	cmp	r7, #255	; 0xff
 800060e:	d055      	beq.n	80006bc <__aeabi_fadd+0x1ec>
 8000610:	2301      	movs	r3, #1
 8000612:	497b      	ldr	r1, [pc, #492]	; (8000800 <__aeabi_fadd+0x330>)
 8000614:	4013      	ands	r3, r2
 8000616:	0852      	lsrs	r2, r2, #1
 8000618:	400a      	ands	r2, r1
 800061a:	431a      	orrs	r2, r3
 800061c:	e7a5      	b.n	800056a <__aeabi_fadd+0x9a>
 800061e:	2d00      	cmp	r5, #0
 8000620:	d02c      	beq.n	800067c <__aeabi_fadd+0x1ac>
 8000622:	2301      	movs	r3, #1
 8000624:	425b      	negs	r3, r3
 8000626:	469c      	mov	ip, r3
 8000628:	44e1      	add	r9, ip
 800062a:	464b      	mov	r3, r9
 800062c:	2b00      	cmp	r3, #0
 800062e:	d100      	bne.n	8000632 <__aeabi_fadd+0x162>
 8000630:	e0ad      	b.n	800078e <__aeabi_fadd+0x2be>
 8000632:	2fff      	cmp	r7, #255	; 0xff
 8000634:	d000      	beq.n	8000638 <__aeabi_fadd+0x168>
 8000636:	e76e      	b.n	8000516 <__aeabi_fadd+0x46>
 8000638:	e7c5      	b.n	80005c6 <__aeabi_fadd+0xf6>
 800063a:	20fe      	movs	r0, #254	; 0xfe
 800063c:	1c7e      	adds	r6, r7, #1
 800063e:	4230      	tst	r0, r6
 8000640:	d160      	bne.n	8000704 <__aeabi_fadd+0x234>
 8000642:	2f00      	cmp	r7, #0
 8000644:	d000      	beq.n	8000648 <__aeabi_fadd+0x178>
 8000646:	e093      	b.n	8000770 <__aeabi_fadd+0x2a0>
 8000648:	4652      	mov	r2, sl
 800064a:	2a00      	cmp	r2, #0
 800064c:	d100      	bne.n	8000650 <__aeabi_fadd+0x180>
 800064e:	e0b6      	b.n	80007be <__aeabi_fadd+0x2ee>
 8000650:	2d00      	cmp	r5, #0
 8000652:	d09c      	beq.n	800058e <__aeabi_fadd+0xbe>
 8000654:	1b52      	subs	r2, r2, r5
 8000656:	0150      	lsls	r0, r2, #5
 8000658:	d400      	bmi.n	800065c <__aeabi_fadd+0x18c>
 800065a:	e0c3      	b.n	80007e4 <__aeabi_fadd+0x314>
 800065c:	4653      	mov	r3, sl
 800065e:	000c      	movs	r4, r1
 8000660:	1aea      	subs	r2, r5, r3
 8000662:	e782      	b.n	800056a <__aeabi_fadd+0x9a>
 8000664:	2d00      	cmp	r5, #0
 8000666:	d009      	beq.n	800067c <__aeabi_fadd+0x1ac>
 8000668:	3901      	subs	r1, #1
 800066a:	2900      	cmp	r1, #0
 800066c:	d100      	bne.n	8000670 <__aeabi_fadd+0x1a0>
 800066e:	e08b      	b.n	8000788 <__aeabi_fadd+0x2b8>
 8000670:	2fff      	cmp	r7, #255	; 0xff
 8000672:	d1bc      	bne.n	80005ee <__aeabi_fadd+0x11e>
 8000674:	e7a7      	b.n	80005c6 <__aeabi_fadd+0xf6>
 8000676:	000c      	movs	r4, r1
 8000678:	4642      	mov	r2, r8
 800067a:	0037      	movs	r7, r6
 800067c:	2fff      	cmp	r7, #255	; 0xff
 800067e:	d0a2      	beq.n	80005c6 <__aeabi_fadd+0xf6>
 8000680:	0252      	lsls	r2, r2, #9
 8000682:	0a53      	lsrs	r3, r2, #9
 8000684:	469c      	mov	ip, r3
 8000686:	b2fb      	uxtb	r3, r7
 8000688:	e781      	b.n	800058e <__aeabi_fadd+0xbe>
 800068a:	21fe      	movs	r1, #254	; 0xfe
 800068c:	3701      	adds	r7, #1
 800068e:	4239      	tst	r1, r7
 8000690:	d165      	bne.n	800075e <__aeabi_fadd+0x28e>
 8000692:	2b00      	cmp	r3, #0
 8000694:	d17e      	bne.n	8000794 <__aeabi_fadd+0x2c4>
 8000696:	2800      	cmp	r0, #0
 8000698:	d100      	bne.n	800069c <__aeabi_fadd+0x1cc>
 800069a:	e0aa      	b.n	80007f2 <__aeabi_fadd+0x322>
 800069c:	2d00      	cmp	r5, #0
 800069e:	d100      	bne.n	80006a2 <__aeabi_fadd+0x1d2>
 80006a0:	e775      	b.n	800058e <__aeabi_fadd+0xbe>
 80006a2:	002a      	movs	r2, r5
 80006a4:	4452      	add	r2, sl
 80006a6:	2700      	movs	r7, #0
 80006a8:	0153      	lsls	r3, r2, #5
 80006aa:	d502      	bpl.n	80006b2 <__aeabi_fadd+0x1e2>
 80006ac:	4b55      	ldr	r3, [pc, #340]	; (8000804 <__aeabi_fadd+0x334>)
 80006ae:	3701      	adds	r7, #1
 80006b0:	401a      	ands	r2, r3
 80006b2:	0753      	lsls	r3, r2, #29
 80006b4:	d000      	beq.n	80006b8 <__aeabi_fadd+0x1e8>
 80006b6:	e75a      	b.n	800056e <__aeabi_fadd+0x9e>
 80006b8:	08d2      	lsrs	r2, r2, #3
 80006ba:	e7df      	b.n	800067c <__aeabi_fadd+0x1ac>
 80006bc:	2200      	movs	r2, #0
 80006be:	23ff      	movs	r3, #255	; 0xff
 80006c0:	4694      	mov	ip, r2
 80006c2:	e764      	b.n	800058e <__aeabi_fadd+0xbe>
 80006c4:	2900      	cmp	r1, #0
 80006c6:	d0e0      	beq.n	800068a <__aeabi_fadd+0x1ba>
 80006c8:	1bf3      	subs	r3, r6, r7
 80006ca:	2f00      	cmp	r7, #0
 80006cc:	d03e      	beq.n	800074c <__aeabi_fadd+0x27c>
 80006ce:	2eff      	cmp	r6, #255	; 0xff
 80006d0:	d100      	bne.n	80006d4 <__aeabi_fadd+0x204>
 80006d2:	e777      	b.n	80005c4 <__aeabi_fadd+0xf4>
 80006d4:	2280      	movs	r2, #128	; 0x80
 80006d6:	0001      	movs	r1, r0
 80006d8:	04d2      	lsls	r2, r2, #19
 80006da:	4311      	orrs	r1, r2
 80006dc:	468a      	mov	sl, r1
 80006de:	2201      	movs	r2, #1
 80006e0:	2b1b      	cmp	r3, #27
 80006e2:	dc08      	bgt.n	80006f6 <__aeabi_fadd+0x226>
 80006e4:	4652      	mov	r2, sl
 80006e6:	2120      	movs	r1, #32
 80006e8:	4650      	mov	r0, sl
 80006ea:	40da      	lsrs	r2, r3
 80006ec:	1acb      	subs	r3, r1, r3
 80006ee:	4098      	lsls	r0, r3
 80006f0:	1e43      	subs	r3, r0, #1
 80006f2:	4198      	sbcs	r0, r3
 80006f4:	4302      	orrs	r2, r0
 80006f6:	0037      	movs	r7, r6
 80006f8:	1952      	adds	r2, r2, r5
 80006fa:	e784      	b.n	8000606 <__aeabi_fadd+0x136>
 80006fc:	4a41      	ldr	r2, [pc, #260]	; (8000804 <__aeabi_fadd+0x334>)
 80006fe:	1a3f      	subs	r7, r7, r0
 8000700:	4032      	ands	r2, r6
 8000702:	e732      	b.n	800056a <__aeabi_fadd+0x9a>
 8000704:	4653      	mov	r3, sl
 8000706:	1b5e      	subs	r6, r3, r5
 8000708:	0173      	lsls	r3, r6, #5
 800070a:	d42d      	bmi.n	8000768 <__aeabi_fadd+0x298>
 800070c:	2e00      	cmp	r6, #0
 800070e:	d000      	beq.n	8000712 <__aeabi_fadd+0x242>
 8000710:	e717      	b.n	8000542 <__aeabi_fadd+0x72>
 8000712:	2200      	movs	r2, #0
 8000714:	2400      	movs	r4, #0
 8000716:	2300      	movs	r3, #0
 8000718:	4694      	mov	ip, r2
 800071a:	e738      	b.n	800058e <__aeabi_fadd+0xbe>
 800071c:	2eff      	cmp	r6, #255	; 0xff
 800071e:	d100      	bne.n	8000722 <__aeabi_fadd+0x252>
 8000720:	e74f      	b.n	80005c2 <__aeabi_fadd+0xf2>
 8000722:	2280      	movs	r2, #128	; 0x80
 8000724:	4650      	mov	r0, sl
 8000726:	04d2      	lsls	r2, r2, #19
 8000728:	4310      	orrs	r0, r2
 800072a:	4682      	mov	sl, r0
 800072c:	2201      	movs	r2, #1
 800072e:	2b1b      	cmp	r3, #27
 8000730:	dc08      	bgt.n	8000744 <__aeabi_fadd+0x274>
 8000732:	4652      	mov	r2, sl
 8000734:	2420      	movs	r4, #32
 8000736:	4650      	mov	r0, sl
 8000738:	40da      	lsrs	r2, r3
 800073a:	1ae3      	subs	r3, r4, r3
 800073c:	4098      	lsls	r0, r3
 800073e:	1e43      	subs	r3, r0, #1
 8000740:	4198      	sbcs	r0, r3
 8000742:	4302      	orrs	r2, r0
 8000744:	000c      	movs	r4, r1
 8000746:	0037      	movs	r7, r6
 8000748:	1aaa      	subs	r2, r5, r2
 800074a:	e6f5      	b.n	8000538 <__aeabi_fadd+0x68>
 800074c:	2800      	cmp	r0, #0
 800074e:	d093      	beq.n	8000678 <__aeabi_fadd+0x1a8>
 8000750:	3b01      	subs	r3, #1
 8000752:	2b00      	cmp	r3, #0
 8000754:	d04f      	beq.n	80007f6 <__aeabi_fadd+0x326>
 8000756:	2eff      	cmp	r6, #255	; 0xff
 8000758:	d1c1      	bne.n	80006de <__aeabi_fadd+0x20e>
 800075a:	4642      	mov	r2, r8
 800075c:	e733      	b.n	80005c6 <__aeabi_fadd+0xf6>
 800075e:	2fff      	cmp	r7, #255	; 0xff
 8000760:	d0ac      	beq.n	80006bc <__aeabi_fadd+0x1ec>
 8000762:	4455      	add	r5, sl
 8000764:	086a      	lsrs	r2, r5, #1
 8000766:	e7a4      	b.n	80006b2 <__aeabi_fadd+0x1e2>
 8000768:	4653      	mov	r3, sl
 800076a:	000c      	movs	r4, r1
 800076c:	1aee      	subs	r6, r5, r3
 800076e:	e6e8      	b.n	8000542 <__aeabi_fadd+0x72>
 8000770:	4653      	mov	r3, sl
 8000772:	2b00      	cmp	r3, #0
 8000774:	d128      	bne.n	80007c8 <__aeabi_fadd+0x2f8>
 8000776:	2d00      	cmp	r5, #0
 8000778:	d000      	beq.n	800077c <__aeabi_fadd+0x2ac>
 800077a:	e722      	b.n	80005c2 <__aeabi_fadd+0xf2>
 800077c:	2380      	movs	r3, #128	; 0x80
 800077e:	03db      	lsls	r3, r3, #15
 8000780:	469c      	mov	ip, r3
 8000782:	2400      	movs	r4, #0
 8000784:	23ff      	movs	r3, #255	; 0xff
 8000786:	e702      	b.n	800058e <__aeabi_fadd+0xbe>
 8000788:	002a      	movs	r2, r5
 800078a:	4452      	add	r2, sl
 800078c:	e73b      	b.n	8000606 <__aeabi_fadd+0x136>
 800078e:	4653      	mov	r3, sl
 8000790:	1b5a      	subs	r2, r3, r5
 8000792:	e6d1      	b.n	8000538 <__aeabi_fadd+0x68>
 8000794:	2800      	cmp	r0, #0
 8000796:	d100      	bne.n	800079a <__aeabi_fadd+0x2ca>
 8000798:	e714      	b.n	80005c4 <__aeabi_fadd+0xf4>
 800079a:	2d00      	cmp	r5, #0
 800079c:	d100      	bne.n	80007a0 <__aeabi_fadd+0x2d0>
 800079e:	e712      	b.n	80005c6 <__aeabi_fadd+0xf6>
 80007a0:	2380      	movs	r3, #128	; 0x80
 80007a2:	03db      	lsls	r3, r3, #15
 80007a4:	421a      	tst	r2, r3
 80007a6:	d100      	bne.n	80007aa <__aeabi_fadd+0x2da>
 80007a8:	e70d      	b.n	80005c6 <__aeabi_fadd+0xf6>
 80007aa:	4641      	mov	r1, r8
 80007ac:	4219      	tst	r1, r3
 80007ae:	d000      	beq.n	80007b2 <__aeabi_fadd+0x2e2>
 80007b0:	e709      	b.n	80005c6 <__aeabi_fadd+0xf6>
 80007b2:	4642      	mov	r2, r8
 80007b4:	e707      	b.n	80005c6 <__aeabi_fadd+0xf6>
 80007b6:	000c      	movs	r4, r1
 80007b8:	0037      	movs	r7, r6
 80007ba:	1aaa      	subs	r2, r5, r2
 80007bc:	e6bc      	b.n	8000538 <__aeabi_fadd+0x68>
 80007be:	2d00      	cmp	r5, #0
 80007c0:	d013      	beq.n	80007ea <__aeabi_fadd+0x31a>
 80007c2:	000c      	movs	r4, r1
 80007c4:	46c4      	mov	ip, r8
 80007c6:	e6e2      	b.n	800058e <__aeabi_fadd+0xbe>
 80007c8:	2d00      	cmp	r5, #0
 80007ca:	d100      	bne.n	80007ce <__aeabi_fadd+0x2fe>
 80007cc:	e6fb      	b.n	80005c6 <__aeabi_fadd+0xf6>
 80007ce:	2380      	movs	r3, #128	; 0x80
 80007d0:	03db      	lsls	r3, r3, #15
 80007d2:	421a      	tst	r2, r3
 80007d4:	d100      	bne.n	80007d8 <__aeabi_fadd+0x308>
 80007d6:	e6f6      	b.n	80005c6 <__aeabi_fadd+0xf6>
 80007d8:	4640      	mov	r0, r8
 80007da:	4218      	tst	r0, r3
 80007dc:	d000      	beq.n	80007e0 <__aeabi_fadd+0x310>
 80007de:	e6f2      	b.n	80005c6 <__aeabi_fadd+0xf6>
 80007e0:	000c      	movs	r4, r1
 80007e2:	e6ef      	b.n	80005c4 <__aeabi_fadd+0xf4>
 80007e4:	2a00      	cmp	r2, #0
 80007e6:	d000      	beq.n	80007ea <__aeabi_fadd+0x31a>
 80007e8:	e763      	b.n	80006b2 <__aeabi_fadd+0x1e2>
 80007ea:	2200      	movs	r2, #0
 80007ec:	2400      	movs	r4, #0
 80007ee:	4694      	mov	ip, r2
 80007f0:	e6cd      	b.n	800058e <__aeabi_fadd+0xbe>
 80007f2:	46c4      	mov	ip, r8
 80007f4:	e6cb      	b.n	800058e <__aeabi_fadd+0xbe>
 80007f6:	002a      	movs	r2, r5
 80007f8:	0037      	movs	r7, r6
 80007fa:	4452      	add	r2, sl
 80007fc:	e703      	b.n	8000606 <__aeabi_fadd+0x136>
 80007fe:	46c0      	nop			; (mov r8, r8)
 8000800:	7dffffff 	.word	0x7dffffff
 8000804:	fbffffff 	.word	0xfbffffff

08000808 <__aeabi_fdiv>:
 8000808:	b5f0      	push	{r4, r5, r6, r7, lr}
 800080a:	464f      	mov	r7, r9
 800080c:	4646      	mov	r6, r8
 800080e:	46d6      	mov	lr, sl
 8000810:	0245      	lsls	r5, r0, #9
 8000812:	b5c0      	push	{r6, r7, lr}
 8000814:	0047      	lsls	r7, r0, #1
 8000816:	1c0c      	adds	r4, r1, #0
 8000818:	0a6d      	lsrs	r5, r5, #9
 800081a:	0e3f      	lsrs	r7, r7, #24
 800081c:	0fc6      	lsrs	r6, r0, #31
 800081e:	2f00      	cmp	r7, #0
 8000820:	d066      	beq.n	80008f0 <__aeabi_fdiv+0xe8>
 8000822:	2fff      	cmp	r7, #255	; 0xff
 8000824:	d06c      	beq.n	8000900 <__aeabi_fdiv+0xf8>
 8000826:	2300      	movs	r3, #0
 8000828:	00ea      	lsls	r2, r5, #3
 800082a:	2580      	movs	r5, #128	; 0x80
 800082c:	4699      	mov	r9, r3
 800082e:	469a      	mov	sl, r3
 8000830:	04ed      	lsls	r5, r5, #19
 8000832:	4315      	orrs	r5, r2
 8000834:	3f7f      	subs	r7, #127	; 0x7f
 8000836:	0260      	lsls	r0, r4, #9
 8000838:	0061      	lsls	r1, r4, #1
 800083a:	0a43      	lsrs	r3, r0, #9
 800083c:	4698      	mov	r8, r3
 800083e:	0e09      	lsrs	r1, r1, #24
 8000840:	0fe4      	lsrs	r4, r4, #31
 8000842:	2900      	cmp	r1, #0
 8000844:	d048      	beq.n	80008d8 <__aeabi_fdiv+0xd0>
 8000846:	29ff      	cmp	r1, #255	; 0xff
 8000848:	d010      	beq.n	800086c <__aeabi_fdiv+0x64>
 800084a:	2280      	movs	r2, #128	; 0x80
 800084c:	00d8      	lsls	r0, r3, #3
 800084e:	04d2      	lsls	r2, r2, #19
 8000850:	4302      	orrs	r2, r0
 8000852:	4690      	mov	r8, r2
 8000854:	2000      	movs	r0, #0
 8000856:	397f      	subs	r1, #127	; 0x7f
 8000858:	464a      	mov	r2, r9
 800085a:	0033      	movs	r3, r6
 800085c:	1a7f      	subs	r7, r7, r1
 800085e:	4302      	orrs	r2, r0
 8000860:	496c      	ldr	r1, [pc, #432]	; (8000a14 <__aeabi_fdiv+0x20c>)
 8000862:	0092      	lsls	r2, r2, #2
 8000864:	588a      	ldr	r2, [r1, r2]
 8000866:	4063      	eors	r3, r4
 8000868:	b2db      	uxtb	r3, r3
 800086a:	4697      	mov	pc, r2
 800086c:	2b00      	cmp	r3, #0
 800086e:	d16d      	bne.n	800094c <__aeabi_fdiv+0x144>
 8000870:	2002      	movs	r0, #2
 8000872:	3fff      	subs	r7, #255	; 0xff
 8000874:	e033      	b.n	80008de <__aeabi_fdiv+0xd6>
 8000876:	2300      	movs	r3, #0
 8000878:	4698      	mov	r8, r3
 800087a:	0026      	movs	r6, r4
 800087c:	4645      	mov	r5, r8
 800087e:	4682      	mov	sl, r0
 8000880:	4653      	mov	r3, sl
 8000882:	2b02      	cmp	r3, #2
 8000884:	d100      	bne.n	8000888 <__aeabi_fdiv+0x80>
 8000886:	e07f      	b.n	8000988 <__aeabi_fdiv+0x180>
 8000888:	2b03      	cmp	r3, #3
 800088a:	d100      	bne.n	800088e <__aeabi_fdiv+0x86>
 800088c:	e094      	b.n	80009b8 <__aeabi_fdiv+0x1b0>
 800088e:	2b01      	cmp	r3, #1
 8000890:	d017      	beq.n	80008c2 <__aeabi_fdiv+0xba>
 8000892:	0038      	movs	r0, r7
 8000894:	307f      	adds	r0, #127	; 0x7f
 8000896:	2800      	cmp	r0, #0
 8000898:	dd5f      	ble.n	800095a <__aeabi_fdiv+0x152>
 800089a:	076b      	lsls	r3, r5, #29
 800089c:	d004      	beq.n	80008a8 <__aeabi_fdiv+0xa0>
 800089e:	230f      	movs	r3, #15
 80008a0:	402b      	ands	r3, r5
 80008a2:	2b04      	cmp	r3, #4
 80008a4:	d000      	beq.n	80008a8 <__aeabi_fdiv+0xa0>
 80008a6:	3504      	adds	r5, #4
 80008a8:	012b      	lsls	r3, r5, #4
 80008aa:	d503      	bpl.n	80008b4 <__aeabi_fdiv+0xac>
 80008ac:	0038      	movs	r0, r7
 80008ae:	4b5a      	ldr	r3, [pc, #360]	; (8000a18 <__aeabi_fdiv+0x210>)
 80008b0:	3080      	adds	r0, #128	; 0x80
 80008b2:	401d      	ands	r5, r3
 80008b4:	28fe      	cmp	r0, #254	; 0xfe
 80008b6:	dc67      	bgt.n	8000988 <__aeabi_fdiv+0x180>
 80008b8:	01ad      	lsls	r5, r5, #6
 80008ba:	0a6d      	lsrs	r5, r5, #9
 80008bc:	b2c0      	uxtb	r0, r0
 80008be:	e002      	b.n	80008c6 <__aeabi_fdiv+0xbe>
 80008c0:	001e      	movs	r6, r3
 80008c2:	2000      	movs	r0, #0
 80008c4:	2500      	movs	r5, #0
 80008c6:	05c0      	lsls	r0, r0, #23
 80008c8:	4328      	orrs	r0, r5
 80008ca:	07f6      	lsls	r6, r6, #31
 80008cc:	4330      	orrs	r0, r6
 80008ce:	bce0      	pop	{r5, r6, r7}
 80008d0:	46ba      	mov	sl, r7
 80008d2:	46b1      	mov	r9, r6
 80008d4:	46a8      	mov	r8, r5
 80008d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d12b      	bne.n	8000934 <__aeabi_fdiv+0x12c>
 80008dc:	2001      	movs	r0, #1
 80008de:	464a      	mov	r2, r9
 80008e0:	0033      	movs	r3, r6
 80008e2:	494e      	ldr	r1, [pc, #312]	; (8000a1c <__aeabi_fdiv+0x214>)
 80008e4:	4302      	orrs	r2, r0
 80008e6:	0092      	lsls	r2, r2, #2
 80008e8:	588a      	ldr	r2, [r1, r2]
 80008ea:	4063      	eors	r3, r4
 80008ec:	b2db      	uxtb	r3, r3
 80008ee:	4697      	mov	pc, r2
 80008f0:	2d00      	cmp	r5, #0
 80008f2:	d113      	bne.n	800091c <__aeabi_fdiv+0x114>
 80008f4:	2304      	movs	r3, #4
 80008f6:	4699      	mov	r9, r3
 80008f8:	3b03      	subs	r3, #3
 80008fa:	2700      	movs	r7, #0
 80008fc:	469a      	mov	sl, r3
 80008fe:	e79a      	b.n	8000836 <__aeabi_fdiv+0x2e>
 8000900:	2d00      	cmp	r5, #0
 8000902:	d105      	bne.n	8000910 <__aeabi_fdiv+0x108>
 8000904:	2308      	movs	r3, #8
 8000906:	4699      	mov	r9, r3
 8000908:	3b06      	subs	r3, #6
 800090a:	27ff      	movs	r7, #255	; 0xff
 800090c:	469a      	mov	sl, r3
 800090e:	e792      	b.n	8000836 <__aeabi_fdiv+0x2e>
 8000910:	230c      	movs	r3, #12
 8000912:	4699      	mov	r9, r3
 8000914:	3b09      	subs	r3, #9
 8000916:	27ff      	movs	r7, #255	; 0xff
 8000918:	469a      	mov	sl, r3
 800091a:	e78c      	b.n	8000836 <__aeabi_fdiv+0x2e>
 800091c:	0028      	movs	r0, r5
 800091e:	f002 fa85 	bl	8002e2c <__clzsi2>
 8000922:	2776      	movs	r7, #118	; 0x76
 8000924:	1f43      	subs	r3, r0, #5
 8000926:	409d      	lsls	r5, r3
 8000928:	2300      	movs	r3, #0
 800092a:	427f      	negs	r7, r7
 800092c:	4699      	mov	r9, r3
 800092e:	469a      	mov	sl, r3
 8000930:	1a3f      	subs	r7, r7, r0
 8000932:	e780      	b.n	8000836 <__aeabi_fdiv+0x2e>
 8000934:	0018      	movs	r0, r3
 8000936:	f002 fa79 	bl	8002e2c <__clzsi2>
 800093a:	4642      	mov	r2, r8
 800093c:	1f43      	subs	r3, r0, #5
 800093e:	2176      	movs	r1, #118	; 0x76
 8000940:	409a      	lsls	r2, r3
 8000942:	4249      	negs	r1, r1
 8000944:	1a09      	subs	r1, r1, r0
 8000946:	4690      	mov	r8, r2
 8000948:	2000      	movs	r0, #0
 800094a:	e785      	b.n	8000858 <__aeabi_fdiv+0x50>
 800094c:	21ff      	movs	r1, #255	; 0xff
 800094e:	2003      	movs	r0, #3
 8000950:	e782      	b.n	8000858 <__aeabi_fdiv+0x50>
 8000952:	001e      	movs	r6, r3
 8000954:	20ff      	movs	r0, #255	; 0xff
 8000956:	2500      	movs	r5, #0
 8000958:	e7b5      	b.n	80008c6 <__aeabi_fdiv+0xbe>
 800095a:	2301      	movs	r3, #1
 800095c:	1a1b      	subs	r3, r3, r0
 800095e:	2b1b      	cmp	r3, #27
 8000960:	dcaf      	bgt.n	80008c2 <__aeabi_fdiv+0xba>
 8000962:	379e      	adds	r7, #158	; 0x9e
 8000964:	0029      	movs	r1, r5
 8000966:	40bd      	lsls	r5, r7
 8000968:	40d9      	lsrs	r1, r3
 800096a:	1e6a      	subs	r2, r5, #1
 800096c:	4195      	sbcs	r5, r2
 800096e:	430d      	orrs	r5, r1
 8000970:	076b      	lsls	r3, r5, #29
 8000972:	d004      	beq.n	800097e <__aeabi_fdiv+0x176>
 8000974:	230f      	movs	r3, #15
 8000976:	402b      	ands	r3, r5
 8000978:	2b04      	cmp	r3, #4
 800097a:	d000      	beq.n	800097e <__aeabi_fdiv+0x176>
 800097c:	3504      	adds	r5, #4
 800097e:	016b      	lsls	r3, r5, #5
 8000980:	d544      	bpl.n	8000a0c <__aeabi_fdiv+0x204>
 8000982:	2001      	movs	r0, #1
 8000984:	2500      	movs	r5, #0
 8000986:	e79e      	b.n	80008c6 <__aeabi_fdiv+0xbe>
 8000988:	20ff      	movs	r0, #255	; 0xff
 800098a:	2500      	movs	r5, #0
 800098c:	e79b      	b.n	80008c6 <__aeabi_fdiv+0xbe>
 800098e:	2580      	movs	r5, #128	; 0x80
 8000990:	2600      	movs	r6, #0
 8000992:	20ff      	movs	r0, #255	; 0xff
 8000994:	03ed      	lsls	r5, r5, #15
 8000996:	e796      	b.n	80008c6 <__aeabi_fdiv+0xbe>
 8000998:	2300      	movs	r3, #0
 800099a:	4698      	mov	r8, r3
 800099c:	2080      	movs	r0, #128	; 0x80
 800099e:	03c0      	lsls	r0, r0, #15
 80009a0:	4205      	tst	r5, r0
 80009a2:	d009      	beq.n	80009b8 <__aeabi_fdiv+0x1b0>
 80009a4:	4643      	mov	r3, r8
 80009a6:	4203      	tst	r3, r0
 80009a8:	d106      	bne.n	80009b8 <__aeabi_fdiv+0x1b0>
 80009aa:	4645      	mov	r5, r8
 80009ac:	4305      	orrs	r5, r0
 80009ae:	026d      	lsls	r5, r5, #9
 80009b0:	0026      	movs	r6, r4
 80009b2:	20ff      	movs	r0, #255	; 0xff
 80009b4:	0a6d      	lsrs	r5, r5, #9
 80009b6:	e786      	b.n	80008c6 <__aeabi_fdiv+0xbe>
 80009b8:	2080      	movs	r0, #128	; 0x80
 80009ba:	03c0      	lsls	r0, r0, #15
 80009bc:	4305      	orrs	r5, r0
 80009be:	026d      	lsls	r5, r5, #9
 80009c0:	20ff      	movs	r0, #255	; 0xff
 80009c2:	0a6d      	lsrs	r5, r5, #9
 80009c4:	e77f      	b.n	80008c6 <__aeabi_fdiv+0xbe>
 80009c6:	4641      	mov	r1, r8
 80009c8:	016a      	lsls	r2, r5, #5
 80009ca:	0148      	lsls	r0, r1, #5
 80009cc:	4282      	cmp	r2, r0
 80009ce:	d219      	bcs.n	8000a04 <__aeabi_fdiv+0x1fc>
 80009d0:	211b      	movs	r1, #27
 80009d2:	2500      	movs	r5, #0
 80009d4:	3f01      	subs	r7, #1
 80009d6:	2601      	movs	r6, #1
 80009d8:	0014      	movs	r4, r2
 80009da:	006d      	lsls	r5, r5, #1
 80009dc:	0052      	lsls	r2, r2, #1
 80009de:	2c00      	cmp	r4, #0
 80009e0:	db01      	blt.n	80009e6 <__aeabi_fdiv+0x1de>
 80009e2:	4290      	cmp	r0, r2
 80009e4:	d801      	bhi.n	80009ea <__aeabi_fdiv+0x1e2>
 80009e6:	1a12      	subs	r2, r2, r0
 80009e8:	4335      	orrs	r5, r6
 80009ea:	3901      	subs	r1, #1
 80009ec:	2900      	cmp	r1, #0
 80009ee:	d1f3      	bne.n	80009d8 <__aeabi_fdiv+0x1d0>
 80009f0:	1e50      	subs	r0, r2, #1
 80009f2:	4182      	sbcs	r2, r0
 80009f4:	0038      	movs	r0, r7
 80009f6:	307f      	adds	r0, #127	; 0x7f
 80009f8:	001e      	movs	r6, r3
 80009fa:	4315      	orrs	r5, r2
 80009fc:	2800      	cmp	r0, #0
 80009fe:	dd00      	ble.n	8000a02 <__aeabi_fdiv+0x1fa>
 8000a00:	e74b      	b.n	800089a <__aeabi_fdiv+0x92>
 8000a02:	e7aa      	b.n	800095a <__aeabi_fdiv+0x152>
 8000a04:	211a      	movs	r1, #26
 8000a06:	2501      	movs	r5, #1
 8000a08:	1a12      	subs	r2, r2, r0
 8000a0a:	e7e4      	b.n	80009d6 <__aeabi_fdiv+0x1ce>
 8000a0c:	01ad      	lsls	r5, r5, #6
 8000a0e:	2000      	movs	r0, #0
 8000a10:	0a6d      	lsrs	r5, r5, #9
 8000a12:	e758      	b.n	80008c6 <__aeabi_fdiv+0xbe>
 8000a14:	0800e368 	.word	0x0800e368
 8000a18:	f7ffffff 	.word	0xf7ffffff
 8000a1c:	0800e3a8 	.word	0x0800e3a8

08000a20 <__eqsf2>:
 8000a20:	b570      	push	{r4, r5, r6, lr}
 8000a22:	0042      	lsls	r2, r0, #1
 8000a24:	024e      	lsls	r6, r1, #9
 8000a26:	004c      	lsls	r4, r1, #1
 8000a28:	0245      	lsls	r5, r0, #9
 8000a2a:	0a6d      	lsrs	r5, r5, #9
 8000a2c:	0e12      	lsrs	r2, r2, #24
 8000a2e:	0fc3      	lsrs	r3, r0, #31
 8000a30:	0a76      	lsrs	r6, r6, #9
 8000a32:	0e24      	lsrs	r4, r4, #24
 8000a34:	0fc9      	lsrs	r1, r1, #31
 8000a36:	2aff      	cmp	r2, #255	; 0xff
 8000a38:	d00f      	beq.n	8000a5a <__eqsf2+0x3a>
 8000a3a:	2cff      	cmp	r4, #255	; 0xff
 8000a3c:	d011      	beq.n	8000a62 <__eqsf2+0x42>
 8000a3e:	2001      	movs	r0, #1
 8000a40:	42a2      	cmp	r2, r4
 8000a42:	d000      	beq.n	8000a46 <__eqsf2+0x26>
 8000a44:	bd70      	pop	{r4, r5, r6, pc}
 8000a46:	42b5      	cmp	r5, r6
 8000a48:	d1fc      	bne.n	8000a44 <__eqsf2+0x24>
 8000a4a:	428b      	cmp	r3, r1
 8000a4c:	d00d      	beq.n	8000a6a <__eqsf2+0x4a>
 8000a4e:	2a00      	cmp	r2, #0
 8000a50:	d1f8      	bne.n	8000a44 <__eqsf2+0x24>
 8000a52:	0028      	movs	r0, r5
 8000a54:	1e45      	subs	r5, r0, #1
 8000a56:	41a8      	sbcs	r0, r5
 8000a58:	e7f4      	b.n	8000a44 <__eqsf2+0x24>
 8000a5a:	2001      	movs	r0, #1
 8000a5c:	2d00      	cmp	r5, #0
 8000a5e:	d1f1      	bne.n	8000a44 <__eqsf2+0x24>
 8000a60:	e7eb      	b.n	8000a3a <__eqsf2+0x1a>
 8000a62:	2001      	movs	r0, #1
 8000a64:	2e00      	cmp	r6, #0
 8000a66:	d1ed      	bne.n	8000a44 <__eqsf2+0x24>
 8000a68:	e7e9      	b.n	8000a3e <__eqsf2+0x1e>
 8000a6a:	2000      	movs	r0, #0
 8000a6c:	e7ea      	b.n	8000a44 <__eqsf2+0x24>
 8000a6e:	46c0      	nop			; (mov r8, r8)

08000a70 <__gesf2>:
 8000a70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a72:	0042      	lsls	r2, r0, #1
 8000a74:	0246      	lsls	r6, r0, #9
 8000a76:	024d      	lsls	r5, r1, #9
 8000a78:	004c      	lsls	r4, r1, #1
 8000a7a:	0fc3      	lsrs	r3, r0, #31
 8000a7c:	0a76      	lsrs	r6, r6, #9
 8000a7e:	0e12      	lsrs	r2, r2, #24
 8000a80:	0a6d      	lsrs	r5, r5, #9
 8000a82:	0e24      	lsrs	r4, r4, #24
 8000a84:	0fc8      	lsrs	r0, r1, #31
 8000a86:	2aff      	cmp	r2, #255	; 0xff
 8000a88:	d01f      	beq.n	8000aca <__gesf2+0x5a>
 8000a8a:	2cff      	cmp	r4, #255	; 0xff
 8000a8c:	d010      	beq.n	8000ab0 <__gesf2+0x40>
 8000a8e:	2a00      	cmp	r2, #0
 8000a90:	d11f      	bne.n	8000ad2 <__gesf2+0x62>
 8000a92:	4271      	negs	r1, r6
 8000a94:	4171      	adcs	r1, r6
 8000a96:	2c00      	cmp	r4, #0
 8000a98:	d101      	bne.n	8000a9e <__gesf2+0x2e>
 8000a9a:	2d00      	cmp	r5, #0
 8000a9c:	d01e      	beq.n	8000adc <__gesf2+0x6c>
 8000a9e:	2900      	cmp	r1, #0
 8000aa0:	d10e      	bne.n	8000ac0 <__gesf2+0x50>
 8000aa2:	4283      	cmp	r3, r0
 8000aa4:	d01e      	beq.n	8000ae4 <__gesf2+0x74>
 8000aa6:	2102      	movs	r1, #2
 8000aa8:	1e58      	subs	r0, r3, #1
 8000aaa:	4008      	ands	r0, r1
 8000aac:	3801      	subs	r0, #1
 8000aae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ab0:	2d00      	cmp	r5, #0
 8000ab2:	d126      	bne.n	8000b02 <__gesf2+0x92>
 8000ab4:	2a00      	cmp	r2, #0
 8000ab6:	d1f4      	bne.n	8000aa2 <__gesf2+0x32>
 8000ab8:	4271      	negs	r1, r6
 8000aba:	4171      	adcs	r1, r6
 8000abc:	2900      	cmp	r1, #0
 8000abe:	d0f0      	beq.n	8000aa2 <__gesf2+0x32>
 8000ac0:	2800      	cmp	r0, #0
 8000ac2:	d1f4      	bne.n	8000aae <__gesf2+0x3e>
 8000ac4:	2001      	movs	r0, #1
 8000ac6:	4240      	negs	r0, r0
 8000ac8:	e7f1      	b.n	8000aae <__gesf2+0x3e>
 8000aca:	2e00      	cmp	r6, #0
 8000acc:	d119      	bne.n	8000b02 <__gesf2+0x92>
 8000ace:	2cff      	cmp	r4, #255	; 0xff
 8000ad0:	d0ee      	beq.n	8000ab0 <__gesf2+0x40>
 8000ad2:	2c00      	cmp	r4, #0
 8000ad4:	d1e5      	bne.n	8000aa2 <__gesf2+0x32>
 8000ad6:	2d00      	cmp	r5, #0
 8000ad8:	d1e3      	bne.n	8000aa2 <__gesf2+0x32>
 8000ada:	e7e4      	b.n	8000aa6 <__gesf2+0x36>
 8000adc:	2000      	movs	r0, #0
 8000ade:	2e00      	cmp	r6, #0
 8000ae0:	d0e5      	beq.n	8000aae <__gesf2+0x3e>
 8000ae2:	e7e0      	b.n	8000aa6 <__gesf2+0x36>
 8000ae4:	42a2      	cmp	r2, r4
 8000ae6:	dc05      	bgt.n	8000af4 <__gesf2+0x84>
 8000ae8:	dbea      	blt.n	8000ac0 <__gesf2+0x50>
 8000aea:	42ae      	cmp	r6, r5
 8000aec:	d802      	bhi.n	8000af4 <__gesf2+0x84>
 8000aee:	d3e7      	bcc.n	8000ac0 <__gesf2+0x50>
 8000af0:	2000      	movs	r0, #0
 8000af2:	e7dc      	b.n	8000aae <__gesf2+0x3e>
 8000af4:	4241      	negs	r1, r0
 8000af6:	4141      	adcs	r1, r0
 8000af8:	4248      	negs	r0, r1
 8000afa:	2102      	movs	r1, #2
 8000afc:	4008      	ands	r0, r1
 8000afe:	3801      	subs	r0, #1
 8000b00:	e7d5      	b.n	8000aae <__gesf2+0x3e>
 8000b02:	2002      	movs	r0, #2
 8000b04:	4240      	negs	r0, r0
 8000b06:	e7d2      	b.n	8000aae <__gesf2+0x3e>

08000b08 <__lesf2>:
 8000b08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b0a:	0042      	lsls	r2, r0, #1
 8000b0c:	0246      	lsls	r6, r0, #9
 8000b0e:	024d      	lsls	r5, r1, #9
 8000b10:	004c      	lsls	r4, r1, #1
 8000b12:	0fc3      	lsrs	r3, r0, #31
 8000b14:	0a76      	lsrs	r6, r6, #9
 8000b16:	0e12      	lsrs	r2, r2, #24
 8000b18:	0a6d      	lsrs	r5, r5, #9
 8000b1a:	0e24      	lsrs	r4, r4, #24
 8000b1c:	0fc8      	lsrs	r0, r1, #31
 8000b1e:	2aff      	cmp	r2, #255	; 0xff
 8000b20:	d00d      	beq.n	8000b3e <__lesf2+0x36>
 8000b22:	2cff      	cmp	r4, #255	; 0xff
 8000b24:	d00f      	beq.n	8000b46 <__lesf2+0x3e>
 8000b26:	2a00      	cmp	r2, #0
 8000b28:	d123      	bne.n	8000b72 <__lesf2+0x6a>
 8000b2a:	4271      	negs	r1, r6
 8000b2c:	4171      	adcs	r1, r6
 8000b2e:	2c00      	cmp	r4, #0
 8000b30:	d10f      	bne.n	8000b52 <__lesf2+0x4a>
 8000b32:	2d00      	cmp	r5, #0
 8000b34:	d10d      	bne.n	8000b52 <__lesf2+0x4a>
 8000b36:	2000      	movs	r0, #0
 8000b38:	2e00      	cmp	r6, #0
 8000b3a:	d014      	beq.n	8000b66 <__lesf2+0x5e>
 8000b3c:	e00d      	b.n	8000b5a <__lesf2+0x52>
 8000b3e:	2e00      	cmp	r6, #0
 8000b40:	d110      	bne.n	8000b64 <__lesf2+0x5c>
 8000b42:	2cff      	cmp	r4, #255	; 0xff
 8000b44:	d115      	bne.n	8000b72 <__lesf2+0x6a>
 8000b46:	2d00      	cmp	r5, #0
 8000b48:	d10c      	bne.n	8000b64 <__lesf2+0x5c>
 8000b4a:	2a00      	cmp	r2, #0
 8000b4c:	d103      	bne.n	8000b56 <__lesf2+0x4e>
 8000b4e:	4271      	negs	r1, r6
 8000b50:	4171      	adcs	r1, r6
 8000b52:	2900      	cmp	r1, #0
 8000b54:	d108      	bne.n	8000b68 <__lesf2+0x60>
 8000b56:	4283      	cmp	r3, r0
 8000b58:	d010      	beq.n	8000b7c <__lesf2+0x74>
 8000b5a:	2102      	movs	r1, #2
 8000b5c:	1e58      	subs	r0, r3, #1
 8000b5e:	4008      	ands	r0, r1
 8000b60:	3801      	subs	r0, #1
 8000b62:	e000      	b.n	8000b66 <__lesf2+0x5e>
 8000b64:	2002      	movs	r0, #2
 8000b66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b68:	2800      	cmp	r0, #0
 8000b6a:	d1fc      	bne.n	8000b66 <__lesf2+0x5e>
 8000b6c:	2001      	movs	r0, #1
 8000b6e:	4240      	negs	r0, r0
 8000b70:	e7f9      	b.n	8000b66 <__lesf2+0x5e>
 8000b72:	2c00      	cmp	r4, #0
 8000b74:	d1ef      	bne.n	8000b56 <__lesf2+0x4e>
 8000b76:	2d00      	cmp	r5, #0
 8000b78:	d1ed      	bne.n	8000b56 <__lesf2+0x4e>
 8000b7a:	e7ee      	b.n	8000b5a <__lesf2+0x52>
 8000b7c:	42a2      	cmp	r2, r4
 8000b7e:	dc05      	bgt.n	8000b8c <__lesf2+0x84>
 8000b80:	dbf2      	blt.n	8000b68 <__lesf2+0x60>
 8000b82:	42ae      	cmp	r6, r5
 8000b84:	d802      	bhi.n	8000b8c <__lesf2+0x84>
 8000b86:	d3ef      	bcc.n	8000b68 <__lesf2+0x60>
 8000b88:	2000      	movs	r0, #0
 8000b8a:	e7ec      	b.n	8000b66 <__lesf2+0x5e>
 8000b8c:	4241      	negs	r1, r0
 8000b8e:	4141      	adcs	r1, r0
 8000b90:	4248      	negs	r0, r1
 8000b92:	2102      	movs	r1, #2
 8000b94:	4008      	ands	r0, r1
 8000b96:	3801      	subs	r0, #1
 8000b98:	e7e5      	b.n	8000b66 <__lesf2+0x5e>
 8000b9a:	46c0      	nop			; (mov r8, r8)

08000b9c <__aeabi_fmul>:
 8000b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b9e:	4657      	mov	r7, sl
 8000ba0:	464e      	mov	r6, r9
 8000ba2:	4645      	mov	r5, r8
 8000ba4:	46de      	mov	lr, fp
 8000ba6:	0244      	lsls	r4, r0, #9
 8000ba8:	b5e0      	push	{r5, r6, r7, lr}
 8000baa:	0045      	lsls	r5, r0, #1
 8000bac:	1c0f      	adds	r7, r1, #0
 8000bae:	0a64      	lsrs	r4, r4, #9
 8000bb0:	0e2d      	lsrs	r5, r5, #24
 8000bb2:	0fc6      	lsrs	r6, r0, #31
 8000bb4:	2d00      	cmp	r5, #0
 8000bb6:	d047      	beq.n	8000c48 <__aeabi_fmul+0xac>
 8000bb8:	2dff      	cmp	r5, #255	; 0xff
 8000bba:	d04d      	beq.n	8000c58 <__aeabi_fmul+0xbc>
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	2080      	movs	r0, #128	; 0x80
 8000bc0:	469a      	mov	sl, r3
 8000bc2:	469b      	mov	fp, r3
 8000bc4:	00e4      	lsls	r4, r4, #3
 8000bc6:	04c0      	lsls	r0, r0, #19
 8000bc8:	4304      	orrs	r4, r0
 8000bca:	3d7f      	subs	r5, #127	; 0x7f
 8000bcc:	0278      	lsls	r0, r7, #9
 8000bce:	0a43      	lsrs	r3, r0, #9
 8000bd0:	4699      	mov	r9, r3
 8000bd2:	007a      	lsls	r2, r7, #1
 8000bd4:	0ffb      	lsrs	r3, r7, #31
 8000bd6:	4698      	mov	r8, r3
 8000bd8:	0e12      	lsrs	r2, r2, #24
 8000bda:	464b      	mov	r3, r9
 8000bdc:	d044      	beq.n	8000c68 <__aeabi_fmul+0xcc>
 8000bde:	2aff      	cmp	r2, #255	; 0xff
 8000be0:	d011      	beq.n	8000c06 <__aeabi_fmul+0x6a>
 8000be2:	00d8      	lsls	r0, r3, #3
 8000be4:	2380      	movs	r3, #128	; 0x80
 8000be6:	04db      	lsls	r3, r3, #19
 8000be8:	4303      	orrs	r3, r0
 8000bea:	4699      	mov	r9, r3
 8000bec:	2000      	movs	r0, #0
 8000bee:	3a7f      	subs	r2, #127	; 0x7f
 8000bf0:	18ad      	adds	r5, r5, r2
 8000bf2:	4647      	mov	r7, r8
 8000bf4:	4653      	mov	r3, sl
 8000bf6:	4077      	eors	r7, r6
 8000bf8:	1c69      	adds	r1, r5, #1
 8000bfa:	2b0f      	cmp	r3, #15
 8000bfc:	d83f      	bhi.n	8000c7e <__aeabi_fmul+0xe2>
 8000bfe:	4a72      	ldr	r2, [pc, #456]	; (8000dc8 <__aeabi_fmul+0x22c>)
 8000c00:	009b      	lsls	r3, r3, #2
 8000c02:	58d3      	ldr	r3, [r2, r3]
 8000c04:	469f      	mov	pc, r3
 8000c06:	35ff      	adds	r5, #255	; 0xff
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d000      	beq.n	8000c0e <__aeabi_fmul+0x72>
 8000c0c:	e079      	b.n	8000d02 <__aeabi_fmul+0x166>
 8000c0e:	4652      	mov	r2, sl
 8000c10:	2302      	movs	r3, #2
 8000c12:	431a      	orrs	r2, r3
 8000c14:	4692      	mov	sl, r2
 8000c16:	2002      	movs	r0, #2
 8000c18:	e7eb      	b.n	8000bf2 <__aeabi_fmul+0x56>
 8000c1a:	4647      	mov	r7, r8
 8000c1c:	464c      	mov	r4, r9
 8000c1e:	4683      	mov	fp, r0
 8000c20:	465b      	mov	r3, fp
 8000c22:	2b02      	cmp	r3, #2
 8000c24:	d028      	beq.n	8000c78 <__aeabi_fmul+0xdc>
 8000c26:	2b03      	cmp	r3, #3
 8000c28:	d100      	bne.n	8000c2c <__aeabi_fmul+0x90>
 8000c2a:	e0c6      	b.n	8000dba <__aeabi_fmul+0x21e>
 8000c2c:	2b01      	cmp	r3, #1
 8000c2e:	d14f      	bne.n	8000cd0 <__aeabi_fmul+0x134>
 8000c30:	2000      	movs	r0, #0
 8000c32:	2400      	movs	r4, #0
 8000c34:	05c0      	lsls	r0, r0, #23
 8000c36:	07ff      	lsls	r7, r7, #31
 8000c38:	4320      	orrs	r0, r4
 8000c3a:	4338      	orrs	r0, r7
 8000c3c:	bcf0      	pop	{r4, r5, r6, r7}
 8000c3e:	46bb      	mov	fp, r7
 8000c40:	46b2      	mov	sl, r6
 8000c42:	46a9      	mov	r9, r5
 8000c44:	46a0      	mov	r8, r4
 8000c46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c48:	2c00      	cmp	r4, #0
 8000c4a:	d171      	bne.n	8000d30 <__aeabi_fmul+0x194>
 8000c4c:	2304      	movs	r3, #4
 8000c4e:	469a      	mov	sl, r3
 8000c50:	3b03      	subs	r3, #3
 8000c52:	2500      	movs	r5, #0
 8000c54:	469b      	mov	fp, r3
 8000c56:	e7b9      	b.n	8000bcc <__aeabi_fmul+0x30>
 8000c58:	2c00      	cmp	r4, #0
 8000c5a:	d163      	bne.n	8000d24 <__aeabi_fmul+0x188>
 8000c5c:	2308      	movs	r3, #8
 8000c5e:	469a      	mov	sl, r3
 8000c60:	3b06      	subs	r3, #6
 8000c62:	25ff      	movs	r5, #255	; 0xff
 8000c64:	469b      	mov	fp, r3
 8000c66:	e7b1      	b.n	8000bcc <__aeabi_fmul+0x30>
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d150      	bne.n	8000d0e <__aeabi_fmul+0x172>
 8000c6c:	4652      	mov	r2, sl
 8000c6e:	3301      	adds	r3, #1
 8000c70:	431a      	orrs	r2, r3
 8000c72:	4692      	mov	sl, r2
 8000c74:	2001      	movs	r0, #1
 8000c76:	e7bc      	b.n	8000bf2 <__aeabi_fmul+0x56>
 8000c78:	20ff      	movs	r0, #255	; 0xff
 8000c7a:	2400      	movs	r4, #0
 8000c7c:	e7da      	b.n	8000c34 <__aeabi_fmul+0x98>
 8000c7e:	4648      	mov	r0, r9
 8000c80:	0c26      	lsrs	r6, r4, #16
 8000c82:	0424      	lsls	r4, r4, #16
 8000c84:	0c22      	lsrs	r2, r4, #16
 8000c86:	0404      	lsls	r4, r0, #16
 8000c88:	0c24      	lsrs	r4, r4, #16
 8000c8a:	464b      	mov	r3, r9
 8000c8c:	0020      	movs	r0, r4
 8000c8e:	0c1b      	lsrs	r3, r3, #16
 8000c90:	4350      	muls	r0, r2
 8000c92:	4374      	muls	r4, r6
 8000c94:	435a      	muls	r2, r3
 8000c96:	435e      	muls	r6, r3
 8000c98:	1912      	adds	r2, r2, r4
 8000c9a:	0c03      	lsrs	r3, r0, #16
 8000c9c:	189b      	adds	r3, r3, r2
 8000c9e:	429c      	cmp	r4, r3
 8000ca0:	d903      	bls.n	8000caa <__aeabi_fmul+0x10e>
 8000ca2:	2280      	movs	r2, #128	; 0x80
 8000ca4:	0252      	lsls	r2, r2, #9
 8000ca6:	4694      	mov	ip, r2
 8000ca8:	4466      	add	r6, ip
 8000caa:	0400      	lsls	r0, r0, #16
 8000cac:	041a      	lsls	r2, r3, #16
 8000cae:	0c00      	lsrs	r0, r0, #16
 8000cb0:	1812      	adds	r2, r2, r0
 8000cb2:	0194      	lsls	r4, r2, #6
 8000cb4:	1e60      	subs	r0, r4, #1
 8000cb6:	4184      	sbcs	r4, r0
 8000cb8:	0c1b      	lsrs	r3, r3, #16
 8000cba:	0e92      	lsrs	r2, r2, #26
 8000cbc:	199b      	adds	r3, r3, r6
 8000cbe:	4314      	orrs	r4, r2
 8000cc0:	019b      	lsls	r3, r3, #6
 8000cc2:	431c      	orrs	r4, r3
 8000cc4:	011b      	lsls	r3, r3, #4
 8000cc6:	d572      	bpl.n	8000dae <__aeabi_fmul+0x212>
 8000cc8:	2001      	movs	r0, #1
 8000cca:	0863      	lsrs	r3, r4, #1
 8000ccc:	4004      	ands	r4, r0
 8000cce:	431c      	orrs	r4, r3
 8000cd0:	0008      	movs	r0, r1
 8000cd2:	307f      	adds	r0, #127	; 0x7f
 8000cd4:	2800      	cmp	r0, #0
 8000cd6:	dd3c      	ble.n	8000d52 <__aeabi_fmul+0x1b6>
 8000cd8:	0763      	lsls	r3, r4, #29
 8000cda:	d004      	beq.n	8000ce6 <__aeabi_fmul+0x14a>
 8000cdc:	230f      	movs	r3, #15
 8000cde:	4023      	ands	r3, r4
 8000ce0:	2b04      	cmp	r3, #4
 8000ce2:	d000      	beq.n	8000ce6 <__aeabi_fmul+0x14a>
 8000ce4:	3404      	adds	r4, #4
 8000ce6:	0123      	lsls	r3, r4, #4
 8000ce8:	d503      	bpl.n	8000cf2 <__aeabi_fmul+0x156>
 8000cea:	3180      	adds	r1, #128	; 0x80
 8000cec:	0008      	movs	r0, r1
 8000cee:	4b37      	ldr	r3, [pc, #220]	; (8000dcc <__aeabi_fmul+0x230>)
 8000cf0:	401c      	ands	r4, r3
 8000cf2:	28fe      	cmp	r0, #254	; 0xfe
 8000cf4:	dcc0      	bgt.n	8000c78 <__aeabi_fmul+0xdc>
 8000cf6:	01a4      	lsls	r4, r4, #6
 8000cf8:	0a64      	lsrs	r4, r4, #9
 8000cfa:	b2c0      	uxtb	r0, r0
 8000cfc:	e79a      	b.n	8000c34 <__aeabi_fmul+0x98>
 8000cfe:	0037      	movs	r7, r6
 8000d00:	e78e      	b.n	8000c20 <__aeabi_fmul+0x84>
 8000d02:	4652      	mov	r2, sl
 8000d04:	2303      	movs	r3, #3
 8000d06:	431a      	orrs	r2, r3
 8000d08:	4692      	mov	sl, r2
 8000d0a:	2003      	movs	r0, #3
 8000d0c:	e771      	b.n	8000bf2 <__aeabi_fmul+0x56>
 8000d0e:	4648      	mov	r0, r9
 8000d10:	f002 f88c 	bl	8002e2c <__clzsi2>
 8000d14:	464a      	mov	r2, r9
 8000d16:	1f43      	subs	r3, r0, #5
 8000d18:	409a      	lsls	r2, r3
 8000d1a:	1a2d      	subs	r5, r5, r0
 8000d1c:	4691      	mov	r9, r2
 8000d1e:	2000      	movs	r0, #0
 8000d20:	3d76      	subs	r5, #118	; 0x76
 8000d22:	e766      	b.n	8000bf2 <__aeabi_fmul+0x56>
 8000d24:	230c      	movs	r3, #12
 8000d26:	469a      	mov	sl, r3
 8000d28:	3b09      	subs	r3, #9
 8000d2a:	25ff      	movs	r5, #255	; 0xff
 8000d2c:	469b      	mov	fp, r3
 8000d2e:	e74d      	b.n	8000bcc <__aeabi_fmul+0x30>
 8000d30:	0020      	movs	r0, r4
 8000d32:	f002 f87b 	bl	8002e2c <__clzsi2>
 8000d36:	2576      	movs	r5, #118	; 0x76
 8000d38:	1f43      	subs	r3, r0, #5
 8000d3a:	409c      	lsls	r4, r3
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	426d      	negs	r5, r5
 8000d40:	469a      	mov	sl, r3
 8000d42:	469b      	mov	fp, r3
 8000d44:	1a2d      	subs	r5, r5, r0
 8000d46:	e741      	b.n	8000bcc <__aeabi_fmul+0x30>
 8000d48:	2480      	movs	r4, #128	; 0x80
 8000d4a:	2700      	movs	r7, #0
 8000d4c:	20ff      	movs	r0, #255	; 0xff
 8000d4e:	03e4      	lsls	r4, r4, #15
 8000d50:	e770      	b.n	8000c34 <__aeabi_fmul+0x98>
 8000d52:	2301      	movs	r3, #1
 8000d54:	1a1b      	subs	r3, r3, r0
 8000d56:	2b1b      	cmp	r3, #27
 8000d58:	dd00      	ble.n	8000d5c <__aeabi_fmul+0x1c0>
 8000d5a:	e769      	b.n	8000c30 <__aeabi_fmul+0x94>
 8000d5c:	319e      	adds	r1, #158	; 0x9e
 8000d5e:	0020      	movs	r0, r4
 8000d60:	408c      	lsls	r4, r1
 8000d62:	40d8      	lsrs	r0, r3
 8000d64:	1e63      	subs	r3, r4, #1
 8000d66:	419c      	sbcs	r4, r3
 8000d68:	4304      	orrs	r4, r0
 8000d6a:	0763      	lsls	r3, r4, #29
 8000d6c:	d004      	beq.n	8000d78 <__aeabi_fmul+0x1dc>
 8000d6e:	230f      	movs	r3, #15
 8000d70:	4023      	ands	r3, r4
 8000d72:	2b04      	cmp	r3, #4
 8000d74:	d000      	beq.n	8000d78 <__aeabi_fmul+0x1dc>
 8000d76:	3404      	adds	r4, #4
 8000d78:	0163      	lsls	r3, r4, #5
 8000d7a:	d51a      	bpl.n	8000db2 <__aeabi_fmul+0x216>
 8000d7c:	2001      	movs	r0, #1
 8000d7e:	2400      	movs	r4, #0
 8000d80:	e758      	b.n	8000c34 <__aeabi_fmul+0x98>
 8000d82:	2080      	movs	r0, #128	; 0x80
 8000d84:	03c0      	lsls	r0, r0, #15
 8000d86:	4204      	tst	r4, r0
 8000d88:	d009      	beq.n	8000d9e <__aeabi_fmul+0x202>
 8000d8a:	464b      	mov	r3, r9
 8000d8c:	4203      	tst	r3, r0
 8000d8e:	d106      	bne.n	8000d9e <__aeabi_fmul+0x202>
 8000d90:	464c      	mov	r4, r9
 8000d92:	4304      	orrs	r4, r0
 8000d94:	0264      	lsls	r4, r4, #9
 8000d96:	4647      	mov	r7, r8
 8000d98:	20ff      	movs	r0, #255	; 0xff
 8000d9a:	0a64      	lsrs	r4, r4, #9
 8000d9c:	e74a      	b.n	8000c34 <__aeabi_fmul+0x98>
 8000d9e:	2080      	movs	r0, #128	; 0x80
 8000da0:	03c0      	lsls	r0, r0, #15
 8000da2:	4304      	orrs	r4, r0
 8000da4:	0264      	lsls	r4, r4, #9
 8000da6:	0037      	movs	r7, r6
 8000da8:	20ff      	movs	r0, #255	; 0xff
 8000daa:	0a64      	lsrs	r4, r4, #9
 8000dac:	e742      	b.n	8000c34 <__aeabi_fmul+0x98>
 8000dae:	0029      	movs	r1, r5
 8000db0:	e78e      	b.n	8000cd0 <__aeabi_fmul+0x134>
 8000db2:	01a4      	lsls	r4, r4, #6
 8000db4:	2000      	movs	r0, #0
 8000db6:	0a64      	lsrs	r4, r4, #9
 8000db8:	e73c      	b.n	8000c34 <__aeabi_fmul+0x98>
 8000dba:	2080      	movs	r0, #128	; 0x80
 8000dbc:	03c0      	lsls	r0, r0, #15
 8000dbe:	4304      	orrs	r4, r0
 8000dc0:	0264      	lsls	r4, r4, #9
 8000dc2:	20ff      	movs	r0, #255	; 0xff
 8000dc4:	0a64      	lsrs	r4, r4, #9
 8000dc6:	e735      	b.n	8000c34 <__aeabi_fmul+0x98>
 8000dc8:	0800e3e8 	.word	0x0800e3e8
 8000dcc:	f7ffffff 	.word	0xf7ffffff

08000dd0 <__aeabi_fsub>:
 8000dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dd2:	4646      	mov	r6, r8
 8000dd4:	46d6      	mov	lr, sl
 8000dd6:	464f      	mov	r7, r9
 8000dd8:	0243      	lsls	r3, r0, #9
 8000dda:	0a5b      	lsrs	r3, r3, #9
 8000ddc:	00da      	lsls	r2, r3, #3
 8000dde:	4694      	mov	ip, r2
 8000de0:	024a      	lsls	r2, r1, #9
 8000de2:	b5c0      	push	{r6, r7, lr}
 8000de4:	0044      	lsls	r4, r0, #1
 8000de6:	0a56      	lsrs	r6, r2, #9
 8000de8:	1c05      	adds	r5, r0, #0
 8000dea:	46b0      	mov	r8, r6
 8000dec:	0e24      	lsrs	r4, r4, #24
 8000dee:	004e      	lsls	r6, r1, #1
 8000df0:	0992      	lsrs	r2, r2, #6
 8000df2:	001f      	movs	r7, r3
 8000df4:	0020      	movs	r0, r4
 8000df6:	4692      	mov	sl, r2
 8000df8:	0fed      	lsrs	r5, r5, #31
 8000dfa:	0e36      	lsrs	r6, r6, #24
 8000dfc:	0fc9      	lsrs	r1, r1, #31
 8000dfe:	2eff      	cmp	r6, #255	; 0xff
 8000e00:	d100      	bne.n	8000e04 <__aeabi_fsub+0x34>
 8000e02:	e07f      	b.n	8000f04 <__aeabi_fsub+0x134>
 8000e04:	2201      	movs	r2, #1
 8000e06:	4051      	eors	r1, r2
 8000e08:	428d      	cmp	r5, r1
 8000e0a:	d051      	beq.n	8000eb0 <__aeabi_fsub+0xe0>
 8000e0c:	1ba2      	subs	r2, r4, r6
 8000e0e:	4691      	mov	r9, r2
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	dc00      	bgt.n	8000e16 <__aeabi_fsub+0x46>
 8000e14:	e07e      	b.n	8000f14 <__aeabi_fsub+0x144>
 8000e16:	2e00      	cmp	r6, #0
 8000e18:	d100      	bne.n	8000e1c <__aeabi_fsub+0x4c>
 8000e1a:	e099      	b.n	8000f50 <__aeabi_fsub+0x180>
 8000e1c:	2cff      	cmp	r4, #255	; 0xff
 8000e1e:	d100      	bne.n	8000e22 <__aeabi_fsub+0x52>
 8000e20:	e08c      	b.n	8000f3c <__aeabi_fsub+0x16c>
 8000e22:	2380      	movs	r3, #128	; 0x80
 8000e24:	4652      	mov	r2, sl
 8000e26:	04db      	lsls	r3, r3, #19
 8000e28:	431a      	orrs	r2, r3
 8000e2a:	4692      	mov	sl, r2
 8000e2c:	464a      	mov	r2, r9
 8000e2e:	2301      	movs	r3, #1
 8000e30:	2a1b      	cmp	r2, #27
 8000e32:	dc08      	bgt.n	8000e46 <__aeabi_fsub+0x76>
 8000e34:	4653      	mov	r3, sl
 8000e36:	2120      	movs	r1, #32
 8000e38:	40d3      	lsrs	r3, r2
 8000e3a:	1a89      	subs	r1, r1, r2
 8000e3c:	4652      	mov	r2, sl
 8000e3e:	408a      	lsls	r2, r1
 8000e40:	1e51      	subs	r1, r2, #1
 8000e42:	418a      	sbcs	r2, r1
 8000e44:	4313      	orrs	r3, r2
 8000e46:	4662      	mov	r2, ip
 8000e48:	1ad3      	subs	r3, r2, r3
 8000e4a:	015a      	lsls	r2, r3, #5
 8000e4c:	d400      	bmi.n	8000e50 <__aeabi_fsub+0x80>
 8000e4e:	e0f3      	b.n	8001038 <__aeabi_fsub+0x268>
 8000e50:	019b      	lsls	r3, r3, #6
 8000e52:	099e      	lsrs	r6, r3, #6
 8000e54:	0030      	movs	r0, r6
 8000e56:	f001 ffe9 	bl	8002e2c <__clzsi2>
 8000e5a:	3805      	subs	r0, #5
 8000e5c:	4086      	lsls	r6, r0
 8000e5e:	4284      	cmp	r4, r0
 8000e60:	dd00      	ble.n	8000e64 <__aeabi_fsub+0x94>
 8000e62:	e0f7      	b.n	8001054 <__aeabi_fsub+0x284>
 8000e64:	0032      	movs	r2, r6
 8000e66:	1b04      	subs	r4, r0, r4
 8000e68:	2020      	movs	r0, #32
 8000e6a:	3401      	adds	r4, #1
 8000e6c:	40e2      	lsrs	r2, r4
 8000e6e:	1b04      	subs	r4, r0, r4
 8000e70:	40a6      	lsls	r6, r4
 8000e72:	0033      	movs	r3, r6
 8000e74:	1e5e      	subs	r6, r3, #1
 8000e76:	41b3      	sbcs	r3, r6
 8000e78:	2400      	movs	r4, #0
 8000e7a:	4313      	orrs	r3, r2
 8000e7c:	075a      	lsls	r2, r3, #29
 8000e7e:	d004      	beq.n	8000e8a <__aeabi_fsub+0xba>
 8000e80:	220f      	movs	r2, #15
 8000e82:	401a      	ands	r2, r3
 8000e84:	2a04      	cmp	r2, #4
 8000e86:	d000      	beq.n	8000e8a <__aeabi_fsub+0xba>
 8000e88:	3304      	adds	r3, #4
 8000e8a:	015a      	lsls	r2, r3, #5
 8000e8c:	d400      	bmi.n	8000e90 <__aeabi_fsub+0xc0>
 8000e8e:	e0d6      	b.n	800103e <__aeabi_fsub+0x26e>
 8000e90:	1c62      	adds	r2, r4, #1
 8000e92:	2cfe      	cmp	r4, #254	; 0xfe
 8000e94:	d100      	bne.n	8000e98 <__aeabi_fsub+0xc8>
 8000e96:	e0da      	b.n	800104e <__aeabi_fsub+0x27e>
 8000e98:	019b      	lsls	r3, r3, #6
 8000e9a:	0a5f      	lsrs	r7, r3, #9
 8000e9c:	b2d0      	uxtb	r0, r2
 8000e9e:	05c0      	lsls	r0, r0, #23
 8000ea0:	4338      	orrs	r0, r7
 8000ea2:	07ed      	lsls	r5, r5, #31
 8000ea4:	4328      	orrs	r0, r5
 8000ea6:	bce0      	pop	{r5, r6, r7}
 8000ea8:	46ba      	mov	sl, r7
 8000eaa:	46b1      	mov	r9, r6
 8000eac:	46a8      	mov	r8, r5
 8000eae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000eb0:	1ba2      	subs	r2, r4, r6
 8000eb2:	4691      	mov	r9, r2
 8000eb4:	2a00      	cmp	r2, #0
 8000eb6:	dd63      	ble.n	8000f80 <__aeabi_fsub+0x1b0>
 8000eb8:	2e00      	cmp	r6, #0
 8000eba:	d100      	bne.n	8000ebe <__aeabi_fsub+0xee>
 8000ebc:	e099      	b.n	8000ff2 <__aeabi_fsub+0x222>
 8000ebe:	2cff      	cmp	r4, #255	; 0xff
 8000ec0:	d03c      	beq.n	8000f3c <__aeabi_fsub+0x16c>
 8000ec2:	2380      	movs	r3, #128	; 0x80
 8000ec4:	4652      	mov	r2, sl
 8000ec6:	04db      	lsls	r3, r3, #19
 8000ec8:	431a      	orrs	r2, r3
 8000eca:	4692      	mov	sl, r2
 8000ecc:	464a      	mov	r2, r9
 8000ece:	2301      	movs	r3, #1
 8000ed0:	2a1b      	cmp	r2, #27
 8000ed2:	dc08      	bgt.n	8000ee6 <__aeabi_fsub+0x116>
 8000ed4:	4653      	mov	r3, sl
 8000ed6:	2120      	movs	r1, #32
 8000ed8:	40d3      	lsrs	r3, r2
 8000eda:	1a89      	subs	r1, r1, r2
 8000edc:	4652      	mov	r2, sl
 8000ede:	408a      	lsls	r2, r1
 8000ee0:	1e51      	subs	r1, r2, #1
 8000ee2:	418a      	sbcs	r2, r1
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	4463      	add	r3, ip
 8000ee8:	015a      	lsls	r2, r3, #5
 8000eea:	d400      	bmi.n	8000eee <__aeabi_fsub+0x11e>
 8000eec:	e0a4      	b.n	8001038 <__aeabi_fsub+0x268>
 8000eee:	3401      	adds	r4, #1
 8000ef0:	2cff      	cmp	r4, #255	; 0xff
 8000ef2:	d100      	bne.n	8000ef6 <__aeabi_fsub+0x126>
 8000ef4:	e0ab      	b.n	800104e <__aeabi_fsub+0x27e>
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	4997      	ldr	r1, [pc, #604]	; (8001158 <__aeabi_fsub+0x388>)
 8000efa:	401a      	ands	r2, r3
 8000efc:	085b      	lsrs	r3, r3, #1
 8000efe:	400b      	ands	r3, r1
 8000f00:	4313      	orrs	r3, r2
 8000f02:	e7bb      	b.n	8000e7c <__aeabi_fsub+0xac>
 8000f04:	2a00      	cmp	r2, #0
 8000f06:	d032      	beq.n	8000f6e <__aeabi_fsub+0x19e>
 8000f08:	428d      	cmp	r5, r1
 8000f0a:	d035      	beq.n	8000f78 <__aeabi_fsub+0x1a8>
 8000f0c:	22ff      	movs	r2, #255	; 0xff
 8000f0e:	4252      	negs	r2, r2
 8000f10:	4691      	mov	r9, r2
 8000f12:	44a1      	add	r9, r4
 8000f14:	464a      	mov	r2, r9
 8000f16:	2a00      	cmp	r2, #0
 8000f18:	d051      	beq.n	8000fbe <__aeabi_fsub+0x1ee>
 8000f1a:	1b30      	subs	r0, r6, r4
 8000f1c:	2c00      	cmp	r4, #0
 8000f1e:	d000      	beq.n	8000f22 <__aeabi_fsub+0x152>
 8000f20:	e09c      	b.n	800105c <__aeabi_fsub+0x28c>
 8000f22:	4663      	mov	r3, ip
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d100      	bne.n	8000f2a <__aeabi_fsub+0x15a>
 8000f28:	e0df      	b.n	80010ea <__aeabi_fsub+0x31a>
 8000f2a:	3801      	subs	r0, #1
 8000f2c:	2800      	cmp	r0, #0
 8000f2e:	d100      	bne.n	8000f32 <__aeabi_fsub+0x162>
 8000f30:	e0f7      	b.n	8001122 <__aeabi_fsub+0x352>
 8000f32:	2eff      	cmp	r6, #255	; 0xff
 8000f34:	d000      	beq.n	8000f38 <__aeabi_fsub+0x168>
 8000f36:	e099      	b.n	800106c <__aeabi_fsub+0x29c>
 8000f38:	000d      	movs	r5, r1
 8000f3a:	4643      	mov	r3, r8
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d100      	bne.n	8000f42 <__aeabi_fsub+0x172>
 8000f40:	e085      	b.n	800104e <__aeabi_fsub+0x27e>
 8000f42:	2780      	movs	r7, #128	; 0x80
 8000f44:	03ff      	lsls	r7, r7, #15
 8000f46:	431f      	orrs	r7, r3
 8000f48:	027f      	lsls	r7, r7, #9
 8000f4a:	20ff      	movs	r0, #255	; 0xff
 8000f4c:	0a7f      	lsrs	r7, r7, #9
 8000f4e:	e7a6      	b.n	8000e9e <__aeabi_fsub+0xce>
 8000f50:	4652      	mov	r2, sl
 8000f52:	2a00      	cmp	r2, #0
 8000f54:	d074      	beq.n	8001040 <__aeabi_fsub+0x270>
 8000f56:	2201      	movs	r2, #1
 8000f58:	4252      	negs	r2, r2
 8000f5a:	4690      	mov	r8, r2
 8000f5c:	44c1      	add	r9, r8
 8000f5e:	464a      	mov	r2, r9
 8000f60:	2a00      	cmp	r2, #0
 8000f62:	d100      	bne.n	8000f66 <__aeabi_fsub+0x196>
 8000f64:	e0c8      	b.n	80010f8 <__aeabi_fsub+0x328>
 8000f66:	2cff      	cmp	r4, #255	; 0xff
 8000f68:	d000      	beq.n	8000f6c <__aeabi_fsub+0x19c>
 8000f6a:	e75f      	b.n	8000e2c <__aeabi_fsub+0x5c>
 8000f6c:	e7e6      	b.n	8000f3c <__aeabi_fsub+0x16c>
 8000f6e:	2201      	movs	r2, #1
 8000f70:	4051      	eors	r1, r2
 8000f72:	42a9      	cmp	r1, r5
 8000f74:	d000      	beq.n	8000f78 <__aeabi_fsub+0x1a8>
 8000f76:	e749      	b.n	8000e0c <__aeabi_fsub+0x3c>
 8000f78:	22ff      	movs	r2, #255	; 0xff
 8000f7a:	4252      	negs	r2, r2
 8000f7c:	4691      	mov	r9, r2
 8000f7e:	44a1      	add	r9, r4
 8000f80:	464a      	mov	r2, r9
 8000f82:	2a00      	cmp	r2, #0
 8000f84:	d043      	beq.n	800100e <__aeabi_fsub+0x23e>
 8000f86:	1b31      	subs	r1, r6, r4
 8000f88:	2c00      	cmp	r4, #0
 8000f8a:	d100      	bne.n	8000f8e <__aeabi_fsub+0x1be>
 8000f8c:	e08c      	b.n	80010a8 <__aeabi_fsub+0x2d8>
 8000f8e:	2eff      	cmp	r6, #255	; 0xff
 8000f90:	d100      	bne.n	8000f94 <__aeabi_fsub+0x1c4>
 8000f92:	e092      	b.n	80010ba <__aeabi_fsub+0x2ea>
 8000f94:	2380      	movs	r3, #128	; 0x80
 8000f96:	4662      	mov	r2, ip
 8000f98:	04db      	lsls	r3, r3, #19
 8000f9a:	431a      	orrs	r2, r3
 8000f9c:	4694      	mov	ip, r2
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	291b      	cmp	r1, #27
 8000fa2:	dc09      	bgt.n	8000fb8 <__aeabi_fsub+0x1e8>
 8000fa4:	2020      	movs	r0, #32
 8000fa6:	4663      	mov	r3, ip
 8000fa8:	4662      	mov	r2, ip
 8000faa:	40cb      	lsrs	r3, r1
 8000fac:	1a41      	subs	r1, r0, r1
 8000fae:	408a      	lsls	r2, r1
 8000fb0:	0011      	movs	r1, r2
 8000fb2:	1e48      	subs	r0, r1, #1
 8000fb4:	4181      	sbcs	r1, r0
 8000fb6:	430b      	orrs	r3, r1
 8000fb8:	0034      	movs	r4, r6
 8000fba:	4453      	add	r3, sl
 8000fbc:	e794      	b.n	8000ee8 <__aeabi_fsub+0x118>
 8000fbe:	22fe      	movs	r2, #254	; 0xfe
 8000fc0:	1c66      	adds	r6, r4, #1
 8000fc2:	4232      	tst	r2, r6
 8000fc4:	d164      	bne.n	8001090 <__aeabi_fsub+0x2c0>
 8000fc6:	2c00      	cmp	r4, #0
 8000fc8:	d000      	beq.n	8000fcc <__aeabi_fsub+0x1fc>
 8000fca:	e082      	b.n	80010d2 <__aeabi_fsub+0x302>
 8000fcc:	4663      	mov	r3, ip
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d100      	bne.n	8000fd4 <__aeabi_fsub+0x204>
 8000fd2:	e0ab      	b.n	800112c <__aeabi_fsub+0x35c>
 8000fd4:	4653      	mov	r3, sl
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d100      	bne.n	8000fdc <__aeabi_fsub+0x20c>
 8000fda:	e760      	b.n	8000e9e <__aeabi_fsub+0xce>
 8000fdc:	4663      	mov	r3, ip
 8000fde:	4652      	mov	r2, sl
 8000fe0:	1a9b      	subs	r3, r3, r2
 8000fe2:	015a      	lsls	r2, r3, #5
 8000fe4:	d400      	bmi.n	8000fe8 <__aeabi_fsub+0x218>
 8000fe6:	e0aa      	b.n	800113e <__aeabi_fsub+0x36e>
 8000fe8:	4663      	mov	r3, ip
 8000fea:	4652      	mov	r2, sl
 8000fec:	000d      	movs	r5, r1
 8000fee:	1ad3      	subs	r3, r2, r3
 8000ff0:	e744      	b.n	8000e7c <__aeabi_fsub+0xac>
 8000ff2:	4652      	mov	r2, sl
 8000ff4:	2a00      	cmp	r2, #0
 8000ff6:	d023      	beq.n	8001040 <__aeabi_fsub+0x270>
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	4252      	negs	r2, r2
 8000ffc:	4690      	mov	r8, r2
 8000ffe:	44c1      	add	r9, r8
 8001000:	464a      	mov	r2, r9
 8001002:	2a00      	cmp	r2, #0
 8001004:	d075      	beq.n	80010f2 <__aeabi_fsub+0x322>
 8001006:	2cff      	cmp	r4, #255	; 0xff
 8001008:	d000      	beq.n	800100c <__aeabi_fsub+0x23c>
 800100a:	e75f      	b.n	8000ecc <__aeabi_fsub+0xfc>
 800100c:	e796      	b.n	8000f3c <__aeabi_fsub+0x16c>
 800100e:	26fe      	movs	r6, #254	; 0xfe
 8001010:	3401      	adds	r4, #1
 8001012:	4226      	tst	r6, r4
 8001014:	d153      	bne.n	80010be <__aeabi_fsub+0x2ee>
 8001016:	2800      	cmp	r0, #0
 8001018:	d172      	bne.n	8001100 <__aeabi_fsub+0x330>
 800101a:	4663      	mov	r3, ip
 800101c:	2b00      	cmp	r3, #0
 800101e:	d100      	bne.n	8001022 <__aeabi_fsub+0x252>
 8001020:	e093      	b.n	800114a <__aeabi_fsub+0x37a>
 8001022:	4653      	mov	r3, sl
 8001024:	2b00      	cmp	r3, #0
 8001026:	d100      	bne.n	800102a <__aeabi_fsub+0x25a>
 8001028:	e739      	b.n	8000e9e <__aeabi_fsub+0xce>
 800102a:	4463      	add	r3, ip
 800102c:	2400      	movs	r4, #0
 800102e:	015a      	lsls	r2, r3, #5
 8001030:	d502      	bpl.n	8001038 <__aeabi_fsub+0x268>
 8001032:	4a4a      	ldr	r2, [pc, #296]	; (800115c <__aeabi_fsub+0x38c>)
 8001034:	3401      	adds	r4, #1
 8001036:	4013      	ands	r3, r2
 8001038:	075a      	lsls	r2, r3, #29
 800103a:	d000      	beq.n	800103e <__aeabi_fsub+0x26e>
 800103c:	e720      	b.n	8000e80 <__aeabi_fsub+0xb0>
 800103e:	08db      	lsrs	r3, r3, #3
 8001040:	2cff      	cmp	r4, #255	; 0xff
 8001042:	d100      	bne.n	8001046 <__aeabi_fsub+0x276>
 8001044:	e77a      	b.n	8000f3c <__aeabi_fsub+0x16c>
 8001046:	025b      	lsls	r3, r3, #9
 8001048:	0a5f      	lsrs	r7, r3, #9
 800104a:	b2e0      	uxtb	r0, r4
 800104c:	e727      	b.n	8000e9e <__aeabi_fsub+0xce>
 800104e:	20ff      	movs	r0, #255	; 0xff
 8001050:	2700      	movs	r7, #0
 8001052:	e724      	b.n	8000e9e <__aeabi_fsub+0xce>
 8001054:	4b41      	ldr	r3, [pc, #260]	; (800115c <__aeabi_fsub+0x38c>)
 8001056:	1a24      	subs	r4, r4, r0
 8001058:	4033      	ands	r3, r6
 800105a:	e70f      	b.n	8000e7c <__aeabi_fsub+0xac>
 800105c:	2eff      	cmp	r6, #255	; 0xff
 800105e:	d100      	bne.n	8001062 <__aeabi_fsub+0x292>
 8001060:	e76a      	b.n	8000f38 <__aeabi_fsub+0x168>
 8001062:	2380      	movs	r3, #128	; 0x80
 8001064:	4662      	mov	r2, ip
 8001066:	04db      	lsls	r3, r3, #19
 8001068:	431a      	orrs	r2, r3
 800106a:	4694      	mov	ip, r2
 800106c:	2301      	movs	r3, #1
 800106e:	281b      	cmp	r0, #27
 8001070:	dc09      	bgt.n	8001086 <__aeabi_fsub+0x2b6>
 8001072:	2420      	movs	r4, #32
 8001074:	4663      	mov	r3, ip
 8001076:	4662      	mov	r2, ip
 8001078:	40c3      	lsrs	r3, r0
 800107a:	1a20      	subs	r0, r4, r0
 800107c:	4082      	lsls	r2, r0
 800107e:	0010      	movs	r0, r2
 8001080:	1e44      	subs	r4, r0, #1
 8001082:	41a0      	sbcs	r0, r4
 8001084:	4303      	orrs	r3, r0
 8001086:	4652      	mov	r2, sl
 8001088:	000d      	movs	r5, r1
 800108a:	0034      	movs	r4, r6
 800108c:	1ad3      	subs	r3, r2, r3
 800108e:	e6dc      	b.n	8000e4a <__aeabi_fsub+0x7a>
 8001090:	4663      	mov	r3, ip
 8001092:	4652      	mov	r2, sl
 8001094:	1a9e      	subs	r6, r3, r2
 8001096:	0173      	lsls	r3, r6, #5
 8001098:	d417      	bmi.n	80010ca <__aeabi_fsub+0x2fa>
 800109a:	2e00      	cmp	r6, #0
 800109c:	d000      	beq.n	80010a0 <__aeabi_fsub+0x2d0>
 800109e:	e6d9      	b.n	8000e54 <__aeabi_fsub+0x84>
 80010a0:	2500      	movs	r5, #0
 80010a2:	2000      	movs	r0, #0
 80010a4:	2700      	movs	r7, #0
 80010a6:	e6fa      	b.n	8000e9e <__aeabi_fsub+0xce>
 80010a8:	4663      	mov	r3, ip
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d044      	beq.n	8001138 <__aeabi_fsub+0x368>
 80010ae:	3901      	subs	r1, #1
 80010b0:	2900      	cmp	r1, #0
 80010b2:	d04c      	beq.n	800114e <__aeabi_fsub+0x37e>
 80010b4:	2eff      	cmp	r6, #255	; 0xff
 80010b6:	d000      	beq.n	80010ba <__aeabi_fsub+0x2ea>
 80010b8:	e771      	b.n	8000f9e <__aeabi_fsub+0x1ce>
 80010ba:	4643      	mov	r3, r8
 80010bc:	e73e      	b.n	8000f3c <__aeabi_fsub+0x16c>
 80010be:	2cff      	cmp	r4, #255	; 0xff
 80010c0:	d0c5      	beq.n	800104e <__aeabi_fsub+0x27e>
 80010c2:	4652      	mov	r2, sl
 80010c4:	4462      	add	r2, ip
 80010c6:	0853      	lsrs	r3, r2, #1
 80010c8:	e7b6      	b.n	8001038 <__aeabi_fsub+0x268>
 80010ca:	4663      	mov	r3, ip
 80010cc:	000d      	movs	r5, r1
 80010ce:	1ad6      	subs	r6, r2, r3
 80010d0:	e6c0      	b.n	8000e54 <__aeabi_fsub+0x84>
 80010d2:	4662      	mov	r2, ip
 80010d4:	2a00      	cmp	r2, #0
 80010d6:	d116      	bne.n	8001106 <__aeabi_fsub+0x336>
 80010d8:	4653      	mov	r3, sl
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d000      	beq.n	80010e0 <__aeabi_fsub+0x310>
 80010de:	e72b      	b.n	8000f38 <__aeabi_fsub+0x168>
 80010e0:	2780      	movs	r7, #128	; 0x80
 80010e2:	2500      	movs	r5, #0
 80010e4:	20ff      	movs	r0, #255	; 0xff
 80010e6:	03ff      	lsls	r7, r7, #15
 80010e8:	e6d9      	b.n	8000e9e <__aeabi_fsub+0xce>
 80010ea:	000d      	movs	r5, r1
 80010ec:	4643      	mov	r3, r8
 80010ee:	0034      	movs	r4, r6
 80010f0:	e7a6      	b.n	8001040 <__aeabi_fsub+0x270>
 80010f2:	4653      	mov	r3, sl
 80010f4:	4463      	add	r3, ip
 80010f6:	e6f7      	b.n	8000ee8 <__aeabi_fsub+0x118>
 80010f8:	4663      	mov	r3, ip
 80010fa:	4652      	mov	r2, sl
 80010fc:	1a9b      	subs	r3, r3, r2
 80010fe:	e6a4      	b.n	8000e4a <__aeabi_fsub+0x7a>
 8001100:	4662      	mov	r2, ip
 8001102:	2a00      	cmp	r2, #0
 8001104:	d0d9      	beq.n	80010ba <__aeabi_fsub+0x2ea>
 8001106:	4652      	mov	r2, sl
 8001108:	2a00      	cmp	r2, #0
 800110a:	d100      	bne.n	800110e <__aeabi_fsub+0x33e>
 800110c:	e716      	b.n	8000f3c <__aeabi_fsub+0x16c>
 800110e:	2280      	movs	r2, #128	; 0x80
 8001110:	03d2      	lsls	r2, r2, #15
 8001112:	4213      	tst	r3, r2
 8001114:	d100      	bne.n	8001118 <__aeabi_fsub+0x348>
 8001116:	e711      	b.n	8000f3c <__aeabi_fsub+0x16c>
 8001118:	4640      	mov	r0, r8
 800111a:	4210      	tst	r0, r2
 800111c:	d000      	beq.n	8001120 <__aeabi_fsub+0x350>
 800111e:	e70d      	b.n	8000f3c <__aeabi_fsub+0x16c>
 8001120:	e70a      	b.n	8000f38 <__aeabi_fsub+0x168>
 8001122:	4652      	mov	r2, sl
 8001124:	000d      	movs	r5, r1
 8001126:	0034      	movs	r4, r6
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	e68e      	b.n	8000e4a <__aeabi_fsub+0x7a>
 800112c:	4653      	mov	r3, sl
 800112e:	2b00      	cmp	r3, #0
 8001130:	d008      	beq.n	8001144 <__aeabi_fsub+0x374>
 8001132:	000d      	movs	r5, r1
 8001134:	4647      	mov	r7, r8
 8001136:	e6b2      	b.n	8000e9e <__aeabi_fsub+0xce>
 8001138:	4643      	mov	r3, r8
 800113a:	0034      	movs	r4, r6
 800113c:	e780      	b.n	8001040 <__aeabi_fsub+0x270>
 800113e:	2b00      	cmp	r3, #0
 8001140:	d000      	beq.n	8001144 <__aeabi_fsub+0x374>
 8001142:	e779      	b.n	8001038 <__aeabi_fsub+0x268>
 8001144:	2500      	movs	r5, #0
 8001146:	2700      	movs	r7, #0
 8001148:	e6a9      	b.n	8000e9e <__aeabi_fsub+0xce>
 800114a:	4647      	mov	r7, r8
 800114c:	e6a7      	b.n	8000e9e <__aeabi_fsub+0xce>
 800114e:	4653      	mov	r3, sl
 8001150:	0034      	movs	r4, r6
 8001152:	4463      	add	r3, ip
 8001154:	e6c8      	b.n	8000ee8 <__aeabi_fsub+0x118>
 8001156:	46c0      	nop			; (mov r8, r8)
 8001158:	7dffffff 	.word	0x7dffffff
 800115c:	fbffffff 	.word	0xfbffffff

08001160 <__aeabi_f2iz>:
 8001160:	0241      	lsls	r1, r0, #9
 8001162:	0042      	lsls	r2, r0, #1
 8001164:	0fc3      	lsrs	r3, r0, #31
 8001166:	0a49      	lsrs	r1, r1, #9
 8001168:	2000      	movs	r0, #0
 800116a:	0e12      	lsrs	r2, r2, #24
 800116c:	2a7e      	cmp	r2, #126	; 0x7e
 800116e:	d903      	bls.n	8001178 <__aeabi_f2iz+0x18>
 8001170:	2a9d      	cmp	r2, #157	; 0x9d
 8001172:	d902      	bls.n	800117a <__aeabi_f2iz+0x1a>
 8001174:	4a09      	ldr	r2, [pc, #36]	; (800119c <__aeabi_f2iz+0x3c>)
 8001176:	1898      	adds	r0, r3, r2
 8001178:	4770      	bx	lr
 800117a:	2080      	movs	r0, #128	; 0x80
 800117c:	0400      	lsls	r0, r0, #16
 800117e:	4301      	orrs	r1, r0
 8001180:	2a95      	cmp	r2, #149	; 0x95
 8001182:	dc07      	bgt.n	8001194 <__aeabi_f2iz+0x34>
 8001184:	2096      	movs	r0, #150	; 0x96
 8001186:	1a82      	subs	r2, r0, r2
 8001188:	40d1      	lsrs	r1, r2
 800118a:	4248      	negs	r0, r1
 800118c:	2b00      	cmp	r3, #0
 800118e:	d1f3      	bne.n	8001178 <__aeabi_f2iz+0x18>
 8001190:	0008      	movs	r0, r1
 8001192:	e7f1      	b.n	8001178 <__aeabi_f2iz+0x18>
 8001194:	3a96      	subs	r2, #150	; 0x96
 8001196:	4091      	lsls	r1, r2
 8001198:	e7f7      	b.n	800118a <__aeabi_f2iz+0x2a>
 800119a:	46c0      	nop			; (mov r8, r8)
 800119c:	7fffffff 	.word	0x7fffffff

080011a0 <__aeabi_i2f>:
 80011a0:	b570      	push	{r4, r5, r6, lr}
 80011a2:	2800      	cmp	r0, #0
 80011a4:	d013      	beq.n	80011ce <__aeabi_i2f+0x2e>
 80011a6:	17c3      	asrs	r3, r0, #31
 80011a8:	18c5      	adds	r5, r0, r3
 80011aa:	405d      	eors	r5, r3
 80011ac:	0fc4      	lsrs	r4, r0, #31
 80011ae:	0028      	movs	r0, r5
 80011b0:	f001 fe3c 	bl	8002e2c <__clzsi2>
 80011b4:	239e      	movs	r3, #158	; 0x9e
 80011b6:	0001      	movs	r1, r0
 80011b8:	1a1b      	subs	r3, r3, r0
 80011ba:	2b96      	cmp	r3, #150	; 0x96
 80011bc:	dc0f      	bgt.n	80011de <__aeabi_i2f+0x3e>
 80011be:	2808      	cmp	r0, #8
 80011c0:	dd01      	ble.n	80011c6 <__aeabi_i2f+0x26>
 80011c2:	3908      	subs	r1, #8
 80011c4:	408d      	lsls	r5, r1
 80011c6:	026d      	lsls	r5, r5, #9
 80011c8:	0a6d      	lsrs	r5, r5, #9
 80011ca:	b2d8      	uxtb	r0, r3
 80011cc:	e002      	b.n	80011d4 <__aeabi_i2f+0x34>
 80011ce:	2400      	movs	r4, #0
 80011d0:	2000      	movs	r0, #0
 80011d2:	2500      	movs	r5, #0
 80011d4:	05c0      	lsls	r0, r0, #23
 80011d6:	4328      	orrs	r0, r5
 80011d8:	07e4      	lsls	r4, r4, #31
 80011da:	4320      	orrs	r0, r4
 80011dc:	bd70      	pop	{r4, r5, r6, pc}
 80011de:	2b99      	cmp	r3, #153	; 0x99
 80011e0:	dd0b      	ble.n	80011fa <__aeabi_i2f+0x5a>
 80011e2:	2205      	movs	r2, #5
 80011e4:	002e      	movs	r6, r5
 80011e6:	1a12      	subs	r2, r2, r0
 80011e8:	40d6      	lsrs	r6, r2
 80011ea:	0002      	movs	r2, r0
 80011ec:	321b      	adds	r2, #27
 80011ee:	4095      	lsls	r5, r2
 80011f0:	0028      	movs	r0, r5
 80011f2:	1e45      	subs	r5, r0, #1
 80011f4:	41a8      	sbcs	r0, r5
 80011f6:	0035      	movs	r5, r6
 80011f8:	4305      	orrs	r5, r0
 80011fa:	2905      	cmp	r1, #5
 80011fc:	dd01      	ble.n	8001202 <__aeabi_i2f+0x62>
 80011fe:	1f4a      	subs	r2, r1, #5
 8001200:	4095      	lsls	r5, r2
 8001202:	002a      	movs	r2, r5
 8001204:	4e08      	ldr	r6, [pc, #32]	; (8001228 <__aeabi_i2f+0x88>)
 8001206:	4032      	ands	r2, r6
 8001208:	0768      	lsls	r0, r5, #29
 800120a:	d009      	beq.n	8001220 <__aeabi_i2f+0x80>
 800120c:	200f      	movs	r0, #15
 800120e:	4028      	ands	r0, r5
 8001210:	2804      	cmp	r0, #4
 8001212:	d005      	beq.n	8001220 <__aeabi_i2f+0x80>
 8001214:	3204      	adds	r2, #4
 8001216:	0150      	lsls	r0, r2, #5
 8001218:	d502      	bpl.n	8001220 <__aeabi_i2f+0x80>
 800121a:	239f      	movs	r3, #159	; 0x9f
 800121c:	4032      	ands	r2, r6
 800121e:	1a5b      	subs	r3, r3, r1
 8001220:	0192      	lsls	r2, r2, #6
 8001222:	0a55      	lsrs	r5, r2, #9
 8001224:	b2d8      	uxtb	r0, r3
 8001226:	e7d5      	b.n	80011d4 <__aeabi_i2f+0x34>
 8001228:	fbffffff 	.word	0xfbffffff

0800122c <__aeabi_ui2f>:
 800122c:	b570      	push	{r4, r5, r6, lr}
 800122e:	1e05      	subs	r5, r0, #0
 8001230:	d00e      	beq.n	8001250 <__aeabi_ui2f+0x24>
 8001232:	f001 fdfb 	bl	8002e2c <__clzsi2>
 8001236:	239e      	movs	r3, #158	; 0x9e
 8001238:	0004      	movs	r4, r0
 800123a:	1a1b      	subs	r3, r3, r0
 800123c:	2b96      	cmp	r3, #150	; 0x96
 800123e:	dc0c      	bgt.n	800125a <__aeabi_ui2f+0x2e>
 8001240:	2808      	cmp	r0, #8
 8001242:	dd01      	ble.n	8001248 <__aeabi_ui2f+0x1c>
 8001244:	3c08      	subs	r4, #8
 8001246:	40a5      	lsls	r5, r4
 8001248:	026d      	lsls	r5, r5, #9
 800124a:	0a6d      	lsrs	r5, r5, #9
 800124c:	b2d8      	uxtb	r0, r3
 800124e:	e001      	b.n	8001254 <__aeabi_ui2f+0x28>
 8001250:	2000      	movs	r0, #0
 8001252:	2500      	movs	r5, #0
 8001254:	05c0      	lsls	r0, r0, #23
 8001256:	4328      	orrs	r0, r5
 8001258:	bd70      	pop	{r4, r5, r6, pc}
 800125a:	2b99      	cmp	r3, #153	; 0x99
 800125c:	dd09      	ble.n	8001272 <__aeabi_ui2f+0x46>
 800125e:	0002      	movs	r2, r0
 8001260:	0029      	movs	r1, r5
 8001262:	321b      	adds	r2, #27
 8001264:	4091      	lsls	r1, r2
 8001266:	1e4a      	subs	r2, r1, #1
 8001268:	4191      	sbcs	r1, r2
 800126a:	2205      	movs	r2, #5
 800126c:	1a12      	subs	r2, r2, r0
 800126e:	40d5      	lsrs	r5, r2
 8001270:	430d      	orrs	r5, r1
 8001272:	2c05      	cmp	r4, #5
 8001274:	dd01      	ble.n	800127a <__aeabi_ui2f+0x4e>
 8001276:	1f62      	subs	r2, r4, #5
 8001278:	4095      	lsls	r5, r2
 800127a:	0029      	movs	r1, r5
 800127c:	4e08      	ldr	r6, [pc, #32]	; (80012a0 <__aeabi_ui2f+0x74>)
 800127e:	4031      	ands	r1, r6
 8001280:	076a      	lsls	r2, r5, #29
 8001282:	d009      	beq.n	8001298 <__aeabi_ui2f+0x6c>
 8001284:	200f      	movs	r0, #15
 8001286:	4028      	ands	r0, r5
 8001288:	2804      	cmp	r0, #4
 800128a:	d005      	beq.n	8001298 <__aeabi_ui2f+0x6c>
 800128c:	3104      	adds	r1, #4
 800128e:	014a      	lsls	r2, r1, #5
 8001290:	d502      	bpl.n	8001298 <__aeabi_ui2f+0x6c>
 8001292:	239f      	movs	r3, #159	; 0x9f
 8001294:	4031      	ands	r1, r6
 8001296:	1b1b      	subs	r3, r3, r4
 8001298:	0189      	lsls	r1, r1, #6
 800129a:	0a4d      	lsrs	r5, r1, #9
 800129c:	b2d8      	uxtb	r0, r3
 800129e:	e7d9      	b.n	8001254 <__aeabi_ui2f+0x28>
 80012a0:	fbffffff 	.word	0xfbffffff

080012a4 <__aeabi_dadd>:
 80012a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012a6:	464f      	mov	r7, r9
 80012a8:	46d6      	mov	lr, sl
 80012aa:	4646      	mov	r6, r8
 80012ac:	000d      	movs	r5, r1
 80012ae:	0001      	movs	r1, r0
 80012b0:	0018      	movs	r0, r3
 80012b2:	b5c0      	push	{r6, r7, lr}
 80012b4:	0017      	movs	r7, r2
 80012b6:	032b      	lsls	r3, r5, #12
 80012b8:	0a5a      	lsrs	r2, r3, #9
 80012ba:	0f4b      	lsrs	r3, r1, #29
 80012bc:	4313      	orrs	r3, r2
 80012be:	00ca      	lsls	r2, r1, #3
 80012c0:	4691      	mov	r9, r2
 80012c2:	0302      	lsls	r2, r0, #12
 80012c4:	006e      	lsls	r6, r5, #1
 80012c6:	0041      	lsls	r1, r0, #1
 80012c8:	0a52      	lsrs	r2, r2, #9
 80012ca:	0fec      	lsrs	r4, r5, #31
 80012cc:	0f7d      	lsrs	r5, r7, #29
 80012ce:	4315      	orrs	r5, r2
 80012d0:	0d76      	lsrs	r6, r6, #21
 80012d2:	0d49      	lsrs	r1, r1, #21
 80012d4:	0fc0      	lsrs	r0, r0, #31
 80012d6:	4682      	mov	sl, r0
 80012d8:	46ac      	mov	ip, r5
 80012da:	00ff      	lsls	r7, r7, #3
 80012dc:	1a72      	subs	r2, r6, r1
 80012de:	4284      	cmp	r4, r0
 80012e0:	d100      	bne.n	80012e4 <__aeabi_dadd+0x40>
 80012e2:	e098      	b.n	8001416 <__aeabi_dadd+0x172>
 80012e4:	2a00      	cmp	r2, #0
 80012e6:	dc00      	bgt.n	80012ea <__aeabi_dadd+0x46>
 80012e8:	e081      	b.n	80013ee <__aeabi_dadd+0x14a>
 80012ea:	2900      	cmp	r1, #0
 80012ec:	d100      	bne.n	80012f0 <__aeabi_dadd+0x4c>
 80012ee:	e0b6      	b.n	800145e <__aeabi_dadd+0x1ba>
 80012f0:	49c9      	ldr	r1, [pc, #804]	; (8001618 <__aeabi_dadd+0x374>)
 80012f2:	428e      	cmp	r6, r1
 80012f4:	d100      	bne.n	80012f8 <__aeabi_dadd+0x54>
 80012f6:	e172      	b.n	80015de <__aeabi_dadd+0x33a>
 80012f8:	2180      	movs	r1, #128	; 0x80
 80012fa:	0028      	movs	r0, r5
 80012fc:	0409      	lsls	r1, r1, #16
 80012fe:	4308      	orrs	r0, r1
 8001300:	4684      	mov	ip, r0
 8001302:	2a38      	cmp	r2, #56	; 0x38
 8001304:	dd00      	ble.n	8001308 <__aeabi_dadd+0x64>
 8001306:	e15e      	b.n	80015c6 <__aeabi_dadd+0x322>
 8001308:	2a1f      	cmp	r2, #31
 800130a:	dd00      	ble.n	800130e <__aeabi_dadd+0x6a>
 800130c:	e1ee      	b.n	80016ec <__aeabi_dadd+0x448>
 800130e:	2020      	movs	r0, #32
 8001310:	0039      	movs	r1, r7
 8001312:	4665      	mov	r5, ip
 8001314:	1a80      	subs	r0, r0, r2
 8001316:	4087      	lsls	r7, r0
 8001318:	40d1      	lsrs	r1, r2
 800131a:	4085      	lsls	r5, r0
 800131c:	430d      	orrs	r5, r1
 800131e:	0039      	movs	r1, r7
 8001320:	1e4f      	subs	r7, r1, #1
 8001322:	41b9      	sbcs	r1, r7
 8001324:	4667      	mov	r7, ip
 8001326:	40d7      	lsrs	r7, r2
 8001328:	4329      	orrs	r1, r5
 800132a:	1bdb      	subs	r3, r3, r7
 800132c:	464a      	mov	r2, r9
 800132e:	1a55      	subs	r5, r2, r1
 8001330:	45a9      	cmp	r9, r5
 8001332:	4189      	sbcs	r1, r1
 8001334:	4249      	negs	r1, r1
 8001336:	1a5b      	subs	r3, r3, r1
 8001338:	4698      	mov	r8, r3
 800133a:	4643      	mov	r3, r8
 800133c:	021b      	lsls	r3, r3, #8
 800133e:	d400      	bmi.n	8001342 <__aeabi_dadd+0x9e>
 8001340:	e0cc      	b.n	80014dc <__aeabi_dadd+0x238>
 8001342:	4643      	mov	r3, r8
 8001344:	025b      	lsls	r3, r3, #9
 8001346:	0a5b      	lsrs	r3, r3, #9
 8001348:	4698      	mov	r8, r3
 800134a:	4643      	mov	r3, r8
 800134c:	2b00      	cmp	r3, #0
 800134e:	d100      	bne.n	8001352 <__aeabi_dadd+0xae>
 8001350:	e12c      	b.n	80015ac <__aeabi_dadd+0x308>
 8001352:	4640      	mov	r0, r8
 8001354:	f001 fd6a 	bl	8002e2c <__clzsi2>
 8001358:	0001      	movs	r1, r0
 800135a:	3908      	subs	r1, #8
 800135c:	2220      	movs	r2, #32
 800135e:	0028      	movs	r0, r5
 8001360:	4643      	mov	r3, r8
 8001362:	1a52      	subs	r2, r2, r1
 8001364:	408b      	lsls	r3, r1
 8001366:	40d0      	lsrs	r0, r2
 8001368:	408d      	lsls	r5, r1
 800136a:	4303      	orrs	r3, r0
 800136c:	428e      	cmp	r6, r1
 800136e:	dd00      	ble.n	8001372 <__aeabi_dadd+0xce>
 8001370:	e117      	b.n	80015a2 <__aeabi_dadd+0x2fe>
 8001372:	1b8e      	subs	r6, r1, r6
 8001374:	1c72      	adds	r2, r6, #1
 8001376:	2a1f      	cmp	r2, #31
 8001378:	dd00      	ble.n	800137c <__aeabi_dadd+0xd8>
 800137a:	e1a7      	b.n	80016cc <__aeabi_dadd+0x428>
 800137c:	2120      	movs	r1, #32
 800137e:	0018      	movs	r0, r3
 8001380:	002e      	movs	r6, r5
 8001382:	1a89      	subs	r1, r1, r2
 8001384:	408d      	lsls	r5, r1
 8001386:	4088      	lsls	r0, r1
 8001388:	40d6      	lsrs	r6, r2
 800138a:	40d3      	lsrs	r3, r2
 800138c:	1e69      	subs	r1, r5, #1
 800138e:	418d      	sbcs	r5, r1
 8001390:	4330      	orrs	r0, r6
 8001392:	4698      	mov	r8, r3
 8001394:	2600      	movs	r6, #0
 8001396:	4305      	orrs	r5, r0
 8001398:	076b      	lsls	r3, r5, #29
 800139a:	d009      	beq.n	80013b0 <__aeabi_dadd+0x10c>
 800139c:	230f      	movs	r3, #15
 800139e:	402b      	ands	r3, r5
 80013a0:	2b04      	cmp	r3, #4
 80013a2:	d005      	beq.n	80013b0 <__aeabi_dadd+0x10c>
 80013a4:	1d2b      	adds	r3, r5, #4
 80013a6:	42ab      	cmp	r3, r5
 80013a8:	41ad      	sbcs	r5, r5
 80013aa:	426d      	negs	r5, r5
 80013ac:	44a8      	add	r8, r5
 80013ae:	001d      	movs	r5, r3
 80013b0:	4643      	mov	r3, r8
 80013b2:	021b      	lsls	r3, r3, #8
 80013b4:	d400      	bmi.n	80013b8 <__aeabi_dadd+0x114>
 80013b6:	e094      	b.n	80014e2 <__aeabi_dadd+0x23e>
 80013b8:	4b97      	ldr	r3, [pc, #604]	; (8001618 <__aeabi_dadd+0x374>)
 80013ba:	1c72      	adds	r2, r6, #1
 80013bc:	429a      	cmp	r2, r3
 80013be:	d100      	bne.n	80013c2 <__aeabi_dadd+0x11e>
 80013c0:	e09d      	b.n	80014fe <__aeabi_dadd+0x25a>
 80013c2:	4641      	mov	r1, r8
 80013c4:	4b95      	ldr	r3, [pc, #596]	; (800161c <__aeabi_dadd+0x378>)
 80013c6:	08ed      	lsrs	r5, r5, #3
 80013c8:	4019      	ands	r1, r3
 80013ca:	000b      	movs	r3, r1
 80013cc:	0552      	lsls	r2, r2, #21
 80013ce:	0749      	lsls	r1, r1, #29
 80013d0:	025b      	lsls	r3, r3, #9
 80013d2:	4329      	orrs	r1, r5
 80013d4:	0b1b      	lsrs	r3, r3, #12
 80013d6:	0d52      	lsrs	r2, r2, #21
 80013d8:	0512      	lsls	r2, r2, #20
 80013da:	4313      	orrs	r3, r2
 80013dc:	07e4      	lsls	r4, r4, #31
 80013de:	4323      	orrs	r3, r4
 80013e0:	0008      	movs	r0, r1
 80013e2:	0019      	movs	r1, r3
 80013e4:	bce0      	pop	{r5, r6, r7}
 80013e6:	46ba      	mov	sl, r7
 80013e8:	46b1      	mov	r9, r6
 80013ea:	46a8      	mov	r8, r5
 80013ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013ee:	2a00      	cmp	r2, #0
 80013f0:	d043      	beq.n	800147a <__aeabi_dadd+0x1d6>
 80013f2:	1b8a      	subs	r2, r1, r6
 80013f4:	2e00      	cmp	r6, #0
 80013f6:	d000      	beq.n	80013fa <__aeabi_dadd+0x156>
 80013f8:	e12a      	b.n	8001650 <__aeabi_dadd+0x3ac>
 80013fa:	464c      	mov	r4, r9
 80013fc:	431c      	orrs	r4, r3
 80013fe:	d100      	bne.n	8001402 <__aeabi_dadd+0x15e>
 8001400:	e1d1      	b.n	80017a6 <__aeabi_dadd+0x502>
 8001402:	1e54      	subs	r4, r2, #1
 8001404:	2a01      	cmp	r2, #1
 8001406:	d100      	bne.n	800140a <__aeabi_dadd+0x166>
 8001408:	e21f      	b.n	800184a <__aeabi_dadd+0x5a6>
 800140a:	4d83      	ldr	r5, [pc, #524]	; (8001618 <__aeabi_dadd+0x374>)
 800140c:	42aa      	cmp	r2, r5
 800140e:	d100      	bne.n	8001412 <__aeabi_dadd+0x16e>
 8001410:	e272      	b.n	80018f8 <__aeabi_dadd+0x654>
 8001412:	0022      	movs	r2, r4
 8001414:	e123      	b.n	800165e <__aeabi_dadd+0x3ba>
 8001416:	2a00      	cmp	r2, #0
 8001418:	dc00      	bgt.n	800141c <__aeabi_dadd+0x178>
 800141a:	e098      	b.n	800154e <__aeabi_dadd+0x2aa>
 800141c:	2900      	cmp	r1, #0
 800141e:	d042      	beq.n	80014a6 <__aeabi_dadd+0x202>
 8001420:	497d      	ldr	r1, [pc, #500]	; (8001618 <__aeabi_dadd+0x374>)
 8001422:	428e      	cmp	r6, r1
 8001424:	d100      	bne.n	8001428 <__aeabi_dadd+0x184>
 8001426:	e0da      	b.n	80015de <__aeabi_dadd+0x33a>
 8001428:	2180      	movs	r1, #128	; 0x80
 800142a:	0028      	movs	r0, r5
 800142c:	0409      	lsls	r1, r1, #16
 800142e:	4308      	orrs	r0, r1
 8001430:	4684      	mov	ip, r0
 8001432:	2a38      	cmp	r2, #56	; 0x38
 8001434:	dd00      	ble.n	8001438 <__aeabi_dadd+0x194>
 8001436:	e129      	b.n	800168c <__aeabi_dadd+0x3e8>
 8001438:	2a1f      	cmp	r2, #31
 800143a:	dc00      	bgt.n	800143e <__aeabi_dadd+0x19a>
 800143c:	e187      	b.n	800174e <__aeabi_dadd+0x4aa>
 800143e:	0011      	movs	r1, r2
 8001440:	4665      	mov	r5, ip
 8001442:	3920      	subs	r1, #32
 8001444:	40cd      	lsrs	r5, r1
 8001446:	2a20      	cmp	r2, #32
 8001448:	d004      	beq.n	8001454 <__aeabi_dadd+0x1b0>
 800144a:	2040      	movs	r0, #64	; 0x40
 800144c:	4661      	mov	r1, ip
 800144e:	1a82      	subs	r2, r0, r2
 8001450:	4091      	lsls	r1, r2
 8001452:	430f      	orrs	r7, r1
 8001454:	0039      	movs	r1, r7
 8001456:	1e4f      	subs	r7, r1, #1
 8001458:	41b9      	sbcs	r1, r7
 800145a:	430d      	orrs	r5, r1
 800145c:	e11b      	b.n	8001696 <__aeabi_dadd+0x3f2>
 800145e:	0029      	movs	r1, r5
 8001460:	4339      	orrs	r1, r7
 8001462:	d100      	bne.n	8001466 <__aeabi_dadd+0x1c2>
 8001464:	e0b5      	b.n	80015d2 <__aeabi_dadd+0x32e>
 8001466:	1e51      	subs	r1, r2, #1
 8001468:	2a01      	cmp	r2, #1
 800146a:	d100      	bne.n	800146e <__aeabi_dadd+0x1ca>
 800146c:	e1ab      	b.n	80017c6 <__aeabi_dadd+0x522>
 800146e:	486a      	ldr	r0, [pc, #424]	; (8001618 <__aeabi_dadd+0x374>)
 8001470:	4282      	cmp	r2, r0
 8001472:	d100      	bne.n	8001476 <__aeabi_dadd+0x1d2>
 8001474:	e1b2      	b.n	80017dc <__aeabi_dadd+0x538>
 8001476:	000a      	movs	r2, r1
 8001478:	e743      	b.n	8001302 <__aeabi_dadd+0x5e>
 800147a:	4969      	ldr	r1, [pc, #420]	; (8001620 <__aeabi_dadd+0x37c>)
 800147c:	1c75      	adds	r5, r6, #1
 800147e:	420d      	tst	r5, r1
 8001480:	d000      	beq.n	8001484 <__aeabi_dadd+0x1e0>
 8001482:	e0cf      	b.n	8001624 <__aeabi_dadd+0x380>
 8001484:	2e00      	cmp	r6, #0
 8001486:	d000      	beq.n	800148a <__aeabi_dadd+0x1e6>
 8001488:	e193      	b.n	80017b2 <__aeabi_dadd+0x50e>
 800148a:	4649      	mov	r1, r9
 800148c:	4319      	orrs	r1, r3
 800148e:	d100      	bne.n	8001492 <__aeabi_dadd+0x1ee>
 8001490:	e1d1      	b.n	8001836 <__aeabi_dadd+0x592>
 8001492:	4661      	mov	r1, ip
 8001494:	4339      	orrs	r1, r7
 8001496:	d000      	beq.n	800149a <__aeabi_dadd+0x1f6>
 8001498:	e1e3      	b.n	8001862 <__aeabi_dadd+0x5be>
 800149a:	4649      	mov	r1, r9
 800149c:	0758      	lsls	r0, r3, #29
 800149e:	08c9      	lsrs	r1, r1, #3
 80014a0:	4301      	orrs	r1, r0
 80014a2:	08db      	lsrs	r3, r3, #3
 80014a4:	e026      	b.n	80014f4 <__aeabi_dadd+0x250>
 80014a6:	0029      	movs	r1, r5
 80014a8:	4339      	orrs	r1, r7
 80014aa:	d100      	bne.n	80014ae <__aeabi_dadd+0x20a>
 80014ac:	e091      	b.n	80015d2 <__aeabi_dadd+0x32e>
 80014ae:	1e51      	subs	r1, r2, #1
 80014b0:	2a01      	cmp	r2, #1
 80014b2:	d005      	beq.n	80014c0 <__aeabi_dadd+0x21c>
 80014b4:	4858      	ldr	r0, [pc, #352]	; (8001618 <__aeabi_dadd+0x374>)
 80014b6:	4282      	cmp	r2, r0
 80014b8:	d100      	bne.n	80014bc <__aeabi_dadd+0x218>
 80014ba:	e18f      	b.n	80017dc <__aeabi_dadd+0x538>
 80014bc:	000a      	movs	r2, r1
 80014be:	e7b8      	b.n	8001432 <__aeabi_dadd+0x18e>
 80014c0:	003d      	movs	r5, r7
 80014c2:	444d      	add	r5, r9
 80014c4:	454d      	cmp	r5, r9
 80014c6:	4189      	sbcs	r1, r1
 80014c8:	4463      	add	r3, ip
 80014ca:	4698      	mov	r8, r3
 80014cc:	4249      	negs	r1, r1
 80014ce:	4488      	add	r8, r1
 80014d0:	4643      	mov	r3, r8
 80014d2:	2602      	movs	r6, #2
 80014d4:	021b      	lsls	r3, r3, #8
 80014d6:	d500      	bpl.n	80014da <__aeabi_dadd+0x236>
 80014d8:	e0eb      	b.n	80016b2 <__aeabi_dadd+0x40e>
 80014da:	3e01      	subs	r6, #1
 80014dc:	076b      	lsls	r3, r5, #29
 80014de:	d000      	beq.n	80014e2 <__aeabi_dadd+0x23e>
 80014e0:	e75c      	b.n	800139c <__aeabi_dadd+0xf8>
 80014e2:	4643      	mov	r3, r8
 80014e4:	08e9      	lsrs	r1, r5, #3
 80014e6:	075a      	lsls	r2, r3, #29
 80014e8:	4311      	orrs	r1, r2
 80014ea:	0032      	movs	r2, r6
 80014ec:	08db      	lsrs	r3, r3, #3
 80014ee:	484a      	ldr	r0, [pc, #296]	; (8001618 <__aeabi_dadd+0x374>)
 80014f0:	4282      	cmp	r2, r0
 80014f2:	d021      	beq.n	8001538 <__aeabi_dadd+0x294>
 80014f4:	031b      	lsls	r3, r3, #12
 80014f6:	0552      	lsls	r2, r2, #21
 80014f8:	0b1b      	lsrs	r3, r3, #12
 80014fa:	0d52      	lsrs	r2, r2, #21
 80014fc:	e76c      	b.n	80013d8 <__aeabi_dadd+0x134>
 80014fe:	2300      	movs	r3, #0
 8001500:	2100      	movs	r1, #0
 8001502:	e769      	b.n	80013d8 <__aeabi_dadd+0x134>
 8001504:	002a      	movs	r2, r5
 8001506:	433a      	orrs	r2, r7
 8001508:	d069      	beq.n	80015de <__aeabi_dadd+0x33a>
 800150a:	464a      	mov	r2, r9
 800150c:	0758      	lsls	r0, r3, #29
 800150e:	08d1      	lsrs	r1, r2, #3
 8001510:	08da      	lsrs	r2, r3, #3
 8001512:	2380      	movs	r3, #128	; 0x80
 8001514:	031b      	lsls	r3, r3, #12
 8001516:	4308      	orrs	r0, r1
 8001518:	421a      	tst	r2, r3
 800151a:	d007      	beq.n	800152c <__aeabi_dadd+0x288>
 800151c:	0029      	movs	r1, r5
 800151e:	08ed      	lsrs	r5, r5, #3
 8001520:	421d      	tst	r5, r3
 8001522:	d103      	bne.n	800152c <__aeabi_dadd+0x288>
 8001524:	002a      	movs	r2, r5
 8001526:	08ff      	lsrs	r7, r7, #3
 8001528:	0748      	lsls	r0, r1, #29
 800152a:	4338      	orrs	r0, r7
 800152c:	0f43      	lsrs	r3, r0, #29
 800152e:	00c1      	lsls	r1, r0, #3
 8001530:	075b      	lsls	r3, r3, #29
 8001532:	08c9      	lsrs	r1, r1, #3
 8001534:	4319      	orrs	r1, r3
 8001536:	0013      	movs	r3, r2
 8001538:	000a      	movs	r2, r1
 800153a:	431a      	orrs	r2, r3
 800153c:	d100      	bne.n	8001540 <__aeabi_dadd+0x29c>
 800153e:	e213      	b.n	8001968 <__aeabi_dadd+0x6c4>
 8001540:	2280      	movs	r2, #128	; 0x80
 8001542:	0312      	lsls	r2, r2, #12
 8001544:	4313      	orrs	r3, r2
 8001546:	031b      	lsls	r3, r3, #12
 8001548:	4a33      	ldr	r2, [pc, #204]	; (8001618 <__aeabi_dadd+0x374>)
 800154a:	0b1b      	lsrs	r3, r3, #12
 800154c:	e744      	b.n	80013d8 <__aeabi_dadd+0x134>
 800154e:	2a00      	cmp	r2, #0
 8001550:	d04b      	beq.n	80015ea <__aeabi_dadd+0x346>
 8001552:	1b8a      	subs	r2, r1, r6
 8001554:	2e00      	cmp	r6, #0
 8001556:	d100      	bne.n	800155a <__aeabi_dadd+0x2b6>
 8001558:	e0e7      	b.n	800172a <__aeabi_dadd+0x486>
 800155a:	482f      	ldr	r0, [pc, #188]	; (8001618 <__aeabi_dadd+0x374>)
 800155c:	4281      	cmp	r1, r0
 800155e:	d100      	bne.n	8001562 <__aeabi_dadd+0x2be>
 8001560:	e195      	b.n	800188e <__aeabi_dadd+0x5ea>
 8001562:	2080      	movs	r0, #128	; 0x80
 8001564:	0400      	lsls	r0, r0, #16
 8001566:	4303      	orrs	r3, r0
 8001568:	2a38      	cmp	r2, #56	; 0x38
 800156a:	dd00      	ble.n	800156e <__aeabi_dadd+0x2ca>
 800156c:	e143      	b.n	80017f6 <__aeabi_dadd+0x552>
 800156e:	2a1f      	cmp	r2, #31
 8001570:	dd00      	ble.n	8001574 <__aeabi_dadd+0x2d0>
 8001572:	e1db      	b.n	800192c <__aeabi_dadd+0x688>
 8001574:	2020      	movs	r0, #32
 8001576:	001d      	movs	r5, r3
 8001578:	464e      	mov	r6, r9
 800157a:	1a80      	subs	r0, r0, r2
 800157c:	4085      	lsls	r5, r0
 800157e:	40d6      	lsrs	r6, r2
 8001580:	4335      	orrs	r5, r6
 8001582:	464e      	mov	r6, r9
 8001584:	4086      	lsls	r6, r0
 8001586:	0030      	movs	r0, r6
 8001588:	40d3      	lsrs	r3, r2
 800158a:	1e46      	subs	r6, r0, #1
 800158c:	41b0      	sbcs	r0, r6
 800158e:	449c      	add	ip, r3
 8001590:	4305      	orrs	r5, r0
 8001592:	19ed      	adds	r5, r5, r7
 8001594:	42bd      	cmp	r5, r7
 8001596:	419b      	sbcs	r3, r3
 8001598:	425b      	negs	r3, r3
 800159a:	4463      	add	r3, ip
 800159c:	4698      	mov	r8, r3
 800159e:	000e      	movs	r6, r1
 80015a0:	e07f      	b.n	80016a2 <__aeabi_dadd+0x3fe>
 80015a2:	4a1e      	ldr	r2, [pc, #120]	; (800161c <__aeabi_dadd+0x378>)
 80015a4:	1a76      	subs	r6, r6, r1
 80015a6:	4013      	ands	r3, r2
 80015a8:	4698      	mov	r8, r3
 80015aa:	e6f5      	b.n	8001398 <__aeabi_dadd+0xf4>
 80015ac:	0028      	movs	r0, r5
 80015ae:	f001 fc3d 	bl	8002e2c <__clzsi2>
 80015b2:	0001      	movs	r1, r0
 80015b4:	3118      	adds	r1, #24
 80015b6:	291f      	cmp	r1, #31
 80015b8:	dc00      	bgt.n	80015bc <__aeabi_dadd+0x318>
 80015ba:	e6cf      	b.n	800135c <__aeabi_dadd+0xb8>
 80015bc:	002b      	movs	r3, r5
 80015be:	3808      	subs	r0, #8
 80015c0:	4083      	lsls	r3, r0
 80015c2:	2500      	movs	r5, #0
 80015c4:	e6d2      	b.n	800136c <__aeabi_dadd+0xc8>
 80015c6:	4662      	mov	r2, ip
 80015c8:	433a      	orrs	r2, r7
 80015ca:	0011      	movs	r1, r2
 80015cc:	1e4f      	subs	r7, r1, #1
 80015ce:	41b9      	sbcs	r1, r7
 80015d0:	e6ac      	b.n	800132c <__aeabi_dadd+0x88>
 80015d2:	4649      	mov	r1, r9
 80015d4:	0758      	lsls	r0, r3, #29
 80015d6:	08c9      	lsrs	r1, r1, #3
 80015d8:	4301      	orrs	r1, r0
 80015da:	08db      	lsrs	r3, r3, #3
 80015dc:	e787      	b.n	80014ee <__aeabi_dadd+0x24a>
 80015de:	4649      	mov	r1, r9
 80015e0:	075a      	lsls	r2, r3, #29
 80015e2:	08c9      	lsrs	r1, r1, #3
 80015e4:	4311      	orrs	r1, r2
 80015e6:	08db      	lsrs	r3, r3, #3
 80015e8:	e7a6      	b.n	8001538 <__aeabi_dadd+0x294>
 80015ea:	490d      	ldr	r1, [pc, #52]	; (8001620 <__aeabi_dadd+0x37c>)
 80015ec:	1c70      	adds	r0, r6, #1
 80015ee:	4208      	tst	r0, r1
 80015f0:	d000      	beq.n	80015f4 <__aeabi_dadd+0x350>
 80015f2:	e0bb      	b.n	800176c <__aeabi_dadd+0x4c8>
 80015f4:	2e00      	cmp	r6, #0
 80015f6:	d000      	beq.n	80015fa <__aeabi_dadd+0x356>
 80015f8:	e114      	b.n	8001824 <__aeabi_dadd+0x580>
 80015fa:	4649      	mov	r1, r9
 80015fc:	4319      	orrs	r1, r3
 80015fe:	d100      	bne.n	8001602 <__aeabi_dadd+0x35e>
 8001600:	e175      	b.n	80018ee <__aeabi_dadd+0x64a>
 8001602:	0029      	movs	r1, r5
 8001604:	4339      	orrs	r1, r7
 8001606:	d000      	beq.n	800160a <__aeabi_dadd+0x366>
 8001608:	e17e      	b.n	8001908 <__aeabi_dadd+0x664>
 800160a:	4649      	mov	r1, r9
 800160c:	0758      	lsls	r0, r3, #29
 800160e:	08c9      	lsrs	r1, r1, #3
 8001610:	4301      	orrs	r1, r0
 8001612:	08db      	lsrs	r3, r3, #3
 8001614:	e76e      	b.n	80014f4 <__aeabi_dadd+0x250>
 8001616:	46c0      	nop			; (mov r8, r8)
 8001618:	000007ff 	.word	0x000007ff
 800161c:	ff7fffff 	.word	0xff7fffff
 8001620:	000007fe 	.word	0x000007fe
 8001624:	4649      	mov	r1, r9
 8001626:	1bcd      	subs	r5, r1, r7
 8001628:	4661      	mov	r1, ip
 800162a:	1a58      	subs	r0, r3, r1
 800162c:	45a9      	cmp	r9, r5
 800162e:	4189      	sbcs	r1, r1
 8001630:	4249      	negs	r1, r1
 8001632:	4688      	mov	r8, r1
 8001634:	0001      	movs	r1, r0
 8001636:	4640      	mov	r0, r8
 8001638:	1a09      	subs	r1, r1, r0
 800163a:	4688      	mov	r8, r1
 800163c:	0209      	lsls	r1, r1, #8
 800163e:	d500      	bpl.n	8001642 <__aeabi_dadd+0x39e>
 8001640:	e0a6      	b.n	8001790 <__aeabi_dadd+0x4ec>
 8001642:	4641      	mov	r1, r8
 8001644:	4329      	orrs	r1, r5
 8001646:	d000      	beq.n	800164a <__aeabi_dadd+0x3a6>
 8001648:	e67f      	b.n	800134a <__aeabi_dadd+0xa6>
 800164a:	2300      	movs	r3, #0
 800164c:	2400      	movs	r4, #0
 800164e:	e751      	b.n	80014f4 <__aeabi_dadd+0x250>
 8001650:	4cc7      	ldr	r4, [pc, #796]	; (8001970 <__aeabi_dadd+0x6cc>)
 8001652:	42a1      	cmp	r1, r4
 8001654:	d100      	bne.n	8001658 <__aeabi_dadd+0x3b4>
 8001656:	e0c7      	b.n	80017e8 <__aeabi_dadd+0x544>
 8001658:	2480      	movs	r4, #128	; 0x80
 800165a:	0424      	lsls	r4, r4, #16
 800165c:	4323      	orrs	r3, r4
 800165e:	2a38      	cmp	r2, #56	; 0x38
 8001660:	dc54      	bgt.n	800170c <__aeabi_dadd+0x468>
 8001662:	2a1f      	cmp	r2, #31
 8001664:	dd00      	ble.n	8001668 <__aeabi_dadd+0x3c4>
 8001666:	e0cc      	b.n	8001802 <__aeabi_dadd+0x55e>
 8001668:	2420      	movs	r4, #32
 800166a:	4648      	mov	r0, r9
 800166c:	1aa4      	subs	r4, r4, r2
 800166e:	001d      	movs	r5, r3
 8001670:	464e      	mov	r6, r9
 8001672:	40a0      	lsls	r0, r4
 8001674:	40d6      	lsrs	r6, r2
 8001676:	40a5      	lsls	r5, r4
 8001678:	0004      	movs	r4, r0
 800167a:	40d3      	lsrs	r3, r2
 800167c:	4662      	mov	r2, ip
 800167e:	4335      	orrs	r5, r6
 8001680:	1e66      	subs	r6, r4, #1
 8001682:	41b4      	sbcs	r4, r6
 8001684:	1ad3      	subs	r3, r2, r3
 8001686:	469c      	mov	ip, r3
 8001688:	4325      	orrs	r5, r4
 800168a:	e044      	b.n	8001716 <__aeabi_dadd+0x472>
 800168c:	4662      	mov	r2, ip
 800168e:	433a      	orrs	r2, r7
 8001690:	0015      	movs	r5, r2
 8001692:	1e6f      	subs	r7, r5, #1
 8001694:	41bd      	sbcs	r5, r7
 8001696:	444d      	add	r5, r9
 8001698:	454d      	cmp	r5, r9
 800169a:	4189      	sbcs	r1, r1
 800169c:	4249      	negs	r1, r1
 800169e:	4688      	mov	r8, r1
 80016a0:	4498      	add	r8, r3
 80016a2:	4643      	mov	r3, r8
 80016a4:	021b      	lsls	r3, r3, #8
 80016a6:	d400      	bmi.n	80016aa <__aeabi_dadd+0x406>
 80016a8:	e718      	b.n	80014dc <__aeabi_dadd+0x238>
 80016aa:	4bb1      	ldr	r3, [pc, #708]	; (8001970 <__aeabi_dadd+0x6cc>)
 80016ac:	3601      	adds	r6, #1
 80016ae:	429e      	cmp	r6, r3
 80016b0:	d049      	beq.n	8001746 <__aeabi_dadd+0x4a2>
 80016b2:	4642      	mov	r2, r8
 80016b4:	4baf      	ldr	r3, [pc, #700]	; (8001974 <__aeabi_dadd+0x6d0>)
 80016b6:	2101      	movs	r1, #1
 80016b8:	401a      	ands	r2, r3
 80016ba:	0013      	movs	r3, r2
 80016bc:	086a      	lsrs	r2, r5, #1
 80016be:	400d      	ands	r5, r1
 80016c0:	4315      	orrs	r5, r2
 80016c2:	07d9      	lsls	r1, r3, #31
 80016c4:	085b      	lsrs	r3, r3, #1
 80016c6:	4698      	mov	r8, r3
 80016c8:	430d      	orrs	r5, r1
 80016ca:	e665      	b.n	8001398 <__aeabi_dadd+0xf4>
 80016cc:	0018      	movs	r0, r3
 80016ce:	3e1f      	subs	r6, #31
 80016d0:	40f0      	lsrs	r0, r6
 80016d2:	2a20      	cmp	r2, #32
 80016d4:	d003      	beq.n	80016de <__aeabi_dadd+0x43a>
 80016d6:	2140      	movs	r1, #64	; 0x40
 80016d8:	1a8a      	subs	r2, r1, r2
 80016da:	4093      	lsls	r3, r2
 80016dc:	431d      	orrs	r5, r3
 80016de:	1e69      	subs	r1, r5, #1
 80016e0:	418d      	sbcs	r5, r1
 80016e2:	2300      	movs	r3, #0
 80016e4:	2600      	movs	r6, #0
 80016e6:	4698      	mov	r8, r3
 80016e8:	4305      	orrs	r5, r0
 80016ea:	e6f7      	b.n	80014dc <__aeabi_dadd+0x238>
 80016ec:	0011      	movs	r1, r2
 80016ee:	4665      	mov	r5, ip
 80016f0:	3920      	subs	r1, #32
 80016f2:	40cd      	lsrs	r5, r1
 80016f4:	2a20      	cmp	r2, #32
 80016f6:	d004      	beq.n	8001702 <__aeabi_dadd+0x45e>
 80016f8:	2040      	movs	r0, #64	; 0x40
 80016fa:	4661      	mov	r1, ip
 80016fc:	1a82      	subs	r2, r0, r2
 80016fe:	4091      	lsls	r1, r2
 8001700:	430f      	orrs	r7, r1
 8001702:	0039      	movs	r1, r7
 8001704:	1e4f      	subs	r7, r1, #1
 8001706:	41b9      	sbcs	r1, r7
 8001708:	4329      	orrs	r1, r5
 800170a:	e60f      	b.n	800132c <__aeabi_dadd+0x88>
 800170c:	464a      	mov	r2, r9
 800170e:	4313      	orrs	r3, r2
 8001710:	001d      	movs	r5, r3
 8001712:	1e6b      	subs	r3, r5, #1
 8001714:	419d      	sbcs	r5, r3
 8001716:	1b7d      	subs	r5, r7, r5
 8001718:	42af      	cmp	r7, r5
 800171a:	419b      	sbcs	r3, r3
 800171c:	4662      	mov	r2, ip
 800171e:	425b      	negs	r3, r3
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	4698      	mov	r8, r3
 8001724:	4654      	mov	r4, sl
 8001726:	000e      	movs	r6, r1
 8001728:	e607      	b.n	800133a <__aeabi_dadd+0x96>
 800172a:	4648      	mov	r0, r9
 800172c:	4318      	orrs	r0, r3
 800172e:	d100      	bne.n	8001732 <__aeabi_dadd+0x48e>
 8001730:	e0b3      	b.n	800189a <__aeabi_dadd+0x5f6>
 8001732:	1e50      	subs	r0, r2, #1
 8001734:	2a01      	cmp	r2, #1
 8001736:	d100      	bne.n	800173a <__aeabi_dadd+0x496>
 8001738:	e10d      	b.n	8001956 <__aeabi_dadd+0x6b2>
 800173a:	4d8d      	ldr	r5, [pc, #564]	; (8001970 <__aeabi_dadd+0x6cc>)
 800173c:	42aa      	cmp	r2, r5
 800173e:	d100      	bne.n	8001742 <__aeabi_dadd+0x49e>
 8001740:	e0a5      	b.n	800188e <__aeabi_dadd+0x5ea>
 8001742:	0002      	movs	r2, r0
 8001744:	e710      	b.n	8001568 <__aeabi_dadd+0x2c4>
 8001746:	0032      	movs	r2, r6
 8001748:	2300      	movs	r3, #0
 800174a:	2100      	movs	r1, #0
 800174c:	e644      	b.n	80013d8 <__aeabi_dadd+0x134>
 800174e:	2120      	movs	r1, #32
 8001750:	0038      	movs	r0, r7
 8001752:	1a89      	subs	r1, r1, r2
 8001754:	4665      	mov	r5, ip
 8001756:	408f      	lsls	r7, r1
 8001758:	408d      	lsls	r5, r1
 800175a:	40d0      	lsrs	r0, r2
 800175c:	1e79      	subs	r1, r7, #1
 800175e:	418f      	sbcs	r7, r1
 8001760:	4305      	orrs	r5, r0
 8001762:	433d      	orrs	r5, r7
 8001764:	4667      	mov	r7, ip
 8001766:	40d7      	lsrs	r7, r2
 8001768:	19db      	adds	r3, r3, r7
 800176a:	e794      	b.n	8001696 <__aeabi_dadd+0x3f2>
 800176c:	4a80      	ldr	r2, [pc, #512]	; (8001970 <__aeabi_dadd+0x6cc>)
 800176e:	4290      	cmp	r0, r2
 8001770:	d100      	bne.n	8001774 <__aeabi_dadd+0x4d0>
 8001772:	e0ec      	b.n	800194e <__aeabi_dadd+0x6aa>
 8001774:	0039      	movs	r1, r7
 8001776:	4449      	add	r1, r9
 8001778:	4549      	cmp	r1, r9
 800177a:	4192      	sbcs	r2, r2
 800177c:	4463      	add	r3, ip
 800177e:	4252      	negs	r2, r2
 8001780:	189b      	adds	r3, r3, r2
 8001782:	07dd      	lsls	r5, r3, #31
 8001784:	0849      	lsrs	r1, r1, #1
 8001786:	085b      	lsrs	r3, r3, #1
 8001788:	4698      	mov	r8, r3
 800178a:	0006      	movs	r6, r0
 800178c:	430d      	orrs	r5, r1
 800178e:	e6a5      	b.n	80014dc <__aeabi_dadd+0x238>
 8001790:	464a      	mov	r2, r9
 8001792:	1abd      	subs	r5, r7, r2
 8001794:	42af      	cmp	r7, r5
 8001796:	4189      	sbcs	r1, r1
 8001798:	4662      	mov	r2, ip
 800179a:	4249      	negs	r1, r1
 800179c:	1ad3      	subs	r3, r2, r3
 800179e:	1a5b      	subs	r3, r3, r1
 80017a0:	4698      	mov	r8, r3
 80017a2:	4654      	mov	r4, sl
 80017a4:	e5d1      	b.n	800134a <__aeabi_dadd+0xa6>
 80017a6:	076c      	lsls	r4, r5, #29
 80017a8:	08f9      	lsrs	r1, r7, #3
 80017aa:	4321      	orrs	r1, r4
 80017ac:	08eb      	lsrs	r3, r5, #3
 80017ae:	0004      	movs	r4, r0
 80017b0:	e69d      	b.n	80014ee <__aeabi_dadd+0x24a>
 80017b2:	464a      	mov	r2, r9
 80017b4:	431a      	orrs	r2, r3
 80017b6:	d175      	bne.n	80018a4 <__aeabi_dadd+0x600>
 80017b8:	4661      	mov	r1, ip
 80017ba:	4339      	orrs	r1, r7
 80017bc:	d114      	bne.n	80017e8 <__aeabi_dadd+0x544>
 80017be:	2380      	movs	r3, #128	; 0x80
 80017c0:	2400      	movs	r4, #0
 80017c2:	031b      	lsls	r3, r3, #12
 80017c4:	e6bc      	b.n	8001540 <__aeabi_dadd+0x29c>
 80017c6:	464a      	mov	r2, r9
 80017c8:	1bd5      	subs	r5, r2, r7
 80017ca:	45a9      	cmp	r9, r5
 80017cc:	4189      	sbcs	r1, r1
 80017ce:	4662      	mov	r2, ip
 80017d0:	4249      	negs	r1, r1
 80017d2:	1a9b      	subs	r3, r3, r2
 80017d4:	1a5b      	subs	r3, r3, r1
 80017d6:	4698      	mov	r8, r3
 80017d8:	2601      	movs	r6, #1
 80017da:	e5ae      	b.n	800133a <__aeabi_dadd+0x96>
 80017dc:	464a      	mov	r2, r9
 80017de:	08d1      	lsrs	r1, r2, #3
 80017e0:	075a      	lsls	r2, r3, #29
 80017e2:	4311      	orrs	r1, r2
 80017e4:	08db      	lsrs	r3, r3, #3
 80017e6:	e6a7      	b.n	8001538 <__aeabi_dadd+0x294>
 80017e8:	4663      	mov	r3, ip
 80017ea:	08f9      	lsrs	r1, r7, #3
 80017ec:	075a      	lsls	r2, r3, #29
 80017ee:	4654      	mov	r4, sl
 80017f0:	4311      	orrs	r1, r2
 80017f2:	08db      	lsrs	r3, r3, #3
 80017f4:	e6a0      	b.n	8001538 <__aeabi_dadd+0x294>
 80017f6:	464a      	mov	r2, r9
 80017f8:	4313      	orrs	r3, r2
 80017fa:	001d      	movs	r5, r3
 80017fc:	1e6b      	subs	r3, r5, #1
 80017fe:	419d      	sbcs	r5, r3
 8001800:	e6c7      	b.n	8001592 <__aeabi_dadd+0x2ee>
 8001802:	0014      	movs	r4, r2
 8001804:	001e      	movs	r6, r3
 8001806:	3c20      	subs	r4, #32
 8001808:	40e6      	lsrs	r6, r4
 800180a:	2a20      	cmp	r2, #32
 800180c:	d005      	beq.n	800181a <__aeabi_dadd+0x576>
 800180e:	2440      	movs	r4, #64	; 0x40
 8001810:	1aa2      	subs	r2, r4, r2
 8001812:	4093      	lsls	r3, r2
 8001814:	464a      	mov	r2, r9
 8001816:	431a      	orrs	r2, r3
 8001818:	4691      	mov	r9, r2
 800181a:	464d      	mov	r5, r9
 800181c:	1e6b      	subs	r3, r5, #1
 800181e:	419d      	sbcs	r5, r3
 8001820:	4335      	orrs	r5, r6
 8001822:	e778      	b.n	8001716 <__aeabi_dadd+0x472>
 8001824:	464a      	mov	r2, r9
 8001826:	431a      	orrs	r2, r3
 8001828:	d000      	beq.n	800182c <__aeabi_dadd+0x588>
 800182a:	e66b      	b.n	8001504 <__aeabi_dadd+0x260>
 800182c:	076b      	lsls	r3, r5, #29
 800182e:	08f9      	lsrs	r1, r7, #3
 8001830:	4319      	orrs	r1, r3
 8001832:	08eb      	lsrs	r3, r5, #3
 8001834:	e680      	b.n	8001538 <__aeabi_dadd+0x294>
 8001836:	4661      	mov	r1, ip
 8001838:	4339      	orrs	r1, r7
 800183a:	d054      	beq.n	80018e6 <__aeabi_dadd+0x642>
 800183c:	4663      	mov	r3, ip
 800183e:	08f9      	lsrs	r1, r7, #3
 8001840:	075c      	lsls	r4, r3, #29
 8001842:	4321      	orrs	r1, r4
 8001844:	08db      	lsrs	r3, r3, #3
 8001846:	0004      	movs	r4, r0
 8001848:	e654      	b.n	80014f4 <__aeabi_dadd+0x250>
 800184a:	464a      	mov	r2, r9
 800184c:	1abd      	subs	r5, r7, r2
 800184e:	42af      	cmp	r7, r5
 8001850:	4189      	sbcs	r1, r1
 8001852:	4662      	mov	r2, ip
 8001854:	4249      	negs	r1, r1
 8001856:	1ad3      	subs	r3, r2, r3
 8001858:	1a5b      	subs	r3, r3, r1
 800185a:	4698      	mov	r8, r3
 800185c:	0004      	movs	r4, r0
 800185e:	2601      	movs	r6, #1
 8001860:	e56b      	b.n	800133a <__aeabi_dadd+0x96>
 8001862:	464a      	mov	r2, r9
 8001864:	1bd5      	subs	r5, r2, r7
 8001866:	45a9      	cmp	r9, r5
 8001868:	4189      	sbcs	r1, r1
 800186a:	4662      	mov	r2, ip
 800186c:	4249      	negs	r1, r1
 800186e:	1a9a      	subs	r2, r3, r2
 8001870:	1a52      	subs	r2, r2, r1
 8001872:	4690      	mov	r8, r2
 8001874:	0212      	lsls	r2, r2, #8
 8001876:	d532      	bpl.n	80018de <__aeabi_dadd+0x63a>
 8001878:	464a      	mov	r2, r9
 800187a:	1abd      	subs	r5, r7, r2
 800187c:	42af      	cmp	r7, r5
 800187e:	4189      	sbcs	r1, r1
 8001880:	4662      	mov	r2, ip
 8001882:	4249      	negs	r1, r1
 8001884:	1ad3      	subs	r3, r2, r3
 8001886:	1a5b      	subs	r3, r3, r1
 8001888:	4698      	mov	r8, r3
 800188a:	0004      	movs	r4, r0
 800188c:	e584      	b.n	8001398 <__aeabi_dadd+0xf4>
 800188e:	4663      	mov	r3, ip
 8001890:	08f9      	lsrs	r1, r7, #3
 8001892:	075a      	lsls	r2, r3, #29
 8001894:	4311      	orrs	r1, r2
 8001896:	08db      	lsrs	r3, r3, #3
 8001898:	e64e      	b.n	8001538 <__aeabi_dadd+0x294>
 800189a:	08f9      	lsrs	r1, r7, #3
 800189c:	0768      	lsls	r0, r5, #29
 800189e:	4301      	orrs	r1, r0
 80018a0:	08eb      	lsrs	r3, r5, #3
 80018a2:	e624      	b.n	80014ee <__aeabi_dadd+0x24a>
 80018a4:	4662      	mov	r2, ip
 80018a6:	433a      	orrs	r2, r7
 80018a8:	d100      	bne.n	80018ac <__aeabi_dadd+0x608>
 80018aa:	e698      	b.n	80015de <__aeabi_dadd+0x33a>
 80018ac:	464a      	mov	r2, r9
 80018ae:	08d1      	lsrs	r1, r2, #3
 80018b0:	075a      	lsls	r2, r3, #29
 80018b2:	4311      	orrs	r1, r2
 80018b4:	08da      	lsrs	r2, r3, #3
 80018b6:	2380      	movs	r3, #128	; 0x80
 80018b8:	031b      	lsls	r3, r3, #12
 80018ba:	421a      	tst	r2, r3
 80018bc:	d008      	beq.n	80018d0 <__aeabi_dadd+0x62c>
 80018be:	4660      	mov	r0, ip
 80018c0:	08c5      	lsrs	r5, r0, #3
 80018c2:	421d      	tst	r5, r3
 80018c4:	d104      	bne.n	80018d0 <__aeabi_dadd+0x62c>
 80018c6:	4654      	mov	r4, sl
 80018c8:	002a      	movs	r2, r5
 80018ca:	08f9      	lsrs	r1, r7, #3
 80018cc:	0743      	lsls	r3, r0, #29
 80018ce:	4319      	orrs	r1, r3
 80018d0:	0f4b      	lsrs	r3, r1, #29
 80018d2:	00c9      	lsls	r1, r1, #3
 80018d4:	075b      	lsls	r3, r3, #29
 80018d6:	08c9      	lsrs	r1, r1, #3
 80018d8:	4319      	orrs	r1, r3
 80018da:	0013      	movs	r3, r2
 80018dc:	e62c      	b.n	8001538 <__aeabi_dadd+0x294>
 80018de:	4641      	mov	r1, r8
 80018e0:	4329      	orrs	r1, r5
 80018e2:	d000      	beq.n	80018e6 <__aeabi_dadd+0x642>
 80018e4:	e5fa      	b.n	80014dc <__aeabi_dadd+0x238>
 80018e6:	2300      	movs	r3, #0
 80018e8:	000a      	movs	r2, r1
 80018ea:	2400      	movs	r4, #0
 80018ec:	e602      	b.n	80014f4 <__aeabi_dadd+0x250>
 80018ee:	076b      	lsls	r3, r5, #29
 80018f0:	08f9      	lsrs	r1, r7, #3
 80018f2:	4319      	orrs	r1, r3
 80018f4:	08eb      	lsrs	r3, r5, #3
 80018f6:	e5fd      	b.n	80014f4 <__aeabi_dadd+0x250>
 80018f8:	4663      	mov	r3, ip
 80018fa:	08f9      	lsrs	r1, r7, #3
 80018fc:	075b      	lsls	r3, r3, #29
 80018fe:	4319      	orrs	r1, r3
 8001900:	4663      	mov	r3, ip
 8001902:	0004      	movs	r4, r0
 8001904:	08db      	lsrs	r3, r3, #3
 8001906:	e617      	b.n	8001538 <__aeabi_dadd+0x294>
 8001908:	003d      	movs	r5, r7
 800190a:	444d      	add	r5, r9
 800190c:	4463      	add	r3, ip
 800190e:	454d      	cmp	r5, r9
 8001910:	4189      	sbcs	r1, r1
 8001912:	4698      	mov	r8, r3
 8001914:	4249      	negs	r1, r1
 8001916:	4488      	add	r8, r1
 8001918:	4643      	mov	r3, r8
 800191a:	021b      	lsls	r3, r3, #8
 800191c:	d400      	bmi.n	8001920 <__aeabi_dadd+0x67c>
 800191e:	e5dd      	b.n	80014dc <__aeabi_dadd+0x238>
 8001920:	4642      	mov	r2, r8
 8001922:	4b14      	ldr	r3, [pc, #80]	; (8001974 <__aeabi_dadd+0x6d0>)
 8001924:	2601      	movs	r6, #1
 8001926:	401a      	ands	r2, r3
 8001928:	4690      	mov	r8, r2
 800192a:	e5d7      	b.n	80014dc <__aeabi_dadd+0x238>
 800192c:	0010      	movs	r0, r2
 800192e:	001e      	movs	r6, r3
 8001930:	3820      	subs	r0, #32
 8001932:	40c6      	lsrs	r6, r0
 8001934:	2a20      	cmp	r2, #32
 8001936:	d005      	beq.n	8001944 <__aeabi_dadd+0x6a0>
 8001938:	2040      	movs	r0, #64	; 0x40
 800193a:	1a82      	subs	r2, r0, r2
 800193c:	4093      	lsls	r3, r2
 800193e:	464a      	mov	r2, r9
 8001940:	431a      	orrs	r2, r3
 8001942:	4691      	mov	r9, r2
 8001944:	464d      	mov	r5, r9
 8001946:	1e6b      	subs	r3, r5, #1
 8001948:	419d      	sbcs	r5, r3
 800194a:	4335      	orrs	r5, r6
 800194c:	e621      	b.n	8001592 <__aeabi_dadd+0x2ee>
 800194e:	0002      	movs	r2, r0
 8001950:	2300      	movs	r3, #0
 8001952:	2100      	movs	r1, #0
 8001954:	e540      	b.n	80013d8 <__aeabi_dadd+0x134>
 8001956:	464a      	mov	r2, r9
 8001958:	19d5      	adds	r5, r2, r7
 800195a:	42bd      	cmp	r5, r7
 800195c:	4189      	sbcs	r1, r1
 800195e:	4463      	add	r3, ip
 8001960:	4698      	mov	r8, r3
 8001962:	4249      	negs	r1, r1
 8001964:	4488      	add	r8, r1
 8001966:	e5b3      	b.n	80014d0 <__aeabi_dadd+0x22c>
 8001968:	2100      	movs	r1, #0
 800196a:	4a01      	ldr	r2, [pc, #4]	; (8001970 <__aeabi_dadd+0x6cc>)
 800196c:	000b      	movs	r3, r1
 800196e:	e533      	b.n	80013d8 <__aeabi_dadd+0x134>
 8001970:	000007ff 	.word	0x000007ff
 8001974:	ff7fffff 	.word	0xff7fffff

08001978 <__aeabi_ddiv>:
 8001978:	b5f0      	push	{r4, r5, r6, r7, lr}
 800197a:	4657      	mov	r7, sl
 800197c:	464e      	mov	r6, r9
 800197e:	4645      	mov	r5, r8
 8001980:	46de      	mov	lr, fp
 8001982:	b5e0      	push	{r5, r6, r7, lr}
 8001984:	4681      	mov	r9, r0
 8001986:	0005      	movs	r5, r0
 8001988:	030c      	lsls	r4, r1, #12
 800198a:	0048      	lsls	r0, r1, #1
 800198c:	4692      	mov	sl, r2
 800198e:	001f      	movs	r7, r3
 8001990:	b085      	sub	sp, #20
 8001992:	0b24      	lsrs	r4, r4, #12
 8001994:	0d40      	lsrs	r0, r0, #21
 8001996:	0fce      	lsrs	r6, r1, #31
 8001998:	2800      	cmp	r0, #0
 800199a:	d059      	beq.n	8001a50 <__aeabi_ddiv+0xd8>
 800199c:	4b87      	ldr	r3, [pc, #540]	; (8001bbc <__aeabi_ddiv+0x244>)
 800199e:	4298      	cmp	r0, r3
 80019a0:	d100      	bne.n	80019a4 <__aeabi_ddiv+0x2c>
 80019a2:	e098      	b.n	8001ad6 <__aeabi_ddiv+0x15e>
 80019a4:	0f6b      	lsrs	r3, r5, #29
 80019a6:	00e4      	lsls	r4, r4, #3
 80019a8:	431c      	orrs	r4, r3
 80019aa:	2380      	movs	r3, #128	; 0x80
 80019ac:	041b      	lsls	r3, r3, #16
 80019ae:	4323      	orrs	r3, r4
 80019b0:	4698      	mov	r8, r3
 80019b2:	4b83      	ldr	r3, [pc, #524]	; (8001bc0 <__aeabi_ddiv+0x248>)
 80019b4:	00ed      	lsls	r5, r5, #3
 80019b6:	469b      	mov	fp, r3
 80019b8:	2300      	movs	r3, #0
 80019ba:	4699      	mov	r9, r3
 80019bc:	4483      	add	fp, r0
 80019be:	9300      	str	r3, [sp, #0]
 80019c0:	033c      	lsls	r4, r7, #12
 80019c2:	007b      	lsls	r3, r7, #1
 80019c4:	4650      	mov	r0, sl
 80019c6:	0b24      	lsrs	r4, r4, #12
 80019c8:	0d5b      	lsrs	r3, r3, #21
 80019ca:	0fff      	lsrs	r7, r7, #31
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d067      	beq.n	8001aa0 <__aeabi_ddiv+0x128>
 80019d0:	4a7a      	ldr	r2, [pc, #488]	; (8001bbc <__aeabi_ddiv+0x244>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d018      	beq.n	8001a08 <__aeabi_ddiv+0x90>
 80019d6:	497a      	ldr	r1, [pc, #488]	; (8001bc0 <__aeabi_ddiv+0x248>)
 80019d8:	0f42      	lsrs	r2, r0, #29
 80019da:	468c      	mov	ip, r1
 80019dc:	00e4      	lsls	r4, r4, #3
 80019de:	4659      	mov	r1, fp
 80019e0:	4314      	orrs	r4, r2
 80019e2:	2280      	movs	r2, #128	; 0x80
 80019e4:	4463      	add	r3, ip
 80019e6:	0412      	lsls	r2, r2, #16
 80019e8:	1acb      	subs	r3, r1, r3
 80019ea:	4314      	orrs	r4, r2
 80019ec:	469b      	mov	fp, r3
 80019ee:	00c2      	lsls	r2, r0, #3
 80019f0:	2000      	movs	r0, #0
 80019f2:	0033      	movs	r3, r6
 80019f4:	407b      	eors	r3, r7
 80019f6:	469a      	mov	sl, r3
 80019f8:	464b      	mov	r3, r9
 80019fa:	2b0f      	cmp	r3, #15
 80019fc:	d900      	bls.n	8001a00 <__aeabi_ddiv+0x88>
 80019fe:	e0ef      	b.n	8001be0 <__aeabi_ddiv+0x268>
 8001a00:	4970      	ldr	r1, [pc, #448]	; (8001bc4 <__aeabi_ddiv+0x24c>)
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	58cb      	ldr	r3, [r1, r3]
 8001a06:	469f      	mov	pc, r3
 8001a08:	4b6f      	ldr	r3, [pc, #444]	; (8001bc8 <__aeabi_ddiv+0x250>)
 8001a0a:	4652      	mov	r2, sl
 8001a0c:	469c      	mov	ip, r3
 8001a0e:	4322      	orrs	r2, r4
 8001a10:	44e3      	add	fp, ip
 8001a12:	2a00      	cmp	r2, #0
 8001a14:	d000      	beq.n	8001a18 <__aeabi_ddiv+0xa0>
 8001a16:	e095      	b.n	8001b44 <__aeabi_ddiv+0x1cc>
 8001a18:	4649      	mov	r1, r9
 8001a1a:	2302      	movs	r3, #2
 8001a1c:	4319      	orrs	r1, r3
 8001a1e:	4689      	mov	r9, r1
 8001a20:	2400      	movs	r4, #0
 8001a22:	2002      	movs	r0, #2
 8001a24:	e7e5      	b.n	80019f2 <__aeabi_ddiv+0x7a>
 8001a26:	2300      	movs	r3, #0
 8001a28:	2400      	movs	r4, #0
 8001a2a:	2500      	movs	r5, #0
 8001a2c:	4652      	mov	r2, sl
 8001a2e:	051b      	lsls	r3, r3, #20
 8001a30:	4323      	orrs	r3, r4
 8001a32:	07d2      	lsls	r2, r2, #31
 8001a34:	4313      	orrs	r3, r2
 8001a36:	0028      	movs	r0, r5
 8001a38:	0019      	movs	r1, r3
 8001a3a:	b005      	add	sp, #20
 8001a3c:	bcf0      	pop	{r4, r5, r6, r7}
 8001a3e:	46bb      	mov	fp, r7
 8001a40:	46b2      	mov	sl, r6
 8001a42:	46a9      	mov	r9, r5
 8001a44:	46a0      	mov	r8, r4
 8001a46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a48:	2400      	movs	r4, #0
 8001a4a:	2500      	movs	r5, #0
 8001a4c:	4b5b      	ldr	r3, [pc, #364]	; (8001bbc <__aeabi_ddiv+0x244>)
 8001a4e:	e7ed      	b.n	8001a2c <__aeabi_ddiv+0xb4>
 8001a50:	464b      	mov	r3, r9
 8001a52:	4323      	orrs	r3, r4
 8001a54:	4698      	mov	r8, r3
 8001a56:	d100      	bne.n	8001a5a <__aeabi_ddiv+0xe2>
 8001a58:	e089      	b.n	8001b6e <__aeabi_ddiv+0x1f6>
 8001a5a:	2c00      	cmp	r4, #0
 8001a5c:	d100      	bne.n	8001a60 <__aeabi_ddiv+0xe8>
 8001a5e:	e1e0      	b.n	8001e22 <__aeabi_ddiv+0x4aa>
 8001a60:	0020      	movs	r0, r4
 8001a62:	f001 f9e3 	bl	8002e2c <__clzsi2>
 8001a66:	0001      	movs	r1, r0
 8001a68:	0002      	movs	r2, r0
 8001a6a:	390b      	subs	r1, #11
 8001a6c:	231d      	movs	r3, #29
 8001a6e:	1a5b      	subs	r3, r3, r1
 8001a70:	4649      	mov	r1, r9
 8001a72:	0010      	movs	r0, r2
 8001a74:	40d9      	lsrs	r1, r3
 8001a76:	3808      	subs	r0, #8
 8001a78:	4084      	lsls	r4, r0
 8001a7a:	000b      	movs	r3, r1
 8001a7c:	464d      	mov	r5, r9
 8001a7e:	4323      	orrs	r3, r4
 8001a80:	4698      	mov	r8, r3
 8001a82:	4085      	lsls	r5, r0
 8001a84:	4851      	ldr	r0, [pc, #324]	; (8001bcc <__aeabi_ddiv+0x254>)
 8001a86:	033c      	lsls	r4, r7, #12
 8001a88:	1a83      	subs	r3, r0, r2
 8001a8a:	469b      	mov	fp, r3
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	4699      	mov	r9, r3
 8001a90:	9300      	str	r3, [sp, #0]
 8001a92:	007b      	lsls	r3, r7, #1
 8001a94:	4650      	mov	r0, sl
 8001a96:	0b24      	lsrs	r4, r4, #12
 8001a98:	0d5b      	lsrs	r3, r3, #21
 8001a9a:	0fff      	lsrs	r7, r7, #31
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d197      	bne.n	80019d0 <__aeabi_ddiv+0x58>
 8001aa0:	4652      	mov	r2, sl
 8001aa2:	4322      	orrs	r2, r4
 8001aa4:	d055      	beq.n	8001b52 <__aeabi_ddiv+0x1da>
 8001aa6:	2c00      	cmp	r4, #0
 8001aa8:	d100      	bne.n	8001aac <__aeabi_ddiv+0x134>
 8001aaa:	e1ca      	b.n	8001e42 <__aeabi_ddiv+0x4ca>
 8001aac:	0020      	movs	r0, r4
 8001aae:	f001 f9bd 	bl	8002e2c <__clzsi2>
 8001ab2:	0002      	movs	r2, r0
 8001ab4:	3a0b      	subs	r2, #11
 8001ab6:	231d      	movs	r3, #29
 8001ab8:	0001      	movs	r1, r0
 8001aba:	1a9b      	subs	r3, r3, r2
 8001abc:	4652      	mov	r2, sl
 8001abe:	3908      	subs	r1, #8
 8001ac0:	40da      	lsrs	r2, r3
 8001ac2:	408c      	lsls	r4, r1
 8001ac4:	4314      	orrs	r4, r2
 8001ac6:	4652      	mov	r2, sl
 8001ac8:	408a      	lsls	r2, r1
 8001aca:	4b41      	ldr	r3, [pc, #260]	; (8001bd0 <__aeabi_ddiv+0x258>)
 8001acc:	4458      	add	r0, fp
 8001ace:	469b      	mov	fp, r3
 8001ad0:	4483      	add	fp, r0
 8001ad2:	2000      	movs	r0, #0
 8001ad4:	e78d      	b.n	80019f2 <__aeabi_ddiv+0x7a>
 8001ad6:	464b      	mov	r3, r9
 8001ad8:	4323      	orrs	r3, r4
 8001ada:	4698      	mov	r8, r3
 8001adc:	d140      	bne.n	8001b60 <__aeabi_ddiv+0x1e8>
 8001ade:	2308      	movs	r3, #8
 8001ae0:	4699      	mov	r9, r3
 8001ae2:	3b06      	subs	r3, #6
 8001ae4:	2500      	movs	r5, #0
 8001ae6:	4683      	mov	fp, r0
 8001ae8:	9300      	str	r3, [sp, #0]
 8001aea:	e769      	b.n	80019c0 <__aeabi_ddiv+0x48>
 8001aec:	46b2      	mov	sl, r6
 8001aee:	9b00      	ldr	r3, [sp, #0]
 8001af0:	2b02      	cmp	r3, #2
 8001af2:	d0a9      	beq.n	8001a48 <__aeabi_ddiv+0xd0>
 8001af4:	2b03      	cmp	r3, #3
 8001af6:	d100      	bne.n	8001afa <__aeabi_ddiv+0x182>
 8001af8:	e211      	b.n	8001f1e <__aeabi_ddiv+0x5a6>
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d093      	beq.n	8001a26 <__aeabi_ddiv+0xae>
 8001afe:	4a35      	ldr	r2, [pc, #212]	; (8001bd4 <__aeabi_ddiv+0x25c>)
 8001b00:	445a      	add	r2, fp
 8001b02:	2a00      	cmp	r2, #0
 8001b04:	dc00      	bgt.n	8001b08 <__aeabi_ddiv+0x190>
 8001b06:	e13c      	b.n	8001d82 <__aeabi_ddiv+0x40a>
 8001b08:	076b      	lsls	r3, r5, #29
 8001b0a:	d000      	beq.n	8001b0e <__aeabi_ddiv+0x196>
 8001b0c:	e1a7      	b.n	8001e5e <__aeabi_ddiv+0x4e6>
 8001b0e:	08ed      	lsrs	r5, r5, #3
 8001b10:	4643      	mov	r3, r8
 8001b12:	01db      	lsls	r3, r3, #7
 8001b14:	d506      	bpl.n	8001b24 <__aeabi_ddiv+0x1ac>
 8001b16:	4642      	mov	r2, r8
 8001b18:	4b2f      	ldr	r3, [pc, #188]	; (8001bd8 <__aeabi_ddiv+0x260>)
 8001b1a:	401a      	ands	r2, r3
 8001b1c:	4690      	mov	r8, r2
 8001b1e:	2280      	movs	r2, #128	; 0x80
 8001b20:	00d2      	lsls	r2, r2, #3
 8001b22:	445a      	add	r2, fp
 8001b24:	4b2d      	ldr	r3, [pc, #180]	; (8001bdc <__aeabi_ddiv+0x264>)
 8001b26:	429a      	cmp	r2, r3
 8001b28:	dc8e      	bgt.n	8001a48 <__aeabi_ddiv+0xd0>
 8001b2a:	4643      	mov	r3, r8
 8001b2c:	0552      	lsls	r2, r2, #21
 8001b2e:	0758      	lsls	r0, r3, #29
 8001b30:	025c      	lsls	r4, r3, #9
 8001b32:	4305      	orrs	r5, r0
 8001b34:	0b24      	lsrs	r4, r4, #12
 8001b36:	0d53      	lsrs	r3, r2, #21
 8001b38:	e778      	b.n	8001a2c <__aeabi_ddiv+0xb4>
 8001b3a:	46ba      	mov	sl, r7
 8001b3c:	46a0      	mov	r8, r4
 8001b3e:	0015      	movs	r5, r2
 8001b40:	9000      	str	r0, [sp, #0]
 8001b42:	e7d4      	b.n	8001aee <__aeabi_ddiv+0x176>
 8001b44:	464a      	mov	r2, r9
 8001b46:	2303      	movs	r3, #3
 8001b48:	431a      	orrs	r2, r3
 8001b4a:	4691      	mov	r9, r2
 8001b4c:	2003      	movs	r0, #3
 8001b4e:	4652      	mov	r2, sl
 8001b50:	e74f      	b.n	80019f2 <__aeabi_ddiv+0x7a>
 8001b52:	4649      	mov	r1, r9
 8001b54:	2301      	movs	r3, #1
 8001b56:	4319      	orrs	r1, r3
 8001b58:	4689      	mov	r9, r1
 8001b5a:	2400      	movs	r4, #0
 8001b5c:	2001      	movs	r0, #1
 8001b5e:	e748      	b.n	80019f2 <__aeabi_ddiv+0x7a>
 8001b60:	230c      	movs	r3, #12
 8001b62:	4699      	mov	r9, r3
 8001b64:	3b09      	subs	r3, #9
 8001b66:	46a0      	mov	r8, r4
 8001b68:	4683      	mov	fp, r0
 8001b6a:	9300      	str	r3, [sp, #0]
 8001b6c:	e728      	b.n	80019c0 <__aeabi_ddiv+0x48>
 8001b6e:	2304      	movs	r3, #4
 8001b70:	4699      	mov	r9, r3
 8001b72:	2300      	movs	r3, #0
 8001b74:	469b      	mov	fp, r3
 8001b76:	3301      	adds	r3, #1
 8001b78:	2500      	movs	r5, #0
 8001b7a:	9300      	str	r3, [sp, #0]
 8001b7c:	e720      	b.n	80019c0 <__aeabi_ddiv+0x48>
 8001b7e:	2300      	movs	r3, #0
 8001b80:	2480      	movs	r4, #128	; 0x80
 8001b82:	469a      	mov	sl, r3
 8001b84:	2500      	movs	r5, #0
 8001b86:	4b0d      	ldr	r3, [pc, #52]	; (8001bbc <__aeabi_ddiv+0x244>)
 8001b88:	0324      	lsls	r4, r4, #12
 8001b8a:	e74f      	b.n	8001a2c <__aeabi_ddiv+0xb4>
 8001b8c:	2380      	movs	r3, #128	; 0x80
 8001b8e:	4641      	mov	r1, r8
 8001b90:	031b      	lsls	r3, r3, #12
 8001b92:	4219      	tst	r1, r3
 8001b94:	d008      	beq.n	8001ba8 <__aeabi_ddiv+0x230>
 8001b96:	421c      	tst	r4, r3
 8001b98:	d106      	bne.n	8001ba8 <__aeabi_ddiv+0x230>
 8001b9a:	431c      	orrs	r4, r3
 8001b9c:	0324      	lsls	r4, r4, #12
 8001b9e:	46ba      	mov	sl, r7
 8001ba0:	0015      	movs	r5, r2
 8001ba2:	4b06      	ldr	r3, [pc, #24]	; (8001bbc <__aeabi_ddiv+0x244>)
 8001ba4:	0b24      	lsrs	r4, r4, #12
 8001ba6:	e741      	b.n	8001a2c <__aeabi_ddiv+0xb4>
 8001ba8:	2480      	movs	r4, #128	; 0x80
 8001baa:	4643      	mov	r3, r8
 8001bac:	0324      	lsls	r4, r4, #12
 8001bae:	431c      	orrs	r4, r3
 8001bb0:	0324      	lsls	r4, r4, #12
 8001bb2:	46b2      	mov	sl, r6
 8001bb4:	4b01      	ldr	r3, [pc, #4]	; (8001bbc <__aeabi_ddiv+0x244>)
 8001bb6:	0b24      	lsrs	r4, r4, #12
 8001bb8:	e738      	b.n	8001a2c <__aeabi_ddiv+0xb4>
 8001bba:	46c0      	nop			; (mov r8, r8)
 8001bbc:	000007ff 	.word	0x000007ff
 8001bc0:	fffffc01 	.word	0xfffffc01
 8001bc4:	0800e428 	.word	0x0800e428
 8001bc8:	fffff801 	.word	0xfffff801
 8001bcc:	fffffc0d 	.word	0xfffffc0d
 8001bd0:	000003f3 	.word	0x000003f3
 8001bd4:	000003ff 	.word	0x000003ff
 8001bd8:	feffffff 	.word	0xfeffffff
 8001bdc:	000007fe 	.word	0x000007fe
 8001be0:	4544      	cmp	r4, r8
 8001be2:	d200      	bcs.n	8001be6 <__aeabi_ddiv+0x26e>
 8001be4:	e116      	b.n	8001e14 <__aeabi_ddiv+0x49c>
 8001be6:	d100      	bne.n	8001bea <__aeabi_ddiv+0x272>
 8001be8:	e111      	b.n	8001e0e <__aeabi_ddiv+0x496>
 8001bea:	2301      	movs	r3, #1
 8001bec:	425b      	negs	r3, r3
 8001bee:	469c      	mov	ip, r3
 8001bf0:	002e      	movs	r6, r5
 8001bf2:	4640      	mov	r0, r8
 8001bf4:	2500      	movs	r5, #0
 8001bf6:	44e3      	add	fp, ip
 8001bf8:	0223      	lsls	r3, r4, #8
 8001bfa:	0e14      	lsrs	r4, r2, #24
 8001bfc:	431c      	orrs	r4, r3
 8001bfe:	0c1b      	lsrs	r3, r3, #16
 8001c00:	4699      	mov	r9, r3
 8001c02:	0423      	lsls	r3, r4, #16
 8001c04:	0c1f      	lsrs	r7, r3, #16
 8001c06:	0212      	lsls	r2, r2, #8
 8001c08:	4649      	mov	r1, r9
 8001c0a:	9200      	str	r2, [sp, #0]
 8001c0c:	9701      	str	r7, [sp, #4]
 8001c0e:	f7fe faff 	bl	8000210 <__aeabi_uidivmod>
 8001c12:	0002      	movs	r2, r0
 8001c14:	437a      	muls	r2, r7
 8001c16:	040b      	lsls	r3, r1, #16
 8001c18:	0c31      	lsrs	r1, r6, #16
 8001c1a:	4680      	mov	r8, r0
 8001c1c:	4319      	orrs	r1, r3
 8001c1e:	428a      	cmp	r2, r1
 8001c20:	d90b      	bls.n	8001c3a <__aeabi_ddiv+0x2c2>
 8001c22:	2301      	movs	r3, #1
 8001c24:	425b      	negs	r3, r3
 8001c26:	469c      	mov	ip, r3
 8001c28:	1909      	adds	r1, r1, r4
 8001c2a:	44e0      	add	r8, ip
 8001c2c:	428c      	cmp	r4, r1
 8001c2e:	d804      	bhi.n	8001c3a <__aeabi_ddiv+0x2c2>
 8001c30:	428a      	cmp	r2, r1
 8001c32:	d902      	bls.n	8001c3a <__aeabi_ddiv+0x2c2>
 8001c34:	1e83      	subs	r3, r0, #2
 8001c36:	4698      	mov	r8, r3
 8001c38:	1909      	adds	r1, r1, r4
 8001c3a:	1a88      	subs	r0, r1, r2
 8001c3c:	4649      	mov	r1, r9
 8001c3e:	f7fe fae7 	bl	8000210 <__aeabi_uidivmod>
 8001c42:	0409      	lsls	r1, r1, #16
 8001c44:	468c      	mov	ip, r1
 8001c46:	0431      	lsls	r1, r6, #16
 8001c48:	4666      	mov	r6, ip
 8001c4a:	9a01      	ldr	r2, [sp, #4]
 8001c4c:	0c09      	lsrs	r1, r1, #16
 8001c4e:	4342      	muls	r2, r0
 8001c50:	0003      	movs	r3, r0
 8001c52:	4331      	orrs	r1, r6
 8001c54:	428a      	cmp	r2, r1
 8001c56:	d904      	bls.n	8001c62 <__aeabi_ddiv+0x2ea>
 8001c58:	1909      	adds	r1, r1, r4
 8001c5a:	3b01      	subs	r3, #1
 8001c5c:	428c      	cmp	r4, r1
 8001c5e:	d800      	bhi.n	8001c62 <__aeabi_ddiv+0x2ea>
 8001c60:	e111      	b.n	8001e86 <__aeabi_ddiv+0x50e>
 8001c62:	1a89      	subs	r1, r1, r2
 8001c64:	4642      	mov	r2, r8
 8001c66:	9e00      	ldr	r6, [sp, #0]
 8001c68:	0412      	lsls	r2, r2, #16
 8001c6a:	431a      	orrs	r2, r3
 8001c6c:	0c33      	lsrs	r3, r6, #16
 8001c6e:	001f      	movs	r7, r3
 8001c70:	0c10      	lsrs	r0, r2, #16
 8001c72:	4690      	mov	r8, r2
 8001c74:	9302      	str	r3, [sp, #8]
 8001c76:	0413      	lsls	r3, r2, #16
 8001c78:	0432      	lsls	r2, r6, #16
 8001c7a:	0c16      	lsrs	r6, r2, #16
 8001c7c:	0032      	movs	r2, r6
 8001c7e:	0c1b      	lsrs	r3, r3, #16
 8001c80:	435a      	muls	r2, r3
 8001c82:	9603      	str	r6, [sp, #12]
 8001c84:	437b      	muls	r3, r7
 8001c86:	4346      	muls	r6, r0
 8001c88:	4378      	muls	r0, r7
 8001c8a:	0c17      	lsrs	r7, r2, #16
 8001c8c:	46bc      	mov	ip, r7
 8001c8e:	199b      	adds	r3, r3, r6
 8001c90:	4463      	add	r3, ip
 8001c92:	429e      	cmp	r6, r3
 8001c94:	d903      	bls.n	8001c9e <__aeabi_ddiv+0x326>
 8001c96:	2680      	movs	r6, #128	; 0x80
 8001c98:	0276      	lsls	r6, r6, #9
 8001c9a:	46b4      	mov	ip, r6
 8001c9c:	4460      	add	r0, ip
 8001c9e:	0c1e      	lsrs	r6, r3, #16
 8001ca0:	1830      	adds	r0, r6, r0
 8001ca2:	0416      	lsls	r6, r2, #16
 8001ca4:	041b      	lsls	r3, r3, #16
 8001ca6:	0c36      	lsrs	r6, r6, #16
 8001ca8:	199e      	adds	r6, r3, r6
 8001caa:	4281      	cmp	r1, r0
 8001cac:	d200      	bcs.n	8001cb0 <__aeabi_ddiv+0x338>
 8001cae:	e09c      	b.n	8001dea <__aeabi_ddiv+0x472>
 8001cb0:	d100      	bne.n	8001cb4 <__aeabi_ddiv+0x33c>
 8001cb2:	e097      	b.n	8001de4 <__aeabi_ddiv+0x46c>
 8001cb4:	1bae      	subs	r6, r5, r6
 8001cb6:	1a09      	subs	r1, r1, r0
 8001cb8:	42b5      	cmp	r5, r6
 8001cba:	4180      	sbcs	r0, r0
 8001cbc:	4240      	negs	r0, r0
 8001cbe:	1a08      	subs	r0, r1, r0
 8001cc0:	4284      	cmp	r4, r0
 8001cc2:	d100      	bne.n	8001cc6 <__aeabi_ddiv+0x34e>
 8001cc4:	e111      	b.n	8001eea <__aeabi_ddiv+0x572>
 8001cc6:	4649      	mov	r1, r9
 8001cc8:	f7fe faa2 	bl	8000210 <__aeabi_uidivmod>
 8001ccc:	9a01      	ldr	r2, [sp, #4]
 8001cce:	040b      	lsls	r3, r1, #16
 8001cd0:	4342      	muls	r2, r0
 8001cd2:	0c31      	lsrs	r1, r6, #16
 8001cd4:	0005      	movs	r5, r0
 8001cd6:	4319      	orrs	r1, r3
 8001cd8:	428a      	cmp	r2, r1
 8001cda:	d907      	bls.n	8001cec <__aeabi_ddiv+0x374>
 8001cdc:	1909      	adds	r1, r1, r4
 8001cde:	3d01      	subs	r5, #1
 8001ce0:	428c      	cmp	r4, r1
 8001ce2:	d803      	bhi.n	8001cec <__aeabi_ddiv+0x374>
 8001ce4:	428a      	cmp	r2, r1
 8001ce6:	d901      	bls.n	8001cec <__aeabi_ddiv+0x374>
 8001ce8:	1e85      	subs	r5, r0, #2
 8001cea:	1909      	adds	r1, r1, r4
 8001cec:	1a88      	subs	r0, r1, r2
 8001cee:	4649      	mov	r1, r9
 8001cf0:	f7fe fa8e 	bl	8000210 <__aeabi_uidivmod>
 8001cf4:	0409      	lsls	r1, r1, #16
 8001cf6:	468c      	mov	ip, r1
 8001cf8:	0431      	lsls	r1, r6, #16
 8001cfa:	4666      	mov	r6, ip
 8001cfc:	9a01      	ldr	r2, [sp, #4]
 8001cfe:	0c09      	lsrs	r1, r1, #16
 8001d00:	4342      	muls	r2, r0
 8001d02:	0003      	movs	r3, r0
 8001d04:	4331      	orrs	r1, r6
 8001d06:	428a      	cmp	r2, r1
 8001d08:	d907      	bls.n	8001d1a <__aeabi_ddiv+0x3a2>
 8001d0a:	1909      	adds	r1, r1, r4
 8001d0c:	3b01      	subs	r3, #1
 8001d0e:	428c      	cmp	r4, r1
 8001d10:	d803      	bhi.n	8001d1a <__aeabi_ddiv+0x3a2>
 8001d12:	428a      	cmp	r2, r1
 8001d14:	d901      	bls.n	8001d1a <__aeabi_ddiv+0x3a2>
 8001d16:	1e83      	subs	r3, r0, #2
 8001d18:	1909      	adds	r1, r1, r4
 8001d1a:	9e03      	ldr	r6, [sp, #12]
 8001d1c:	1a89      	subs	r1, r1, r2
 8001d1e:	0032      	movs	r2, r6
 8001d20:	042d      	lsls	r5, r5, #16
 8001d22:	431d      	orrs	r5, r3
 8001d24:	9f02      	ldr	r7, [sp, #8]
 8001d26:	042b      	lsls	r3, r5, #16
 8001d28:	0c1b      	lsrs	r3, r3, #16
 8001d2a:	435a      	muls	r2, r3
 8001d2c:	437b      	muls	r3, r7
 8001d2e:	469c      	mov	ip, r3
 8001d30:	0c28      	lsrs	r0, r5, #16
 8001d32:	4346      	muls	r6, r0
 8001d34:	0c13      	lsrs	r3, r2, #16
 8001d36:	44b4      	add	ip, r6
 8001d38:	4463      	add	r3, ip
 8001d3a:	4378      	muls	r0, r7
 8001d3c:	429e      	cmp	r6, r3
 8001d3e:	d903      	bls.n	8001d48 <__aeabi_ddiv+0x3d0>
 8001d40:	2680      	movs	r6, #128	; 0x80
 8001d42:	0276      	lsls	r6, r6, #9
 8001d44:	46b4      	mov	ip, r6
 8001d46:	4460      	add	r0, ip
 8001d48:	0c1e      	lsrs	r6, r3, #16
 8001d4a:	0412      	lsls	r2, r2, #16
 8001d4c:	041b      	lsls	r3, r3, #16
 8001d4e:	0c12      	lsrs	r2, r2, #16
 8001d50:	1830      	adds	r0, r6, r0
 8001d52:	189b      	adds	r3, r3, r2
 8001d54:	4281      	cmp	r1, r0
 8001d56:	d306      	bcc.n	8001d66 <__aeabi_ddiv+0x3ee>
 8001d58:	d002      	beq.n	8001d60 <__aeabi_ddiv+0x3e8>
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	431d      	orrs	r5, r3
 8001d5e:	e6ce      	b.n	8001afe <__aeabi_ddiv+0x186>
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d100      	bne.n	8001d66 <__aeabi_ddiv+0x3ee>
 8001d64:	e6cb      	b.n	8001afe <__aeabi_ddiv+0x186>
 8001d66:	1861      	adds	r1, r4, r1
 8001d68:	1e6e      	subs	r6, r5, #1
 8001d6a:	42a1      	cmp	r1, r4
 8001d6c:	d200      	bcs.n	8001d70 <__aeabi_ddiv+0x3f8>
 8001d6e:	e0a4      	b.n	8001eba <__aeabi_ddiv+0x542>
 8001d70:	4281      	cmp	r1, r0
 8001d72:	d200      	bcs.n	8001d76 <__aeabi_ddiv+0x3fe>
 8001d74:	e0c9      	b.n	8001f0a <__aeabi_ddiv+0x592>
 8001d76:	d100      	bne.n	8001d7a <__aeabi_ddiv+0x402>
 8001d78:	e0d9      	b.n	8001f2e <__aeabi_ddiv+0x5b6>
 8001d7a:	0035      	movs	r5, r6
 8001d7c:	e7ed      	b.n	8001d5a <__aeabi_ddiv+0x3e2>
 8001d7e:	2501      	movs	r5, #1
 8001d80:	426d      	negs	r5, r5
 8001d82:	2101      	movs	r1, #1
 8001d84:	1a89      	subs	r1, r1, r2
 8001d86:	2938      	cmp	r1, #56	; 0x38
 8001d88:	dd00      	ble.n	8001d8c <__aeabi_ddiv+0x414>
 8001d8a:	e64c      	b.n	8001a26 <__aeabi_ddiv+0xae>
 8001d8c:	291f      	cmp	r1, #31
 8001d8e:	dc00      	bgt.n	8001d92 <__aeabi_ddiv+0x41a>
 8001d90:	e07f      	b.n	8001e92 <__aeabi_ddiv+0x51a>
 8001d92:	231f      	movs	r3, #31
 8001d94:	425b      	negs	r3, r3
 8001d96:	1a9a      	subs	r2, r3, r2
 8001d98:	4643      	mov	r3, r8
 8001d9a:	40d3      	lsrs	r3, r2
 8001d9c:	2920      	cmp	r1, #32
 8001d9e:	d004      	beq.n	8001daa <__aeabi_ddiv+0x432>
 8001da0:	4644      	mov	r4, r8
 8001da2:	4a65      	ldr	r2, [pc, #404]	; (8001f38 <__aeabi_ddiv+0x5c0>)
 8001da4:	445a      	add	r2, fp
 8001da6:	4094      	lsls	r4, r2
 8001da8:	4325      	orrs	r5, r4
 8001daa:	1e6a      	subs	r2, r5, #1
 8001dac:	4195      	sbcs	r5, r2
 8001dae:	2207      	movs	r2, #7
 8001db0:	432b      	orrs	r3, r5
 8001db2:	0015      	movs	r5, r2
 8001db4:	2400      	movs	r4, #0
 8001db6:	401d      	ands	r5, r3
 8001db8:	421a      	tst	r2, r3
 8001dba:	d100      	bne.n	8001dbe <__aeabi_ddiv+0x446>
 8001dbc:	e0a1      	b.n	8001f02 <__aeabi_ddiv+0x58a>
 8001dbe:	220f      	movs	r2, #15
 8001dc0:	2400      	movs	r4, #0
 8001dc2:	401a      	ands	r2, r3
 8001dc4:	2a04      	cmp	r2, #4
 8001dc6:	d100      	bne.n	8001dca <__aeabi_ddiv+0x452>
 8001dc8:	e098      	b.n	8001efc <__aeabi_ddiv+0x584>
 8001dca:	1d1a      	adds	r2, r3, #4
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	419b      	sbcs	r3, r3
 8001dd0:	425b      	negs	r3, r3
 8001dd2:	18e4      	adds	r4, r4, r3
 8001dd4:	0013      	movs	r3, r2
 8001dd6:	0222      	lsls	r2, r4, #8
 8001dd8:	d400      	bmi.n	8001ddc <__aeabi_ddiv+0x464>
 8001dda:	e08f      	b.n	8001efc <__aeabi_ddiv+0x584>
 8001ddc:	2301      	movs	r3, #1
 8001dde:	2400      	movs	r4, #0
 8001de0:	2500      	movs	r5, #0
 8001de2:	e623      	b.n	8001a2c <__aeabi_ddiv+0xb4>
 8001de4:	42b5      	cmp	r5, r6
 8001de6:	d300      	bcc.n	8001dea <__aeabi_ddiv+0x472>
 8001de8:	e764      	b.n	8001cb4 <__aeabi_ddiv+0x33c>
 8001dea:	4643      	mov	r3, r8
 8001dec:	1e5a      	subs	r2, r3, #1
 8001dee:	9b00      	ldr	r3, [sp, #0]
 8001df0:	469c      	mov	ip, r3
 8001df2:	4465      	add	r5, ip
 8001df4:	001f      	movs	r7, r3
 8001df6:	429d      	cmp	r5, r3
 8001df8:	419b      	sbcs	r3, r3
 8001dfa:	425b      	negs	r3, r3
 8001dfc:	191b      	adds	r3, r3, r4
 8001dfe:	18c9      	adds	r1, r1, r3
 8001e00:	428c      	cmp	r4, r1
 8001e02:	d23a      	bcs.n	8001e7a <__aeabi_ddiv+0x502>
 8001e04:	4288      	cmp	r0, r1
 8001e06:	d863      	bhi.n	8001ed0 <__aeabi_ddiv+0x558>
 8001e08:	d060      	beq.n	8001ecc <__aeabi_ddiv+0x554>
 8001e0a:	4690      	mov	r8, r2
 8001e0c:	e752      	b.n	8001cb4 <__aeabi_ddiv+0x33c>
 8001e0e:	42aa      	cmp	r2, r5
 8001e10:	d900      	bls.n	8001e14 <__aeabi_ddiv+0x49c>
 8001e12:	e6ea      	b.n	8001bea <__aeabi_ddiv+0x272>
 8001e14:	4643      	mov	r3, r8
 8001e16:	07de      	lsls	r6, r3, #31
 8001e18:	0858      	lsrs	r0, r3, #1
 8001e1a:	086b      	lsrs	r3, r5, #1
 8001e1c:	431e      	orrs	r6, r3
 8001e1e:	07ed      	lsls	r5, r5, #31
 8001e20:	e6ea      	b.n	8001bf8 <__aeabi_ddiv+0x280>
 8001e22:	4648      	mov	r0, r9
 8001e24:	f001 f802 	bl	8002e2c <__clzsi2>
 8001e28:	0001      	movs	r1, r0
 8001e2a:	0002      	movs	r2, r0
 8001e2c:	3115      	adds	r1, #21
 8001e2e:	3220      	adds	r2, #32
 8001e30:	291c      	cmp	r1, #28
 8001e32:	dc00      	bgt.n	8001e36 <__aeabi_ddiv+0x4be>
 8001e34:	e61a      	b.n	8001a6c <__aeabi_ddiv+0xf4>
 8001e36:	464b      	mov	r3, r9
 8001e38:	3808      	subs	r0, #8
 8001e3a:	4083      	lsls	r3, r0
 8001e3c:	2500      	movs	r5, #0
 8001e3e:	4698      	mov	r8, r3
 8001e40:	e620      	b.n	8001a84 <__aeabi_ddiv+0x10c>
 8001e42:	f000 fff3 	bl	8002e2c <__clzsi2>
 8001e46:	0003      	movs	r3, r0
 8001e48:	001a      	movs	r2, r3
 8001e4a:	3215      	adds	r2, #21
 8001e4c:	3020      	adds	r0, #32
 8001e4e:	2a1c      	cmp	r2, #28
 8001e50:	dc00      	bgt.n	8001e54 <__aeabi_ddiv+0x4dc>
 8001e52:	e630      	b.n	8001ab6 <__aeabi_ddiv+0x13e>
 8001e54:	4654      	mov	r4, sl
 8001e56:	3b08      	subs	r3, #8
 8001e58:	2200      	movs	r2, #0
 8001e5a:	409c      	lsls	r4, r3
 8001e5c:	e635      	b.n	8001aca <__aeabi_ddiv+0x152>
 8001e5e:	230f      	movs	r3, #15
 8001e60:	402b      	ands	r3, r5
 8001e62:	2b04      	cmp	r3, #4
 8001e64:	d100      	bne.n	8001e68 <__aeabi_ddiv+0x4f0>
 8001e66:	e652      	b.n	8001b0e <__aeabi_ddiv+0x196>
 8001e68:	2305      	movs	r3, #5
 8001e6a:	425b      	negs	r3, r3
 8001e6c:	42ab      	cmp	r3, r5
 8001e6e:	419b      	sbcs	r3, r3
 8001e70:	3504      	adds	r5, #4
 8001e72:	425b      	negs	r3, r3
 8001e74:	08ed      	lsrs	r5, r5, #3
 8001e76:	4498      	add	r8, r3
 8001e78:	e64a      	b.n	8001b10 <__aeabi_ddiv+0x198>
 8001e7a:	428c      	cmp	r4, r1
 8001e7c:	d1c5      	bne.n	8001e0a <__aeabi_ddiv+0x492>
 8001e7e:	42af      	cmp	r7, r5
 8001e80:	d9c0      	bls.n	8001e04 <__aeabi_ddiv+0x48c>
 8001e82:	4690      	mov	r8, r2
 8001e84:	e716      	b.n	8001cb4 <__aeabi_ddiv+0x33c>
 8001e86:	428a      	cmp	r2, r1
 8001e88:	d800      	bhi.n	8001e8c <__aeabi_ddiv+0x514>
 8001e8a:	e6ea      	b.n	8001c62 <__aeabi_ddiv+0x2ea>
 8001e8c:	1e83      	subs	r3, r0, #2
 8001e8e:	1909      	adds	r1, r1, r4
 8001e90:	e6e7      	b.n	8001c62 <__aeabi_ddiv+0x2ea>
 8001e92:	4a2a      	ldr	r2, [pc, #168]	; (8001f3c <__aeabi_ddiv+0x5c4>)
 8001e94:	0028      	movs	r0, r5
 8001e96:	445a      	add	r2, fp
 8001e98:	4643      	mov	r3, r8
 8001e9a:	4095      	lsls	r5, r2
 8001e9c:	4093      	lsls	r3, r2
 8001e9e:	40c8      	lsrs	r0, r1
 8001ea0:	1e6a      	subs	r2, r5, #1
 8001ea2:	4195      	sbcs	r5, r2
 8001ea4:	4644      	mov	r4, r8
 8001ea6:	4303      	orrs	r3, r0
 8001ea8:	432b      	orrs	r3, r5
 8001eaa:	40cc      	lsrs	r4, r1
 8001eac:	075a      	lsls	r2, r3, #29
 8001eae:	d092      	beq.n	8001dd6 <__aeabi_ddiv+0x45e>
 8001eb0:	220f      	movs	r2, #15
 8001eb2:	401a      	ands	r2, r3
 8001eb4:	2a04      	cmp	r2, #4
 8001eb6:	d188      	bne.n	8001dca <__aeabi_ddiv+0x452>
 8001eb8:	e78d      	b.n	8001dd6 <__aeabi_ddiv+0x45e>
 8001eba:	0035      	movs	r5, r6
 8001ebc:	4281      	cmp	r1, r0
 8001ebe:	d000      	beq.n	8001ec2 <__aeabi_ddiv+0x54a>
 8001ec0:	e74b      	b.n	8001d5a <__aeabi_ddiv+0x3e2>
 8001ec2:	9a00      	ldr	r2, [sp, #0]
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d000      	beq.n	8001eca <__aeabi_ddiv+0x552>
 8001ec8:	e747      	b.n	8001d5a <__aeabi_ddiv+0x3e2>
 8001eca:	e618      	b.n	8001afe <__aeabi_ddiv+0x186>
 8001ecc:	42ae      	cmp	r6, r5
 8001ece:	d99c      	bls.n	8001e0a <__aeabi_ddiv+0x492>
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	425b      	negs	r3, r3
 8001ed4:	469c      	mov	ip, r3
 8001ed6:	9b00      	ldr	r3, [sp, #0]
 8001ed8:	44e0      	add	r8, ip
 8001eda:	469c      	mov	ip, r3
 8001edc:	4465      	add	r5, ip
 8001ede:	429d      	cmp	r5, r3
 8001ee0:	419b      	sbcs	r3, r3
 8001ee2:	425b      	negs	r3, r3
 8001ee4:	191b      	adds	r3, r3, r4
 8001ee6:	18c9      	adds	r1, r1, r3
 8001ee8:	e6e4      	b.n	8001cb4 <__aeabi_ddiv+0x33c>
 8001eea:	4a15      	ldr	r2, [pc, #84]	; (8001f40 <__aeabi_ddiv+0x5c8>)
 8001eec:	445a      	add	r2, fp
 8001eee:	2a00      	cmp	r2, #0
 8001ef0:	dc00      	bgt.n	8001ef4 <__aeabi_ddiv+0x57c>
 8001ef2:	e744      	b.n	8001d7e <__aeabi_ddiv+0x406>
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	2500      	movs	r5, #0
 8001ef8:	4498      	add	r8, r3
 8001efa:	e609      	b.n	8001b10 <__aeabi_ddiv+0x198>
 8001efc:	0765      	lsls	r5, r4, #29
 8001efe:	0264      	lsls	r4, r4, #9
 8001f00:	0b24      	lsrs	r4, r4, #12
 8001f02:	08db      	lsrs	r3, r3, #3
 8001f04:	431d      	orrs	r5, r3
 8001f06:	2300      	movs	r3, #0
 8001f08:	e590      	b.n	8001a2c <__aeabi_ddiv+0xb4>
 8001f0a:	9e00      	ldr	r6, [sp, #0]
 8001f0c:	3d02      	subs	r5, #2
 8001f0e:	0072      	lsls	r2, r6, #1
 8001f10:	42b2      	cmp	r2, r6
 8001f12:	41bf      	sbcs	r7, r7
 8001f14:	427f      	negs	r7, r7
 8001f16:	193c      	adds	r4, r7, r4
 8001f18:	1909      	adds	r1, r1, r4
 8001f1a:	9200      	str	r2, [sp, #0]
 8001f1c:	e7ce      	b.n	8001ebc <__aeabi_ddiv+0x544>
 8001f1e:	2480      	movs	r4, #128	; 0x80
 8001f20:	4643      	mov	r3, r8
 8001f22:	0324      	lsls	r4, r4, #12
 8001f24:	431c      	orrs	r4, r3
 8001f26:	0324      	lsls	r4, r4, #12
 8001f28:	4b06      	ldr	r3, [pc, #24]	; (8001f44 <__aeabi_ddiv+0x5cc>)
 8001f2a:	0b24      	lsrs	r4, r4, #12
 8001f2c:	e57e      	b.n	8001a2c <__aeabi_ddiv+0xb4>
 8001f2e:	9a00      	ldr	r2, [sp, #0]
 8001f30:	429a      	cmp	r2, r3
 8001f32:	d3ea      	bcc.n	8001f0a <__aeabi_ddiv+0x592>
 8001f34:	0035      	movs	r5, r6
 8001f36:	e7c4      	b.n	8001ec2 <__aeabi_ddiv+0x54a>
 8001f38:	0000043e 	.word	0x0000043e
 8001f3c:	0000041e 	.word	0x0000041e
 8001f40:	000003ff 	.word	0x000003ff
 8001f44:	000007ff 	.word	0x000007ff

08001f48 <__aeabi_dmul>:
 8001f48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f4a:	4657      	mov	r7, sl
 8001f4c:	464e      	mov	r6, r9
 8001f4e:	4645      	mov	r5, r8
 8001f50:	46de      	mov	lr, fp
 8001f52:	b5e0      	push	{r5, r6, r7, lr}
 8001f54:	4698      	mov	r8, r3
 8001f56:	030c      	lsls	r4, r1, #12
 8001f58:	004b      	lsls	r3, r1, #1
 8001f5a:	0006      	movs	r6, r0
 8001f5c:	4692      	mov	sl, r2
 8001f5e:	b087      	sub	sp, #28
 8001f60:	0b24      	lsrs	r4, r4, #12
 8001f62:	0d5b      	lsrs	r3, r3, #21
 8001f64:	0fcf      	lsrs	r7, r1, #31
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d06c      	beq.n	8002044 <__aeabi_dmul+0xfc>
 8001f6a:	4add      	ldr	r2, [pc, #884]	; (80022e0 <__aeabi_dmul+0x398>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d100      	bne.n	8001f72 <__aeabi_dmul+0x2a>
 8001f70:	e086      	b.n	8002080 <__aeabi_dmul+0x138>
 8001f72:	0f42      	lsrs	r2, r0, #29
 8001f74:	00e4      	lsls	r4, r4, #3
 8001f76:	4314      	orrs	r4, r2
 8001f78:	2280      	movs	r2, #128	; 0x80
 8001f7a:	0412      	lsls	r2, r2, #16
 8001f7c:	4314      	orrs	r4, r2
 8001f7e:	4ad9      	ldr	r2, [pc, #868]	; (80022e4 <__aeabi_dmul+0x39c>)
 8001f80:	00c5      	lsls	r5, r0, #3
 8001f82:	4694      	mov	ip, r2
 8001f84:	4463      	add	r3, ip
 8001f86:	9300      	str	r3, [sp, #0]
 8001f88:	2300      	movs	r3, #0
 8001f8a:	4699      	mov	r9, r3
 8001f8c:	469b      	mov	fp, r3
 8001f8e:	4643      	mov	r3, r8
 8001f90:	4642      	mov	r2, r8
 8001f92:	031e      	lsls	r6, r3, #12
 8001f94:	0fd2      	lsrs	r2, r2, #31
 8001f96:	005b      	lsls	r3, r3, #1
 8001f98:	4650      	mov	r0, sl
 8001f9a:	4690      	mov	r8, r2
 8001f9c:	0b36      	lsrs	r6, r6, #12
 8001f9e:	0d5b      	lsrs	r3, r3, #21
 8001fa0:	d100      	bne.n	8001fa4 <__aeabi_dmul+0x5c>
 8001fa2:	e078      	b.n	8002096 <__aeabi_dmul+0x14e>
 8001fa4:	4ace      	ldr	r2, [pc, #824]	; (80022e0 <__aeabi_dmul+0x398>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d01d      	beq.n	8001fe6 <__aeabi_dmul+0x9e>
 8001faa:	49ce      	ldr	r1, [pc, #824]	; (80022e4 <__aeabi_dmul+0x39c>)
 8001fac:	0f42      	lsrs	r2, r0, #29
 8001fae:	468c      	mov	ip, r1
 8001fb0:	9900      	ldr	r1, [sp, #0]
 8001fb2:	4463      	add	r3, ip
 8001fb4:	00f6      	lsls	r6, r6, #3
 8001fb6:	468c      	mov	ip, r1
 8001fb8:	4316      	orrs	r6, r2
 8001fba:	2280      	movs	r2, #128	; 0x80
 8001fbc:	449c      	add	ip, r3
 8001fbe:	0412      	lsls	r2, r2, #16
 8001fc0:	4663      	mov	r3, ip
 8001fc2:	4316      	orrs	r6, r2
 8001fc4:	00c2      	lsls	r2, r0, #3
 8001fc6:	2000      	movs	r0, #0
 8001fc8:	9300      	str	r3, [sp, #0]
 8001fca:	9900      	ldr	r1, [sp, #0]
 8001fcc:	4643      	mov	r3, r8
 8001fce:	3101      	adds	r1, #1
 8001fd0:	468c      	mov	ip, r1
 8001fd2:	4649      	mov	r1, r9
 8001fd4:	407b      	eors	r3, r7
 8001fd6:	9301      	str	r3, [sp, #4]
 8001fd8:	290f      	cmp	r1, #15
 8001fda:	d900      	bls.n	8001fde <__aeabi_dmul+0x96>
 8001fdc:	e07e      	b.n	80020dc <__aeabi_dmul+0x194>
 8001fde:	4bc2      	ldr	r3, [pc, #776]	; (80022e8 <__aeabi_dmul+0x3a0>)
 8001fe0:	0089      	lsls	r1, r1, #2
 8001fe2:	5859      	ldr	r1, [r3, r1]
 8001fe4:	468f      	mov	pc, r1
 8001fe6:	4652      	mov	r2, sl
 8001fe8:	9b00      	ldr	r3, [sp, #0]
 8001fea:	4332      	orrs	r2, r6
 8001fec:	d000      	beq.n	8001ff0 <__aeabi_dmul+0xa8>
 8001fee:	e156      	b.n	800229e <__aeabi_dmul+0x356>
 8001ff0:	49bb      	ldr	r1, [pc, #748]	; (80022e0 <__aeabi_dmul+0x398>)
 8001ff2:	2600      	movs	r6, #0
 8001ff4:	468c      	mov	ip, r1
 8001ff6:	4463      	add	r3, ip
 8001ff8:	4649      	mov	r1, r9
 8001ffa:	9300      	str	r3, [sp, #0]
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	4319      	orrs	r1, r3
 8002000:	4689      	mov	r9, r1
 8002002:	2002      	movs	r0, #2
 8002004:	e7e1      	b.n	8001fca <__aeabi_dmul+0x82>
 8002006:	4643      	mov	r3, r8
 8002008:	9301      	str	r3, [sp, #4]
 800200a:	0034      	movs	r4, r6
 800200c:	0015      	movs	r5, r2
 800200e:	4683      	mov	fp, r0
 8002010:	465b      	mov	r3, fp
 8002012:	2b02      	cmp	r3, #2
 8002014:	d05e      	beq.n	80020d4 <__aeabi_dmul+0x18c>
 8002016:	2b03      	cmp	r3, #3
 8002018:	d100      	bne.n	800201c <__aeabi_dmul+0xd4>
 800201a:	e1f3      	b.n	8002404 <__aeabi_dmul+0x4bc>
 800201c:	2b01      	cmp	r3, #1
 800201e:	d000      	beq.n	8002022 <__aeabi_dmul+0xda>
 8002020:	e118      	b.n	8002254 <__aeabi_dmul+0x30c>
 8002022:	2200      	movs	r2, #0
 8002024:	2400      	movs	r4, #0
 8002026:	2500      	movs	r5, #0
 8002028:	9b01      	ldr	r3, [sp, #4]
 800202a:	0512      	lsls	r2, r2, #20
 800202c:	4322      	orrs	r2, r4
 800202e:	07db      	lsls	r3, r3, #31
 8002030:	431a      	orrs	r2, r3
 8002032:	0028      	movs	r0, r5
 8002034:	0011      	movs	r1, r2
 8002036:	b007      	add	sp, #28
 8002038:	bcf0      	pop	{r4, r5, r6, r7}
 800203a:	46bb      	mov	fp, r7
 800203c:	46b2      	mov	sl, r6
 800203e:	46a9      	mov	r9, r5
 8002040:	46a0      	mov	r8, r4
 8002042:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002044:	0025      	movs	r5, r4
 8002046:	4305      	orrs	r5, r0
 8002048:	d100      	bne.n	800204c <__aeabi_dmul+0x104>
 800204a:	e141      	b.n	80022d0 <__aeabi_dmul+0x388>
 800204c:	2c00      	cmp	r4, #0
 800204e:	d100      	bne.n	8002052 <__aeabi_dmul+0x10a>
 8002050:	e1ad      	b.n	80023ae <__aeabi_dmul+0x466>
 8002052:	0020      	movs	r0, r4
 8002054:	f000 feea 	bl	8002e2c <__clzsi2>
 8002058:	0001      	movs	r1, r0
 800205a:	0002      	movs	r2, r0
 800205c:	390b      	subs	r1, #11
 800205e:	231d      	movs	r3, #29
 8002060:	0010      	movs	r0, r2
 8002062:	1a5b      	subs	r3, r3, r1
 8002064:	0031      	movs	r1, r6
 8002066:	0035      	movs	r5, r6
 8002068:	3808      	subs	r0, #8
 800206a:	4084      	lsls	r4, r0
 800206c:	40d9      	lsrs	r1, r3
 800206e:	4085      	lsls	r5, r0
 8002070:	430c      	orrs	r4, r1
 8002072:	489e      	ldr	r0, [pc, #632]	; (80022ec <__aeabi_dmul+0x3a4>)
 8002074:	1a83      	subs	r3, r0, r2
 8002076:	9300      	str	r3, [sp, #0]
 8002078:	2300      	movs	r3, #0
 800207a:	4699      	mov	r9, r3
 800207c:	469b      	mov	fp, r3
 800207e:	e786      	b.n	8001f8e <__aeabi_dmul+0x46>
 8002080:	0005      	movs	r5, r0
 8002082:	4325      	orrs	r5, r4
 8002084:	d000      	beq.n	8002088 <__aeabi_dmul+0x140>
 8002086:	e11c      	b.n	80022c2 <__aeabi_dmul+0x37a>
 8002088:	2208      	movs	r2, #8
 800208a:	9300      	str	r3, [sp, #0]
 800208c:	2302      	movs	r3, #2
 800208e:	2400      	movs	r4, #0
 8002090:	4691      	mov	r9, r2
 8002092:	469b      	mov	fp, r3
 8002094:	e77b      	b.n	8001f8e <__aeabi_dmul+0x46>
 8002096:	4652      	mov	r2, sl
 8002098:	4332      	orrs	r2, r6
 800209a:	d100      	bne.n	800209e <__aeabi_dmul+0x156>
 800209c:	e10a      	b.n	80022b4 <__aeabi_dmul+0x36c>
 800209e:	2e00      	cmp	r6, #0
 80020a0:	d100      	bne.n	80020a4 <__aeabi_dmul+0x15c>
 80020a2:	e176      	b.n	8002392 <__aeabi_dmul+0x44a>
 80020a4:	0030      	movs	r0, r6
 80020a6:	f000 fec1 	bl	8002e2c <__clzsi2>
 80020aa:	0002      	movs	r2, r0
 80020ac:	3a0b      	subs	r2, #11
 80020ae:	231d      	movs	r3, #29
 80020b0:	0001      	movs	r1, r0
 80020b2:	1a9b      	subs	r3, r3, r2
 80020b4:	4652      	mov	r2, sl
 80020b6:	3908      	subs	r1, #8
 80020b8:	40da      	lsrs	r2, r3
 80020ba:	408e      	lsls	r6, r1
 80020bc:	4316      	orrs	r6, r2
 80020be:	4652      	mov	r2, sl
 80020c0:	408a      	lsls	r2, r1
 80020c2:	9b00      	ldr	r3, [sp, #0]
 80020c4:	4989      	ldr	r1, [pc, #548]	; (80022ec <__aeabi_dmul+0x3a4>)
 80020c6:	1a18      	subs	r0, r3, r0
 80020c8:	0003      	movs	r3, r0
 80020ca:	468c      	mov	ip, r1
 80020cc:	4463      	add	r3, ip
 80020ce:	2000      	movs	r0, #0
 80020d0:	9300      	str	r3, [sp, #0]
 80020d2:	e77a      	b.n	8001fca <__aeabi_dmul+0x82>
 80020d4:	2400      	movs	r4, #0
 80020d6:	2500      	movs	r5, #0
 80020d8:	4a81      	ldr	r2, [pc, #516]	; (80022e0 <__aeabi_dmul+0x398>)
 80020da:	e7a5      	b.n	8002028 <__aeabi_dmul+0xe0>
 80020dc:	0c2f      	lsrs	r7, r5, #16
 80020de:	042d      	lsls	r5, r5, #16
 80020e0:	0c2d      	lsrs	r5, r5, #16
 80020e2:	002b      	movs	r3, r5
 80020e4:	0c11      	lsrs	r1, r2, #16
 80020e6:	0412      	lsls	r2, r2, #16
 80020e8:	0c12      	lsrs	r2, r2, #16
 80020ea:	4353      	muls	r3, r2
 80020ec:	4698      	mov	r8, r3
 80020ee:	0013      	movs	r3, r2
 80020f0:	0028      	movs	r0, r5
 80020f2:	437b      	muls	r3, r7
 80020f4:	4699      	mov	r9, r3
 80020f6:	4348      	muls	r0, r1
 80020f8:	4448      	add	r0, r9
 80020fa:	4683      	mov	fp, r0
 80020fc:	4640      	mov	r0, r8
 80020fe:	000b      	movs	r3, r1
 8002100:	0c00      	lsrs	r0, r0, #16
 8002102:	4682      	mov	sl, r0
 8002104:	4658      	mov	r0, fp
 8002106:	437b      	muls	r3, r7
 8002108:	4450      	add	r0, sl
 800210a:	9302      	str	r3, [sp, #8]
 800210c:	4581      	cmp	r9, r0
 800210e:	d906      	bls.n	800211e <__aeabi_dmul+0x1d6>
 8002110:	469a      	mov	sl, r3
 8002112:	2380      	movs	r3, #128	; 0x80
 8002114:	025b      	lsls	r3, r3, #9
 8002116:	4699      	mov	r9, r3
 8002118:	44ca      	add	sl, r9
 800211a:	4653      	mov	r3, sl
 800211c:	9302      	str	r3, [sp, #8]
 800211e:	0c03      	lsrs	r3, r0, #16
 8002120:	469b      	mov	fp, r3
 8002122:	4643      	mov	r3, r8
 8002124:	041b      	lsls	r3, r3, #16
 8002126:	0400      	lsls	r0, r0, #16
 8002128:	0c1b      	lsrs	r3, r3, #16
 800212a:	4698      	mov	r8, r3
 800212c:	0003      	movs	r3, r0
 800212e:	4443      	add	r3, r8
 8002130:	9304      	str	r3, [sp, #16]
 8002132:	0c33      	lsrs	r3, r6, #16
 8002134:	4699      	mov	r9, r3
 8002136:	002b      	movs	r3, r5
 8002138:	0436      	lsls	r6, r6, #16
 800213a:	0c36      	lsrs	r6, r6, #16
 800213c:	4373      	muls	r3, r6
 800213e:	4698      	mov	r8, r3
 8002140:	0033      	movs	r3, r6
 8002142:	437b      	muls	r3, r7
 8002144:	469a      	mov	sl, r3
 8002146:	464b      	mov	r3, r9
 8002148:	435d      	muls	r5, r3
 800214a:	435f      	muls	r7, r3
 800214c:	4643      	mov	r3, r8
 800214e:	4455      	add	r5, sl
 8002150:	0c18      	lsrs	r0, r3, #16
 8002152:	1940      	adds	r0, r0, r5
 8002154:	4582      	cmp	sl, r0
 8002156:	d903      	bls.n	8002160 <__aeabi_dmul+0x218>
 8002158:	2380      	movs	r3, #128	; 0x80
 800215a:	025b      	lsls	r3, r3, #9
 800215c:	469a      	mov	sl, r3
 800215e:	4457      	add	r7, sl
 8002160:	0c05      	lsrs	r5, r0, #16
 8002162:	19eb      	adds	r3, r5, r7
 8002164:	9305      	str	r3, [sp, #20]
 8002166:	4643      	mov	r3, r8
 8002168:	041d      	lsls	r5, r3, #16
 800216a:	0c2d      	lsrs	r5, r5, #16
 800216c:	0400      	lsls	r0, r0, #16
 800216e:	1940      	adds	r0, r0, r5
 8002170:	0c25      	lsrs	r5, r4, #16
 8002172:	0424      	lsls	r4, r4, #16
 8002174:	0c24      	lsrs	r4, r4, #16
 8002176:	0027      	movs	r7, r4
 8002178:	4357      	muls	r7, r2
 800217a:	436a      	muls	r2, r5
 800217c:	4690      	mov	r8, r2
 800217e:	002a      	movs	r2, r5
 8002180:	0c3b      	lsrs	r3, r7, #16
 8002182:	469a      	mov	sl, r3
 8002184:	434a      	muls	r2, r1
 8002186:	4361      	muls	r1, r4
 8002188:	4441      	add	r1, r8
 800218a:	4451      	add	r1, sl
 800218c:	4483      	add	fp, r0
 800218e:	4588      	cmp	r8, r1
 8002190:	d903      	bls.n	800219a <__aeabi_dmul+0x252>
 8002192:	2380      	movs	r3, #128	; 0x80
 8002194:	025b      	lsls	r3, r3, #9
 8002196:	4698      	mov	r8, r3
 8002198:	4442      	add	r2, r8
 800219a:	043f      	lsls	r7, r7, #16
 800219c:	0c0b      	lsrs	r3, r1, #16
 800219e:	0c3f      	lsrs	r7, r7, #16
 80021a0:	0409      	lsls	r1, r1, #16
 80021a2:	19c9      	adds	r1, r1, r7
 80021a4:	0027      	movs	r7, r4
 80021a6:	4698      	mov	r8, r3
 80021a8:	464b      	mov	r3, r9
 80021aa:	4377      	muls	r7, r6
 80021ac:	435c      	muls	r4, r3
 80021ae:	436e      	muls	r6, r5
 80021b0:	435d      	muls	r5, r3
 80021b2:	0c3b      	lsrs	r3, r7, #16
 80021b4:	4699      	mov	r9, r3
 80021b6:	19a4      	adds	r4, r4, r6
 80021b8:	444c      	add	r4, r9
 80021ba:	4442      	add	r2, r8
 80021bc:	9503      	str	r5, [sp, #12]
 80021be:	42a6      	cmp	r6, r4
 80021c0:	d904      	bls.n	80021cc <__aeabi_dmul+0x284>
 80021c2:	2380      	movs	r3, #128	; 0x80
 80021c4:	025b      	lsls	r3, r3, #9
 80021c6:	4698      	mov	r8, r3
 80021c8:	4445      	add	r5, r8
 80021ca:	9503      	str	r5, [sp, #12]
 80021cc:	9b02      	ldr	r3, [sp, #8]
 80021ce:	043f      	lsls	r7, r7, #16
 80021d0:	445b      	add	r3, fp
 80021d2:	001e      	movs	r6, r3
 80021d4:	4283      	cmp	r3, r0
 80021d6:	4180      	sbcs	r0, r0
 80021d8:	0423      	lsls	r3, r4, #16
 80021da:	4698      	mov	r8, r3
 80021dc:	9b05      	ldr	r3, [sp, #20]
 80021de:	0c3f      	lsrs	r7, r7, #16
 80021e0:	4447      	add	r7, r8
 80021e2:	4698      	mov	r8, r3
 80021e4:	1876      	adds	r6, r6, r1
 80021e6:	428e      	cmp	r6, r1
 80021e8:	4189      	sbcs	r1, r1
 80021ea:	4447      	add	r7, r8
 80021ec:	4240      	negs	r0, r0
 80021ee:	183d      	adds	r5, r7, r0
 80021f0:	46a8      	mov	r8, r5
 80021f2:	4693      	mov	fp, r2
 80021f4:	4249      	negs	r1, r1
 80021f6:	468a      	mov	sl, r1
 80021f8:	44c3      	add	fp, r8
 80021fa:	429f      	cmp	r7, r3
 80021fc:	41bf      	sbcs	r7, r7
 80021fe:	4580      	cmp	r8, r0
 8002200:	4180      	sbcs	r0, r0
 8002202:	9b03      	ldr	r3, [sp, #12]
 8002204:	44da      	add	sl, fp
 8002206:	4698      	mov	r8, r3
 8002208:	4653      	mov	r3, sl
 800220a:	4240      	negs	r0, r0
 800220c:	427f      	negs	r7, r7
 800220e:	4307      	orrs	r7, r0
 8002210:	0c24      	lsrs	r4, r4, #16
 8002212:	4593      	cmp	fp, r2
 8002214:	4192      	sbcs	r2, r2
 8002216:	458a      	cmp	sl, r1
 8002218:	4189      	sbcs	r1, r1
 800221a:	193f      	adds	r7, r7, r4
 800221c:	0ddc      	lsrs	r4, r3, #23
 800221e:	9b04      	ldr	r3, [sp, #16]
 8002220:	0275      	lsls	r5, r6, #9
 8002222:	431d      	orrs	r5, r3
 8002224:	1e68      	subs	r0, r5, #1
 8002226:	4185      	sbcs	r5, r0
 8002228:	4653      	mov	r3, sl
 800222a:	4252      	negs	r2, r2
 800222c:	4249      	negs	r1, r1
 800222e:	430a      	orrs	r2, r1
 8002230:	18bf      	adds	r7, r7, r2
 8002232:	4447      	add	r7, r8
 8002234:	0df6      	lsrs	r6, r6, #23
 8002236:	027f      	lsls	r7, r7, #9
 8002238:	4335      	orrs	r5, r6
 800223a:	025a      	lsls	r2, r3, #9
 800223c:	433c      	orrs	r4, r7
 800223e:	4315      	orrs	r5, r2
 8002240:	01fb      	lsls	r3, r7, #7
 8002242:	d400      	bmi.n	8002246 <__aeabi_dmul+0x2fe>
 8002244:	e0c1      	b.n	80023ca <__aeabi_dmul+0x482>
 8002246:	2101      	movs	r1, #1
 8002248:	086a      	lsrs	r2, r5, #1
 800224a:	400d      	ands	r5, r1
 800224c:	4315      	orrs	r5, r2
 800224e:	07e2      	lsls	r2, r4, #31
 8002250:	4315      	orrs	r5, r2
 8002252:	0864      	lsrs	r4, r4, #1
 8002254:	4926      	ldr	r1, [pc, #152]	; (80022f0 <__aeabi_dmul+0x3a8>)
 8002256:	4461      	add	r1, ip
 8002258:	2900      	cmp	r1, #0
 800225a:	dd56      	ble.n	800230a <__aeabi_dmul+0x3c2>
 800225c:	076b      	lsls	r3, r5, #29
 800225e:	d009      	beq.n	8002274 <__aeabi_dmul+0x32c>
 8002260:	220f      	movs	r2, #15
 8002262:	402a      	ands	r2, r5
 8002264:	2a04      	cmp	r2, #4
 8002266:	d005      	beq.n	8002274 <__aeabi_dmul+0x32c>
 8002268:	1d2a      	adds	r2, r5, #4
 800226a:	42aa      	cmp	r2, r5
 800226c:	41ad      	sbcs	r5, r5
 800226e:	426d      	negs	r5, r5
 8002270:	1964      	adds	r4, r4, r5
 8002272:	0015      	movs	r5, r2
 8002274:	01e3      	lsls	r3, r4, #7
 8002276:	d504      	bpl.n	8002282 <__aeabi_dmul+0x33a>
 8002278:	2180      	movs	r1, #128	; 0x80
 800227a:	4a1e      	ldr	r2, [pc, #120]	; (80022f4 <__aeabi_dmul+0x3ac>)
 800227c:	00c9      	lsls	r1, r1, #3
 800227e:	4014      	ands	r4, r2
 8002280:	4461      	add	r1, ip
 8002282:	4a1d      	ldr	r2, [pc, #116]	; (80022f8 <__aeabi_dmul+0x3b0>)
 8002284:	4291      	cmp	r1, r2
 8002286:	dd00      	ble.n	800228a <__aeabi_dmul+0x342>
 8002288:	e724      	b.n	80020d4 <__aeabi_dmul+0x18c>
 800228a:	0762      	lsls	r2, r4, #29
 800228c:	08ed      	lsrs	r5, r5, #3
 800228e:	0264      	lsls	r4, r4, #9
 8002290:	0549      	lsls	r1, r1, #21
 8002292:	4315      	orrs	r5, r2
 8002294:	0b24      	lsrs	r4, r4, #12
 8002296:	0d4a      	lsrs	r2, r1, #21
 8002298:	e6c6      	b.n	8002028 <__aeabi_dmul+0xe0>
 800229a:	9701      	str	r7, [sp, #4]
 800229c:	e6b8      	b.n	8002010 <__aeabi_dmul+0xc8>
 800229e:	4a10      	ldr	r2, [pc, #64]	; (80022e0 <__aeabi_dmul+0x398>)
 80022a0:	2003      	movs	r0, #3
 80022a2:	4694      	mov	ip, r2
 80022a4:	4463      	add	r3, ip
 80022a6:	464a      	mov	r2, r9
 80022a8:	9300      	str	r3, [sp, #0]
 80022aa:	2303      	movs	r3, #3
 80022ac:	431a      	orrs	r2, r3
 80022ae:	4691      	mov	r9, r2
 80022b0:	4652      	mov	r2, sl
 80022b2:	e68a      	b.n	8001fca <__aeabi_dmul+0x82>
 80022b4:	4649      	mov	r1, r9
 80022b6:	2301      	movs	r3, #1
 80022b8:	4319      	orrs	r1, r3
 80022ba:	4689      	mov	r9, r1
 80022bc:	2600      	movs	r6, #0
 80022be:	2001      	movs	r0, #1
 80022c0:	e683      	b.n	8001fca <__aeabi_dmul+0x82>
 80022c2:	220c      	movs	r2, #12
 80022c4:	9300      	str	r3, [sp, #0]
 80022c6:	2303      	movs	r3, #3
 80022c8:	0005      	movs	r5, r0
 80022ca:	4691      	mov	r9, r2
 80022cc:	469b      	mov	fp, r3
 80022ce:	e65e      	b.n	8001f8e <__aeabi_dmul+0x46>
 80022d0:	2304      	movs	r3, #4
 80022d2:	4699      	mov	r9, r3
 80022d4:	2300      	movs	r3, #0
 80022d6:	9300      	str	r3, [sp, #0]
 80022d8:	3301      	adds	r3, #1
 80022da:	2400      	movs	r4, #0
 80022dc:	469b      	mov	fp, r3
 80022de:	e656      	b.n	8001f8e <__aeabi_dmul+0x46>
 80022e0:	000007ff 	.word	0x000007ff
 80022e4:	fffffc01 	.word	0xfffffc01
 80022e8:	0800e468 	.word	0x0800e468
 80022ec:	fffffc0d 	.word	0xfffffc0d
 80022f0:	000003ff 	.word	0x000003ff
 80022f4:	feffffff 	.word	0xfeffffff
 80022f8:	000007fe 	.word	0x000007fe
 80022fc:	2300      	movs	r3, #0
 80022fe:	2480      	movs	r4, #128	; 0x80
 8002300:	2500      	movs	r5, #0
 8002302:	4a44      	ldr	r2, [pc, #272]	; (8002414 <__aeabi_dmul+0x4cc>)
 8002304:	9301      	str	r3, [sp, #4]
 8002306:	0324      	lsls	r4, r4, #12
 8002308:	e68e      	b.n	8002028 <__aeabi_dmul+0xe0>
 800230a:	2001      	movs	r0, #1
 800230c:	1a40      	subs	r0, r0, r1
 800230e:	2838      	cmp	r0, #56	; 0x38
 8002310:	dd00      	ble.n	8002314 <__aeabi_dmul+0x3cc>
 8002312:	e686      	b.n	8002022 <__aeabi_dmul+0xda>
 8002314:	281f      	cmp	r0, #31
 8002316:	dd5b      	ble.n	80023d0 <__aeabi_dmul+0x488>
 8002318:	221f      	movs	r2, #31
 800231a:	0023      	movs	r3, r4
 800231c:	4252      	negs	r2, r2
 800231e:	1a51      	subs	r1, r2, r1
 8002320:	40cb      	lsrs	r3, r1
 8002322:	0019      	movs	r1, r3
 8002324:	2820      	cmp	r0, #32
 8002326:	d003      	beq.n	8002330 <__aeabi_dmul+0x3e8>
 8002328:	4a3b      	ldr	r2, [pc, #236]	; (8002418 <__aeabi_dmul+0x4d0>)
 800232a:	4462      	add	r2, ip
 800232c:	4094      	lsls	r4, r2
 800232e:	4325      	orrs	r5, r4
 8002330:	1e6a      	subs	r2, r5, #1
 8002332:	4195      	sbcs	r5, r2
 8002334:	002a      	movs	r2, r5
 8002336:	430a      	orrs	r2, r1
 8002338:	2107      	movs	r1, #7
 800233a:	000d      	movs	r5, r1
 800233c:	2400      	movs	r4, #0
 800233e:	4015      	ands	r5, r2
 8002340:	4211      	tst	r1, r2
 8002342:	d05b      	beq.n	80023fc <__aeabi_dmul+0x4b4>
 8002344:	210f      	movs	r1, #15
 8002346:	2400      	movs	r4, #0
 8002348:	4011      	ands	r1, r2
 800234a:	2904      	cmp	r1, #4
 800234c:	d053      	beq.n	80023f6 <__aeabi_dmul+0x4ae>
 800234e:	1d11      	adds	r1, r2, #4
 8002350:	4291      	cmp	r1, r2
 8002352:	4192      	sbcs	r2, r2
 8002354:	4252      	negs	r2, r2
 8002356:	18a4      	adds	r4, r4, r2
 8002358:	000a      	movs	r2, r1
 800235a:	0223      	lsls	r3, r4, #8
 800235c:	d54b      	bpl.n	80023f6 <__aeabi_dmul+0x4ae>
 800235e:	2201      	movs	r2, #1
 8002360:	2400      	movs	r4, #0
 8002362:	2500      	movs	r5, #0
 8002364:	e660      	b.n	8002028 <__aeabi_dmul+0xe0>
 8002366:	2380      	movs	r3, #128	; 0x80
 8002368:	031b      	lsls	r3, r3, #12
 800236a:	421c      	tst	r4, r3
 800236c:	d009      	beq.n	8002382 <__aeabi_dmul+0x43a>
 800236e:	421e      	tst	r6, r3
 8002370:	d107      	bne.n	8002382 <__aeabi_dmul+0x43a>
 8002372:	4333      	orrs	r3, r6
 8002374:	031c      	lsls	r4, r3, #12
 8002376:	4643      	mov	r3, r8
 8002378:	0015      	movs	r5, r2
 800237a:	0b24      	lsrs	r4, r4, #12
 800237c:	4a25      	ldr	r2, [pc, #148]	; (8002414 <__aeabi_dmul+0x4cc>)
 800237e:	9301      	str	r3, [sp, #4]
 8002380:	e652      	b.n	8002028 <__aeabi_dmul+0xe0>
 8002382:	2280      	movs	r2, #128	; 0x80
 8002384:	0312      	lsls	r2, r2, #12
 8002386:	4314      	orrs	r4, r2
 8002388:	0324      	lsls	r4, r4, #12
 800238a:	4a22      	ldr	r2, [pc, #136]	; (8002414 <__aeabi_dmul+0x4cc>)
 800238c:	0b24      	lsrs	r4, r4, #12
 800238e:	9701      	str	r7, [sp, #4]
 8002390:	e64a      	b.n	8002028 <__aeabi_dmul+0xe0>
 8002392:	f000 fd4b 	bl	8002e2c <__clzsi2>
 8002396:	0003      	movs	r3, r0
 8002398:	001a      	movs	r2, r3
 800239a:	3215      	adds	r2, #21
 800239c:	3020      	adds	r0, #32
 800239e:	2a1c      	cmp	r2, #28
 80023a0:	dc00      	bgt.n	80023a4 <__aeabi_dmul+0x45c>
 80023a2:	e684      	b.n	80020ae <__aeabi_dmul+0x166>
 80023a4:	4656      	mov	r6, sl
 80023a6:	3b08      	subs	r3, #8
 80023a8:	2200      	movs	r2, #0
 80023aa:	409e      	lsls	r6, r3
 80023ac:	e689      	b.n	80020c2 <__aeabi_dmul+0x17a>
 80023ae:	f000 fd3d 	bl	8002e2c <__clzsi2>
 80023b2:	0001      	movs	r1, r0
 80023b4:	0002      	movs	r2, r0
 80023b6:	3115      	adds	r1, #21
 80023b8:	3220      	adds	r2, #32
 80023ba:	291c      	cmp	r1, #28
 80023bc:	dc00      	bgt.n	80023c0 <__aeabi_dmul+0x478>
 80023be:	e64e      	b.n	800205e <__aeabi_dmul+0x116>
 80023c0:	0034      	movs	r4, r6
 80023c2:	3808      	subs	r0, #8
 80023c4:	2500      	movs	r5, #0
 80023c6:	4084      	lsls	r4, r0
 80023c8:	e653      	b.n	8002072 <__aeabi_dmul+0x12a>
 80023ca:	9b00      	ldr	r3, [sp, #0]
 80023cc:	469c      	mov	ip, r3
 80023ce:	e741      	b.n	8002254 <__aeabi_dmul+0x30c>
 80023d0:	4912      	ldr	r1, [pc, #72]	; (800241c <__aeabi_dmul+0x4d4>)
 80023d2:	0022      	movs	r2, r4
 80023d4:	4461      	add	r1, ip
 80023d6:	002e      	movs	r6, r5
 80023d8:	408d      	lsls	r5, r1
 80023da:	408a      	lsls	r2, r1
 80023dc:	40c6      	lsrs	r6, r0
 80023de:	1e69      	subs	r1, r5, #1
 80023e0:	418d      	sbcs	r5, r1
 80023e2:	4332      	orrs	r2, r6
 80023e4:	432a      	orrs	r2, r5
 80023e6:	40c4      	lsrs	r4, r0
 80023e8:	0753      	lsls	r3, r2, #29
 80023ea:	d0b6      	beq.n	800235a <__aeabi_dmul+0x412>
 80023ec:	210f      	movs	r1, #15
 80023ee:	4011      	ands	r1, r2
 80023f0:	2904      	cmp	r1, #4
 80023f2:	d1ac      	bne.n	800234e <__aeabi_dmul+0x406>
 80023f4:	e7b1      	b.n	800235a <__aeabi_dmul+0x412>
 80023f6:	0765      	lsls	r5, r4, #29
 80023f8:	0264      	lsls	r4, r4, #9
 80023fa:	0b24      	lsrs	r4, r4, #12
 80023fc:	08d2      	lsrs	r2, r2, #3
 80023fe:	4315      	orrs	r5, r2
 8002400:	2200      	movs	r2, #0
 8002402:	e611      	b.n	8002028 <__aeabi_dmul+0xe0>
 8002404:	2280      	movs	r2, #128	; 0x80
 8002406:	0312      	lsls	r2, r2, #12
 8002408:	4314      	orrs	r4, r2
 800240a:	0324      	lsls	r4, r4, #12
 800240c:	4a01      	ldr	r2, [pc, #4]	; (8002414 <__aeabi_dmul+0x4cc>)
 800240e:	0b24      	lsrs	r4, r4, #12
 8002410:	e60a      	b.n	8002028 <__aeabi_dmul+0xe0>
 8002412:	46c0      	nop			; (mov r8, r8)
 8002414:	000007ff 	.word	0x000007ff
 8002418:	0000043e 	.word	0x0000043e
 800241c:	0000041e 	.word	0x0000041e

08002420 <__aeabi_dsub>:
 8002420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002422:	4657      	mov	r7, sl
 8002424:	464e      	mov	r6, r9
 8002426:	4645      	mov	r5, r8
 8002428:	46de      	mov	lr, fp
 800242a:	0004      	movs	r4, r0
 800242c:	b5e0      	push	{r5, r6, r7, lr}
 800242e:	001f      	movs	r7, r3
 8002430:	0010      	movs	r0, r2
 8002432:	030b      	lsls	r3, r1, #12
 8002434:	0f62      	lsrs	r2, r4, #29
 8002436:	004e      	lsls	r6, r1, #1
 8002438:	0fcd      	lsrs	r5, r1, #31
 800243a:	0a5b      	lsrs	r3, r3, #9
 800243c:	0339      	lsls	r1, r7, #12
 800243e:	4313      	orrs	r3, r2
 8002440:	0a49      	lsrs	r1, r1, #9
 8002442:	00e2      	lsls	r2, r4, #3
 8002444:	0f44      	lsrs	r4, r0, #29
 8002446:	4321      	orrs	r1, r4
 8002448:	4cc2      	ldr	r4, [pc, #776]	; (8002754 <__aeabi_dsub+0x334>)
 800244a:	4691      	mov	r9, r2
 800244c:	4692      	mov	sl, r2
 800244e:	00c0      	lsls	r0, r0, #3
 8002450:	007a      	lsls	r2, r7, #1
 8002452:	4680      	mov	r8, r0
 8002454:	0d76      	lsrs	r6, r6, #21
 8002456:	0d52      	lsrs	r2, r2, #21
 8002458:	0fff      	lsrs	r7, r7, #31
 800245a:	42a2      	cmp	r2, r4
 800245c:	d100      	bne.n	8002460 <__aeabi_dsub+0x40>
 800245e:	e0b4      	b.n	80025ca <__aeabi_dsub+0x1aa>
 8002460:	2401      	movs	r4, #1
 8002462:	4067      	eors	r7, r4
 8002464:	46bb      	mov	fp, r7
 8002466:	42bd      	cmp	r5, r7
 8002468:	d100      	bne.n	800246c <__aeabi_dsub+0x4c>
 800246a:	e088      	b.n	800257e <__aeabi_dsub+0x15e>
 800246c:	1ab4      	subs	r4, r6, r2
 800246e:	46a4      	mov	ip, r4
 8002470:	2c00      	cmp	r4, #0
 8002472:	dc00      	bgt.n	8002476 <__aeabi_dsub+0x56>
 8002474:	e0b2      	b.n	80025dc <__aeabi_dsub+0x1bc>
 8002476:	2a00      	cmp	r2, #0
 8002478:	d100      	bne.n	800247c <__aeabi_dsub+0x5c>
 800247a:	e0c5      	b.n	8002608 <__aeabi_dsub+0x1e8>
 800247c:	4ab5      	ldr	r2, [pc, #724]	; (8002754 <__aeabi_dsub+0x334>)
 800247e:	4296      	cmp	r6, r2
 8002480:	d100      	bne.n	8002484 <__aeabi_dsub+0x64>
 8002482:	e28b      	b.n	800299c <__aeabi_dsub+0x57c>
 8002484:	2280      	movs	r2, #128	; 0x80
 8002486:	0412      	lsls	r2, r2, #16
 8002488:	4311      	orrs	r1, r2
 800248a:	4662      	mov	r2, ip
 800248c:	2a38      	cmp	r2, #56	; 0x38
 800248e:	dd00      	ble.n	8002492 <__aeabi_dsub+0x72>
 8002490:	e1a1      	b.n	80027d6 <__aeabi_dsub+0x3b6>
 8002492:	2a1f      	cmp	r2, #31
 8002494:	dd00      	ble.n	8002498 <__aeabi_dsub+0x78>
 8002496:	e216      	b.n	80028c6 <__aeabi_dsub+0x4a6>
 8002498:	2720      	movs	r7, #32
 800249a:	000c      	movs	r4, r1
 800249c:	1abf      	subs	r7, r7, r2
 800249e:	40bc      	lsls	r4, r7
 80024a0:	0002      	movs	r2, r0
 80024a2:	46a0      	mov	r8, r4
 80024a4:	4664      	mov	r4, ip
 80024a6:	40b8      	lsls	r0, r7
 80024a8:	40e2      	lsrs	r2, r4
 80024aa:	4644      	mov	r4, r8
 80024ac:	4314      	orrs	r4, r2
 80024ae:	0002      	movs	r2, r0
 80024b0:	1e50      	subs	r0, r2, #1
 80024b2:	4182      	sbcs	r2, r0
 80024b4:	4660      	mov	r0, ip
 80024b6:	40c1      	lsrs	r1, r0
 80024b8:	4322      	orrs	r2, r4
 80024ba:	1a5b      	subs	r3, r3, r1
 80024bc:	4649      	mov	r1, r9
 80024be:	1a8c      	subs	r4, r1, r2
 80024c0:	45a1      	cmp	r9, r4
 80024c2:	4192      	sbcs	r2, r2
 80024c4:	4252      	negs	r2, r2
 80024c6:	1a9b      	subs	r3, r3, r2
 80024c8:	4698      	mov	r8, r3
 80024ca:	4643      	mov	r3, r8
 80024cc:	021b      	lsls	r3, r3, #8
 80024ce:	d400      	bmi.n	80024d2 <__aeabi_dsub+0xb2>
 80024d0:	e117      	b.n	8002702 <__aeabi_dsub+0x2e2>
 80024d2:	4643      	mov	r3, r8
 80024d4:	025b      	lsls	r3, r3, #9
 80024d6:	0a5b      	lsrs	r3, r3, #9
 80024d8:	4698      	mov	r8, r3
 80024da:	4643      	mov	r3, r8
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d100      	bne.n	80024e2 <__aeabi_dsub+0xc2>
 80024e0:	e16c      	b.n	80027bc <__aeabi_dsub+0x39c>
 80024e2:	4640      	mov	r0, r8
 80024e4:	f000 fca2 	bl	8002e2c <__clzsi2>
 80024e8:	0002      	movs	r2, r0
 80024ea:	3a08      	subs	r2, #8
 80024ec:	2120      	movs	r1, #32
 80024ee:	0020      	movs	r0, r4
 80024f0:	4643      	mov	r3, r8
 80024f2:	1a89      	subs	r1, r1, r2
 80024f4:	4093      	lsls	r3, r2
 80024f6:	40c8      	lsrs	r0, r1
 80024f8:	4094      	lsls	r4, r2
 80024fa:	4303      	orrs	r3, r0
 80024fc:	4296      	cmp	r6, r2
 80024fe:	dd00      	ble.n	8002502 <__aeabi_dsub+0xe2>
 8002500:	e157      	b.n	80027b2 <__aeabi_dsub+0x392>
 8002502:	1b96      	subs	r6, r2, r6
 8002504:	1c71      	adds	r1, r6, #1
 8002506:	291f      	cmp	r1, #31
 8002508:	dd00      	ble.n	800250c <__aeabi_dsub+0xec>
 800250a:	e1cb      	b.n	80028a4 <__aeabi_dsub+0x484>
 800250c:	2220      	movs	r2, #32
 800250e:	0018      	movs	r0, r3
 8002510:	0026      	movs	r6, r4
 8002512:	1a52      	subs	r2, r2, r1
 8002514:	4094      	lsls	r4, r2
 8002516:	4090      	lsls	r0, r2
 8002518:	40ce      	lsrs	r6, r1
 800251a:	40cb      	lsrs	r3, r1
 800251c:	1e62      	subs	r2, r4, #1
 800251e:	4194      	sbcs	r4, r2
 8002520:	4330      	orrs	r0, r6
 8002522:	4698      	mov	r8, r3
 8002524:	2600      	movs	r6, #0
 8002526:	4304      	orrs	r4, r0
 8002528:	0763      	lsls	r3, r4, #29
 800252a:	d009      	beq.n	8002540 <__aeabi_dsub+0x120>
 800252c:	230f      	movs	r3, #15
 800252e:	4023      	ands	r3, r4
 8002530:	2b04      	cmp	r3, #4
 8002532:	d005      	beq.n	8002540 <__aeabi_dsub+0x120>
 8002534:	1d23      	adds	r3, r4, #4
 8002536:	42a3      	cmp	r3, r4
 8002538:	41a4      	sbcs	r4, r4
 800253a:	4264      	negs	r4, r4
 800253c:	44a0      	add	r8, r4
 800253e:	001c      	movs	r4, r3
 8002540:	4643      	mov	r3, r8
 8002542:	021b      	lsls	r3, r3, #8
 8002544:	d400      	bmi.n	8002548 <__aeabi_dsub+0x128>
 8002546:	e0df      	b.n	8002708 <__aeabi_dsub+0x2e8>
 8002548:	4b82      	ldr	r3, [pc, #520]	; (8002754 <__aeabi_dsub+0x334>)
 800254a:	3601      	adds	r6, #1
 800254c:	429e      	cmp	r6, r3
 800254e:	d100      	bne.n	8002552 <__aeabi_dsub+0x132>
 8002550:	e0fb      	b.n	800274a <__aeabi_dsub+0x32a>
 8002552:	4642      	mov	r2, r8
 8002554:	4b80      	ldr	r3, [pc, #512]	; (8002758 <__aeabi_dsub+0x338>)
 8002556:	08e4      	lsrs	r4, r4, #3
 8002558:	401a      	ands	r2, r3
 800255a:	0013      	movs	r3, r2
 800255c:	0571      	lsls	r1, r6, #21
 800255e:	0752      	lsls	r2, r2, #29
 8002560:	025b      	lsls	r3, r3, #9
 8002562:	4322      	orrs	r2, r4
 8002564:	0b1b      	lsrs	r3, r3, #12
 8002566:	0d49      	lsrs	r1, r1, #21
 8002568:	0509      	lsls	r1, r1, #20
 800256a:	07ed      	lsls	r5, r5, #31
 800256c:	4319      	orrs	r1, r3
 800256e:	4329      	orrs	r1, r5
 8002570:	0010      	movs	r0, r2
 8002572:	bcf0      	pop	{r4, r5, r6, r7}
 8002574:	46bb      	mov	fp, r7
 8002576:	46b2      	mov	sl, r6
 8002578:	46a9      	mov	r9, r5
 800257a:	46a0      	mov	r8, r4
 800257c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800257e:	1ab4      	subs	r4, r6, r2
 8002580:	46a4      	mov	ip, r4
 8002582:	2c00      	cmp	r4, #0
 8002584:	dd58      	ble.n	8002638 <__aeabi_dsub+0x218>
 8002586:	2a00      	cmp	r2, #0
 8002588:	d100      	bne.n	800258c <__aeabi_dsub+0x16c>
 800258a:	e09e      	b.n	80026ca <__aeabi_dsub+0x2aa>
 800258c:	4a71      	ldr	r2, [pc, #452]	; (8002754 <__aeabi_dsub+0x334>)
 800258e:	4296      	cmp	r6, r2
 8002590:	d100      	bne.n	8002594 <__aeabi_dsub+0x174>
 8002592:	e13b      	b.n	800280c <__aeabi_dsub+0x3ec>
 8002594:	2280      	movs	r2, #128	; 0x80
 8002596:	0412      	lsls	r2, r2, #16
 8002598:	4311      	orrs	r1, r2
 800259a:	4662      	mov	r2, ip
 800259c:	2a38      	cmp	r2, #56	; 0x38
 800259e:	dd00      	ble.n	80025a2 <__aeabi_dsub+0x182>
 80025a0:	e0c1      	b.n	8002726 <__aeabi_dsub+0x306>
 80025a2:	2a1f      	cmp	r2, #31
 80025a4:	dc00      	bgt.n	80025a8 <__aeabi_dsub+0x188>
 80025a6:	e1bb      	b.n	8002920 <__aeabi_dsub+0x500>
 80025a8:	000c      	movs	r4, r1
 80025aa:	3a20      	subs	r2, #32
 80025ac:	40d4      	lsrs	r4, r2
 80025ae:	0022      	movs	r2, r4
 80025b0:	4664      	mov	r4, ip
 80025b2:	2c20      	cmp	r4, #32
 80025b4:	d004      	beq.n	80025c0 <__aeabi_dsub+0x1a0>
 80025b6:	2740      	movs	r7, #64	; 0x40
 80025b8:	1b3f      	subs	r7, r7, r4
 80025ba:	40b9      	lsls	r1, r7
 80025bc:	4308      	orrs	r0, r1
 80025be:	4680      	mov	r8, r0
 80025c0:	4644      	mov	r4, r8
 80025c2:	1e61      	subs	r1, r4, #1
 80025c4:	418c      	sbcs	r4, r1
 80025c6:	4314      	orrs	r4, r2
 80025c8:	e0b1      	b.n	800272e <__aeabi_dsub+0x30e>
 80025ca:	000c      	movs	r4, r1
 80025cc:	4304      	orrs	r4, r0
 80025ce:	d02a      	beq.n	8002626 <__aeabi_dsub+0x206>
 80025d0:	46bb      	mov	fp, r7
 80025d2:	42bd      	cmp	r5, r7
 80025d4:	d02d      	beq.n	8002632 <__aeabi_dsub+0x212>
 80025d6:	4c61      	ldr	r4, [pc, #388]	; (800275c <__aeabi_dsub+0x33c>)
 80025d8:	46a4      	mov	ip, r4
 80025da:	44b4      	add	ip, r6
 80025dc:	4664      	mov	r4, ip
 80025de:	2c00      	cmp	r4, #0
 80025e0:	d05c      	beq.n	800269c <__aeabi_dsub+0x27c>
 80025e2:	1b94      	subs	r4, r2, r6
 80025e4:	46a4      	mov	ip, r4
 80025e6:	2e00      	cmp	r6, #0
 80025e8:	d000      	beq.n	80025ec <__aeabi_dsub+0x1cc>
 80025ea:	e115      	b.n	8002818 <__aeabi_dsub+0x3f8>
 80025ec:	464d      	mov	r5, r9
 80025ee:	431d      	orrs	r5, r3
 80025f0:	d100      	bne.n	80025f4 <__aeabi_dsub+0x1d4>
 80025f2:	e1c3      	b.n	800297c <__aeabi_dsub+0x55c>
 80025f4:	1e65      	subs	r5, r4, #1
 80025f6:	2c01      	cmp	r4, #1
 80025f8:	d100      	bne.n	80025fc <__aeabi_dsub+0x1dc>
 80025fa:	e20c      	b.n	8002a16 <__aeabi_dsub+0x5f6>
 80025fc:	4e55      	ldr	r6, [pc, #340]	; (8002754 <__aeabi_dsub+0x334>)
 80025fe:	42b4      	cmp	r4, r6
 8002600:	d100      	bne.n	8002604 <__aeabi_dsub+0x1e4>
 8002602:	e1f8      	b.n	80029f6 <__aeabi_dsub+0x5d6>
 8002604:	46ac      	mov	ip, r5
 8002606:	e10e      	b.n	8002826 <__aeabi_dsub+0x406>
 8002608:	000a      	movs	r2, r1
 800260a:	4302      	orrs	r2, r0
 800260c:	d100      	bne.n	8002610 <__aeabi_dsub+0x1f0>
 800260e:	e136      	b.n	800287e <__aeabi_dsub+0x45e>
 8002610:	0022      	movs	r2, r4
 8002612:	3a01      	subs	r2, #1
 8002614:	2c01      	cmp	r4, #1
 8002616:	d100      	bne.n	800261a <__aeabi_dsub+0x1fa>
 8002618:	e1c6      	b.n	80029a8 <__aeabi_dsub+0x588>
 800261a:	4c4e      	ldr	r4, [pc, #312]	; (8002754 <__aeabi_dsub+0x334>)
 800261c:	45a4      	cmp	ip, r4
 800261e:	d100      	bne.n	8002622 <__aeabi_dsub+0x202>
 8002620:	e0f4      	b.n	800280c <__aeabi_dsub+0x3ec>
 8002622:	4694      	mov	ip, r2
 8002624:	e731      	b.n	800248a <__aeabi_dsub+0x6a>
 8002626:	2401      	movs	r4, #1
 8002628:	4067      	eors	r7, r4
 800262a:	46bb      	mov	fp, r7
 800262c:	42bd      	cmp	r5, r7
 800262e:	d000      	beq.n	8002632 <__aeabi_dsub+0x212>
 8002630:	e71c      	b.n	800246c <__aeabi_dsub+0x4c>
 8002632:	4c4a      	ldr	r4, [pc, #296]	; (800275c <__aeabi_dsub+0x33c>)
 8002634:	46a4      	mov	ip, r4
 8002636:	44b4      	add	ip, r6
 8002638:	4664      	mov	r4, ip
 800263a:	2c00      	cmp	r4, #0
 800263c:	d100      	bne.n	8002640 <__aeabi_dsub+0x220>
 800263e:	e0cf      	b.n	80027e0 <__aeabi_dsub+0x3c0>
 8002640:	1b94      	subs	r4, r2, r6
 8002642:	46a4      	mov	ip, r4
 8002644:	2e00      	cmp	r6, #0
 8002646:	d100      	bne.n	800264a <__aeabi_dsub+0x22a>
 8002648:	e15c      	b.n	8002904 <__aeabi_dsub+0x4e4>
 800264a:	4e42      	ldr	r6, [pc, #264]	; (8002754 <__aeabi_dsub+0x334>)
 800264c:	42b2      	cmp	r2, r6
 800264e:	d100      	bne.n	8002652 <__aeabi_dsub+0x232>
 8002650:	e1ec      	b.n	8002a2c <__aeabi_dsub+0x60c>
 8002652:	2680      	movs	r6, #128	; 0x80
 8002654:	0436      	lsls	r6, r6, #16
 8002656:	4333      	orrs	r3, r6
 8002658:	4664      	mov	r4, ip
 800265a:	2c38      	cmp	r4, #56	; 0x38
 800265c:	dd00      	ble.n	8002660 <__aeabi_dsub+0x240>
 800265e:	e1b3      	b.n	80029c8 <__aeabi_dsub+0x5a8>
 8002660:	2c1f      	cmp	r4, #31
 8002662:	dd00      	ble.n	8002666 <__aeabi_dsub+0x246>
 8002664:	e238      	b.n	8002ad8 <__aeabi_dsub+0x6b8>
 8002666:	2620      	movs	r6, #32
 8002668:	1b36      	subs	r6, r6, r4
 800266a:	001c      	movs	r4, r3
 800266c:	40b4      	lsls	r4, r6
 800266e:	464f      	mov	r7, r9
 8002670:	46a0      	mov	r8, r4
 8002672:	4664      	mov	r4, ip
 8002674:	40e7      	lsrs	r7, r4
 8002676:	4644      	mov	r4, r8
 8002678:	433c      	orrs	r4, r7
 800267a:	464f      	mov	r7, r9
 800267c:	40b7      	lsls	r7, r6
 800267e:	003e      	movs	r6, r7
 8002680:	1e77      	subs	r7, r6, #1
 8002682:	41be      	sbcs	r6, r7
 8002684:	4334      	orrs	r4, r6
 8002686:	4666      	mov	r6, ip
 8002688:	40f3      	lsrs	r3, r6
 800268a:	18c9      	adds	r1, r1, r3
 800268c:	1824      	adds	r4, r4, r0
 800268e:	4284      	cmp	r4, r0
 8002690:	419b      	sbcs	r3, r3
 8002692:	425b      	negs	r3, r3
 8002694:	4698      	mov	r8, r3
 8002696:	0016      	movs	r6, r2
 8002698:	4488      	add	r8, r1
 800269a:	e04e      	b.n	800273a <__aeabi_dsub+0x31a>
 800269c:	4a30      	ldr	r2, [pc, #192]	; (8002760 <__aeabi_dsub+0x340>)
 800269e:	1c74      	adds	r4, r6, #1
 80026a0:	4214      	tst	r4, r2
 80026a2:	d000      	beq.n	80026a6 <__aeabi_dsub+0x286>
 80026a4:	e0d6      	b.n	8002854 <__aeabi_dsub+0x434>
 80026a6:	464a      	mov	r2, r9
 80026a8:	431a      	orrs	r2, r3
 80026aa:	2e00      	cmp	r6, #0
 80026ac:	d000      	beq.n	80026b0 <__aeabi_dsub+0x290>
 80026ae:	e15b      	b.n	8002968 <__aeabi_dsub+0x548>
 80026b0:	2a00      	cmp	r2, #0
 80026b2:	d100      	bne.n	80026b6 <__aeabi_dsub+0x296>
 80026b4:	e1a5      	b.n	8002a02 <__aeabi_dsub+0x5e2>
 80026b6:	000a      	movs	r2, r1
 80026b8:	4302      	orrs	r2, r0
 80026ba:	d000      	beq.n	80026be <__aeabi_dsub+0x29e>
 80026bc:	e1bb      	b.n	8002a36 <__aeabi_dsub+0x616>
 80026be:	464a      	mov	r2, r9
 80026c0:	0759      	lsls	r1, r3, #29
 80026c2:	08d2      	lsrs	r2, r2, #3
 80026c4:	430a      	orrs	r2, r1
 80026c6:	08db      	lsrs	r3, r3, #3
 80026c8:	e027      	b.n	800271a <__aeabi_dsub+0x2fa>
 80026ca:	000a      	movs	r2, r1
 80026cc:	4302      	orrs	r2, r0
 80026ce:	d100      	bne.n	80026d2 <__aeabi_dsub+0x2b2>
 80026d0:	e174      	b.n	80029bc <__aeabi_dsub+0x59c>
 80026d2:	0022      	movs	r2, r4
 80026d4:	3a01      	subs	r2, #1
 80026d6:	2c01      	cmp	r4, #1
 80026d8:	d005      	beq.n	80026e6 <__aeabi_dsub+0x2c6>
 80026da:	4c1e      	ldr	r4, [pc, #120]	; (8002754 <__aeabi_dsub+0x334>)
 80026dc:	45a4      	cmp	ip, r4
 80026de:	d100      	bne.n	80026e2 <__aeabi_dsub+0x2c2>
 80026e0:	e094      	b.n	800280c <__aeabi_dsub+0x3ec>
 80026e2:	4694      	mov	ip, r2
 80026e4:	e759      	b.n	800259a <__aeabi_dsub+0x17a>
 80026e6:	4448      	add	r0, r9
 80026e8:	4548      	cmp	r0, r9
 80026ea:	4192      	sbcs	r2, r2
 80026ec:	185b      	adds	r3, r3, r1
 80026ee:	4698      	mov	r8, r3
 80026f0:	0004      	movs	r4, r0
 80026f2:	4252      	negs	r2, r2
 80026f4:	4490      	add	r8, r2
 80026f6:	4643      	mov	r3, r8
 80026f8:	2602      	movs	r6, #2
 80026fa:	021b      	lsls	r3, r3, #8
 80026fc:	d500      	bpl.n	8002700 <__aeabi_dsub+0x2e0>
 80026fe:	e0c4      	b.n	800288a <__aeabi_dsub+0x46a>
 8002700:	3e01      	subs	r6, #1
 8002702:	0763      	lsls	r3, r4, #29
 8002704:	d000      	beq.n	8002708 <__aeabi_dsub+0x2e8>
 8002706:	e711      	b.n	800252c <__aeabi_dsub+0x10c>
 8002708:	4643      	mov	r3, r8
 800270a:	46b4      	mov	ip, r6
 800270c:	0759      	lsls	r1, r3, #29
 800270e:	08e2      	lsrs	r2, r4, #3
 8002710:	430a      	orrs	r2, r1
 8002712:	08db      	lsrs	r3, r3, #3
 8002714:	490f      	ldr	r1, [pc, #60]	; (8002754 <__aeabi_dsub+0x334>)
 8002716:	458c      	cmp	ip, r1
 8002718:	d040      	beq.n	800279c <__aeabi_dsub+0x37c>
 800271a:	4661      	mov	r1, ip
 800271c:	031b      	lsls	r3, r3, #12
 800271e:	0549      	lsls	r1, r1, #21
 8002720:	0b1b      	lsrs	r3, r3, #12
 8002722:	0d49      	lsrs	r1, r1, #21
 8002724:	e720      	b.n	8002568 <__aeabi_dsub+0x148>
 8002726:	4301      	orrs	r1, r0
 8002728:	000c      	movs	r4, r1
 800272a:	1e61      	subs	r1, r4, #1
 800272c:	418c      	sbcs	r4, r1
 800272e:	444c      	add	r4, r9
 8002730:	454c      	cmp	r4, r9
 8002732:	4192      	sbcs	r2, r2
 8002734:	4252      	negs	r2, r2
 8002736:	4690      	mov	r8, r2
 8002738:	4498      	add	r8, r3
 800273a:	4643      	mov	r3, r8
 800273c:	021b      	lsls	r3, r3, #8
 800273e:	d5e0      	bpl.n	8002702 <__aeabi_dsub+0x2e2>
 8002740:	4b04      	ldr	r3, [pc, #16]	; (8002754 <__aeabi_dsub+0x334>)
 8002742:	3601      	adds	r6, #1
 8002744:	429e      	cmp	r6, r3
 8002746:	d000      	beq.n	800274a <__aeabi_dsub+0x32a>
 8002748:	e09f      	b.n	800288a <__aeabi_dsub+0x46a>
 800274a:	0031      	movs	r1, r6
 800274c:	2300      	movs	r3, #0
 800274e:	2200      	movs	r2, #0
 8002750:	e70a      	b.n	8002568 <__aeabi_dsub+0x148>
 8002752:	46c0      	nop			; (mov r8, r8)
 8002754:	000007ff 	.word	0x000007ff
 8002758:	ff7fffff 	.word	0xff7fffff
 800275c:	fffff801 	.word	0xfffff801
 8002760:	000007fe 	.word	0x000007fe
 8002764:	2a00      	cmp	r2, #0
 8002766:	d100      	bne.n	800276a <__aeabi_dsub+0x34a>
 8002768:	e160      	b.n	8002a2c <__aeabi_dsub+0x60c>
 800276a:	000a      	movs	r2, r1
 800276c:	4302      	orrs	r2, r0
 800276e:	d04d      	beq.n	800280c <__aeabi_dsub+0x3ec>
 8002770:	464a      	mov	r2, r9
 8002772:	075c      	lsls	r4, r3, #29
 8002774:	08d2      	lsrs	r2, r2, #3
 8002776:	4322      	orrs	r2, r4
 8002778:	2480      	movs	r4, #128	; 0x80
 800277a:	08db      	lsrs	r3, r3, #3
 800277c:	0324      	lsls	r4, r4, #12
 800277e:	4223      	tst	r3, r4
 8002780:	d007      	beq.n	8002792 <__aeabi_dsub+0x372>
 8002782:	08ce      	lsrs	r6, r1, #3
 8002784:	4226      	tst	r6, r4
 8002786:	d104      	bne.n	8002792 <__aeabi_dsub+0x372>
 8002788:	465d      	mov	r5, fp
 800278a:	0033      	movs	r3, r6
 800278c:	08c2      	lsrs	r2, r0, #3
 800278e:	0749      	lsls	r1, r1, #29
 8002790:	430a      	orrs	r2, r1
 8002792:	0f51      	lsrs	r1, r2, #29
 8002794:	00d2      	lsls	r2, r2, #3
 8002796:	08d2      	lsrs	r2, r2, #3
 8002798:	0749      	lsls	r1, r1, #29
 800279a:	430a      	orrs	r2, r1
 800279c:	0011      	movs	r1, r2
 800279e:	4319      	orrs	r1, r3
 80027a0:	d100      	bne.n	80027a4 <__aeabi_dsub+0x384>
 80027a2:	e1c8      	b.n	8002b36 <__aeabi_dsub+0x716>
 80027a4:	2180      	movs	r1, #128	; 0x80
 80027a6:	0309      	lsls	r1, r1, #12
 80027a8:	430b      	orrs	r3, r1
 80027aa:	031b      	lsls	r3, r3, #12
 80027ac:	49d5      	ldr	r1, [pc, #852]	; (8002b04 <__aeabi_dsub+0x6e4>)
 80027ae:	0b1b      	lsrs	r3, r3, #12
 80027b0:	e6da      	b.n	8002568 <__aeabi_dsub+0x148>
 80027b2:	49d5      	ldr	r1, [pc, #852]	; (8002b08 <__aeabi_dsub+0x6e8>)
 80027b4:	1ab6      	subs	r6, r6, r2
 80027b6:	400b      	ands	r3, r1
 80027b8:	4698      	mov	r8, r3
 80027ba:	e6b5      	b.n	8002528 <__aeabi_dsub+0x108>
 80027bc:	0020      	movs	r0, r4
 80027be:	f000 fb35 	bl	8002e2c <__clzsi2>
 80027c2:	0002      	movs	r2, r0
 80027c4:	3218      	adds	r2, #24
 80027c6:	2a1f      	cmp	r2, #31
 80027c8:	dc00      	bgt.n	80027cc <__aeabi_dsub+0x3ac>
 80027ca:	e68f      	b.n	80024ec <__aeabi_dsub+0xcc>
 80027cc:	0023      	movs	r3, r4
 80027ce:	3808      	subs	r0, #8
 80027d0:	4083      	lsls	r3, r0
 80027d2:	2400      	movs	r4, #0
 80027d4:	e692      	b.n	80024fc <__aeabi_dsub+0xdc>
 80027d6:	4308      	orrs	r0, r1
 80027d8:	0002      	movs	r2, r0
 80027da:	1e50      	subs	r0, r2, #1
 80027dc:	4182      	sbcs	r2, r0
 80027de:	e66d      	b.n	80024bc <__aeabi_dsub+0x9c>
 80027e0:	4cca      	ldr	r4, [pc, #808]	; (8002b0c <__aeabi_dsub+0x6ec>)
 80027e2:	1c72      	adds	r2, r6, #1
 80027e4:	4222      	tst	r2, r4
 80027e6:	d000      	beq.n	80027ea <__aeabi_dsub+0x3ca>
 80027e8:	e0ad      	b.n	8002946 <__aeabi_dsub+0x526>
 80027ea:	464a      	mov	r2, r9
 80027ec:	431a      	orrs	r2, r3
 80027ee:	2e00      	cmp	r6, #0
 80027f0:	d1b8      	bne.n	8002764 <__aeabi_dsub+0x344>
 80027f2:	2a00      	cmp	r2, #0
 80027f4:	d100      	bne.n	80027f8 <__aeabi_dsub+0x3d8>
 80027f6:	e158      	b.n	8002aaa <__aeabi_dsub+0x68a>
 80027f8:	000a      	movs	r2, r1
 80027fa:	4302      	orrs	r2, r0
 80027fc:	d000      	beq.n	8002800 <__aeabi_dsub+0x3e0>
 80027fe:	e159      	b.n	8002ab4 <__aeabi_dsub+0x694>
 8002800:	464a      	mov	r2, r9
 8002802:	0759      	lsls	r1, r3, #29
 8002804:	08d2      	lsrs	r2, r2, #3
 8002806:	430a      	orrs	r2, r1
 8002808:	08db      	lsrs	r3, r3, #3
 800280a:	e786      	b.n	800271a <__aeabi_dsub+0x2fa>
 800280c:	464a      	mov	r2, r9
 800280e:	0759      	lsls	r1, r3, #29
 8002810:	08d2      	lsrs	r2, r2, #3
 8002812:	430a      	orrs	r2, r1
 8002814:	08db      	lsrs	r3, r3, #3
 8002816:	e7c1      	b.n	800279c <__aeabi_dsub+0x37c>
 8002818:	4dba      	ldr	r5, [pc, #744]	; (8002b04 <__aeabi_dsub+0x6e4>)
 800281a:	42aa      	cmp	r2, r5
 800281c:	d100      	bne.n	8002820 <__aeabi_dsub+0x400>
 800281e:	e11e      	b.n	8002a5e <__aeabi_dsub+0x63e>
 8002820:	2580      	movs	r5, #128	; 0x80
 8002822:	042d      	lsls	r5, r5, #16
 8002824:	432b      	orrs	r3, r5
 8002826:	4664      	mov	r4, ip
 8002828:	2c38      	cmp	r4, #56	; 0x38
 800282a:	dc5d      	bgt.n	80028e8 <__aeabi_dsub+0x4c8>
 800282c:	2c1f      	cmp	r4, #31
 800282e:	dd00      	ble.n	8002832 <__aeabi_dsub+0x412>
 8002830:	e0d0      	b.n	80029d4 <__aeabi_dsub+0x5b4>
 8002832:	2520      	movs	r5, #32
 8002834:	4667      	mov	r7, ip
 8002836:	1b2d      	subs	r5, r5, r4
 8002838:	464e      	mov	r6, r9
 800283a:	001c      	movs	r4, r3
 800283c:	40fe      	lsrs	r6, r7
 800283e:	40ac      	lsls	r4, r5
 8002840:	4334      	orrs	r4, r6
 8002842:	464e      	mov	r6, r9
 8002844:	40ae      	lsls	r6, r5
 8002846:	0035      	movs	r5, r6
 8002848:	40fb      	lsrs	r3, r7
 800284a:	1e6e      	subs	r6, r5, #1
 800284c:	41b5      	sbcs	r5, r6
 800284e:	1ac9      	subs	r1, r1, r3
 8002850:	432c      	orrs	r4, r5
 8002852:	e04e      	b.n	80028f2 <__aeabi_dsub+0x4d2>
 8002854:	464a      	mov	r2, r9
 8002856:	1a14      	subs	r4, r2, r0
 8002858:	45a1      	cmp	r9, r4
 800285a:	4192      	sbcs	r2, r2
 800285c:	4252      	negs	r2, r2
 800285e:	4690      	mov	r8, r2
 8002860:	1a5f      	subs	r7, r3, r1
 8002862:	003a      	movs	r2, r7
 8002864:	4647      	mov	r7, r8
 8002866:	1bd2      	subs	r2, r2, r7
 8002868:	4690      	mov	r8, r2
 800286a:	0212      	lsls	r2, r2, #8
 800286c:	d500      	bpl.n	8002870 <__aeabi_dsub+0x450>
 800286e:	e08b      	b.n	8002988 <__aeabi_dsub+0x568>
 8002870:	4642      	mov	r2, r8
 8002872:	4322      	orrs	r2, r4
 8002874:	d000      	beq.n	8002878 <__aeabi_dsub+0x458>
 8002876:	e630      	b.n	80024da <__aeabi_dsub+0xba>
 8002878:	2300      	movs	r3, #0
 800287a:	2500      	movs	r5, #0
 800287c:	e74d      	b.n	800271a <__aeabi_dsub+0x2fa>
 800287e:	464a      	mov	r2, r9
 8002880:	0759      	lsls	r1, r3, #29
 8002882:	08d2      	lsrs	r2, r2, #3
 8002884:	430a      	orrs	r2, r1
 8002886:	08db      	lsrs	r3, r3, #3
 8002888:	e744      	b.n	8002714 <__aeabi_dsub+0x2f4>
 800288a:	4642      	mov	r2, r8
 800288c:	4b9e      	ldr	r3, [pc, #632]	; (8002b08 <__aeabi_dsub+0x6e8>)
 800288e:	0861      	lsrs	r1, r4, #1
 8002890:	401a      	ands	r2, r3
 8002892:	0013      	movs	r3, r2
 8002894:	2201      	movs	r2, #1
 8002896:	4014      	ands	r4, r2
 8002898:	430c      	orrs	r4, r1
 800289a:	07da      	lsls	r2, r3, #31
 800289c:	085b      	lsrs	r3, r3, #1
 800289e:	4698      	mov	r8, r3
 80028a0:	4314      	orrs	r4, r2
 80028a2:	e641      	b.n	8002528 <__aeabi_dsub+0x108>
 80028a4:	001a      	movs	r2, r3
 80028a6:	3e1f      	subs	r6, #31
 80028a8:	40f2      	lsrs	r2, r6
 80028aa:	0016      	movs	r6, r2
 80028ac:	2920      	cmp	r1, #32
 80028ae:	d003      	beq.n	80028b8 <__aeabi_dsub+0x498>
 80028b0:	2240      	movs	r2, #64	; 0x40
 80028b2:	1a51      	subs	r1, r2, r1
 80028b4:	408b      	lsls	r3, r1
 80028b6:	431c      	orrs	r4, r3
 80028b8:	1e62      	subs	r2, r4, #1
 80028ba:	4194      	sbcs	r4, r2
 80028bc:	2300      	movs	r3, #0
 80028be:	4334      	orrs	r4, r6
 80028c0:	4698      	mov	r8, r3
 80028c2:	2600      	movs	r6, #0
 80028c4:	e71d      	b.n	8002702 <__aeabi_dsub+0x2e2>
 80028c6:	000c      	movs	r4, r1
 80028c8:	3a20      	subs	r2, #32
 80028ca:	40d4      	lsrs	r4, r2
 80028cc:	0022      	movs	r2, r4
 80028ce:	4664      	mov	r4, ip
 80028d0:	2c20      	cmp	r4, #32
 80028d2:	d004      	beq.n	80028de <__aeabi_dsub+0x4be>
 80028d4:	2740      	movs	r7, #64	; 0x40
 80028d6:	1b3f      	subs	r7, r7, r4
 80028d8:	40b9      	lsls	r1, r7
 80028da:	4308      	orrs	r0, r1
 80028dc:	4680      	mov	r8, r0
 80028de:	4644      	mov	r4, r8
 80028e0:	1e61      	subs	r1, r4, #1
 80028e2:	418c      	sbcs	r4, r1
 80028e4:	4322      	orrs	r2, r4
 80028e6:	e5e9      	b.n	80024bc <__aeabi_dsub+0x9c>
 80028e8:	464c      	mov	r4, r9
 80028ea:	4323      	orrs	r3, r4
 80028ec:	001c      	movs	r4, r3
 80028ee:	1e63      	subs	r3, r4, #1
 80028f0:	419c      	sbcs	r4, r3
 80028f2:	1b04      	subs	r4, r0, r4
 80028f4:	42a0      	cmp	r0, r4
 80028f6:	419b      	sbcs	r3, r3
 80028f8:	425b      	negs	r3, r3
 80028fa:	1acb      	subs	r3, r1, r3
 80028fc:	4698      	mov	r8, r3
 80028fe:	465d      	mov	r5, fp
 8002900:	0016      	movs	r6, r2
 8002902:	e5e2      	b.n	80024ca <__aeabi_dsub+0xaa>
 8002904:	464e      	mov	r6, r9
 8002906:	431e      	orrs	r6, r3
 8002908:	d100      	bne.n	800290c <__aeabi_dsub+0x4ec>
 800290a:	e0ae      	b.n	8002a6a <__aeabi_dsub+0x64a>
 800290c:	1e66      	subs	r6, r4, #1
 800290e:	2c01      	cmp	r4, #1
 8002910:	d100      	bne.n	8002914 <__aeabi_dsub+0x4f4>
 8002912:	e0fd      	b.n	8002b10 <__aeabi_dsub+0x6f0>
 8002914:	4f7b      	ldr	r7, [pc, #492]	; (8002b04 <__aeabi_dsub+0x6e4>)
 8002916:	42bc      	cmp	r4, r7
 8002918:	d100      	bne.n	800291c <__aeabi_dsub+0x4fc>
 800291a:	e107      	b.n	8002b2c <__aeabi_dsub+0x70c>
 800291c:	46b4      	mov	ip, r6
 800291e:	e69b      	b.n	8002658 <__aeabi_dsub+0x238>
 8002920:	4664      	mov	r4, ip
 8002922:	2220      	movs	r2, #32
 8002924:	1b12      	subs	r2, r2, r4
 8002926:	000c      	movs	r4, r1
 8002928:	4094      	lsls	r4, r2
 800292a:	0007      	movs	r7, r0
 800292c:	4090      	lsls	r0, r2
 800292e:	46a0      	mov	r8, r4
 8002930:	4664      	mov	r4, ip
 8002932:	1e42      	subs	r2, r0, #1
 8002934:	4190      	sbcs	r0, r2
 8002936:	4662      	mov	r2, ip
 8002938:	40e7      	lsrs	r7, r4
 800293a:	4644      	mov	r4, r8
 800293c:	40d1      	lsrs	r1, r2
 800293e:	433c      	orrs	r4, r7
 8002940:	4304      	orrs	r4, r0
 8002942:	185b      	adds	r3, r3, r1
 8002944:	e6f3      	b.n	800272e <__aeabi_dsub+0x30e>
 8002946:	4c6f      	ldr	r4, [pc, #444]	; (8002b04 <__aeabi_dsub+0x6e4>)
 8002948:	42a2      	cmp	r2, r4
 800294a:	d100      	bne.n	800294e <__aeabi_dsub+0x52e>
 800294c:	e0d5      	b.n	8002afa <__aeabi_dsub+0x6da>
 800294e:	4448      	add	r0, r9
 8002950:	185b      	adds	r3, r3, r1
 8002952:	4548      	cmp	r0, r9
 8002954:	4189      	sbcs	r1, r1
 8002956:	4249      	negs	r1, r1
 8002958:	185b      	adds	r3, r3, r1
 800295a:	07dc      	lsls	r4, r3, #31
 800295c:	0840      	lsrs	r0, r0, #1
 800295e:	085b      	lsrs	r3, r3, #1
 8002960:	4698      	mov	r8, r3
 8002962:	0016      	movs	r6, r2
 8002964:	4304      	orrs	r4, r0
 8002966:	e6cc      	b.n	8002702 <__aeabi_dsub+0x2e2>
 8002968:	2a00      	cmp	r2, #0
 800296a:	d000      	beq.n	800296e <__aeabi_dsub+0x54e>
 800296c:	e082      	b.n	8002a74 <__aeabi_dsub+0x654>
 800296e:	000a      	movs	r2, r1
 8002970:	4302      	orrs	r2, r0
 8002972:	d140      	bne.n	80029f6 <__aeabi_dsub+0x5d6>
 8002974:	2380      	movs	r3, #128	; 0x80
 8002976:	2500      	movs	r5, #0
 8002978:	031b      	lsls	r3, r3, #12
 800297a:	e713      	b.n	80027a4 <__aeabi_dsub+0x384>
 800297c:	074b      	lsls	r3, r1, #29
 800297e:	08c2      	lsrs	r2, r0, #3
 8002980:	431a      	orrs	r2, r3
 8002982:	465d      	mov	r5, fp
 8002984:	08cb      	lsrs	r3, r1, #3
 8002986:	e6c5      	b.n	8002714 <__aeabi_dsub+0x2f4>
 8002988:	464a      	mov	r2, r9
 800298a:	1a84      	subs	r4, r0, r2
 800298c:	42a0      	cmp	r0, r4
 800298e:	4192      	sbcs	r2, r2
 8002990:	1acb      	subs	r3, r1, r3
 8002992:	4252      	negs	r2, r2
 8002994:	1a9b      	subs	r3, r3, r2
 8002996:	4698      	mov	r8, r3
 8002998:	465d      	mov	r5, fp
 800299a:	e59e      	b.n	80024da <__aeabi_dsub+0xba>
 800299c:	464a      	mov	r2, r9
 800299e:	0759      	lsls	r1, r3, #29
 80029a0:	08d2      	lsrs	r2, r2, #3
 80029a2:	430a      	orrs	r2, r1
 80029a4:	08db      	lsrs	r3, r3, #3
 80029a6:	e6f9      	b.n	800279c <__aeabi_dsub+0x37c>
 80029a8:	464a      	mov	r2, r9
 80029aa:	1a14      	subs	r4, r2, r0
 80029ac:	45a1      	cmp	r9, r4
 80029ae:	4192      	sbcs	r2, r2
 80029b0:	1a5b      	subs	r3, r3, r1
 80029b2:	4252      	negs	r2, r2
 80029b4:	1a9b      	subs	r3, r3, r2
 80029b6:	4698      	mov	r8, r3
 80029b8:	2601      	movs	r6, #1
 80029ba:	e586      	b.n	80024ca <__aeabi_dsub+0xaa>
 80029bc:	464a      	mov	r2, r9
 80029be:	0759      	lsls	r1, r3, #29
 80029c0:	08d2      	lsrs	r2, r2, #3
 80029c2:	430a      	orrs	r2, r1
 80029c4:	08db      	lsrs	r3, r3, #3
 80029c6:	e6a5      	b.n	8002714 <__aeabi_dsub+0x2f4>
 80029c8:	464c      	mov	r4, r9
 80029ca:	4323      	orrs	r3, r4
 80029cc:	001c      	movs	r4, r3
 80029ce:	1e63      	subs	r3, r4, #1
 80029d0:	419c      	sbcs	r4, r3
 80029d2:	e65b      	b.n	800268c <__aeabi_dsub+0x26c>
 80029d4:	4665      	mov	r5, ip
 80029d6:	001e      	movs	r6, r3
 80029d8:	3d20      	subs	r5, #32
 80029da:	40ee      	lsrs	r6, r5
 80029dc:	2c20      	cmp	r4, #32
 80029de:	d005      	beq.n	80029ec <__aeabi_dsub+0x5cc>
 80029e0:	2540      	movs	r5, #64	; 0x40
 80029e2:	1b2d      	subs	r5, r5, r4
 80029e4:	40ab      	lsls	r3, r5
 80029e6:	464c      	mov	r4, r9
 80029e8:	431c      	orrs	r4, r3
 80029ea:	46a2      	mov	sl, r4
 80029ec:	4654      	mov	r4, sl
 80029ee:	1e63      	subs	r3, r4, #1
 80029f0:	419c      	sbcs	r4, r3
 80029f2:	4334      	orrs	r4, r6
 80029f4:	e77d      	b.n	80028f2 <__aeabi_dsub+0x4d2>
 80029f6:	074b      	lsls	r3, r1, #29
 80029f8:	08c2      	lsrs	r2, r0, #3
 80029fa:	431a      	orrs	r2, r3
 80029fc:	465d      	mov	r5, fp
 80029fe:	08cb      	lsrs	r3, r1, #3
 8002a00:	e6cc      	b.n	800279c <__aeabi_dsub+0x37c>
 8002a02:	000a      	movs	r2, r1
 8002a04:	4302      	orrs	r2, r0
 8002a06:	d100      	bne.n	8002a0a <__aeabi_dsub+0x5ea>
 8002a08:	e736      	b.n	8002878 <__aeabi_dsub+0x458>
 8002a0a:	074b      	lsls	r3, r1, #29
 8002a0c:	08c2      	lsrs	r2, r0, #3
 8002a0e:	431a      	orrs	r2, r3
 8002a10:	465d      	mov	r5, fp
 8002a12:	08cb      	lsrs	r3, r1, #3
 8002a14:	e681      	b.n	800271a <__aeabi_dsub+0x2fa>
 8002a16:	464a      	mov	r2, r9
 8002a18:	1a84      	subs	r4, r0, r2
 8002a1a:	42a0      	cmp	r0, r4
 8002a1c:	4192      	sbcs	r2, r2
 8002a1e:	1acb      	subs	r3, r1, r3
 8002a20:	4252      	negs	r2, r2
 8002a22:	1a9b      	subs	r3, r3, r2
 8002a24:	4698      	mov	r8, r3
 8002a26:	465d      	mov	r5, fp
 8002a28:	2601      	movs	r6, #1
 8002a2a:	e54e      	b.n	80024ca <__aeabi_dsub+0xaa>
 8002a2c:	074b      	lsls	r3, r1, #29
 8002a2e:	08c2      	lsrs	r2, r0, #3
 8002a30:	431a      	orrs	r2, r3
 8002a32:	08cb      	lsrs	r3, r1, #3
 8002a34:	e6b2      	b.n	800279c <__aeabi_dsub+0x37c>
 8002a36:	464a      	mov	r2, r9
 8002a38:	1a14      	subs	r4, r2, r0
 8002a3a:	45a1      	cmp	r9, r4
 8002a3c:	4192      	sbcs	r2, r2
 8002a3e:	1a5f      	subs	r7, r3, r1
 8002a40:	4252      	negs	r2, r2
 8002a42:	1aba      	subs	r2, r7, r2
 8002a44:	4690      	mov	r8, r2
 8002a46:	0212      	lsls	r2, r2, #8
 8002a48:	d56b      	bpl.n	8002b22 <__aeabi_dsub+0x702>
 8002a4a:	464a      	mov	r2, r9
 8002a4c:	1a84      	subs	r4, r0, r2
 8002a4e:	42a0      	cmp	r0, r4
 8002a50:	4192      	sbcs	r2, r2
 8002a52:	1acb      	subs	r3, r1, r3
 8002a54:	4252      	negs	r2, r2
 8002a56:	1a9b      	subs	r3, r3, r2
 8002a58:	4698      	mov	r8, r3
 8002a5a:	465d      	mov	r5, fp
 8002a5c:	e564      	b.n	8002528 <__aeabi_dsub+0x108>
 8002a5e:	074b      	lsls	r3, r1, #29
 8002a60:	08c2      	lsrs	r2, r0, #3
 8002a62:	431a      	orrs	r2, r3
 8002a64:	465d      	mov	r5, fp
 8002a66:	08cb      	lsrs	r3, r1, #3
 8002a68:	e698      	b.n	800279c <__aeabi_dsub+0x37c>
 8002a6a:	074b      	lsls	r3, r1, #29
 8002a6c:	08c2      	lsrs	r2, r0, #3
 8002a6e:	431a      	orrs	r2, r3
 8002a70:	08cb      	lsrs	r3, r1, #3
 8002a72:	e64f      	b.n	8002714 <__aeabi_dsub+0x2f4>
 8002a74:	000a      	movs	r2, r1
 8002a76:	4302      	orrs	r2, r0
 8002a78:	d090      	beq.n	800299c <__aeabi_dsub+0x57c>
 8002a7a:	464a      	mov	r2, r9
 8002a7c:	075c      	lsls	r4, r3, #29
 8002a7e:	08d2      	lsrs	r2, r2, #3
 8002a80:	4314      	orrs	r4, r2
 8002a82:	2280      	movs	r2, #128	; 0x80
 8002a84:	08db      	lsrs	r3, r3, #3
 8002a86:	0312      	lsls	r2, r2, #12
 8002a88:	4213      	tst	r3, r2
 8002a8a:	d008      	beq.n	8002a9e <__aeabi_dsub+0x67e>
 8002a8c:	08ce      	lsrs	r6, r1, #3
 8002a8e:	4216      	tst	r6, r2
 8002a90:	d105      	bne.n	8002a9e <__aeabi_dsub+0x67e>
 8002a92:	08c0      	lsrs	r0, r0, #3
 8002a94:	0749      	lsls	r1, r1, #29
 8002a96:	4308      	orrs	r0, r1
 8002a98:	0004      	movs	r4, r0
 8002a9a:	465d      	mov	r5, fp
 8002a9c:	0033      	movs	r3, r6
 8002a9e:	0f61      	lsrs	r1, r4, #29
 8002aa0:	00e2      	lsls	r2, r4, #3
 8002aa2:	0749      	lsls	r1, r1, #29
 8002aa4:	08d2      	lsrs	r2, r2, #3
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	e678      	b.n	800279c <__aeabi_dsub+0x37c>
 8002aaa:	074b      	lsls	r3, r1, #29
 8002aac:	08c2      	lsrs	r2, r0, #3
 8002aae:	431a      	orrs	r2, r3
 8002ab0:	08cb      	lsrs	r3, r1, #3
 8002ab2:	e632      	b.n	800271a <__aeabi_dsub+0x2fa>
 8002ab4:	4448      	add	r0, r9
 8002ab6:	185b      	adds	r3, r3, r1
 8002ab8:	4548      	cmp	r0, r9
 8002aba:	4192      	sbcs	r2, r2
 8002abc:	4698      	mov	r8, r3
 8002abe:	4252      	negs	r2, r2
 8002ac0:	4490      	add	r8, r2
 8002ac2:	4643      	mov	r3, r8
 8002ac4:	0004      	movs	r4, r0
 8002ac6:	021b      	lsls	r3, r3, #8
 8002ac8:	d400      	bmi.n	8002acc <__aeabi_dsub+0x6ac>
 8002aca:	e61a      	b.n	8002702 <__aeabi_dsub+0x2e2>
 8002acc:	4642      	mov	r2, r8
 8002ace:	4b0e      	ldr	r3, [pc, #56]	; (8002b08 <__aeabi_dsub+0x6e8>)
 8002ad0:	2601      	movs	r6, #1
 8002ad2:	401a      	ands	r2, r3
 8002ad4:	4690      	mov	r8, r2
 8002ad6:	e614      	b.n	8002702 <__aeabi_dsub+0x2e2>
 8002ad8:	4666      	mov	r6, ip
 8002ada:	001f      	movs	r7, r3
 8002adc:	3e20      	subs	r6, #32
 8002ade:	40f7      	lsrs	r7, r6
 8002ae0:	2c20      	cmp	r4, #32
 8002ae2:	d005      	beq.n	8002af0 <__aeabi_dsub+0x6d0>
 8002ae4:	2640      	movs	r6, #64	; 0x40
 8002ae6:	1b36      	subs	r6, r6, r4
 8002ae8:	40b3      	lsls	r3, r6
 8002aea:	464c      	mov	r4, r9
 8002aec:	431c      	orrs	r4, r3
 8002aee:	46a2      	mov	sl, r4
 8002af0:	4654      	mov	r4, sl
 8002af2:	1e63      	subs	r3, r4, #1
 8002af4:	419c      	sbcs	r4, r3
 8002af6:	433c      	orrs	r4, r7
 8002af8:	e5c8      	b.n	800268c <__aeabi_dsub+0x26c>
 8002afa:	0011      	movs	r1, r2
 8002afc:	2300      	movs	r3, #0
 8002afe:	2200      	movs	r2, #0
 8002b00:	e532      	b.n	8002568 <__aeabi_dsub+0x148>
 8002b02:	46c0      	nop			; (mov r8, r8)
 8002b04:	000007ff 	.word	0x000007ff
 8002b08:	ff7fffff 	.word	0xff7fffff
 8002b0c:	000007fe 	.word	0x000007fe
 8002b10:	464a      	mov	r2, r9
 8002b12:	1814      	adds	r4, r2, r0
 8002b14:	4284      	cmp	r4, r0
 8002b16:	4192      	sbcs	r2, r2
 8002b18:	185b      	adds	r3, r3, r1
 8002b1a:	4698      	mov	r8, r3
 8002b1c:	4252      	negs	r2, r2
 8002b1e:	4490      	add	r8, r2
 8002b20:	e5e9      	b.n	80026f6 <__aeabi_dsub+0x2d6>
 8002b22:	4642      	mov	r2, r8
 8002b24:	4322      	orrs	r2, r4
 8002b26:	d100      	bne.n	8002b2a <__aeabi_dsub+0x70a>
 8002b28:	e6a6      	b.n	8002878 <__aeabi_dsub+0x458>
 8002b2a:	e5ea      	b.n	8002702 <__aeabi_dsub+0x2e2>
 8002b2c:	074b      	lsls	r3, r1, #29
 8002b2e:	08c2      	lsrs	r2, r0, #3
 8002b30:	431a      	orrs	r2, r3
 8002b32:	08cb      	lsrs	r3, r1, #3
 8002b34:	e632      	b.n	800279c <__aeabi_dsub+0x37c>
 8002b36:	2200      	movs	r2, #0
 8002b38:	4901      	ldr	r1, [pc, #4]	; (8002b40 <__aeabi_dsub+0x720>)
 8002b3a:	0013      	movs	r3, r2
 8002b3c:	e514      	b.n	8002568 <__aeabi_dsub+0x148>
 8002b3e:	46c0      	nop			; (mov r8, r8)
 8002b40:	000007ff 	.word	0x000007ff

08002b44 <__aeabi_d2iz>:
 8002b44:	000a      	movs	r2, r1
 8002b46:	b530      	push	{r4, r5, lr}
 8002b48:	4c13      	ldr	r4, [pc, #76]	; (8002b98 <__aeabi_d2iz+0x54>)
 8002b4a:	0053      	lsls	r3, r2, #1
 8002b4c:	0309      	lsls	r1, r1, #12
 8002b4e:	0005      	movs	r5, r0
 8002b50:	0b09      	lsrs	r1, r1, #12
 8002b52:	2000      	movs	r0, #0
 8002b54:	0d5b      	lsrs	r3, r3, #21
 8002b56:	0fd2      	lsrs	r2, r2, #31
 8002b58:	42a3      	cmp	r3, r4
 8002b5a:	dd04      	ble.n	8002b66 <__aeabi_d2iz+0x22>
 8002b5c:	480f      	ldr	r0, [pc, #60]	; (8002b9c <__aeabi_d2iz+0x58>)
 8002b5e:	4283      	cmp	r3, r0
 8002b60:	dd02      	ble.n	8002b68 <__aeabi_d2iz+0x24>
 8002b62:	4b0f      	ldr	r3, [pc, #60]	; (8002ba0 <__aeabi_d2iz+0x5c>)
 8002b64:	18d0      	adds	r0, r2, r3
 8002b66:	bd30      	pop	{r4, r5, pc}
 8002b68:	2080      	movs	r0, #128	; 0x80
 8002b6a:	0340      	lsls	r0, r0, #13
 8002b6c:	4301      	orrs	r1, r0
 8002b6e:	480d      	ldr	r0, [pc, #52]	; (8002ba4 <__aeabi_d2iz+0x60>)
 8002b70:	1ac0      	subs	r0, r0, r3
 8002b72:	281f      	cmp	r0, #31
 8002b74:	dd08      	ble.n	8002b88 <__aeabi_d2iz+0x44>
 8002b76:	480c      	ldr	r0, [pc, #48]	; (8002ba8 <__aeabi_d2iz+0x64>)
 8002b78:	1ac3      	subs	r3, r0, r3
 8002b7a:	40d9      	lsrs	r1, r3
 8002b7c:	000b      	movs	r3, r1
 8002b7e:	4258      	negs	r0, r3
 8002b80:	2a00      	cmp	r2, #0
 8002b82:	d1f0      	bne.n	8002b66 <__aeabi_d2iz+0x22>
 8002b84:	0018      	movs	r0, r3
 8002b86:	e7ee      	b.n	8002b66 <__aeabi_d2iz+0x22>
 8002b88:	4c08      	ldr	r4, [pc, #32]	; (8002bac <__aeabi_d2iz+0x68>)
 8002b8a:	40c5      	lsrs	r5, r0
 8002b8c:	46a4      	mov	ip, r4
 8002b8e:	4463      	add	r3, ip
 8002b90:	4099      	lsls	r1, r3
 8002b92:	000b      	movs	r3, r1
 8002b94:	432b      	orrs	r3, r5
 8002b96:	e7f2      	b.n	8002b7e <__aeabi_d2iz+0x3a>
 8002b98:	000003fe 	.word	0x000003fe
 8002b9c:	0000041d 	.word	0x0000041d
 8002ba0:	7fffffff 	.word	0x7fffffff
 8002ba4:	00000433 	.word	0x00000433
 8002ba8:	00000413 	.word	0x00000413
 8002bac:	fffffbed 	.word	0xfffffbed

08002bb0 <__aeabi_i2d>:
 8002bb0:	b570      	push	{r4, r5, r6, lr}
 8002bb2:	2800      	cmp	r0, #0
 8002bb4:	d016      	beq.n	8002be4 <__aeabi_i2d+0x34>
 8002bb6:	17c3      	asrs	r3, r0, #31
 8002bb8:	18c5      	adds	r5, r0, r3
 8002bba:	405d      	eors	r5, r3
 8002bbc:	0fc4      	lsrs	r4, r0, #31
 8002bbe:	0028      	movs	r0, r5
 8002bc0:	f000 f934 	bl	8002e2c <__clzsi2>
 8002bc4:	4a11      	ldr	r2, [pc, #68]	; (8002c0c <__aeabi_i2d+0x5c>)
 8002bc6:	1a12      	subs	r2, r2, r0
 8002bc8:	280a      	cmp	r0, #10
 8002bca:	dc16      	bgt.n	8002bfa <__aeabi_i2d+0x4a>
 8002bcc:	0003      	movs	r3, r0
 8002bce:	002e      	movs	r6, r5
 8002bd0:	3315      	adds	r3, #21
 8002bd2:	409e      	lsls	r6, r3
 8002bd4:	230b      	movs	r3, #11
 8002bd6:	1a18      	subs	r0, r3, r0
 8002bd8:	40c5      	lsrs	r5, r0
 8002bda:	0553      	lsls	r3, r2, #21
 8002bdc:	032d      	lsls	r5, r5, #12
 8002bde:	0b2d      	lsrs	r5, r5, #12
 8002be0:	0d5b      	lsrs	r3, r3, #21
 8002be2:	e003      	b.n	8002bec <__aeabi_i2d+0x3c>
 8002be4:	2400      	movs	r4, #0
 8002be6:	2300      	movs	r3, #0
 8002be8:	2500      	movs	r5, #0
 8002bea:	2600      	movs	r6, #0
 8002bec:	051b      	lsls	r3, r3, #20
 8002bee:	432b      	orrs	r3, r5
 8002bf0:	07e4      	lsls	r4, r4, #31
 8002bf2:	4323      	orrs	r3, r4
 8002bf4:	0030      	movs	r0, r6
 8002bf6:	0019      	movs	r1, r3
 8002bf8:	bd70      	pop	{r4, r5, r6, pc}
 8002bfa:	380b      	subs	r0, #11
 8002bfc:	4085      	lsls	r5, r0
 8002bfe:	0553      	lsls	r3, r2, #21
 8002c00:	032d      	lsls	r5, r5, #12
 8002c02:	2600      	movs	r6, #0
 8002c04:	0b2d      	lsrs	r5, r5, #12
 8002c06:	0d5b      	lsrs	r3, r3, #21
 8002c08:	e7f0      	b.n	8002bec <__aeabi_i2d+0x3c>
 8002c0a:	46c0      	nop			; (mov r8, r8)
 8002c0c:	0000041e 	.word	0x0000041e

08002c10 <__aeabi_f2d>:
 8002c10:	b570      	push	{r4, r5, r6, lr}
 8002c12:	0043      	lsls	r3, r0, #1
 8002c14:	0246      	lsls	r6, r0, #9
 8002c16:	0fc4      	lsrs	r4, r0, #31
 8002c18:	20fe      	movs	r0, #254	; 0xfe
 8002c1a:	0e1b      	lsrs	r3, r3, #24
 8002c1c:	1c59      	adds	r1, r3, #1
 8002c1e:	0a75      	lsrs	r5, r6, #9
 8002c20:	4208      	tst	r0, r1
 8002c22:	d00c      	beq.n	8002c3e <__aeabi_f2d+0x2e>
 8002c24:	22e0      	movs	r2, #224	; 0xe0
 8002c26:	0092      	lsls	r2, r2, #2
 8002c28:	4694      	mov	ip, r2
 8002c2a:	076d      	lsls	r5, r5, #29
 8002c2c:	0b36      	lsrs	r6, r6, #12
 8002c2e:	4463      	add	r3, ip
 8002c30:	051b      	lsls	r3, r3, #20
 8002c32:	4333      	orrs	r3, r6
 8002c34:	07e4      	lsls	r4, r4, #31
 8002c36:	4323      	orrs	r3, r4
 8002c38:	0028      	movs	r0, r5
 8002c3a:	0019      	movs	r1, r3
 8002c3c:	bd70      	pop	{r4, r5, r6, pc}
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d114      	bne.n	8002c6c <__aeabi_f2d+0x5c>
 8002c42:	2d00      	cmp	r5, #0
 8002c44:	d01b      	beq.n	8002c7e <__aeabi_f2d+0x6e>
 8002c46:	0028      	movs	r0, r5
 8002c48:	f000 f8f0 	bl	8002e2c <__clzsi2>
 8002c4c:	280a      	cmp	r0, #10
 8002c4e:	dc1c      	bgt.n	8002c8a <__aeabi_f2d+0x7a>
 8002c50:	230b      	movs	r3, #11
 8002c52:	002a      	movs	r2, r5
 8002c54:	1a1b      	subs	r3, r3, r0
 8002c56:	40da      	lsrs	r2, r3
 8002c58:	0003      	movs	r3, r0
 8002c5a:	3315      	adds	r3, #21
 8002c5c:	409d      	lsls	r5, r3
 8002c5e:	4b0e      	ldr	r3, [pc, #56]	; (8002c98 <__aeabi_f2d+0x88>)
 8002c60:	0312      	lsls	r2, r2, #12
 8002c62:	1a1b      	subs	r3, r3, r0
 8002c64:	055b      	lsls	r3, r3, #21
 8002c66:	0b16      	lsrs	r6, r2, #12
 8002c68:	0d5b      	lsrs	r3, r3, #21
 8002c6a:	e7e1      	b.n	8002c30 <__aeabi_f2d+0x20>
 8002c6c:	2d00      	cmp	r5, #0
 8002c6e:	d009      	beq.n	8002c84 <__aeabi_f2d+0x74>
 8002c70:	0b32      	lsrs	r2, r6, #12
 8002c72:	2680      	movs	r6, #128	; 0x80
 8002c74:	0336      	lsls	r6, r6, #12
 8002c76:	4b09      	ldr	r3, [pc, #36]	; (8002c9c <__aeabi_f2d+0x8c>)
 8002c78:	076d      	lsls	r5, r5, #29
 8002c7a:	4316      	orrs	r6, r2
 8002c7c:	e7d8      	b.n	8002c30 <__aeabi_f2d+0x20>
 8002c7e:	2300      	movs	r3, #0
 8002c80:	2600      	movs	r6, #0
 8002c82:	e7d5      	b.n	8002c30 <__aeabi_f2d+0x20>
 8002c84:	2600      	movs	r6, #0
 8002c86:	4b05      	ldr	r3, [pc, #20]	; (8002c9c <__aeabi_f2d+0x8c>)
 8002c88:	e7d2      	b.n	8002c30 <__aeabi_f2d+0x20>
 8002c8a:	0003      	movs	r3, r0
 8002c8c:	002a      	movs	r2, r5
 8002c8e:	3b0b      	subs	r3, #11
 8002c90:	409a      	lsls	r2, r3
 8002c92:	2500      	movs	r5, #0
 8002c94:	e7e3      	b.n	8002c5e <__aeabi_f2d+0x4e>
 8002c96:	46c0      	nop			; (mov r8, r8)
 8002c98:	00000389 	.word	0x00000389
 8002c9c:	000007ff 	.word	0x000007ff

08002ca0 <__aeabi_d2f>:
 8002ca0:	0002      	movs	r2, r0
 8002ca2:	004b      	lsls	r3, r1, #1
 8002ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ca6:	0308      	lsls	r0, r1, #12
 8002ca8:	0d5b      	lsrs	r3, r3, #21
 8002caa:	4e3d      	ldr	r6, [pc, #244]	; (8002da0 <__aeabi_d2f+0x100>)
 8002cac:	0fcc      	lsrs	r4, r1, #31
 8002cae:	0a40      	lsrs	r0, r0, #9
 8002cb0:	0f51      	lsrs	r1, r2, #29
 8002cb2:	1c5f      	adds	r7, r3, #1
 8002cb4:	4308      	orrs	r0, r1
 8002cb6:	00d5      	lsls	r5, r2, #3
 8002cb8:	4237      	tst	r7, r6
 8002cba:	d00a      	beq.n	8002cd2 <__aeabi_d2f+0x32>
 8002cbc:	4939      	ldr	r1, [pc, #228]	; (8002da4 <__aeabi_d2f+0x104>)
 8002cbe:	185e      	adds	r6, r3, r1
 8002cc0:	2efe      	cmp	r6, #254	; 0xfe
 8002cc2:	dd16      	ble.n	8002cf2 <__aeabi_d2f+0x52>
 8002cc4:	23ff      	movs	r3, #255	; 0xff
 8002cc6:	2100      	movs	r1, #0
 8002cc8:	05db      	lsls	r3, r3, #23
 8002cca:	430b      	orrs	r3, r1
 8002ccc:	07e0      	lsls	r0, r4, #31
 8002cce:	4318      	orrs	r0, r3
 8002cd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d106      	bne.n	8002ce4 <__aeabi_d2f+0x44>
 8002cd6:	4328      	orrs	r0, r5
 8002cd8:	d027      	beq.n	8002d2a <__aeabi_d2f+0x8a>
 8002cda:	2105      	movs	r1, #5
 8002cdc:	0189      	lsls	r1, r1, #6
 8002cde:	0a49      	lsrs	r1, r1, #9
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	e7f1      	b.n	8002cc8 <__aeabi_d2f+0x28>
 8002ce4:	4305      	orrs	r5, r0
 8002ce6:	d0ed      	beq.n	8002cc4 <__aeabi_d2f+0x24>
 8002ce8:	2180      	movs	r1, #128	; 0x80
 8002cea:	03c9      	lsls	r1, r1, #15
 8002cec:	23ff      	movs	r3, #255	; 0xff
 8002cee:	4301      	orrs	r1, r0
 8002cf0:	e7ea      	b.n	8002cc8 <__aeabi_d2f+0x28>
 8002cf2:	2e00      	cmp	r6, #0
 8002cf4:	dd1c      	ble.n	8002d30 <__aeabi_d2f+0x90>
 8002cf6:	0192      	lsls	r2, r2, #6
 8002cf8:	0011      	movs	r1, r2
 8002cfa:	1e4a      	subs	r2, r1, #1
 8002cfc:	4191      	sbcs	r1, r2
 8002cfe:	00c0      	lsls	r0, r0, #3
 8002d00:	0f6d      	lsrs	r5, r5, #29
 8002d02:	4301      	orrs	r1, r0
 8002d04:	4329      	orrs	r1, r5
 8002d06:	074b      	lsls	r3, r1, #29
 8002d08:	d048      	beq.n	8002d9c <__aeabi_d2f+0xfc>
 8002d0a:	230f      	movs	r3, #15
 8002d0c:	400b      	ands	r3, r1
 8002d0e:	2b04      	cmp	r3, #4
 8002d10:	d000      	beq.n	8002d14 <__aeabi_d2f+0x74>
 8002d12:	3104      	adds	r1, #4
 8002d14:	2380      	movs	r3, #128	; 0x80
 8002d16:	04db      	lsls	r3, r3, #19
 8002d18:	400b      	ands	r3, r1
 8002d1a:	d03f      	beq.n	8002d9c <__aeabi_d2f+0xfc>
 8002d1c:	1c72      	adds	r2, r6, #1
 8002d1e:	2efe      	cmp	r6, #254	; 0xfe
 8002d20:	d0d0      	beq.n	8002cc4 <__aeabi_d2f+0x24>
 8002d22:	0189      	lsls	r1, r1, #6
 8002d24:	0a49      	lsrs	r1, r1, #9
 8002d26:	b2d3      	uxtb	r3, r2
 8002d28:	e7ce      	b.n	8002cc8 <__aeabi_d2f+0x28>
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	2100      	movs	r1, #0
 8002d2e:	e7cb      	b.n	8002cc8 <__aeabi_d2f+0x28>
 8002d30:	0032      	movs	r2, r6
 8002d32:	3217      	adds	r2, #23
 8002d34:	db22      	blt.n	8002d7c <__aeabi_d2f+0xdc>
 8002d36:	2180      	movs	r1, #128	; 0x80
 8002d38:	221e      	movs	r2, #30
 8002d3a:	0409      	lsls	r1, r1, #16
 8002d3c:	4308      	orrs	r0, r1
 8002d3e:	1b92      	subs	r2, r2, r6
 8002d40:	2a1f      	cmp	r2, #31
 8002d42:	dd1d      	ble.n	8002d80 <__aeabi_d2f+0xe0>
 8002d44:	2102      	movs	r1, #2
 8002d46:	4249      	negs	r1, r1
 8002d48:	1b8e      	subs	r6, r1, r6
 8002d4a:	0001      	movs	r1, r0
 8002d4c:	40f1      	lsrs	r1, r6
 8002d4e:	000e      	movs	r6, r1
 8002d50:	2a20      	cmp	r2, #32
 8002d52:	d004      	beq.n	8002d5e <__aeabi_d2f+0xbe>
 8002d54:	4a14      	ldr	r2, [pc, #80]	; (8002da8 <__aeabi_d2f+0x108>)
 8002d56:	4694      	mov	ip, r2
 8002d58:	4463      	add	r3, ip
 8002d5a:	4098      	lsls	r0, r3
 8002d5c:	4305      	orrs	r5, r0
 8002d5e:	0029      	movs	r1, r5
 8002d60:	1e4d      	subs	r5, r1, #1
 8002d62:	41a9      	sbcs	r1, r5
 8002d64:	4331      	orrs	r1, r6
 8002d66:	2600      	movs	r6, #0
 8002d68:	074b      	lsls	r3, r1, #29
 8002d6a:	d1ce      	bne.n	8002d0a <__aeabi_d2f+0x6a>
 8002d6c:	2080      	movs	r0, #128	; 0x80
 8002d6e:	000b      	movs	r3, r1
 8002d70:	04c0      	lsls	r0, r0, #19
 8002d72:	2201      	movs	r2, #1
 8002d74:	4003      	ands	r3, r0
 8002d76:	4201      	tst	r1, r0
 8002d78:	d1d3      	bne.n	8002d22 <__aeabi_d2f+0x82>
 8002d7a:	e7af      	b.n	8002cdc <__aeabi_d2f+0x3c>
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	e7ac      	b.n	8002cda <__aeabi_d2f+0x3a>
 8002d80:	490a      	ldr	r1, [pc, #40]	; (8002dac <__aeabi_d2f+0x10c>)
 8002d82:	468c      	mov	ip, r1
 8002d84:	0029      	movs	r1, r5
 8002d86:	4463      	add	r3, ip
 8002d88:	40d1      	lsrs	r1, r2
 8002d8a:	409d      	lsls	r5, r3
 8002d8c:	000a      	movs	r2, r1
 8002d8e:	0029      	movs	r1, r5
 8002d90:	4098      	lsls	r0, r3
 8002d92:	1e4d      	subs	r5, r1, #1
 8002d94:	41a9      	sbcs	r1, r5
 8002d96:	4301      	orrs	r1, r0
 8002d98:	4311      	orrs	r1, r2
 8002d9a:	e7e4      	b.n	8002d66 <__aeabi_d2f+0xc6>
 8002d9c:	0033      	movs	r3, r6
 8002d9e:	e79d      	b.n	8002cdc <__aeabi_d2f+0x3c>
 8002da0:	000007fe 	.word	0x000007fe
 8002da4:	fffffc80 	.word	0xfffffc80
 8002da8:	fffffca2 	.word	0xfffffca2
 8002dac:	fffffc82 	.word	0xfffffc82

08002db0 <__aeabi_cdrcmple>:
 8002db0:	4684      	mov	ip, r0
 8002db2:	1c10      	adds	r0, r2, #0
 8002db4:	4662      	mov	r2, ip
 8002db6:	468c      	mov	ip, r1
 8002db8:	1c19      	adds	r1, r3, #0
 8002dba:	4663      	mov	r3, ip
 8002dbc:	e000      	b.n	8002dc0 <__aeabi_cdcmpeq>
 8002dbe:	46c0      	nop			; (mov r8, r8)

08002dc0 <__aeabi_cdcmpeq>:
 8002dc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002dc2:	f000 f8ff 	bl	8002fc4 <__ledf2>
 8002dc6:	2800      	cmp	r0, #0
 8002dc8:	d401      	bmi.n	8002dce <__aeabi_cdcmpeq+0xe>
 8002dca:	2100      	movs	r1, #0
 8002dcc:	42c8      	cmn	r0, r1
 8002dce:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08002dd0 <__aeabi_dcmpeq>:
 8002dd0:	b510      	push	{r4, lr}
 8002dd2:	f000 f849 	bl	8002e68 <__eqdf2>
 8002dd6:	4240      	negs	r0, r0
 8002dd8:	3001      	adds	r0, #1
 8002dda:	bd10      	pop	{r4, pc}

08002ddc <__aeabi_dcmplt>:
 8002ddc:	b510      	push	{r4, lr}
 8002dde:	f000 f8f1 	bl	8002fc4 <__ledf2>
 8002de2:	2800      	cmp	r0, #0
 8002de4:	db01      	blt.n	8002dea <__aeabi_dcmplt+0xe>
 8002de6:	2000      	movs	r0, #0
 8002de8:	bd10      	pop	{r4, pc}
 8002dea:	2001      	movs	r0, #1
 8002dec:	bd10      	pop	{r4, pc}
 8002dee:	46c0      	nop			; (mov r8, r8)

08002df0 <__aeabi_dcmple>:
 8002df0:	b510      	push	{r4, lr}
 8002df2:	f000 f8e7 	bl	8002fc4 <__ledf2>
 8002df6:	2800      	cmp	r0, #0
 8002df8:	dd01      	ble.n	8002dfe <__aeabi_dcmple+0xe>
 8002dfa:	2000      	movs	r0, #0
 8002dfc:	bd10      	pop	{r4, pc}
 8002dfe:	2001      	movs	r0, #1
 8002e00:	bd10      	pop	{r4, pc}
 8002e02:	46c0      	nop			; (mov r8, r8)

08002e04 <__aeabi_dcmpgt>:
 8002e04:	b510      	push	{r4, lr}
 8002e06:	f000 f86b 	bl	8002ee0 <__gedf2>
 8002e0a:	2800      	cmp	r0, #0
 8002e0c:	dc01      	bgt.n	8002e12 <__aeabi_dcmpgt+0xe>
 8002e0e:	2000      	movs	r0, #0
 8002e10:	bd10      	pop	{r4, pc}
 8002e12:	2001      	movs	r0, #1
 8002e14:	bd10      	pop	{r4, pc}
 8002e16:	46c0      	nop			; (mov r8, r8)

08002e18 <__aeabi_dcmpge>:
 8002e18:	b510      	push	{r4, lr}
 8002e1a:	f000 f861 	bl	8002ee0 <__gedf2>
 8002e1e:	2800      	cmp	r0, #0
 8002e20:	da01      	bge.n	8002e26 <__aeabi_dcmpge+0xe>
 8002e22:	2000      	movs	r0, #0
 8002e24:	bd10      	pop	{r4, pc}
 8002e26:	2001      	movs	r0, #1
 8002e28:	bd10      	pop	{r4, pc}
 8002e2a:	46c0      	nop			; (mov r8, r8)

08002e2c <__clzsi2>:
 8002e2c:	211c      	movs	r1, #28
 8002e2e:	2301      	movs	r3, #1
 8002e30:	041b      	lsls	r3, r3, #16
 8002e32:	4298      	cmp	r0, r3
 8002e34:	d301      	bcc.n	8002e3a <__clzsi2+0xe>
 8002e36:	0c00      	lsrs	r0, r0, #16
 8002e38:	3910      	subs	r1, #16
 8002e3a:	0a1b      	lsrs	r3, r3, #8
 8002e3c:	4298      	cmp	r0, r3
 8002e3e:	d301      	bcc.n	8002e44 <__clzsi2+0x18>
 8002e40:	0a00      	lsrs	r0, r0, #8
 8002e42:	3908      	subs	r1, #8
 8002e44:	091b      	lsrs	r3, r3, #4
 8002e46:	4298      	cmp	r0, r3
 8002e48:	d301      	bcc.n	8002e4e <__clzsi2+0x22>
 8002e4a:	0900      	lsrs	r0, r0, #4
 8002e4c:	3904      	subs	r1, #4
 8002e4e:	a202      	add	r2, pc, #8	; (adr r2, 8002e58 <__clzsi2+0x2c>)
 8002e50:	5c10      	ldrb	r0, [r2, r0]
 8002e52:	1840      	adds	r0, r0, r1
 8002e54:	4770      	bx	lr
 8002e56:	46c0      	nop			; (mov r8, r8)
 8002e58:	02020304 	.word	0x02020304
 8002e5c:	01010101 	.word	0x01010101
	...

08002e68 <__eqdf2>:
 8002e68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e6a:	464f      	mov	r7, r9
 8002e6c:	4646      	mov	r6, r8
 8002e6e:	46d6      	mov	lr, sl
 8002e70:	4694      	mov	ip, r2
 8002e72:	4691      	mov	r9, r2
 8002e74:	031a      	lsls	r2, r3, #12
 8002e76:	0b12      	lsrs	r2, r2, #12
 8002e78:	4d18      	ldr	r5, [pc, #96]	; (8002edc <__eqdf2+0x74>)
 8002e7a:	b5c0      	push	{r6, r7, lr}
 8002e7c:	004c      	lsls	r4, r1, #1
 8002e7e:	030f      	lsls	r7, r1, #12
 8002e80:	4692      	mov	sl, r2
 8002e82:	005a      	lsls	r2, r3, #1
 8002e84:	0006      	movs	r6, r0
 8002e86:	4680      	mov	r8, r0
 8002e88:	0b3f      	lsrs	r7, r7, #12
 8002e8a:	2001      	movs	r0, #1
 8002e8c:	0d64      	lsrs	r4, r4, #21
 8002e8e:	0fc9      	lsrs	r1, r1, #31
 8002e90:	0d52      	lsrs	r2, r2, #21
 8002e92:	0fdb      	lsrs	r3, r3, #31
 8002e94:	42ac      	cmp	r4, r5
 8002e96:	d00a      	beq.n	8002eae <__eqdf2+0x46>
 8002e98:	42aa      	cmp	r2, r5
 8002e9a:	d003      	beq.n	8002ea4 <__eqdf2+0x3c>
 8002e9c:	4294      	cmp	r4, r2
 8002e9e:	d101      	bne.n	8002ea4 <__eqdf2+0x3c>
 8002ea0:	4557      	cmp	r7, sl
 8002ea2:	d00d      	beq.n	8002ec0 <__eqdf2+0x58>
 8002ea4:	bce0      	pop	{r5, r6, r7}
 8002ea6:	46ba      	mov	sl, r7
 8002ea8:	46b1      	mov	r9, r6
 8002eaa:	46a8      	mov	r8, r5
 8002eac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002eae:	003d      	movs	r5, r7
 8002eb0:	4335      	orrs	r5, r6
 8002eb2:	d1f7      	bne.n	8002ea4 <__eqdf2+0x3c>
 8002eb4:	42a2      	cmp	r2, r4
 8002eb6:	d1f5      	bne.n	8002ea4 <__eqdf2+0x3c>
 8002eb8:	4652      	mov	r2, sl
 8002eba:	4665      	mov	r5, ip
 8002ebc:	432a      	orrs	r2, r5
 8002ebe:	d1f1      	bne.n	8002ea4 <__eqdf2+0x3c>
 8002ec0:	2001      	movs	r0, #1
 8002ec2:	45c8      	cmp	r8, r9
 8002ec4:	d1ee      	bne.n	8002ea4 <__eqdf2+0x3c>
 8002ec6:	4299      	cmp	r1, r3
 8002ec8:	d006      	beq.n	8002ed8 <__eqdf2+0x70>
 8002eca:	2c00      	cmp	r4, #0
 8002ecc:	d1ea      	bne.n	8002ea4 <__eqdf2+0x3c>
 8002ece:	433e      	orrs	r6, r7
 8002ed0:	0030      	movs	r0, r6
 8002ed2:	1e46      	subs	r6, r0, #1
 8002ed4:	41b0      	sbcs	r0, r6
 8002ed6:	e7e5      	b.n	8002ea4 <__eqdf2+0x3c>
 8002ed8:	2000      	movs	r0, #0
 8002eda:	e7e3      	b.n	8002ea4 <__eqdf2+0x3c>
 8002edc:	000007ff 	.word	0x000007ff

08002ee0 <__gedf2>:
 8002ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ee2:	464e      	mov	r6, r9
 8002ee4:	4645      	mov	r5, r8
 8002ee6:	4657      	mov	r7, sl
 8002ee8:	46de      	mov	lr, fp
 8002eea:	0004      	movs	r4, r0
 8002eec:	0018      	movs	r0, r3
 8002eee:	b5e0      	push	{r5, r6, r7, lr}
 8002ef0:	0016      	movs	r6, r2
 8002ef2:	031b      	lsls	r3, r3, #12
 8002ef4:	0b1b      	lsrs	r3, r3, #12
 8002ef6:	4d32      	ldr	r5, [pc, #200]	; (8002fc0 <__gedf2+0xe0>)
 8002ef8:	030f      	lsls	r7, r1, #12
 8002efa:	004a      	lsls	r2, r1, #1
 8002efc:	4699      	mov	r9, r3
 8002efe:	0043      	lsls	r3, r0, #1
 8002f00:	46a4      	mov	ip, r4
 8002f02:	46b0      	mov	r8, r6
 8002f04:	0b3f      	lsrs	r7, r7, #12
 8002f06:	0d52      	lsrs	r2, r2, #21
 8002f08:	0fc9      	lsrs	r1, r1, #31
 8002f0a:	0d5b      	lsrs	r3, r3, #21
 8002f0c:	0fc0      	lsrs	r0, r0, #31
 8002f0e:	42aa      	cmp	r2, r5
 8002f10:	d029      	beq.n	8002f66 <__gedf2+0x86>
 8002f12:	42ab      	cmp	r3, r5
 8002f14:	d018      	beq.n	8002f48 <__gedf2+0x68>
 8002f16:	2a00      	cmp	r2, #0
 8002f18:	d12a      	bne.n	8002f70 <__gedf2+0x90>
 8002f1a:	433c      	orrs	r4, r7
 8002f1c:	46a3      	mov	fp, r4
 8002f1e:	4265      	negs	r5, r4
 8002f20:	4165      	adcs	r5, r4
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d102      	bne.n	8002f2c <__gedf2+0x4c>
 8002f26:	464c      	mov	r4, r9
 8002f28:	4326      	orrs	r6, r4
 8002f2a:	d027      	beq.n	8002f7c <__gedf2+0x9c>
 8002f2c:	2d00      	cmp	r5, #0
 8002f2e:	d115      	bne.n	8002f5c <__gedf2+0x7c>
 8002f30:	4281      	cmp	r1, r0
 8002f32:	d028      	beq.n	8002f86 <__gedf2+0xa6>
 8002f34:	2002      	movs	r0, #2
 8002f36:	3901      	subs	r1, #1
 8002f38:	4008      	ands	r0, r1
 8002f3a:	3801      	subs	r0, #1
 8002f3c:	bcf0      	pop	{r4, r5, r6, r7}
 8002f3e:	46bb      	mov	fp, r7
 8002f40:	46b2      	mov	sl, r6
 8002f42:	46a9      	mov	r9, r5
 8002f44:	46a0      	mov	r8, r4
 8002f46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f48:	464d      	mov	r5, r9
 8002f4a:	432e      	orrs	r6, r5
 8002f4c:	d12f      	bne.n	8002fae <__gedf2+0xce>
 8002f4e:	2a00      	cmp	r2, #0
 8002f50:	d1ee      	bne.n	8002f30 <__gedf2+0x50>
 8002f52:	433c      	orrs	r4, r7
 8002f54:	4265      	negs	r5, r4
 8002f56:	4165      	adcs	r5, r4
 8002f58:	2d00      	cmp	r5, #0
 8002f5a:	d0e9      	beq.n	8002f30 <__gedf2+0x50>
 8002f5c:	2800      	cmp	r0, #0
 8002f5e:	d1ed      	bne.n	8002f3c <__gedf2+0x5c>
 8002f60:	2001      	movs	r0, #1
 8002f62:	4240      	negs	r0, r0
 8002f64:	e7ea      	b.n	8002f3c <__gedf2+0x5c>
 8002f66:	003d      	movs	r5, r7
 8002f68:	4325      	orrs	r5, r4
 8002f6a:	d120      	bne.n	8002fae <__gedf2+0xce>
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d0eb      	beq.n	8002f48 <__gedf2+0x68>
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d1dd      	bne.n	8002f30 <__gedf2+0x50>
 8002f74:	464c      	mov	r4, r9
 8002f76:	4326      	orrs	r6, r4
 8002f78:	d1da      	bne.n	8002f30 <__gedf2+0x50>
 8002f7a:	e7db      	b.n	8002f34 <__gedf2+0x54>
 8002f7c:	465b      	mov	r3, fp
 8002f7e:	2000      	movs	r0, #0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d0db      	beq.n	8002f3c <__gedf2+0x5c>
 8002f84:	e7d6      	b.n	8002f34 <__gedf2+0x54>
 8002f86:	429a      	cmp	r2, r3
 8002f88:	dc0a      	bgt.n	8002fa0 <__gedf2+0xc0>
 8002f8a:	dbe7      	blt.n	8002f5c <__gedf2+0x7c>
 8002f8c:	454f      	cmp	r7, r9
 8002f8e:	d8d1      	bhi.n	8002f34 <__gedf2+0x54>
 8002f90:	d010      	beq.n	8002fb4 <__gedf2+0xd4>
 8002f92:	2000      	movs	r0, #0
 8002f94:	454f      	cmp	r7, r9
 8002f96:	d2d1      	bcs.n	8002f3c <__gedf2+0x5c>
 8002f98:	2900      	cmp	r1, #0
 8002f9a:	d0e1      	beq.n	8002f60 <__gedf2+0x80>
 8002f9c:	0008      	movs	r0, r1
 8002f9e:	e7cd      	b.n	8002f3c <__gedf2+0x5c>
 8002fa0:	4243      	negs	r3, r0
 8002fa2:	4158      	adcs	r0, r3
 8002fa4:	2302      	movs	r3, #2
 8002fa6:	4240      	negs	r0, r0
 8002fa8:	4018      	ands	r0, r3
 8002faa:	3801      	subs	r0, #1
 8002fac:	e7c6      	b.n	8002f3c <__gedf2+0x5c>
 8002fae:	2002      	movs	r0, #2
 8002fb0:	4240      	negs	r0, r0
 8002fb2:	e7c3      	b.n	8002f3c <__gedf2+0x5c>
 8002fb4:	45c4      	cmp	ip, r8
 8002fb6:	d8bd      	bhi.n	8002f34 <__gedf2+0x54>
 8002fb8:	2000      	movs	r0, #0
 8002fba:	45c4      	cmp	ip, r8
 8002fbc:	d2be      	bcs.n	8002f3c <__gedf2+0x5c>
 8002fbe:	e7eb      	b.n	8002f98 <__gedf2+0xb8>
 8002fc0:	000007ff 	.word	0x000007ff

08002fc4 <__ledf2>:
 8002fc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fc6:	464e      	mov	r6, r9
 8002fc8:	4645      	mov	r5, r8
 8002fca:	4657      	mov	r7, sl
 8002fcc:	46de      	mov	lr, fp
 8002fce:	0004      	movs	r4, r0
 8002fd0:	0018      	movs	r0, r3
 8002fd2:	b5e0      	push	{r5, r6, r7, lr}
 8002fd4:	0016      	movs	r6, r2
 8002fd6:	031b      	lsls	r3, r3, #12
 8002fd8:	0b1b      	lsrs	r3, r3, #12
 8002fda:	4d31      	ldr	r5, [pc, #196]	; (80030a0 <__ledf2+0xdc>)
 8002fdc:	030f      	lsls	r7, r1, #12
 8002fde:	004a      	lsls	r2, r1, #1
 8002fe0:	4699      	mov	r9, r3
 8002fe2:	0043      	lsls	r3, r0, #1
 8002fe4:	46a4      	mov	ip, r4
 8002fe6:	46b0      	mov	r8, r6
 8002fe8:	0b3f      	lsrs	r7, r7, #12
 8002fea:	0d52      	lsrs	r2, r2, #21
 8002fec:	0fc9      	lsrs	r1, r1, #31
 8002fee:	0d5b      	lsrs	r3, r3, #21
 8002ff0:	0fc0      	lsrs	r0, r0, #31
 8002ff2:	42aa      	cmp	r2, r5
 8002ff4:	d011      	beq.n	800301a <__ledf2+0x56>
 8002ff6:	42ab      	cmp	r3, r5
 8002ff8:	d014      	beq.n	8003024 <__ledf2+0x60>
 8002ffa:	2a00      	cmp	r2, #0
 8002ffc:	d12f      	bne.n	800305e <__ledf2+0x9a>
 8002ffe:	433c      	orrs	r4, r7
 8003000:	46a3      	mov	fp, r4
 8003002:	4265      	negs	r5, r4
 8003004:	4165      	adcs	r5, r4
 8003006:	2b00      	cmp	r3, #0
 8003008:	d114      	bne.n	8003034 <__ledf2+0x70>
 800300a:	464c      	mov	r4, r9
 800300c:	4326      	orrs	r6, r4
 800300e:	d111      	bne.n	8003034 <__ledf2+0x70>
 8003010:	465b      	mov	r3, fp
 8003012:	2000      	movs	r0, #0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d017      	beq.n	8003048 <__ledf2+0x84>
 8003018:	e010      	b.n	800303c <__ledf2+0x78>
 800301a:	003d      	movs	r5, r7
 800301c:	4325      	orrs	r5, r4
 800301e:	d112      	bne.n	8003046 <__ledf2+0x82>
 8003020:	4293      	cmp	r3, r2
 8003022:	d11c      	bne.n	800305e <__ledf2+0x9a>
 8003024:	464d      	mov	r5, r9
 8003026:	432e      	orrs	r6, r5
 8003028:	d10d      	bne.n	8003046 <__ledf2+0x82>
 800302a:	2a00      	cmp	r2, #0
 800302c:	d104      	bne.n	8003038 <__ledf2+0x74>
 800302e:	433c      	orrs	r4, r7
 8003030:	4265      	negs	r5, r4
 8003032:	4165      	adcs	r5, r4
 8003034:	2d00      	cmp	r5, #0
 8003036:	d10d      	bne.n	8003054 <__ledf2+0x90>
 8003038:	4281      	cmp	r1, r0
 800303a:	d016      	beq.n	800306a <__ledf2+0xa6>
 800303c:	2002      	movs	r0, #2
 800303e:	3901      	subs	r1, #1
 8003040:	4008      	ands	r0, r1
 8003042:	3801      	subs	r0, #1
 8003044:	e000      	b.n	8003048 <__ledf2+0x84>
 8003046:	2002      	movs	r0, #2
 8003048:	bcf0      	pop	{r4, r5, r6, r7}
 800304a:	46bb      	mov	fp, r7
 800304c:	46b2      	mov	sl, r6
 800304e:	46a9      	mov	r9, r5
 8003050:	46a0      	mov	r8, r4
 8003052:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003054:	2800      	cmp	r0, #0
 8003056:	d1f7      	bne.n	8003048 <__ledf2+0x84>
 8003058:	2001      	movs	r0, #1
 800305a:	4240      	negs	r0, r0
 800305c:	e7f4      	b.n	8003048 <__ledf2+0x84>
 800305e:	2b00      	cmp	r3, #0
 8003060:	d1ea      	bne.n	8003038 <__ledf2+0x74>
 8003062:	464c      	mov	r4, r9
 8003064:	4326      	orrs	r6, r4
 8003066:	d1e7      	bne.n	8003038 <__ledf2+0x74>
 8003068:	e7e8      	b.n	800303c <__ledf2+0x78>
 800306a:	429a      	cmp	r2, r3
 800306c:	dd06      	ble.n	800307c <__ledf2+0xb8>
 800306e:	4243      	negs	r3, r0
 8003070:	4158      	adcs	r0, r3
 8003072:	2302      	movs	r3, #2
 8003074:	4240      	negs	r0, r0
 8003076:	4018      	ands	r0, r3
 8003078:	3801      	subs	r0, #1
 800307a:	e7e5      	b.n	8003048 <__ledf2+0x84>
 800307c:	429a      	cmp	r2, r3
 800307e:	dbe9      	blt.n	8003054 <__ledf2+0x90>
 8003080:	454f      	cmp	r7, r9
 8003082:	d8db      	bhi.n	800303c <__ledf2+0x78>
 8003084:	d006      	beq.n	8003094 <__ledf2+0xd0>
 8003086:	2000      	movs	r0, #0
 8003088:	454f      	cmp	r7, r9
 800308a:	d2dd      	bcs.n	8003048 <__ledf2+0x84>
 800308c:	2900      	cmp	r1, #0
 800308e:	d0e3      	beq.n	8003058 <__ledf2+0x94>
 8003090:	0008      	movs	r0, r1
 8003092:	e7d9      	b.n	8003048 <__ledf2+0x84>
 8003094:	45c4      	cmp	ip, r8
 8003096:	d8d1      	bhi.n	800303c <__ledf2+0x78>
 8003098:	2000      	movs	r0, #0
 800309a:	45c4      	cmp	ip, r8
 800309c:	d2d4      	bcs.n	8003048 <__ledf2+0x84>
 800309e:	e7f5      	b.n	800308c <__ledf2+0xc8>
 80030a0:	000007ff 	.word	0x000007ff

080030a4 <__gnu_thumb1_case_uqi>:
 80030a4:	b402      	push	{r1}
 80030a6:	4671      	mov	r1, lr
 80030a8:	0849      	lsrs	r1, r1, #1
 80030aa:	0049      	lsls	r1, r1, #1
 80030ac:	5c09      	ldrb	r1, [r1, r0]
 80030ae:	0049      	lsls	r1, r1, #1
 80030b0:	448e      	add	lr, r1
 80030b2:	bc02      	pop	{r1}
 80030b4:	4770      	bx	lr
 80030b6:	46c0      	nop			; (mov r8, r8)

080030b8 <__gnu_thumb1_case_shi>:
 80030b8:	b403      	push	{r0, r1}
 80030ba:	4671      	mov	r1, lr
 80030bc:	0849      	lsrs	r1, r1, #1
 80030be:	0040      	lsls	r0, r0, #1
 80030c0:	0049      	lsls	r1, r1, #1
 80030c2:	5e09      	ldrsh	r1, [r1, r0]
 80030c4:	0049      	lsls	r1, r1, #1
 80030c6:	448e      	add	lr, r1
 80030c8:	bc03      	pop	{r0, r1}
 80030ca:	4770      	bx	lr

080030cc <__aeabi_ui2d>:
 80030cc:	b510      	push	{r4, lr}
 80030ce:	1e04      	subs	r4, r0, #0
 80030d0:	d010      	beq.n	80030f4 <__aeabi_ui2d+0x28>
 80030d2:	f7ff feab 	bl	8002e2c <__clzsi2>
 80030d6:	4b0f      	ldr	r3, [pc, #60]	; (8003114 <__aeabi_ui2d+0x48>)
 80030d8:	1a1b      	subs	r3, r3, r0
 80030da:	280a      	cmp	r0, #10
 80030dc:	dc11      	bgt.n	8003102 <__aeabi_ui2d+0x36>
 80030de:	220b      	movs	r2, #11
 80030e0:	0021      	movs	r1, r4
 80030e2:	1a12      	subs	r2, r2, r0
 80030e4:	40d1      	lsrs	r1, r2
 80030e6:	3015      	adds	r0, #21
 80030e8:	030a      	lsls	r2, r1, #12
 80030ea:	055b      	lsls	r3, r3, #21
 80030ec:	4084      	lsls	r4, r0
 80030ee:	0b12      	lsrs	r2, r2, #12
 80030f0:	0d5b      	lsrs	r3, r3, #21
 80030f2:	e001      	b.n	80030f8 <__aeabi_ui2d+0x2c>
 80030f4:	2300      	movs	r3, #0
 80030f6:	2200      	movs	r2, #0
 80030f8:	051b      	lsls	r3, r3, #20
 80030fa:	4313      	orrs	r3, r2
 80030fc:	0020      	movs	r0, r4
 80030fe:	0019      	movs	r1, r3
 8003100:	bd10      	pop	{r4, pc}
 8003102:	0022      	movs	r2, r4
 8003104:	380b      	subs	r0, #11
 8003106:	4082      	lsls	r2, r0
 8003108:	055b      	lsls	r3, r3, #21
 800310a:	0312      	lsls	r2, r2, #12
 800310c:	2400      	movs	r4, #0
 800310e:	0b12      	lsrs	r2, r2, #12
 8003110:	0d5b      	lsrs	r3, r3, #21
 8003112:	e7f1      	b.n	80030f8 <__aeabi_ui2d+0x2c>
 8003114:	0000041e 	.word	0x0000041e

08003118 <__aeabi_dcmpun>:
 8003118:	b570      	push	{r4, r5, r6, lr}
 800311a:	0005      	movs	r5, r0
 800311c:	480c      	ldr	r0, [pc, #48]	; (8003150 <__aeabi_dcmpun+0x38>)
 800311e:	030c      	lsls	r4, r1, #12
 8003120:	0016      	movs	r6, r2
 8003122:	0049      	lsls	r1, r1, #1
 8003124:	031a      	lsls	r2, r3, #12
 8003126:	005b      	lsls	r3, r3, #1
 8003128:	0b24      	lsrs	r4, r4, #12
 800312a:	0d49      	lsrs	r1, r1, #21
 800312c:	0b12      	lsrs	r2, r2, #12
 800312e:	0d5b      	lsrs	r3, r3, #21
 8003130:	4281      	cmp	r1, r0
 8003132:	d008      	beq.n	8003146 <__aeabi_dcmpun+0x2e>
 8003134:	4906      	ldr	r1, [pc, #24]	; (8003150 <__aeabi_dcmpun+0x38>)
 8003136:	2000      	movs	r0, #0
 8003138:	428b      	cmp	r3, r1
 800313a:	d103      	bne.n	8003144 <__aeabi_dcmpun+0x2c>
 800313c:	4332      	orrs	r2, r6
 800313e:	0010      	movs	r0, r2
 8003140:	1e42      	subs	r2, r0, #1
 8003142:	4190      	sbcs	r0, r2
 8003144:	bd70      	pop	{r4, r5, r6, pc}
 8003146:	2001      	movs	r0, #1
 8003148:	432c      	orrs	r4, r5
 800314a:	d1fb      	bne.n	8003144 <__aeabi_dcmpun+0x2c>
 800314c:	e7f2      	b.n	8003134 <__aeabi_dcmpun+0x1c>
 800314e:	46c0      	nop			; (mov r8, r8)
 8003150:	000007ff 	.word	0x000007ff

08003154 <dspmain>:
//float Mag(float, float);
float ArgMax(float*, float*, const unsigned int, const float, bool);
//void PrintData(float*, float*, const unsigned int, const float, bool, bool);
void LCD_DrawFmax(int size, int side, int row, float * num, float *num2);*/
int dspmain()
{
 8003154:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003156:	4cc0      	ldr	r4, [pc, #768]	; (8003458 <dspmain+0x304>)
 8003158:	44a5      	add	sp, r4
 800315a:	af04      	add	r7, sp, #16
	//printf("--------program start--------\n");
	
	// define standard mapping
	TuneMap standard;
	standard.E1 = 329.63;
 800315c:	49bf      	ldr	r1, [pc, #764]	; (800345c <dspmain+0x308>)
 800315e:	187b      	adds	r3, r7, r1
 8003160:	4abf      	ldr	r2, [pc, #764]	; (8003460 <dspmain+0x30c>)
 8003162:	601a      	str	r2, [r3, #0]
	standard.B = 246.94;
 8003164:	187b      	adds	r3, r7, r1
 8003166:	4abf      	ldr	r2, [pc, #764]	; (8003464 <dspmain+0x310>)
 8003168:	605a      	str	r2, [r3, #4]
	standard.G = 196.00;
 800316a:	187b      	adds	r3, r7, r1
 800316c:	4abe      	ldr	r2, [pc, #760]	; (8003468 <dspmain+0x314>)
 800316e:	609a      	str	r2, [r3, #8]
	standard.D = 146.83;
 8003170:	187b      	adds	r3, r7, r1
 8003172:	4abe      	ldr	r2, [pc, #760]	; (800346c <dspmain+0x318>)
 8003174:	60da      	str	r2, [r3, #12]
	standard.A = 110.00;
 8003176:	187b      	adds	r3, r7, r1
 8003178:	4abd      	ldr	r2, [pc, #756]	; (8003470 <dspmain+0x31c>)
 800317a:	611a      	str	r2, [r3, #16]
	standard.E2 = 82.41;
 800317c:	187b      	adds	r3, r7, r1
 800317e:	4abd      	ldr	r2, [pc, #756]	; (8003474 <dspmain+0x320>)
 8003180:	615a      	str	r2, [r3, #20]
	//printf("fmax = %f\n", fmax);

	//printf("---------program end---------\n");
	LCD_DrawFmax(3, 0, 1, &freq, &fmax);
*/
	bool center = true;
 8003182:	4bbd      	ldr	r3, [pc, #756]	; (8003478 <dspmain+0x324>)
 8003184:	18fb      	adds	r3, r7, r3
 8003186:	2201      	movs	r2, #1
 8003188:	701a      	strb	r2, [r3, #0]
	float data_re[BUF_LEN] = {0};
 800318a:	4bbc      	ldr	r3, [pc, #752]	; (800347c <dspmain+0x328>)
 800318c:	4abc      	ldr	r2, [pc, #752]	; (8003480 <dspmain+0x32c>)
 800318e:	4694      	mov	ip, r2
 8003190:	44bc      	add	ip, r7
 8003192:	4463      	add	r3, ip
 8003194:	0018      	movs	r0, r3
 8003196:	2380      	movs	r3, #128	; 0x80
 8003198:	019b      	lsls	r3, r3, #6
 800319a:	001a      	movs	r2, r3
 800319c:	2100      	movs	r1, #0
 800319e:	f006 fa97 	bl	80096d0 <memset>
	float sum =0;
 80031a2:	2300      	movs	r3, #0
 80031a4:	4ab7      	ldr	r2, [pc, #732]	; (8003484 <dspmain+0x330>)
 80031a6:	18ba      	adds	r2, r7, r2
 80031a8:	6013      	str	r3, [r2, #0]
	for(int i =0; i < BUF_LEN; i++)
 80031aa:	2300      	movs	r3, #0
 80031ac:	4ab6      	ldr	r2, [pc, #728]	; (8003488 <dspmain+0x334>)
 80031ae:	18ba      	adds	r2, r7, r2
 80031b0:	6013      	str	r3, [r2, #0]
 80031b2:	e029      	b.n	8003208 <dspmain+0xb4>
	{
		//data_re[i] =(center)? ((float) adc_buf[i]) * (pow(-1,i)): (float) adc_buf[i];
		data_re[i] = (float) adc_buf[i];
 80031b4:	4bb5      	ldr	r3, [pc, #724]	; (800348c <dspmain+0x338>)
 80031b6:	4cb4      	ldr	r4, [pc, #720]	; (8003488 <dspmain+0x334>)
 80031b8:	193a      	adds	r2, r7, r4
 80031ba:	6812      	ldr	r2, [r2, #0]
 80031bc:	0052      	lsls	r2, r2, #1
 80031be:	5ad3      	ldrh	r3, [r2, r3]
 80031c0:	0018      	movs	r0, r3
 80031c2:	f7fe f833 	bl	800122c <__aeabi_ui2f>
 80031c6:	1c01      	adds	r1, r0, #0
 80031c8:	4bac      	ldr	r3, [pc, #688]	; (800347c <dspmain+0x328>)
 80031ca:	4aad      	ldr	r2, [pc, #692]	; (8003480 <dspmain+0x32c>)
 80031cc:	4694      	mov	ip, r2
 80031ce:	44bc      	add	ip, r7
 80031d0:	4463      	add	r3, ip
 80031d2:	193a      	adds	r2, r7, r4
 80031d4:	6812      	ldr	r2, [r2, #0]
 80031d6:	0092      	lsls	r2, r2, #2
 80031d8:	50d1      	str	r1, [r2, r3]
		sum += adc_buf[i];
 80031da:	4bac      	ldr	r3, [pc, #688]	; (800348c <dspmain+0x338>)
 80031dc:	193a      	adds	r2, r7, r4
 80031de:	6812      	ldr	r2, [r2, #0]
 80031e0:	0052      	lsls	r2, r2, #1
 80031e2:	5ad3      	ldrh	r3, [r2, r3]
 80031e4:	0018      	movs	r0, r3
 80031e6:	f7fd ffdb 	bl	80011a0 <__aeabi_i2f>
 80031ea:	1c03      	adds	r3, r0, #0
 80031ec:	1c19      	adds	r1, r3, #0
 80031ee:	4da5      	ldr	r5, [pc, #660]	; (8003484 <dspmain+0x330>)
 80031f0:	197b      	adds	r3, r7, r5
 80031f2:	6818      	ldr	r0, [r3, #0]
 80031f4:	f7fd f96c 	bl	80004d0 <__aeabi_fadd>
 80031f8:	1c03      	adds	r3, r0, #0
 80031fa:	197a      	adds	r2, r7, r5
 80031fc:	6013      	str	r3, [r2, #0]
	for(int i =0; i < BUF_LEN; i++)
 80031fe:	193b      	adds	r3, r7, r4
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	3301      	adds	r3, #1
 8003204:	193a      	adds	r2, r7, r4
 8003206:	6013      	str	r3, [r2, #0]
 8003208:	4b9f      	ldr	r3, [pc, #636]	; (8003488 <dspmain+0x334>)
 800320a:	18fb      	adds	r3, r7, r3
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	2380      	movs	r3, #128	; 0x80
 8003210:	011b      	lsls	r3, r3, #4
 8003212:	429a      	cmp	r2, r3
 8003214:	dbce      	blt.n	80031b4 <dspmain+0x60>
	}
	float data_im[BUF_LEN] = {0};
 8003216:	4b9e      	ldr	r3, [pc, #632]	; (8003490 <dspmain+0x33c>)
 8003218:	4a99      	ldr	r2, [pc, #612]	; (8003480 <dspmain+0x32c>)
 800321a:	4694      	mov	ip, r2
 800321c:	44bc      	add	ip, r7
 800321e:	4463      	add	r3, ip
 8003220:	0018      	movs	r0, r3
 8003222:	2380      	movs	r3, #128	; 0x80
 8003224:	019b      	lsls	r3, r3, #6
 8003226:	001a      	movs	r2, r3
 8003228:	2100      	movs	r1, #0
 800322a:	f006 fa51 	bl	80096d0 <memset>
	float avg = sum/BUF_LEN;
 800322e:	218a      	movs	r1, #138	; 0x8a
 8003230:	05c9      	lsls	r1, r1, #23
 8003232:	4b94      	ldr	r3, [pc, #592]	; (8003484 <dspmain+0x330>)
 8003234:	18fb      	adds	r3, r7, r3
 8003236:	6818      	ldr	r0, [r3, #0]
 8003238:	f7fd fae6 	bl	8000808 <__aeabi_fdiv>
 800323c:	1c03      	adds	r3, r0, #0
 800323e:	4a95      	ldr	r2, [pc, #596]	; (8003494 <dspmain+0x340>)
 8003240:	18ba      	adds	r2, r7, r2
 8003242:	6013      	str	r3, [r2, #0]
	for(int i =0; i < BUF_LEN; i++)
 8003244:	2300      	movs	r3, #0
 8003246:	4a94      	ldr	r2, [pc, #592]	; (8003498 <dspmain+0x344>)
 8003248:	18ba      	adds	r2, r7, r2
 800324a:	6013      	str	r3, [r2, #0]
 800324c:	e054      	b.n	80032f8 <dspmain+0x1a4>
		{
			data_re[i] =(center) ? (data_re[i] - avg) * (pow(-1,i)) : data_re[i] -avg;
 800324e:	4b8a      	ldr	r3, [pc, #552]	; (8003478 <dspmain+0x324>)
 8003250:	18fb      	adds	r3, r7, r3
 8003252:	781b      	ldrb	r3, [r3, #0]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d02d      	beq.n	80032b4 <dspmain+0x160>
 8003258:	4b88      	ldr	r3, [pc, #544]	; (800347c <dspmain+0x328>)
 800325a:	4a89      	ldr	r2, [pc, #548]	; (8003480 <dspmain+0x32c>)
 800325c:	4694      	mov	ip, r2
 800325e:	44bc      	add	ip, r7
 8003260:	4463      	add	r3, ip
 8003262:	4e8d      	ldr	r6, [pc, #564]	; (8003498 <dspmain+0x344>)
 8003264:	19ba      	adds	r2, r7, r6
 8003266:	6812      	ldr	r2, [r2, #0]
 8003268:	0092      	lsls	r2, r2, #2
 800326a:	58d3      	ldr	r3, [r2, r3]
 800326c:	4a89      	ldr	r2, [pc, #548]	; (8003494 <dspmain+0x340>)
 800326e:	18ba      	adds	r2, r7, r2
 8003270:	6811      	ldr	r1, [r2, #0]
 8003272:	1c18      	adds	r0, r3, #0
 8003274:	f7fd fdac 	bl	8000dd0 <__aeabi_fsub>
 8003278:	1c03      	adds	r3, r0, #0
 800327a:	1c18      	adds	r0, r3, #0
 800327c:	f7ff fcc8 	bl	8002c10 <__aeabi_f2d>
 8003280:	0004      	movs	r4, r0
 8003282:	000d      	movs	r5, r1
 8003284:	19bb      	adds	r3, r7, r6
 8003286:	6818      	ldr	r0, [r3, #0]
 8003288:	f7ff fc92 	bl	8002bb0 <__aeabi_i2d>
 800328c:	0002      	movs	r2, r0
 800328e:	000b      	movs	r3, r1
 8003290:	2000      	movs	r0, #0
 8003292:	4982      	ldr	r1, [pc, #520]	; (800349c <dspmain+0x348>)
 8003294:	f009 f840 	bl	800c318 <pow>
 8003298:	0002      	movs	r2, r0
 800329a:	000b      	movs	r3, r1
 800329c:	0020      	movs	r0, r4
 800329e:	0029      	movs	r1, r5
 80032a0:	f7fe fe52 	bl	8001f48 <__aeabi_dmul>
 80032a4:	0002      	movs	r2, r0
 80032a6:	000b      	movs	r3, r1
 80032a8:	0010      	movs	r0, r2
 80032aa:	0019      	movs	r1, r3
 80032ac:	f7ff fcf8 	bl	8002ca0 <__aeabi_d2f>
 80032b0:	1c01      	adds	r1, r0, #0
 80032b2:	e011      	b.n	80032d8 <dspmain+0x184>
 80032b4:	4b71      	ldr	r3, [pc, #452]	; (800347c <dspmain+0x328>)
 80032b6:	4a72      	ldr	r2, [pc, #456]	; (8003480 <dspmain+0x32c>)
 80032b8:	4694      	mov	ip, r2
 80032ba:	44bc      	add	ip, r7
 80032bc:	4463      	add	r3, ip
 80032be:	4a76      	ldr	r2, [pc, #472]	; (8003498 <dspmain+0x344>)
 80032c0:	18ba      	adds	r2, r7, r2
 80032c2:	6812      	ldr	r2, [r2, #0]
 80032c4:	0092      	lsls	r2, r2, #2
 80032c6:	58d3      	ldr	r3, [r2, r3]
 80032c8:	4a72      	ldr	r2, [pc, #456]	; (8003494 <dspmain+0x340>)
 80032ca:	18ba      	adds	r2, r7, r2
 80032cc:	6811      	ldr	r1, [r2, #0]
 80032ce:	1c18      	adds	r0, r3, #0
 80032d0:	f7fd fd7e 	bl	8000dd0 <__aeabi_fsub>
 80032d4:	1c03      	adds	r3, r0, #0
 80032d6:	1c19      	adds	r1, r3, #0
 80032d8:	4b68      	ldr	r3, [pc, #416]	; (800347c <dspmain+0x328>)
 80032da:	4a69      	ldr	r2, [pc, #420]	; (8003480 <dspmain+0x32c>)
 80032dc:	4694      	mov	ip, r2
 80032de:	44bc      	add	ip, r7
 80032e0:	4463      	add	r3, ip
 80032e2:	486d      	ldr	r0, [pc, #436]	; (8003498 <dspmain+0x344>)
 80032e4:	183a      	adds	r2, r7, r0
 80032e6:	6812      	ldr	r2, [r2, #0]
 80032e8:	0092      	lsls	r2, r2, #2
 80032ea:	50d1      	str	r1, [r2, r3]
	for(int i =0; i < BUF_LEN; i++)
 80032ec:	0002      	movs	r2, r0
 80032ee:	18bb      	adds	r3, r7, r2
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	3301      	adds	r3, #1
 80032f4:	18ba      	adds	r2, r7, r2
 80032f6:	6013      	str	r3, [r2, #0]
 80032f8:	4b67      	ldr	r3, [pc, #412]	; (8003498 <dspmain+0x344>)
 80032fa:	18fb      	adds	r3, r7, r3
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	2380      	movs	r3, #128	; 0x80
 8003300:	011b      	lsls	r3, r3, #4
 8003302:	429a      	cmp	r2, r3
 8003304:	dba3      	blt.n	800324e <dspmain+0xfa>
		}
	//LCD_DrawFmax(3, 0, 1, 0, &avg);
	RearrangeFFT(data_re, data_im, BUF_LEN);
 8003306:	2380      	movs	r3, #128	; 0x80
 8003308:	011a      	lsls	r2, r3, #4
 800330a:	2514      	movs	r5, #20
 800330c:	1979      	adds	r1, r7, r5
 800330e:	4e64      	ldr	r6, [pc, #400]	; (80034a0 <dspmain+0x34c>)
 8003310:	19bb      	adds	r3, r7, r6
 8003312:	0018      	movs	r0, r3
 8003314:	f000 f93e 	bl	8003594 <RearrangeFFT>
	ComputeFFT(data_re, data_im, BUF_LEN);
 8003318:	2380      	movs	r3, #128	; 0x80
 800331a:	011a      	lsls	r2, r3, #4
 800331c:	1979      	adds	r1, r7, r5
 800331e:	19bb      	adds	r3, r7, r6
 8003320:	0018      	movs	r0, r3
 8003322:	f000 f991 	bl	8003648 <ComputeFFT>
	float fmax = ArgMax(data_re, data_im, BUF_LEN, fs, center);
 8003326:	4c5f      	ldr	r4, [pc, #380]	; (80034a4 <dspmain+0x350>)
 8003328:	2380      	movs	r3, #128	; 0x80
 800332a:	011a      	lsls	r2, r3, #4
 800332c:	1979      	adds	r1, r7, r5
 800332e:	19b8      	adds	r0, r7, r6
 8003330:	4b51      	ldr	r3, [pc, #324]	; (8003478 <dspmain+0x324>)
 8003332:	18fb      	adds	r3, r7, r3
 8003334:	781b      	ldrb	r3, [r3, #0]
 8003336:	9300      	str	r3, [sp, #0]
 8003338:	1c23      	adds	r3, r4, #0
 800333a:	f000 fab4 	bl	80038a6 <ArgMax>
 800333e:	1c03      	adds	r3, r0, #0
 8003340:	613b      	str	r3, [r7, #16]
	float freq = 100.0;
 8003342:	4b59      	ldr	r3, [pc, #356]	; (80034a8 <dspmain+0x354>)
 8003344:	60fb      	str	r3, [r7, #12]
	fmax = (fmax< 0)? (fmax * -1) : fmax;
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	2100      	movs	r1, #0
 800334a:	1c18      	adds	r0, r3, #0
 800334c:	f7fd f862 	bl	8000414 <__aeabi_fcmplt>
 8003350:	1e03      	subs	r3, r0, #0
 8003352:	d004      	beq.n	800335e <dspmain+0x20a>
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	2280      	movs	r2, #128	; 0x80
 8003358:	0612      	lsls	r2, r2, #24
 800335a:	4053      	eors	r3, r2
 800335c:	e000      	b.n	8003360 <dspmain+0x20c>
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	613b      	str	r3, [r7, #16]
	LCD_DrawFmax(3, 0, 1, &freq, &fmax);
 8003362:	230c      	movs	r3, #12
 8003364:	18fa      	adds	r2, r7, r3
 8003366:	2310      	movs	r3, #16
 8003368:	18fb      	adds	r3, r7, r3
 800336a:	9300      	str	r3, [sp, #0]
 800336c:	0013      	movs	r3, r2
 800336e:	2201      	movs	r2, #1
 8003370:	2100      	movs	r1, #0
 8003372:	2003      	movs	r0, #3
 8003374:	f000 f8b2 	bl	80034dc <LCD_DrawFmax>
	//Jacobs algorithm (AKA the J algo)
	int angle = (notefreq[currentPeg] - fmax) / (AveDiff[currentPeg]/180.0);
 8003378:	4b4c      	ldr	r3, [pc, #304]	; (80034ac <dspmain+0x358>)
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	4b4c      	ldr	r3, [pc, #304]	; (80034b0 <dspmain+0x35c>)
 800337e:	0092      	lsls	r2, r2, #2
 8003380:	58d3      	ldr	r3, [r2, r3]
 8003382:	693a      	ldr	r2, [r7, #16]
 8003384:	1c11      	adds	r1, r2, #0
 8003386:	1c18      	adds	r0, r3, #0
 8003388:	f7fd fd22 	bl	8000dd0 <__aeabi_fsub>
 800338c:	1c03      	adds	r3, r0, #0
 800338e:	1c18      	adds	r0, r3, #0
 8003390:	f7ff fc3e 	bl	8002c10 <__aeabi_f2d>
 8003394:	0004      	movs	r4, r0
 8003396:	000d      	movs	r5, r1
 8003398:	4b44      	ldr	r3, [pc, #272]	; (80034ac <dspmain+0x358>)
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	4b45      	ldr	r3, [pc, #276]	; (80034b4 <dspmain+0x360>)
 800339e:	0092      	lsls	r2, r2, #2
 80033a0:	58d3      	ldr	r3, [r2, r3]
 80033a2:	1c18      	adds	r0, r3, #0
 80033a4:	f7ff fc34 	bl	8002c10 <__aeabi_f2d>
 80033a8:	2200      	movs	r2, #0
 80033aa:	4b43      	ldr	r3, [pc, #268]	; (80034b8 <dspmain+0x364>)
 80033ac:	f7fe fae4 	bl	8001978 <__aeabi_ddiv>
 80033b0:	0002      	movs	r2, r0
 80033b2:	000b      	movs	r3, r1
 80033b4:	0020      	movs	r0, r4
 80033b6:	0029      	movs	r1, r5
 80033b8:	f7fe fade 	bl	8001978 <__aeabi_ddiv>
 80033bc:	0002      	movs	r2, r0
 80033be:	000b      	movs	r3, r1
 80033c0:	0010      	movs	r0, r2
 80033c2:	0019      	movs	r1, r3
 80033c4:	f7ff fbbe 	bl	8002b44 <__aeabi_d2iz>
 80033c8:	0003      	movs	r3, r0
 80033ca:	4c3c      	ldr	r4, [pc, #240]	; (80034bc <dspmain+0x368>)
 80033cc:	193a      	adds	r2, r7, r4
 80033ce:	6013      	str	r3, [r2, #0]
	char text[6];
	sprintf(text, "%d", angle);
 80033d0:	193b      	adds	r3, r7, r4
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	493a      	ldr	r1, [pc, #232]	; (80034c0 <dspmain+0x36c>)
 80033d6:	1d3b      	adds	r3, r7, #4
 80033d8:	0018      	movs	r0, r3
 80033da:	f006 fa3b 	bl	8009854 <siprintf>
	LCD_DrawString(60,180,YELLOW, BLUE, "ANGLE", 16, 0);
 80033de:	4a39      	ldr	r2, [pc, #228]	; (80034c4 <dspmain+0x370>)
 80033e0:	2300      	movs	r3, #0
 80033e2:	9302      	str	r3, [sp, #8]
 80033e4:	2310      	movs	r3, #16
 80033e6:	9301      	str	r3, [sp, #4]
 80033e8:	4b37      	ldr	r3, [pc, #220]	; (80034c8 <dspmain+0x374>)
 80033ea:	9300      	str	r3, [sp, #0]
 80033ec:	231f      	movs	r3, #31
 80033ee:	21b4      	movs	r1, #180	; 0xb4
 80033f0:	203c      	movs	r0, #60	; 0x3c
 80033f2:	f000 fee5 	bl	80041c0 <LCD_DrawString>
	LCD_DrawString(120,180,YELLOW, BLUE, text, 16, 0);
 80033f6:	4a33      	ldr	r2, [pc, #204]	; (80034c4 <dspmain+0x370>)
 80033f8:	2300      	movs	r3, #0
 80033fa:	9302      	str	r3, [sp, #8]
 80033fc:	2310      	movs	r3, #16
 80033fe:	9301      	str	r3, [sp, #4]
 8003400:	1d3b      	adds	r3, r7, #4
 8003402:	9300      	str	r3, [sp, #0]
 8003404:	231f      	movs	r3, #31
 8003406:	21b4      	movs	r1, #180	; 0xb4
 8003408:	2078      	movs	r0, #120	; 0x78
 800340a:	f000 fed9 	bl	80041c0 <LCD_DrawString>
	int dir = (angle < 0)? 2: 1;
 800340e:	193b      	adds	r3, r7, r4
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	2b00      	cmp	r3, #0
 8003414:	da01      	bge.n	800341a <dspmain+0x2c6>
 8003416:	2302      	movs	r3, #2
 8003418:	e000      	b.n	800341c <dspmain+0x2c8>
 800341a:	2301      	movs	r3, #1
 800341c:	482b      	ldr	r0, [pc, #172]	; (80034cc <dspmain+0x378>)
 800341e:	183a      	adds	r2, r7, r0
 8003420:	6013      	str	r3, [r2, #0]
	if(abs(angle) < 500 ){stepperMotor(dir, 7500, angle, 2);}
 8003422:	4926      	ldr	r1, [pc, #152]	; (80034bc <dspmain+0x368>)
 8003424:	187b      	adds	r3, r7, r1
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a29      	ldr	r2, [pc, #164]	; (80034d0 <dspmain+0x37c>)
 800342a:	4293      	cmp	r3, r2
 800342c:	db0d      	blt.n	800344a <dspmain+0x2f6>
 800342e:	187b      	adds	r3, r7, r1
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	23fa      	movs	r3, #250	; 0xfa
 8003434:	005b      	lsls	r3, r3, #1
 8003436:	429a      	cmp	r2, r3
 8003438:	da07      	bge.n	800344a <dspmain+0x2f6>
 800343a:	187b      	adds	r3, r7, r1
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	4925      	ldr	r1, [pc, #148]	; (80034d4 <dspmain+0x380>)
 8003440:	183b      	adds	r3, r7, r0
 8003442:	6818      	ldr	r0, [r3, #0]
 8003444:	2302      	movs	r3, #2
 8003446:	f002 f8ef 	bl	8005628 <stepperMotor>
	//
	return 0;
 800344a:	2300      	movs	r3, #0
}
 800344c:	0018      	movs	r0, r3
 800344e:	46bd      	mov	sp, r7
 8003450:	4b21      	ldr	r3, [pc, #132]	; (80034d8 <dspmain+0x384>)
 8003452:	449d      	add	sp, r3
 8003454:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003456:	46c0      	nop			; (mov r8, r8)
 8003458:	ffffbfa4 	.word	0xffffbfa4
 800345c:	00004014 	.word	0x00004014
 8003460:	43a4d0a4 	.word	0x43a4d0a4
 8003464:	4376f0a4 	.word	0x4376f0a4
 8003468:	43440000 	.word	0x43440000
 800346c:	4312d47b 	.word	0x4312d47b
 8003470:	42dc0000 	.word	0x42dc0000
 8003474:	42a4d1ec 	.word	0x42a4d1ec
 8003478:	0000403b 	.word	0x0000403b
 800347c:	ffffdfcc 	.word	0xffffdfcc
 8003480:	00004048 	.word	0x00004048
 8003484:	00004044 	.word	0x00004044
 8003488:	00004040 	.word	0x00004040
 800348c:	20000168 	.word	0x20000168
 8003490:	ffffbfcc 	.word	0xffffbfcc
 8003494:	00004034 	.word	0x00004034
 8003498:	0000403c 	.word	0x0000403c
 800349c:	bff00000 	.word	0xbff00000
 80034a0:	00002014 	.word	0x00002014
 80034a4:	4759038f 	.word	0x4759038f
 80034a8:	42c80000 	.word	0x42c80000
 80034ac:	20000144 	.word	0x20000144
 80034b0:	20000000 	.word	0x20000000
 80034b4:	20000018 	.word	0x20000018
 80034b8:	40668000 	.word	0x40668000
 80034bc:	00004030 	.word	0x00004030
 80034c0:	0800e130 	.word	0x0800e130
 80034c4:	0000ffe0 	.word	0x0000ffe0
 80034c8:	0800e134 	.word	0x0800e134
 80034cc:	0000402c 	.word	0x0000402c
 80034d0:	fffffe0d 	.word	0xfffffe0d
 80034d4:	00001d4c 	.word	0x00001d4c
 80034d8:	0000404c 	.word	0x0000404c

080034dc <LCD_DrawFmax>:
void LCD_DrawFmax(int size, int side, int row, float *num, float *num2)
{
 80034dc:	b590      	push	{r4, r7, lr}
 80034de:	b08d      	sub	sp, #52	; 0x34
 80034e0:	af04      	add	r7, sp, #16
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	60b9      	str	r1, [r7, #8]
 80034e6:	607a      	str	r2, [r7, #4]
 80034e8:	603b      	str	r3, [r7, #0]
	char fma[15];
	gcvt(notefreq[currentPeg], 6, fma);
 80034ea:	4b25      	ldr	r3, [pc, #148]	; (8003580 <LCD_DrawFmax+0xa4>)
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	4b25      	ldr	r3, [pc, #148]	; (8003584 <LCD_DrawFmax+0xa8>)
 80034f0:	0092      	lsls	r2, r2, #2
 80034f2:	58d3      	ldr	r3, [r2, r3]
 80034f4:	1c18      	adds	r0, r3, #0
 80034f6:	f7ff fb8b 	bl	8002c10 <__aeabi_f2d>
 80034fa:	2410      	movs	r4, #16
 80034fc:	193b      	adds	r3, r7, r4
 80034fe:	2206      	movs	r2, #6
 8003500:	f006 f88c 	bl	800961c <gcvt>
	LCD_DrawString(60,100,YELLOW, BLUE, "Target FMAX", 16, 0);
 8003504:	4a20      	ldr	r2, [pc, #128]	; (8003588 <LCD_DrawFmax+0xac>)
 8003506:	2300      	movs	r3, #0
 8003508:	9302      	str	r3, [sp, #8]
 800350a:	2310      	movs	r3, #16
 800350c:	9301      	str	r3, [sp, #4]
 800350e:	4b1f      	ldr	r3, [pc, #124]	; (800358c <LCD_DrawFmax+0xb0>)
 8003510:	9300      	str	r3, [sp, #0]
 8003512:	231f      	movs	r3, #31
 8003514:	2164      	movs	r1, #100	; 0x64
 8003516:	203c      	movs	r0, #60	; 0x3c
 8003518:	f000 fe52 	bl	80041c0 <LCD_DrawString>
	LCD_DrawString(60,120,YELLOW, BLUE, fma, 16, 0);
 800351c:	4a1a      	ldr	r2, [pc, #104]	; (8003588 <LCD_DrawFmax+0xac>)
 800351e:	2300      	movs	r3, #0
 8003520:	9302      	str	r3, [sp, #8]
 8003522:	2310      	movs	r3, #16
 8003524:	9301      	str	r3, [sp, #4]
 8003526:	193b      	adds	r3, r7, r4
 8003528:	9300      	str	r3, [sp, #0]
 800352a:	231f      	movs	r3, #31
 800352c:	2178      	movs	r1, #120	; 0x78
 800352e:	203c      	movs	r0, #60	; 0x3c
 8003530:	f000 fe46 	bl	80041c0 <LCD_DrawString>
	gcvt(*num2, 6, fma);
 8003534:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	1c18      	adds	r0, r3, #0
 800353a:	f7ff fb69 	bl	8002c10 <__aeabi_f2d>
 800353e:	193b      	adds	r3, r7, r4
 8003540:	2206      	movs	r2, #6
 8003542:	f006 f86b 	bl	800961c <gcvt>
	LCD_DrawString(60,140,YELLOW, BLUE, "FMAX", 16, 0);
 8003546:	4a10      	ldr	r2, [pc, #64]	; (8003588 <LCD_DrawFmax+0xac>)
 8003548:	2300      	movs	r3, #0
 800354a:	9302      	str	r3, [sp, #8]
 800354c:	2310      	movs	r3, #16
 800354e:	9301      	str	r3, [sp, #4]
 8003550:	4b0f      	ldr	r3, [pc, #60]	; (8003590 <LCD_DrawFmax+0xb4>)
 8003552:	9300      	str	r3, [sp, #0]
 8003554:	231f      	movs	r3, #31
 8003556:	218c      	movs	r1, #140	; 0x8c
 8003558:	203c      	movs	r0, #60	; 0x3c
 800355a:	f000 fe31 	bl	80041c0 <LCD_DrawString>
	LCD_DrawString(60,160,YELLOW, BLUE, fma, 16, 0);
 800355e:	4a0a      	ldr	r2, [pc, #40]	; (8003588 <LCD_DrawFmax+0xac>)
 8003560:	2300      	movs	r3, #0
 8003562:	9302      	str	r3, [sp, #8]
 8003564:	2310      	movs	r3, #16
 8003566:	9301      	str	r3, [sp, #4]
 8003568:	193b      	adds	r3, r7, r4
 800356a:	9300      	str	r3, [sp, #0]
 800356c:	231f      	movs	r3, #31
 800356e:	21a0      	movs	r1, #160	; 0xa0
 8003570:	203c      	movs	r0, #60	; 0x3c
 8003572:	f000 fe25 	bl	80041c0 <LCD_DrawString>

}
 8003576:	46c0      	nop			; (mov r8, r8)
 8003578:	46bd      	mov	sp, r7
 800357a:	b009      	add	sp, #36	; 0x24
 800357c:	bd90      	pop	{r4, r7, pc}
 800357e:	46c0      	nop			; (mov r8, r8)
 8003580:	20000144 	.word	0x20000144
 8003584:	20000000 	.word	0x20000000
 8003588:	0000ffe0 	.word	0x0000ffe0
 800358c:	0800e13c 	.word	0x0800e13c
 8003590:	0800e148 	.word	0x0800e148

08003594 <RearrangeFFT>:
	
	return;
}

void RearrangeFFT(float* data_re, float* data_im, const unsigned int N)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b08a      	sub	sp, #40	; 0x28
 8003598:	af00      	add	r7, sp, #0
 800359a:	60f8      	str	r0, [r7, #12]
 800359c:	60b9      	str	r1, [r7, #8]
 800359e:	607a      	str	r2, [r7, #4]
	unsigned int target = 0;
 80035a0:	2300      	movs	r3, #0
 80035a2:	627b      	str	r3, [r7, #36]	; 0x24
	for (int n = 0; n < N; n++)
 80035a4:	2300      	movs	r3, #0
 80035a6:	623b      	str	r3, [r7, #32]
 80035a8:	e045      	b.n	8003636 <RearrangeFFT+0xa2>
	{
		if (target > n)
 80035aa:	6a3b      	ldr	r3, [r7, #32]
 80035ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d92b      	bls.n	800360a <RearrangeFFT+0x76>
		{
			SWAP(data_re[target], data_re[n]);
 80035b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b4:	009b      	lsls	r3, r3, #2
 80035b6:	68fa      	ldr	r2, [r7, #12]
 80035b8:	18d3      	adds	r3, r2, r3
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	61bb      	str	r3, [r7, #24]
 80035be:	6a3b      	ldr	r3, [r7, #32]
 80035c0:	009b      	lsls	r3, r3, #2
 80035c2:	68fa      	ldr	r2, [r7, #12]
 80035c4:	18d2      	adds	r2, r2, r3
 80035c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	68f9      	ldr	r1, [r7, #12]
 80035cc:	18cb      	adds	r3, r1, r3
 80035ce:	6812      	ldr	r2, [r2, #0]
 80035d0:	601a      	str	r2, [r3, #0]
 80035d2:	6a3b      	ldr	r3, [r7, #32]
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	68fa      	ldr	r2, [r7, #12]
 80035d8:	18d3      	adds	r3, r2, r3
 80035da:	69ba      	ldr	r2, [r7, #24]
 80035dc:	601a      	str	r2, [r3, #0]
			SWAP(data_im[target], data_im[n]);
 80035de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e0:	009b      	lsls	r3, r3, #2
 80035e2:	68ba      	ldr	r2, [r7, #8]
 80035e4:	18d3      	adds	r3, r2, r3
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	617b      	str	r3, [r7, #20]
 80035ea:	6a3b      	ldr	r3, [r7, #32]
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	68ba      	ldr	r2, [r7, #8]
 80035f0:	18d2      	adds	r2, r2, r3
 80035f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f4:	009b      	lsls	r3, r3, #2
 80035f6:	68b9      	ldr	r1, [r7, #8]
 80035f8:	18cb      	adds	r3, r1, r3
 80035fa:	6812      	ldr	r2, [r2, #0]
 80035fc:	601a      	str	r2, [r3, #0]
 80035fe:	6a3b      	ldr	r3, [r7, #32]
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	68ba      	ldr	r2, [r7, #8]
 8003604:	18d3      	adds	r3, r2, r3
 8003606:	697a      	ldr	r2, [r7, #20]
 8003608:	601a      	str	r2, [r3, #0]
		}
		unsigned int mask = N;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	61fb      	str	r3, [r7, #28]
		while (target & (mask >>= 1))
 800360e:	e004      	b.n	800361a <RearrangeFFT+0x86>
			target &= ~mask;
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	43da      	mvns	r2, r3
 8003614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003616:	4013      	ands	r3, r2
 8003618:	627b      	str	r3, [r7, #36]	; 0x24
		while (target & (mask >>= 1))
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	085b      	lsrs	r3, r3, #1
 800361e:	61fb      	str	r3, [r7, #28]
 8003620:	69fb      	ldr	r3, [r7, #28]
 8003622:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003624:	4013      	ands	r3, r2
 8003626:	d1f3      	bne.n	8003610 <RearrangeFFT+0x7c>
		target |= mask;
 8003628:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800362a:	69fb      	ldr	r3, [r7, #28]
 800362c:	4313      	orrs	r3, r2
 800362e:	627b      	str	r3, [r7, #36]	; 0x24
	for (int n = 0; n < N; n++)
 8003630:	6a3b      	ldr	r3, [r7, #32]
 8003632:	3301      	adds	r3, #1
 8003634:	623b      	str	r3, [r7, #32]
 8003636:	6a3b      	ldr	r3, [r7, #32]
 8003638:	687a      	ldr	r2, [r7, #4]
 800363a:	429a      	cmp	r2, r3
 800363c:	d8b5      	bhi.n	80035aa <RearrangeFFT+0x16>
	}
}
 800363e:	46c0      	nop			; (mov r8, r8)
 8003640:	46c0      	nop			; (mov r8, r8)
 8003642:	46bd      	mov	sp, r7
 8003644:	b00a      	add	sp, #40	; 0x28
 8003646:	bd80      	pop	{r7, pc}

08003648 <ComputeFFT>:

void ComputeFFT(float* data_re, float* data_im, const unsigned int N)
{
 8003648:	b5b0      	push	{r4, r5, r7, lr}
 800364a:	b090      	sub	sp, #64	; 0x40
 800364c:	af00      	add	r7, sp, #0
 800364e:	60f8      	str	r0, [r7, #12]
 8003650:	60b9      	str	r1, [r7, #8]
 8003652:	607a      	str	r2, [r7, #4]
	for (int step = 1; step < N; step <<= 1)
 8003654:	2301      	movs	r3, #1
 8003656:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003658:	e0e6      	b.n	8003828 <ComputeFFT+0x1e0>
	{
		const unsigned int jump = step << 1;
 800365a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800365c:	005b      	lsls	r3, r3, #1
 800365e:	62bb      	str	r3, [r7, #40]	; 0x28
		const float step_d = (float) step;
 8003660:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003662:	f7fd fd9d 	bl	80011a0 <__aeabi_i2f>
 8003666:	1c03      	adds	r3, r0, #0
 8003668:	627b      	str	r3, [r7, #36]	; 0x24
		float twiddle_re = 1.0;
 800366a:	23fe      	movs	r3, #254	; 0xfe
 800366c:	059b      	lsls	r3, r3, #22
 800366e:	63bb      	str	r3, [r7, #56]	; 0x38
		float twiddle_im = 0.0;
 8003670:	2300      	movs	r3, #0
 8003672:	637b      	str	r3, [r7, #52]	; 0x34
		for (int group = 0; group < step; group++)
 8003674:	2300      	movs	r3, #0
 8003676:	633b      	str	r3, [r7, #48]	; 0x30
 8003678:	e0ce      	b.n	8003818 <ComputeFFT+0x1d0>
		{
			for (int pair = group; pair < N; pair += jump)
 800367a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800367c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800367e:	e075      	b.n	800376c <ComputeFFT+0x124>
			{
				const unsigned int match = pair + step;
 8003680:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003682:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003684:	18d3      	adds	r3, r2, r3
 8003686:	61fb      	str	r3, [r7, #28]
				const float product_re = twiddle_re * data_re[match] - twiddle_im * data_im[match];
 8003688:	69fb      	ldr	r3, [r7, #28]
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	68fa      	ldr	r2, [r7, #12]
 800368e:	18d3      	adds	r3, r2, r3
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003694:	1c18      	adds	r0, r3, #0
 8003696:	f7fd fa81 	bl	8000b9c <__aeabi_fmul>
 800369a:	1c03      	adds	r3, r0, #0
 800369c:	1c1c      	adds	r4, r3, #0
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	68ba      	ldr	r2, [r7, #8]
 80036a4:	18d3      	adds	r3, r2, r3
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80036aa:	1c18      	adds	r0, r3, #0
 80036ac:	f7fd fa76 	bl	8000b9c <__aeabi_fmul>
 80036b0:	1c03      	adds	r3, r0, #0
 80036b2:	1c19      	adds	r1, r3, #0
 80036b4:	1c20      	adds	r0, r4, #0
 80036b6:	f7fd fb8b 	bl	8000dd0 <__aeabi_fsub>
 80036ba:	1c03      	adds	r3, r0, #0
 80036bc:	61bb      	str	r3, [r7, #24]
				const float product_im = twiddle_im * data_re[match] + twiddle_re * data_im[match];
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	009b      	lsls	r3, r3, #2
 80036c2:	68fa      	ldr	r2, [r7, #12]
 80036c4:	18d3      	adds	r3, r2, r3
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80036ca:	1c18      	adds	r0, r3, #0
 80036cc:	f7fd fa66 	bl	8000b9c <__aeabi_fmul>
 80036d0:	1c03      	adds	r3, r0, #0
 80036d2:	1c1c      	adds	r4, r3, #0
 80036d4:	69fb      	ldr	r3, [r7, #28]
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	68ba      	ldr	r2, [r7, #8]
 80036da:	18d3      	adds	r3, r2, r3
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80036e0:	1c18      	adds	r0, r3, #0
 80036e2:	f7fd fa5b 	bl	8000b9c <__aeabi_fmul>
 80036e6:	1c03      	adds	r3, r0, #0
 80036e8:	1c19      	adds	r1, r3, #0
 80036ea:	1c20      	adds	r0, r4, #0
 80036ec:	f7fc fef0 	bl	80004d0 <__aeabi_fadd>
 80036f0:	1c03      	adds	r3, r0, #0
 80036f2:	617b      	str	r3, [r7, #20]
				data_re[match] = data_re[pair] - product_re;
 80036f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	68fa      	ldr	r2, [r7, #12]
 80036fa:	18d3      	adds	r3, r2, r3
 80036fc:	6818      	ldr	r0, [r3, #0]
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	009b      	lsls	r3, r3, #2
 8003702:	68fa      	ldr	r2, [r7, #12]
 8003704:	18d4      	adds	r4, r2, r3
 8003706:	69b9      	ldr	r1, [r7, #24]
 8003708:	f7fd fb62 	bl	8000dd0 <__aeabi_fsub>
 800370c:	1c03      	adds	r3, r0, #0
 800370e:	6023      	str	r3, [r4, #0]
				data_im[match] = data_im[pair] - product_im;
 8003710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	68ba      	ldr	r2, [r7, #8]
 8003716:	18d3      	adds	r3, r2, r3
 8003718:	6818      	ldr	r0, [r3, #0]
 800371a:	69fb      	ldr	r3, [r7, #28]
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	68ba      	ldr	r2, [r7, #8]
 8003720:	18d4      	adds	r4, r2, r3
 8003722:	6979      	ldr	r1, [r7, #20]
 8003724:	f7fd fb54 	bl	8000dd0 <__aeabi_fsub>
 8003728:	1c03      	adds	r3, r0, #0
 800372a:	6023      	str	r3, [r4, #0]
				data_re[pair] += product_re;
 800372c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800372e:	009b      	lsls	r3, r3, #2
 8003730:	68fa      	ldr	r2, [r7, #12]
 8003732:	18d3      	adds	r3, r2, r3
 8003734:	6818      	ldr	r0, [r3, #0]
 8003736:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	68fa      	ldr	r2, [r7, #12]
 800373c:	18d4      	adds	r4, r2, r3
 800373e:	69b9      	ldr	r1, [r7, #24]
 8003740:	f7fc fec6 	bl	80004d0 <__aeabi_fadd>
 8003744:	1c03      	adds	r3, r0, #0
 8003746:	6023      	str	r3, [r4, #0]
				data_im[pair] += product_im;
 8003748:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	68ba      	ldr	r2, [r7, #8]
 800374e:	18d3      	adds	r3, r2, r3
 8003750:	6818      	ldr	r0, [r3, #0]
 8003752:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	68ba      	ldr	r2, [r7, #8]
 8003758:	18d4      	adds	r4, r2, r3
 800375a:	6979      	ldr	r1, [r7, #20]
 800375c:	f7fc feb8 	bl	80004d0 <__aeabi_fadd>
 8003760:	1c03      	adds	r3, r0, #0
 8003762:	6023      	str	r3, [r4, #0]
			for (int pair = group; pair < N; pair += jump)
 8003764:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003768:	18d3      	adds	r3, r2, r3
 800376a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800376c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800376e:	687a      	ldr	r2, [r7, #4]
 8003770:	429a      	cmp	r2, r3
 8003772:	d885      	bhi.n	8003680 <ComputeFFT+0x38>
			}
			if ((group + 1) == step)
 8003774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003776:	3301      	adds	r3, #1
 8003778:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800377a:	429a      	cmp	r2, r3
 800377c:	d048      	beq.n	8003810 <ComputeFFT+0x1c8>
				continue;
			float angle = -PI * ((float) group + 1) / step_d;
 800377e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003780:	f7fd fd0e 	bl	80011a0 <__aeabi_i2f>
 8003784:	1c03      	adds	r3, r0, #0
 8003786:	21fe      	movs	r1, #254	; 0xfe
 8003788:	0589      	lsls	r1, r1, #22
 800378a:	1c18      	adds	r0, r3, #0
 800378c:	f7fc fea0 	bl	80004d0 <__aeabi_fadd>
 8003790:	1c03      	adds	r3, r0, #0
 8003792:	1c18      	adds	r0, r3, #0
 8003794:	f7ff fa3c 	bl	8002c10 <__aeabi_f2d>
 8003798:	4a28      	ldr	r2, [pc, #160]	; (800383c <ComputeFFT+0x1f4>)
 800379a:	4b29      	ldr	r3, [pc, #164]	; (8003840 <ComputeFFT+0x1f8>)
 800379c:	f7fe fbd4 	bl	8001f48 <__aeabi_dmul>
 80037a0:	0002      	movs	r2, r0
 80037a2:	000b      	movs	r3, r1
 80037a4:	0014      	movs	r4, r2
 80037a6:	001d      	movs	r5, r3
 80037a8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80037aa:	f7ff fa31 	bl	8002c10 <__aeabi_f2d>
 80037ae:	0002      	movs	r2, r0
 80037b0:	000b      	movs	r3, r1
 80037b2:	0020      	movs	r0, r4
 80037b4:	0029      	movs	r1, r5
 80037b6:	f7fe f8df 	bl	8001978 <__aeabi_ddiv>
 80037ba:	0002      	movs	r2, r0
 80037bc:	000b      	movs	r3, r1
 80037be:	0010      	movs	r0, r2
 80037c0:	0019      	movs	r1, r3
 80037c2:	f7ff fa6d 	bl	8002ca0 <__aeabi_d2f>
 80037c6:	1c03      	adds	r3, r0, #0
 80037c8:	623b      	str	r3, [r7, #32]
			twiddle_re = cos(angle);
 80037ca:	6a38      	ldr	r0, [r7, #32]
 80037cc:	f7ff fa20 	bl	8002c10 <__aeabi_f2d>
 80037d0:	0002      	movs	r2, r0
 80037d2:	000b      	movs	r3, r1
 80037d4:	0010      	movs	r0, r2
 80037d6:	0019      	movs	r1, r3
 80037d8:	f008 fd16 	bl	800c208 <cos>
 80037dc:	0002      	movs	r2, r0
 80037de:	000b      	movs	r3, r1
 80037e0:	0010      	movs	r0, r2
 80037e2:	0019      	movs	r1, r3
 80037e4:	f7ff fa5c 	bl	8002ca0 <__aeabi_d2f>
 80037e8:	1c03      	adds	r3, r0, #0
 80037ea:	63bb      	str	r3, [r7, #56]	; 0x38
			twiddle_im = sin(angle);
 80037ec:	6a38      	ldr	r0, [r7, #32]
 80037ee:	f7ff fa0f 	bl	8002c10 <__aeabi_f2d>
 80037f2:	0002      	movs	r2, r0
 80037f4:	000b      	movs	r3, r1
 80037f6:	0010      	movs	r0, r2
 80037f8:	0019      	movs	r1, r3
 80037fa:	f008 fd47 	bl	800c28c <sin>
 80037fe:	0002      	movs	r2, r0
 8003800:	000b      	movs	r3, r1
 8003802:	0010      	movs	r0, r2
 8003804:	0019      	movs	r1, r3
 8003806:	f7ff fa4b 	bl	8002ca0 <__aeabi_d2f>
 800380a:	1c03      	adds	r3, r0, #0
 800380c:	637b      	str	r3, [r7, #52]	; 0x34
 800380e:	e000      	b.n	8003812 <ComputeFFT+0x1ca>
				continue;
 8003810:	46c0      	nop			; (mov r8, r8)
		for (int group = 0; group < step; group++)
 8003812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003814:	3301      	adds	r3, #1
 8003816:	633b      	str	r3, [r7, #48]	; 0x30
 8003818:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800381a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800381c:	429a      	cmp	r2, r3
 800381e:	da00      	bge.n	8003822 <ComputeFFT+0x1da>
 8003820:	e72b      	b.n	800367a <ComputeFFT+0x32>
	for (int step = 1; step < N; step <<= 1)
 8003822:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003824:	005b      	lsls	r3, r3, #1
 8003826:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003828:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	429a      	cmp	r2, r3
 800382e:	d900      	bls.n	8003832 <ComputeFFT+0x1ea>
 8003830:	e713      	b.n	800365a <ComputeFFT+0x12>
		}
	}
}
 8003832:	46c0      	nop			; (mov r8, r8)
 8003834:	46c0      	nop			; (mov r8, r8)
 8003836:	46bd      	mov	sp, r7
 8003838:	b010      	add	sp, #64	; 0x40
 800383a:	bdb0      	pop	{r4, r5, r7, pc}
 800383c:	53c8d4f1 	.word	0x53c8d4f1
 8003840:	c00921fb 	.word	0xc00921fb

08003844 <Mag>:

void Mag(float x1, float x2, float * result)
{
 8003844:	b5b0      	push	{r4, r5, r7, lr}
 8003846:	b084      	sub	sp, #16
 8003848:	af00      	add	r7, sp, #0
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	60b9      	str	r1, [r7, #8]
 800384e:	607a      	str	r2, [r7, #4]
	*result  = sqrt(pow(x1, 2) + pow(x2, 2));
 8003850:	68f8      	ldr	r0, [r7, #12]
 8003852:	f7ff f9dd 	bl	8002c10 <__aeabi_f2d>
 8003856:	2200      	movs	r2, #0
 8003858:	2380      	movs	r3, #128	; 0x80
 800385a:	05db      	lsls	r3, r3, #23
 800385c:	f008 fd5c 	bl	800c318 <pow>
 8003860:	0004      	movs	r4, r0
 8003862:	000d      	movs	r5, r1
 8003864:	68b8      	ldr	r0, [r7, #8]
 8003866:	f7ff f9d3 	bl	8002c10 <__aeabi_f2d>
 800386a:	2200      	movs	r2, #0
 800386c:	2380      	movs	r3, #128	; 0x80
 800386e:	05db      	lsls	r3, r3, #23
 8003870:	f008 fd52 	bl	800c318 <pow>
 8003874:	0002      	movs	r2, r0
 8003876:	000b      	movs	r3, r1
 8003878:	0020      	movs	r0, r4
 800387a:	0029      	movs	r1, r5
 800387c:	f7fd fd12 	bl	80012a4 <__aeabi_dadd>
 8003880:	0002      	movs	r2, r0
 8003882:	000b      	movs	r3, r1
 8003884:	0010      	movs	r0, r2
 8003886:	0019      	movs	r1, r3
 8003888:	f008 fdfe 	bl	800c488 <sqrt>
 800388c:	0002      	movs	r2, r0
 800388e:	000b      	movs	r3, r1
 8003890:	0010      	movs	r0, r2
 8003892:	0019      	movs	r1, r3
 8003894:	f7ff fa04 	bl	8002ca0 <__aeabi_d2f>
 8003898:	1c02      	adds	r2, r0, #0
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	601a      	str	r2, [r3, #0]
}
 800389e:	46c0      	nop			; (mov r8, r8)
 80038a0:	46bd      	mov	sp, r7
 80038a2:	b004      	add	sp, #16
 80038a4:	bdb0      	pop	{r4, r5, r7, pc}

080038a6 <ArgMax>:

float ArgMax(float* data_re, float* data_im, const unsigned int N, const float samp_freq, bool center)
{
 80038a6:	b5b0      	push	{r4, r5, r7, lr}
 80038a8:	b08a      	sub	sp, #40	; 0x28
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	60f8      	str	r0, [r7, #12]
 80038ae:	60b9      	str	r1, [r7, #8]
 80038b0:	607a      	str	r2, [r7, #4]
 80038b2:	603b      	str	r3, [r7, #0]
	float df = samp_freq / N;
 80038b4:	6878      	ldr	r0, [r7, #4]
 80038b6:	f7fd fcb9 	bl	800122c <__aeabi_ui2f>
 80038ba:	1c03      	adds	r3, r0, #0
 80038bc:	1c19      	adds	r1, r3, #0
 80038be:	6838      	ldr	r0, [r7, #0]
 80038c0:	f7fc ffa2 	bl	8000808 <__aeabi_fdiv>
 80038c4:	1c03      	adds	r3, r0, #0
 80038c6:	617b      	str	r3, [r7, #20]
	float vmax = 0.0;
 80038c8:	2300      	movs	r3, #0
 80038ca:	627b      	str	r3, [r7, #36]	; 0x24
	float fmax = 0.0;
 80038cc:	2300      	movs	r3, #0
 80038ce:	623b      	str	r3, [r7, #32]
	for (int n = 0; n < N; n++)
 80038d0:	2300      	movs	r3, #0
 80038d2:	61fb      	str	r3, [r7, #28]
 80038d4:	e063      	b.n	800399e <ArgMax+0xf8>
	{
		const float val = 0;
 80038d6:	2300      	movs	r3, #0
 80038d8:	613b      	str	r3, [r7, #16]
		Mag(data_re[n], data_im[n], &val);
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	009b      	lsls	r3, r3, #2
 80038de:	68fa      	ldr	r2, [r7, #12]
 80038e0:	18d3      	adds	r3, r2, r3
 80038e2:	6818      	ldr	r0, [r3, #0]
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	68ba      	ldr	r2, [r7, #8]
 80038ea:	18d3      	adds	r3, r2, r3
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	2210      	movs	r2, #16
 80038f0:	18ba      	adds	r2, r7, r2
 80038f2:	1c19      	adds	r1, r3, #0
 80038f4:	f7ff ffa6 	bl	8003844 <Mag>
		if (val > vmax)
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	1c19      	adds	r1, r3, #0
 80038fc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80038fe:	f7fc fd89 	bl	8000414 <__aeabi_fcmplt>
 8003902:	1e03      	subs	r3, r0, #0
 8003904:	d048      	beq.n	8003998 <ArgMax+0xf2>
		{
			vmax = val;
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	627b      	str	r3, [r7, #36]	; 0x24
			float f = 0.0;
 800390a:	2300      	movs	r3, #0
 800390c:	61bb      	str	r3, [r7, #24]
			if (center)
 800390e:	2338      	movs	r3, #56	; 0x38
 8003910:	18fb      	adds	r3, r7, r3
 8003912:	781b      	ldrb	r3, [r3, #0]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d033      	beq.n	8003980 <ArgMax+0xda>
				f = (-samp_freq / 2 + n * df) + (df / 2) * (N % 2);
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	2280      	movs	r2, #128	; 0x80
 800391c:	0612      	lsls	r2, r2, #24
 800391e:	4053      	eors	r3, r2
 8003920:	2180      	movs	r1, #128	; 0x80
 8003922:	05c9      	lsls	r1, r1, #23
 8003924:	1c18      	adds	r0, r3, #0
 8003926:	f7fc ff6f 	bl	8000808 <__aeabi_fdiv>
 800392a:	1c03      	adds	r3, r0, #0
 800392c:	1c1c      	adds	r4, r3, #0
 800392e:	69f8      	ldr	r0, [r7, #28]
 8003930:	f7fd fc36 	bl	80011a0 <__aeabi_i2f>
 8003934:	1c03      	adds	r3, r0, #0
 8003936:	6979      	ldr	r1, [r7, #20]
 8003938:	1c18      	adds	r0, r3, #0
 800393a:	f7fd f92f 	bl	8000b9c <__aeabi_fmul>
 800393e:	1c03      	adds	r3, r0, #0
 8003940:	1c19      	adds	r1, r3, #0
 8003942:	1c20      	adds	r0, r4, #0
 8003944:	f7fc fdc4 	bl	80004d0 <__aeabi_fadd>
 8003948:	1c03      	adds	r3, r0, #0
 800394a:	1c1c      	adds	r4, r3, #0
 800394c:	2180      	movs	r1, #128	; 0x80
 800394e:	05c9      	lsls	r1, r1, #23
 8003950:	6978      	ldr	r0, [r7, #20]
 8003952:	f7fc ff59 	bl	8000808 <__aeabi_fdiv>
 8003956:	1c03      	adds	r3, r0, #0
 8003958:	1c1d      	adds	r5, r3, #0
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2201      	movs	r2, #1
 800395e:	4013      	ands	r3, r2
 8003960:	0018      	movs	r0, r3
 8003962:	f7fd fc63 	bl	800122c <__aeabi_ui2f>
 8003966:	1c03      	adds	r3, r0, #0
 8003968:	1c19      	adds	r1, r3, #0
 800396a:	1c28      	adds	r0, r5, #0
 800396c:	f7fd f916 	bl	8000b9c <__aeabi_fmul>
 8003970:	1c03      	adds	r3, r0, #0
 8003972:	1c19      	adds	r1, r3, #0
 8003974:	1c20      	adds	r0, r4, #0
 8003976:	f7fc fdab 	bl	80004d0 <__aeabi_fadd>
 800397a:	1c03      	adds	r3, r0, #0
 800397c:	61bb      	str	r3, [r7, #24]
 800397e:	e009      	b.n	8003994 <ArgMax+0xee>
			else
				f = n * df;
 8003980:	69f8      	ldr	r0, [r7, #28]
 8003982:	f7fd fc0d 	bl	80011a0 <__aeabi_i2f>
 8003986:	1c03      	adds	r3, r0, #0
 8003988:	1c19      	adds	r1, r3, #0
 800398a:	6978      	ldr	r0, [r7, #20]
 800398c:	f7fd f906 	bl	8000b9c <__aeabi_fmul>
 8003990:	1c03      	adds	r3, r0, #0
 8003992:	61bb      	str	r3, [r7, #24]
			fmax = f;
 8003994:	69bb      	ldr	r3, [r7, #24]
 8003996:	623b      	str	r3, [r7, #32]
	for (int n = 0; n < N; n++)
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	3301      	adds	r3, #1
 800399c:	61fb      	str	r3, [r7, #28]
 800399e:	69fb      	ldr	r3, [r7, #28]
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d897      	bhi.n	80038d6 <ArgMax+0x30>
		}
	}
	return fmax;
 80039a6:	6a3b      	ldr	r3, [r7, #32]
}
 80039a8:	1c18      	adds	r0, r3, #0
 80039aa:	46bd      	mov	sp, r7
 80039ac:	b00a      	add	sp, #40	; 0x28
 80039ae:	bdb0      	pop	{r4, r5, r7, pc}

080039b0 <nano_wait>:
#define LCD_RESET_CLR GPIO_TYPE->BRR=1<<LCD_RESET

//============================================================================
// Wait for n nanoseconds. (Maximum: 4.294 seconds)
//============================================================================
void nano_wait(unsigned int n) {
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b082      	sub	sp, #8
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
    asm(    "        mov r0,%0\n"
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	1c18      	adds	r0, r3, #0

080039bc <repeat>:
 80039bc:	3853      	subs	r0, #83	; 0x53
 80039be:	dcfd      	bgt.n	80039bc <repeat>
            "repeat: sub r0,#83\n"
            "        bgt repeat\n" : : "r"(n) : "r0", "cc");
}
 80039c0:	46c0      	nop			; (mov r8, r8)
 80039c2:	46bd      	mov	sp, r7
 80039c4:	b002      	add	sp, #8
 80039c6:	bd80      	pop	{r7, pc}

080039c8 <LCD_Reset>:

void LCD_Reset(void)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	af00      	add	r7, sp, #0
    // Assert reset
    GPIOA->BRR = 1<<LCD_RESET;
 80039cc:	2390      	movs	r3, #144	; 0x90
 80039ce:	05db      	lsls	r3, r3, #23
 80039d0:	2204      	movs	r2, #4
 80039d2:	629a      	str	r2, [r3, #40]	; 0x28
    nano_wait(100000000);
 80039d4:	4b07      	ldr	r3, [pc, #28]	; (80039f4 <LCD_Reset+0x2c>)
 80039d6:	0018      	movs	r0, r3
 80039d8:	f7ff ffea 	bl	80039b0 <nano_wait>
    GPIOA->BSRR = 1<<LCD_RESET;
 80039dc:	2390      	movs	r3, #144	; 0x90
 80039de:	05db      	lsls	r3, r3, #23
 80039e0:	2204      	movs	r2, #4
 80039e2:	619a      	str	r2, [r3, #24]
    nano_wait(50000000);
 80039e4:	4b04      	ldr	r3, [pc, #16]	; (80039f8 <LCD_Reset+0x30>)
 80039e6:	0018      	movs	r0, r3
 80039e8:	f7ff ffe2 	bl	80039b0 <nano_wait>
}
 80039ec:	46c0      	nop			; (mov r8, r8)
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	46c0      	nop			; (mov r8, r8)
 80039f4:	05f5e100 	.word	0x05f5e100
 80039f8:	02faf080 	.word	0x02faf080

080039fc <LCD_WR_REG>:

#else /* not SLOW_SPI */

// Write to an LCD "register"
void LCD_WR_REG(uint8_t data)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b082      	sub	sp, #8
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	0002      	movs	r2, r0
 8003a04:	1dfb      	adds	r3, r7, #7
 8003a06:	701a      	strb	r2, [r3, #0]
    while((SPI->SR & SPI_SR_BSY) != 0)
 8003a08:	46c0      	nop			; (mov r8, r8)
 8003a0a:	4b08      	ldr	r3, [pc, #32]	; (8003a2c <LCD_WR_REG+0x30>)
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	2280      	movs	r2, #128	; 0x80
 8003a10:	4013      	ands	r3, r2
 8003a12:	d1fa      	bne.n	8003a0a <LCD_WR_REG+0xe>
        ;
    // Don't clear RS until the previous operation is done.
    LCD_RS_CLR;
 8003a14:	2390      	movs	r3, #144	; 0x90
 8003a16:	05db      	lsls	r3, r3, #23
 8003a18:	2208      	movs	r2, #8
 8003a1a:	629a      	str	r2, [r3, #40]	; 0x28
    *((uint8_t*)&SPI->DR) = data;
 8003a1c:	4a04      	ldr	r2, [pc, #16]	; (8003a30 <LCD_WR_REG+0x34>)
 8003a1e:	1dfb      	adds	r3, r7, #7
 8003a20:	781b      	ldrb	r3, [r3, #0]
 8003a22:	7013      	strb	r3, [r2, #0]
}
 8003a24:	46c0      	nop			; (mov r8, r8)
 8003a26:	46bd      	mov	sp, r7
 8003a28:	b002      	add	sp, #8
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	40013000 	.word	0x40013000
 8003a30:	4001300c 	.word	0x4001300c

08003a34 <LCD_WR_DATA>:

// Write 8-bit data to the LCD
void LCD_WR_DATA(uint8_t data)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	0002      	movs	r2, r0
 8003a3c:	1dfb      	adds	r3, r7, #7
 8003a3e:	701a      	strb	r2, [r3, #0]
    while((SPI->SR & SPI_SR_BSY) != 0)
 8003a40:	46c0      	nop			; (mov r8, r8)
 8003a42:	4b08      	ldr	r3, [pc, #32]	; (8003a64 <LCD_WR_DATA+0x30>)
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	2280      	movs	r2, #128	; 0x80
 8003a48:	4013      	ands	r3, r2
 8003a4a:	d1fa      	bne.n	8003a42 <LCD_WR_DATA+0xe>
        ;
    // Don't set RS until the previous operation is done.
    LCD_RS_SET;
 8003a4c:	2390      	movs	r3, #144	; 0x90
 8003a4e:	05db      	lsls	r3, r3, #23
 8003a50:	2208      	movs	r2, #8
 8003a52:	619a      	str	r2, [r3, #24]
    *((uint8_t*)&SPI->DR) = data;
 8003a54:	4a04      	ldr	r2, [pc, #16]	; (8003a68 <LCD_WR_DATA+0x34>)
 8003a56:	1dfb      	adds	r3, r7, #7
 8003a58:	781b      	ldrb	r3, [r3, #0]
 8003a5a:	7013      	strb	r3, [r2, #0]
}
 8003a5c:	46c0      	nop			; (mov r8, r8)
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	b002      	add	sp, #8
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	40013000 	.word	0x40013000
 8003a68:	4001300c 	.word	0x4001300c

08003a6c <LCD_WriteData16_Prepare>:

// Prepare to write 16-bit data to the LCD
void LCD_WriteData16_Prepare()
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	af00      	add	r7, sp, #0
    LCD_RS_SET;
 8003a70:	2390      	movs	r3, #144	; 0x90
 8003a72:	05db      	lsls	r3, r3, #23
 8003a74:	2208      	movs	r2, #8
 8003a76:	619a      	str	r2, [r3, #24]
    SPI->CR2 |= SPI_CR2_DS;
 8003a78:	4b04      	ldr	r3, [pc, #16]	; (8003a8c <LCD_WriteData16_Prepare+0x20>)
 8003a7a:	685a      	ldr	r2, [r3, #4]
 8003a7c:	4b03      	ldr	r3, [pc, #12]	; (8003a8c <LCD_WriteData16_Prepare+0x20>)
 8003a7e:	21f0      	movs	r1, #240	; 0xf0
 8003a80:	0109      	lsls	r1, r1, #4
 8003a82:	430a      	orrs	r2, r1
 8003a84:	605a      	str	r2, [r3, #4]
}
 8003a86:	46c0      	nop			; (mov r8, r8)
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}
 8003a8c:	40013000 	.word	0x40013000

08003a90 <LCD_WriteData16>:

// Write 16-bit data
void LCD_WriteData16(u16 data)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b082      	sub	sp, #8
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	0002      	movs	r2, r0
 8003a98:	1dbb      	adds	r3, r7, #6
 8003a9a:	801a      	strh	r2, [r3, #0]
    while((SPI->SR & SPI_SR_TXE) == 0)
 8003a9c:	46c0      	nop			; (mov r8, r8)
 8003a9e:	4b06      	ldr	r3, [pc, #24]	; (8003ab8 <LCD_WriteData16+0x28>)
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	2202      	movs	r2, #2
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	d0fa      	beq.n	8003a9e <LCD_WriteData16+0xe>
        ;
    SPI->DR = data;
 8003aa8:	4b03      	ldr	r3, [pc, #12]	; (8003ab8 <LCD_WriteData16+0x28>)
 8003aaa:	1dba      	adds	r2, r7, #6
 8003aac:	8812      	ldrh	r2, [r2, #0]
 8003aae:	60da      	str	r2, [r3, #12]
}
 8003ab0:	46c0      	nop			; (mov r8, r8)
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	b002      	add	sp, #8
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	40013000 	.word	0x40013000

08003abc <LCD_WriteData16_End>:

// Finish writing 16-bit data
void LCD_WriteData16_End()
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	af00      	add	r7, sp, #0
    SPI->CR2 &= ~SPI_CR2_DS; // bad value forces it back to 8-bit mode
 8003ac0:	4b04      	ldr	r3, [pc, #16]	; (8003ad4 <LCD_WriteData16_End+0x18>)
 8003ac2:	685a      	ldr	r2, [r3, #4]
 8003ac4:	4b03      	ldr	r3, [pc, #12]	; (8003ad4 <LCD_WriteData16_End+0x18>)
 8003ac6:	4904      	ldr	r1, [pc, #16]	; (8003ad8 <LCD_WriteData16_End+0x1c>)
 8003ac8:	400a      	ands	r2, r1
 8003aca:	605a      	str	r2, [r3, #4]
}
 8003acc:	46c0      	nop			; (mov r8, r8)
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	46c0      	nop			; (mov r8, r8)
 8003ad4:	40013000 	.word	0x40013000
 8003ad8:	fffff0ff 	.word	0xfffff0ff

08003adc <LCD_WriteReg>:
#endif /* not SLOW_SPI */

// Select an LCD "register" and write 8-bit data to it.
void LCD_WriteReg(uint8_t LCD_Reg, uint16_t LCD_RegValue)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b082      	sub	sp, #8
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	0002      	movs	r2, r0
 8003ae4:	1dfb      	adds	r3, r7, #7
 8003ae6:	701a      	strb	r2, [r3, #0]
 8003ae8:	1d3b      	adds	r3, r7, #4
 8003aea:	1c0a      	adds	r2, r1, #0
 8003aec:	801a      	strh	r2, [r3, #0]
    LCD_WR_REG(LCD_Reg);
 8003aee:	1dfb      	adds	r3, r7, #7
 8003af0:	781b      	ldrb	r3, [r3, #0]
 8003af2:	0018      	movs	r0, r3
 8003af4:	f7ff ff82 	bl	80039fc <LCD_WR_REG>
    LCD_WR_DATA(LCD_RegValue);
 8003af8:	1d3b      	adds	r3, r7, #4
 8003afa:	881b      	ldrh	r3, [r3, #0]
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	0018      	movs	r0, r3
 8003b00:	f7ff ff98 	bl	8003a34 <LCD_WR_DATA>
}
 8003b04:	46c0      	nop			; (mov r8, r8)
 8003b06:	46bd      	mov	sp, r7
 8003b08:	b002      	add	sp, #8
 8003b0a:	bd80      	pop	{r7, pc}

08003b0c <LCD_WriteRAM_Prepare>:

// Issue the "write RAM" command configured for the display.
void LCD_WriteRAM_Prepare(void)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	af00      	add	r7, sp, #0
    LCD_WR_REG(lcddev.wramcmd);
 8003b10:	4b04      	ldr	r3, [pc, #16]	; (8003b24 <LCD_WriteRAM_Prepare+0x18>)
 8003b12:	891b      	ldrh	r3, [r3, #8]
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	0018      	movs	r0, r3
 8003b18:	f7ff ff70 	bl	80039fc <LCD_WR_REG>
}
 8003b1c:	46c0      	nop			; (mov r8, r8)
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	46c0      	nop			; (mov r8, r8)
 8003b24:	20001168 	.word	0x20001168

08003b28 <LCD_direction>:

// Configure the lcddev fields for the display orientation.
void LCD_direction(u8 direction)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	0002      	movs	r2, r0
 8003b30:	1dfb      	adds	r3, r7, #7
 8003b32:	701a      	strb	r2, [r3, #0]
    lcddev.setxcmd=0x2A;
 8003b34:	4b25      	ldr	r3, [pc, #148]	; (8003bcc <LCD_direction+0xa4>)
 8003b36:	222a      	movs	r2, #42	; 0x2a
 8003b38:	815a      	strh	r2, [r3, #10]
    lcddev.setycmd=0x2B;
 8003b3a:	4b24      	ldr	r3, [pc, #144]	; (8003bcc <LCD_direction+0xa4>)
 8003b3c:	222b      	movs	r2, #43	; 0x2b
 8003b3e:	819a      	strh	r2, [r3, #12]
    lcddev.wramcmd=0x2C;
 8003b40:	4b22      	ldr	r3, [pc, #136]	; (8003bcc <LCD_direction+0xa4>)
 8003b42:	222c      	movs	r2, #44	; 0x2c
 8003b44:	811a      	strh	r2, [r3, #8]
    switch(direction){
 8003b46:	1dfb      	adds	r3, r7, #7
 8003b48:	781b      	ldrb	r3, [r3, #0]
 8003b4a:	2b03      	cmp	r3, #3
 8003b4c:	d02c      	beq.n	8003ba8 <LCD_direction+0x80>
 8003b4e:	dc37      	bgt.n	8003bc0 <LCD_direction+0x98>
 8003b50:	2b02      	cmp	r3, #2
 8003b52:	d01d      	beq.n	8003b90 <LCD_direction+0x68>
 8003b54:	dc34      	bgt.n	8003bc0 <LCD_direction+0x98>
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d002      	beq.n	8003b60 <LCD_direction+0x38>
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	d00c      	beq.n	8003b78 <LCD_direction+0x50>
    case 3:
        lcddev.width=LCD_H;
        lcddev.height=LCD_W;
        LCD_WriteReg(0x36,(1<<3)|(1<<7)|(1<<5));//BGR==1,MY==1,MX==0,MV==1
        break;
    default:break;
 8003b5e:	e02f      	b.n	8003bc0 <LCD_direction+0x98>
        lcddev.width=LCD_W;
 8003b60:	4b1a      	ldr	r3, [pc, #104]	; (8003bcc <LCD_direction+0xa4>)
 8003b62:	22f0      	movs	r2, #240	; 0xf0
 8003b64:	801a      	strh	r2, [r3, #0]
        lcddev.height=LCD_H;
 8003b66:	4b19      	ldr	r3, [pc, #100]	; (8003bcc <LCD_direction+0xa4>)
 8003b68:	22a0      	movs	r2, #160	; 0xa0
 8003b6a:	0052      	lsls	r2, r2, #1
 8003b6c:	805a      	strh	r2, [r3, #2]
        LCD_WriteReg(0x36,(1<<3)|(0<<6)|(0<<7));//BGR==1,MY==0,MX==0,MV==0
 8003b6e:	2108      	movs	r1, #8
 8003b70:	2036      	movs	r0, #54	; 0x36
 8003b72:	f7ff ffb3 	bl	8003adc <LCD_WriteReg>
        break;
 8003b76:	e024      	b.n	8003bc2 <LCD_direction+0x9a>
        lcddev.width=LCD_H;
 8003b78:	4b14      	ldr	r3, [pc, #80]	; (8003bcc <LCD_direction+0xa4>)
 8003b7a:	22a0      	movs	r2, #160	; 0xa0
 8003b7c:	0052      	lsls	r2, r2, #1
 8003b7e:	801a      	strh	r2, [r3, #0]
        lcddev.height=LCD_W;
 8003b80:	4b12      	ldr	r3, [pc, #72]	; (8003bcc <LCD_direction+0xa4>)
 8003b82:	22f0      	movs	r2, #240	; 0xf0
 8003b84:	805a      	strh	r2, [r3, #2]
        LCD_WriteReg(0x36,(1<<3)|(0<<7)|(1<<6)|(1<<5));//BGR==1,MY==1,MX==0,MV==1
 8003b86:	2168      	movs	r1, #104	; 0x68
 8003b88:	2036      	movs	r0, #54	; 0x36
 8003b8a:	f7ff ffa7 	bl	8003adc <LCD_WriteReg>
        break;
 8003b8e:	e018      	b.n	8003bc2 <LCD_direction+0x9a>
        lcddev.width=LCD_W;
 8003b90:	4b0e      	ldr	r3, [pc, #56]	; (8003bcc <LCD_direction+0xa4>)
 8003b92:	22f0      	movs	r2, #240	; 0xf0
 8003b94:	801a      	strh	r2, [r3, #0]
        lcddev.height=LCD_H;
 8003b96:	4b0d      	ldr	r3, [pc, #52]	; (8003bcc <LCD_direction+0xa4>)
 8003b98:	22a0      	movs	r2, #160	; 0xa0
 8003b9a:	0052      	lsls	r2, r2, #1
 8003b9c:	805a      	strh	r2, [r3, #2]
        LCD_WriteReg(0x36,(1<<3)|(1<<6)|(1<<7));//BGR==1,MY==0,MX==0,MV==0
 8003b9e:	21c8      	movs	r1, #200	; 0xc8
 8003ba0:	2036      	movs	r0, #54	; 0x36
 8003ba2:	f7ff ff9b 	bl	8003adc <LCD_WriteReg>
        break;
 8003ba6:	e00c      	b.n	8003bc2 <LCD_direction+0x9a>
        lcddev.width=LCD_H;
 8003ba8:	4b08      	ldr	r3, [pc, #32]	; (8003bcc <LCD_direction+0xa4>)
 8003baa:	22a0      	movs	r2, #160	; 0xa0
 8003bac:	0052      	lsls	r2, r2, #1
 8003bae:	801a      	strh	r2, [r3, #0]
        lcddev.height=LCD_W;
 8003bb0:	4b06      	ldr	r3, [pc, #24]	; (8003bcc <LCD_direction+0xa4>)
 8003bb2:	22f0      	movs	r2, #240	; 0xf0
 8003bb4:	805a      	strh	r2, [r3, #2]
        LCD_WriteReg(0x36,(1<<3)|(1<<7)|(1<<5));//BGR==1,MY==1,MX==0,MV==1
 8003bb6:	21a8      	movs	r1, #168	; 0xa8
 8003bb8:	2036      	movs	r0, #54	; 0x36
 8003bba:	f7ff ff8f 	bl	8003adc <LCD_WriteReg>
        break;
 8003bbe:	e000      	b.n	8003bc2 <LCD_direction+0x9a>
    default:break;
 8003bc0:	46c0      	nop			; (mov r8, r8)
    }
}
 8003bc2:	46c0      	nop			; (mov r8, r8)
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	b002      	add	sp, #8
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	46c0      	nop			; (mov r8, r8)
 8003bcc:	20001168 	.word	0x20001168

08003bd0 <LCD_Init>:

// Do the initialization sequence for the display.
void LCD_Init()
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	af00      	add	r7, sp, #0
    LCD_Reset();
 8003bd4:	f7ff fef8 	bl	80039c8 <LCD_Reset>
    // Initialization sequence for 2.2inch ILI9341
    LCD_WR_REG(0xCF);
 8003bd8:	20cf      	movs	r0, #207	; 0xcf
 8003bda:	f7ff ff0f 	bl	80039fc <LCD_WR_REG>
    LCD_WR_DATA(0x00);
 8003bde:	2000      	movs	r0, #0
 8003be0:	f7ff ff28 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0xD9); // C1
 8003be4:	20d9      	movs	r0, #217	; 0xd9
 8003be6:	f7ff ff25 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0X30);
 8003bea:	2030      	movs	r0, #48	; 0x30
 8003bec:	f7ff ff22 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_REG(0xED);
 8003bf0:	20ed      	movs	r0, #237	; 0xed
 8003bf2:	f7ff ff03 	bl	80039fc <LCD_WR_REG>
    LCD_WR_DATA(0x64);
 8003bf6:	2064      	movs	r0, #100	; 0x64
 8003bf8:	f7ff ff1c 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x03);
 8003bfc:	2003      	movs	r0, #3
 8003bfe:	f7ff ff19 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0X12);
 8003c02:	2012      	movs	r0, #18
 8003c04:	f7ff ff16 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0X81);
 8003c08:	2081      	movs	r0, #129	; 0x81
 8003c0a:	f7ff ff13 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_REG(0xE8);
 8003c0e:	20e8      	movs	r0, #232	; 0xe8
 8003c10:	f7ff fef4 	bl	80039fc <LCD_WR_REG>
    LCD_WR_DATA(0x85);
 8003c14:	2085      	movs	r0, #133	; 0x85
 8003c16:	f7ff ff0d 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x10);
 8003c1a:	2010      	movs	r0, #16
 8003c1c:	f7ff ff0a 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x7A);
 8003c20:	207a      	movs	r0, #122	; 0x7a
 8003c22:	f7ff ff07 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_REG(0xCB);
 8003c26:	20cb      	movs	r0, #203	; 0xcb
 8003c28:	f7ff fee8 	bl	80039fc <LCD_WR_REG>
    LCD_WR_DATA(0x39);
 8003c2c:	2039      	movs	r0, #57	; 0x39
 8003c2e:	f7ff ff01 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x2C);
 8003c32:	202c      	movs	r0, #44	; 0x2c
 8003c34:	f7ff fefe 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x00);
 8003c38:	2000      	movs	r0, #0
 8003c3a:	f7ff fefb 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x34);
 8003c3e:	2034      	movs	r0, #52	; 0x34
 8003c40:	f7ff fef8 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x02);
 8003c44:	2002      	movs	r0, #2
 8003c46:	f7ff fef5 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_REG(0xF7);
 8003c4a:	20f7      	movs	r0, #247	; 0xf7
 8003c4c:	f7ff fed6 	bl	80039fc <LCD_WR_REG>
    LCD_WR_DATA(0x20);
 8003c50:	2020      	movs	r0, #32
 8003c52:	f7ff feef 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_REG(0xEA);
 8003c56:	20ea      	movs	r0, #234	; 0xea
 8003c58:	f7ff fed0 	bl	80039fc <LCD_WR_REG>
    LCD_WR_DATA(0x00);
 8003c5c:	2000      	movs	r0, #0
 8003c5e:	f7ff fee9 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x00);
 8003c62:	2000      	movs	r0, #0
 8003c64:	f7ff fee6 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_REG(0xC0);    // Power control
 8003c68:	20c0      	movs	r0, #192	; 0xc0
 8003c6a:	f7ff fec7 	bl	80039fc <LCD_WR_REG>
    LCD_WR_DATA(0x21);   // VRH[5:0]  //1B
 8003c6e:	2021      	movs	r0, #33	; 0x21
 8003c70:	f7ff fee0 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_REG(0xC1);    // Power control
 8003c74:	20c1      	movs	r0, #193	; 0xc1
 8003c76:	f7ff fec1 	bl	80039fc <LCD_WR_REG>
    LCD_WR_DATA(0x12);   // SAP[2:0];BT[3:0] //01
 8003c7a:	2012      	movs	r0, #18
 8003c7c:	f7ff feda 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_REG(0xC5);    // VCM control
 8003c80:	20c5      	movs	r0, #197	; 0xc5
 8003c82:	f7ff febb 	bl	80039fc <LCD_WR_REG>
    LCD_WR_DATA(0x39);   // 3F
 8003c86:	2039      	movs	r0, #57	; 0x39
 8003c88:	f7ff fed4 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x37);   // 3C
 8003c8c:	2037      	movs	r0, #55	; 0x37
 8003c8e:	f7ff fed1 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_REG(0xC7);    // VCM control2
 8003c92:	20c7      	movs	r0, #199	; 0xc7
 8003c94:	f7ff feb2 	bl	80039fc <LCD_WR_REG>
    LCD_WR_DATA(0XAB);   // B0
 8003c98:	20ab      	movs	r0, #171	; 0xab
 8003c9a:	f7ff fecb 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_REG(0x36);    // Memory Access Control
 8003c9e:	2036      	movs	r0, #54	; 0x36
 8003ca0:	f7ff feac 	bl	80039fc <LCD_WR_REG>
    LCD_WR_DATA(0x48);
 8003ca4:	2048      	movs	r0, #72	; 0x48
 8003ca6:	f7ff fec5 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_REG(0x3A);
 8003caa:	203a      	movs	r0, #58	; 0x3a
 8003cac:	f7ff fea6 	bl	80039fc <LCD_WR_REG>
    LCD_WR_DATA(0x55);
 8003cb0:	2055      	movs	r0, #85	; 0x55
 8003cb2:	f7ff febf 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_REG(0xB1);
 8003cb6:	20b1      	movs	r0, #177	; 0xb1
 8003cb8:	f7ff fea0 	bl	80039fc <LCD_WR_REG>
    LCD_WR_DATA(0x00);
 8003cbc:	2000      	movs	r0, #0
 8003cbe:	f7ff feb9 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x1B);   // 1A
 8003cc2:	201b      	movs	r0, #27
 8003cc4:	f7ff feb6 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_REG(0xB6);    // Display Function Control
 8003cc8:	20b6      	movs	r0, #182	; 0xb6
 8003cca:	f7ff fe97 	bl	80039fc <LCD_WR_REG>
    LCD_WR_DATA(0x0A);
 8003cce:	200a      	movs	r0, #10
 8003cd0:	f7ff feb0 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0xA2);
 8003cd4:	20a2      	movs	r0, #162	; 0xa2
 8003cd6:	f7ff fead 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8003cda:	20f2      	movs	r0, #242	; 0xf2
 8003cdc:	f7ff fe8e 	bl	80039fc <LCD_WR_REG>
    LCD_WR_DATA(0x00);
 8003ce0:	2000      	movs	r0, #0
 8003ce2:	f7ff fea7 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_REG(0x26);    // Gamma curve selected
 8003ce6:	2026      	movs	r0, #38	; 0x26
 8003ce8:	f7ff fe88 	bl	80039fc <LCD_WR_REG>
    LCD_WR_DATA(0x01);
 8003cec:	2001      	movs	r0, #1
 8003cee:	f7ff fea1 	bl	8003a34 <LCD_WR_DATA>

    LCD_WR_REG(0xE0);     // Set Gamma
 8003cf2:	20e0      	movs	r0, #224	; 0xe0
 8003cf4:	f7ff fe82 	bl	80039fc <LCD_WR_REG>
    LCD_WR_DATA(0x0F);
 8003cf8:	200f      	movs	r0, #15
 8003cfa:	f7ff fe9b 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x23);
 8003cfe:	2023      	movs	r0, #35	; 0x23
 8003d00:	f7ff fe98 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x1F);
 8003d04:	201f      	movs	r0, #31
 8003d06:	f7ff fe95 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x0B);
 8003d0a:	200b      	movs	r0, #11
 8003d0c:	f7ff fe92 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x0E);
 8003d10:	200e      	movs	r0, #14
 8003d12:	f7ff fe8f 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x08);
 8003d16:	2008      	movs	r0, #8
 8003d18:	f7ff fe8c 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x4B);
 8003d1c:	204b      	movs	r0, #75	; 0x4b
 8003d1e:	f7ff fe89 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0XA8);
 8003d22:	20a8      	movs	r0, #168	; 0xa8
 8003d24:	f7ff fe86 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x3B);
 8003d28:	203b      	movs	r0, #59	; 0x3b
 8003d2a:	f7ff fe83 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x0A);
 8003d2e:	200a      	movs	r0, #10
 8003d30:	f7ff fe80 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x14);
 8003d34:	2014      	movs	r0, #20
 8003d36:	f7ff fe7d 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x06);
 8003d3a:	2006      	movs	r0, #6
 8003d3c:	f7ff fe7a 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x10);
 8003d40:	2010      	movs	r0, #16
 8003d42:	f7ff fe77 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x09);
 8003d46:	2009      	movs	r0, #9
 8003d48:	f7ff fe74 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x00);
 8003d4c:	2000      	movs	r0, #0
 8003d4e:	f7ff fe71 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_REG(0XE1);      // Set Gamma
 8003d52:	20e1      	movs	r0, #225	; 0xe1
 8003d54:	f7ff fe52 	bl	80039fc <LCD_WR_REG>
    LCD_WR_DATA(0x00);
 8003d58:	2000      	movs	r0, #0
 8003d5a:	f7ff fe6b 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x1C);
 8003d5e:	201c      	movs	r0, #28
 8003d60:	f7ff fe68 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x20);
 8003d64:	2020      	movs	r0, #32
 8003d66:	f7ff fe65 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x04);
 8003d6a:	2004      	movs	r0, #4
 8003d6c:	f7ff fe62 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x10);
 8003d70:	2010      	movs	r0, #16
 8003d72:	f7ff fe5f 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x08);
 8003d76:	2008      	movs	r0, #8
 8003d78:	f7ff fe5c 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x34);
 8003d7c:	2034      	movs	r0, #52	; 0x34
 8003d7e:	f7ff fe59 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x47);
 8003d82:	2047      	movs	r0, #71	; 0x47
 8003d84:	f7ff fe56 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x44);
 8003d88:	2044      	movs	r0, #68	; 0x44
 8003d8a:	f7ff fe53 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x05);
 8003d8e:	2005      	movs	r0, #5
 8003d90:	f7ff fe50 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x0B);
 8003d94:	200b      	movs	r0, #11
 8003d96:	f7ff fe4d 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x09);
 8003d9a:	2009      	movs	r0, #9
 8003d9c:	f7ff fe4a 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x2F);
 8003da0:	202f      	movs	r0, #47	; 0x2f
 8003da2:	f7ff fe47 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x36);
 8003da6:	2036      	movs	r0, #54	; 0x36
 8003da8:	f7ff fe44 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x0F);
 8003dac:	200f      	movs	r0, #15
 8003dae:	f7ff fe41 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_REG(0x2B);
 8003db2:	202b      	movs	r0, #43	; 0x2b
 8003db4:	f7ff fe22 	bl	80039fc <LCD_WR_REG>
    LCD_WR_DATA(0x00);
 8003db8:	2000      	movs	r0, #0
 8003dba:	f7ff fe3b 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x00);
 8003dbe:	2000      	movs	r0, #0
 8003dc0:	f7ff fe38 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x01);
 8003dc4:	2001      	movs	r0, #1
 8003dc6:	f7ff fe35 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x3f);
 8003dca:	203f      	movs	r0, #63	; 0x3f
 8003dcc:	f7ff fe32 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_REG(0x2A);
 8003dd0:	202a      	movs	r0, #42	; 0x2a
 8003dd2:	f7ff fe13 	bl	80039fc <LCD_WR_REG>
    LCD_WR_DATA(0x00);
 8003dd6:	2000      	movs	r0, #0
 8003dd8:	f7ff fe2c 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x00);
 8003ddc:	2000      	movs	r0, #0
 8003dde:	f7ff fe29 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x00);
 8003de2:	2000      	movs	r0, #0
 8003de4:	f7ff fe26 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0xef);
 8003de8:	20ef      	movs	r0, #239	; 0xef
 8003dea:	f7ff fe23 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_REG(0x11);     // Exit Sleep
 8003dee:	2011      	movs	r0, #17
 8003df0:	f7ff fe04 	bl	80039fc <LCD_WR_REG>
    nano_wait(120000000); // Wait 120 ms
 8003df4:	4b06      	ldr	r3, [pc, #24]	; (8003e10 <LCD_Init+0x240>)
 8003df6:	0018      	movs	r0, r3
 8003df8:	f7ff fdda 	bl	80039b0 <nano_wait>
    LCD_WR_REG(0x29);     // Display on
 8003dfc:	2029      	movs	r0, #41	; 0x29
 8003dfe:	f7ff fdfd 	bl	80039fc <LCD_WR_REG>

    LCD_direction(USE_HORIZONTAL);
 8003e02:	2000      	movs	r0, #0
 8003e04:	f7ff fe90 	bl	8003b28 <LCD_direction>
}
 8003e08:	46c0      	nop			; (mov r8, r8)
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}
 8003e0e:	46c0      	nop			; (mov r8, r8)
 8003e10:	07270e00 	.word	0x07270e00

08003e14 <LCD_Clear>:

//===========================================================================
// Set the entire display to one color
//===========================================================================
void LCD_Clear(u16 Color)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b084      	sub	sp, #16
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	0002      	movs	r2, r0
 8003e1c:	1dbb      	adds	r3, r7, #6
 8003e1e:	801a      	strh	r2, [r3, #0]
    unsigned int i,m;
    LCD_SetWindow(0,0,lcddev.width-1,lcddev.height-1);
 8003e20:	4b17      	ldr	r3, [pc, #92]	; (8003e80 <LCD_Clear+0x6c>)
 8003e22:	881b      	ldrh	r3, [r3, #0]
 8003e24:	1e5a      	subs	r2, r3, #1
 8003e26:	4b16      	ldr	r3, [pc, #88]	; (8003e80 <LCD_Clear+0x6c>)
 8003e28:	885b      	ldrh	r3, [r3, #2]
 8003e2a:	3b01      	subs	r3, #1
 8003e2c:	2100      	movs	r1, #0
 8003e2e:	2000      	movs	r0, #0
 8003e30:	f000 f828 	bl	8003e84 <LCD_SetWindow>
    LCD_WriteData16_Prepare();
 8003e34:	f7ff fe1a 	bl	8003a6c <LCD_WriteData16_Prepare>
    for(i=0;i<lcddev.height;i++)
 8003e38:	2300      	movs	r3, #0
 8003e3a:	60fb      	str	r3, [r7, #12]
 8003e3c:	e013      	b.n	8003e66 <LCD_Clear+0x52>
    {
        for(m=0;m<lcddev.width;m++)
 8003e3e:	2300      	movs	r3, #0
 8003e40:	60bb      	str	r3, [r7, #8]
 8003e42:	e007      	b.n	8003e54 <LCD_Clear+0x40>
        {
            LCD_WriteData16(Color);
 8003e44:	1dbb      	adds	r3, r7, #6
 8003e46:	881b      	ldrh	r3, [r3, #0]
 8003e48:	0018      	movs	r0, r3
 8003e4a:	f7ff fe21 	bl	8003a90 <LCD_WriteData16>
        for(m=0;m<lcddev.width;m++)
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	3301      	adds	r3, #1
 8003e52:	60bb      	str	r3, [r7, #8]
 8003e54:	4b0a      	ldr	r3, [pc, #40]	; (8003e80 <LCD_Clear+0x6c>)
 8003e56:	881b      	ldrh	r3, [r3, #0]
 8003e58:	001a      	movs	r2, r3
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d3f1      	bcc.n	8003e44 <LCD_Clear+0x30>
    for(i=0;i<lcddev.height;i++)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	3301      	adds	r3, #1
 8003e64:	60fb      	str	r3, [r7, #12]
 8003e66:	4b06      	ldr	r3, [pc, #24]	; (8003e80 <LCD_Clear+0x6c>)
 8003e68:	885b      	ldrh	r3, [r3, #2]
 8003e6a:	001a      	movs	r2, r3
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d3e5      	bcc.n	8003e3e <LCD_Clear+0x2a>
        }
    }
    LCD_WriteData16_End();
 8003e72:	f7ff fe23 	bl	8003abc <LCD_WriteData16_End>
}
 8003e76:	46c0      	nop			; (mov r8, r8)
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	b004      	add	sp, #16
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	46c0      	nop			; (mov r8, r8)
 8003e80:	20001168 	.word	0x20001168

08003e84 <LCD_SetWindow>:
//===========================================================================
// Select a subset of the display to work on, and issue the "Write RAM"
// command to prepare to send pixel data to it.
//===========================================================================
void LCD_SetWindow(uint16_t xStart, uint16_t yStart, uint16_t xEnd, uint16_t yEnd)
{
 8003e84:	b5b0      	push	{r4, r5, r7, lr}
 8003e86:	b082      	sub	sp, #8
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	0005      	movs	r5, r0
 8003e8c:	000c      	movs	r4, r1
 8003e8e:	0010      	movs	r0, r2
 8003e90:	0019      	movs	r1, r3
 8003e92:	1dbb      	adds	r3, r7, #6
 8003e94:	1c2a      	adds	r2, r5, #0
 8003e96:	801a      	strh	r2, [r3, #0]
 8003e98:	1d3b      	adds	r3, r7, #4
 8003e9a:	1c22      	adds	r2, r4, #0
 8003e9c:	801a      	strh	r2, [r3, #0]
 8003e9e:	1cbb      	adds	r3, r7, #2
 8003ea0:	1c02      	adds	r2, r0, #0
 8003ea2:	801a      	strh	r2, [r3, #0]
 8003ea4:	003b      	movs	r3, r7
 8003ea6:	1c0a      	adds	r2, r1, #0
 8003ea8:	801a      	strh	r2, [r3, #0]
    LCD_WR_REG(lcddev.setxcmd);
 8003eaa:	4b25      	ldr	r3, [pc, #148]	; (8003f40 <LCD_SetWindow+0xbc>)
 8003eac:	895b      	ldrh	r3, [r3, #10]
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	0018      	movs	r0, r3
 8003eb2:	f7ff fda3 	bl	80039fc <LCD_WR_REG>
    LCD_WR_DATA(xStart>>8);
 8003eb6:	1dbb      	adds	r3, r7, #6
 8003eb8:	881b      	ldrh	r3, [r3, #0]
 8003eba:	0a1b      	lsrs	r3, r3, #8
 8003ebc:	b29b      	uxth	r3, r3
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	0018      	movs	r0, r3
 8003ec2:	f7ff fdb7 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x00FF&xStart);
 8003ec6:	1dbb      	adds	r3, r7, #6
 8003ec8:	881b      	ldrh	r3, [r3, #0]
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	0018      	movs	r0, r3
 8003ece:	f7ff fdb1 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(xEnd>>8);
 8003ed2:	1cbb      	adds	r3, r7, #2
 8003ed4:	881b      	ldrh	r3, [r3, #0]
 8003ed6:	0a1b      	lsrs	r3, r3, #8
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	b2db      	uxtb	r3, r3
 8003edc:	0018      	movs	r0, r3
 8003ede:	f7ff fda9 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x00FF&xEnd);
 8003ee2:	1cbb      	adds	r3, r7, #2
 8003ee4:	881b      	ldrh	r3, [r3, #0]
 8003ee6:	b2db      	uxtb	r3, r3
 8003ee8:	0018      	movs	r0, r3
 8003eea:	f7ff fda3 	bl	8003a34 <LCD_WR_DATA>

    LCD_WR_REG(lcddev.setycmd);
 8003eee:	4b14      	ldr	r3, [pc, #80]	; (8003f40 <LCD_SetWindow+0xbc>)
 8003ef0:	899b      	ldrh	r3, [r3, #12]
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	0018      	movs	r0, r3
 8003ef6:	f7ff fd81 	bl	80039fc <LCD_WR_REG>
    LCD_WR_DATA(yStart>>8);
 8003efa:	1d3b      	adds	r3, r7, #4
 8003efc:	881b      	ldrh	r3, [r3, #0]
 8003efe:	0a1b      	lsrs	r3, r3, #8
 8003f00:	b29b      	uxth	r3, r3
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	0018      	movs	r0, r3
 8003f06:	f7ff fd95 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x00FF&yStart);
 8003f0a:	1d3b      	adds	r3, r7, #4
 8003f0c:	881b      	ldrh	r3, [r3, #0]
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	0018      	movs	r0, r3
 8003f12:	f7ff fd8f 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(yEnd>>8);
 8003f16:	003b      	movs	r3, r7
 8003f18:	881b      	ldrh	r3, [r3, #0]
 8003f1a:	0a1b      	lsrs	r3, r3, #8
 8003f1c:	b29b      	uxth	r3, r3
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	0018      	movs	r0, r3
 8003f22:	f7ff fd87 	bl	8003a34 <LCD_WR_DATA>
    LCD_WR_DATA(0x00FF&yEnd);
 8003f26:	003b      	movs	r3, r7
 8003f28:	881b      	ldrh	r3, [r3, #0]
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	0018      	movs	r0, r3
 8003f2e:	f7ff fd81 	bl	8003a34 <LCD_WR_DATA>

    LCD_WriteRAM_Prepare();
 8003f32:	f7ff fdeb 	bl	8003b0c <LCD_WriteRAM_Prepare>
}
 8003f36:	46c0      	nop			; (mov r8, r8)
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	b002      	add	sp, #8
 8003f3c:	bdb0      	pop	{r4, r5, r7, pc}
 8003f3e:	46c0      	nop			; (mov r8, r8)
 8003f40:	20001168 	.word	0x20001168

08003f44 <LCD_DrawPoint>:

//===========================================================================
// Draw a single dot of color c at (x,y)
//===========================================================================
void LCD_DrawPoint(u16 x, u16 y, u16 c)
{
 8003f44:	b590      	push	{r4, r7, lr}
 8003f46:	b083      	sub	sp, #12
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	0004      	movs	r4, r0
 8003f4c:	0008      	movs	r0, r1
 8003f4e:	0011      	movs	r1, r2
 8003f50:	1dbb      	adds	r3, r7, #6
 8003f52:	1c22      	adds	r2, r4, #0
 8003f54:	801a      	strh	r2, [r3, #0]
 8003f56:	1d3b      	adds	r3, r7, #4
 8003f58:	1c02      	adds	r2, r0, #0
 8003f5a:	801a      	strh	r2, [r3, #0]
 8003f5c:	1cbb      	adds	r3, r7, #2
 8003f5e:	1c0a      	adds	r2, r1, #0
 8003f60:	801a      	strh	r2, [r3, #0]
    LCD_SetWindow(x,y,x,y);
 8003f62:	1d3b      	adds	r3, r7, #4
 8003f64:	881c      	ldrh	r4, [r3, #0]
 8003f66:	1dbb      	adds	r3, r7, #6
 8003f68:	881a      	ldrh	r2, [r3, #0]
 8003f6a:	1d3b      	adds	r3, r7, #4
 8003f6c:	8819      	ldrh	r1, [r3, #0]
 8003f6e:	1dbb      	adds	r3, r7, #6
 8003f70:	8818      	ldrh	r0, [r3, #0]
 8003f72:	0023      	movs	r3, r4
 8003f74:	f7ff ff86 	bl	8003e84 <LCD_SetWindow>
    LCD_WriteData16_Prepare();
 8003f78:	f7ff fd78 	bl	8003a6c <LCD_WriteData16_Prepare>
    LCD_WriteData16(c);
 8003f7c:	1cbb      	adds	r3, r7, #2
 8003f7e:	881b      	ldrh	r3, [r3, #0]
 8003f80:	0018      	movs	r0, r3
 8003f82:	f7ff fd85 	bl	8003a90 <LCD_WriteData16>
    LCD_WriteData16_End();
 8003f86:	f7ff fd99 	bl	8003abc <LCD_WriteData16_End>
}
 8003f8a:	46c0      	nop			; (mov r8, r8)
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	b003      	add	sp, #12
 8003f90:	bd90      	pop	{r4, r7, pc}
	...

08003f94 <LCD_DrawChar>:
// num is the ASCII character number
// size is the height of the character (either 12 or 16)
// When mode is set, the background will be transparent.
//===========================================================================
void LCD_DrawChar(u16 x,u16 y,u16 fc, u16 bc, char num, u8 size, u8 mode)
{
 8003f94:	b5b0      	push	{r4, r5, r7, lr}
 8003f96:	b084      	sub	sp, #16
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	0005      	movs	r5, r0
 8003f9c:	000c      	movs	r4, r1
 8003f9e:	0010      	movs	r0, r2
 8003fa0:	0019      	movs	r1, r3
 8003fa2:	1dbb      	adds	r3, r7, #6
 8003fa4:	1c2a      	adds	r2, r5, #0
 8003fa6:	801a      	strh	r2, [r3, #0]
 8003fa8:	1d3b      	adds	r3, r7, #4
 8003faa:	1c22      	adds	r2, r4, #0
 8003fac:	801a      	strh	r2, [r3, #0]
 8003fae:	1cbb      	adds	r3, r7, #2
 8003fb0:	1c02      	adds	r2, r0, #0
 8003fb2:	801a      	strh	r2, [r3, #0]
 8003fb4:	003b      	movs	r3, r7
 8003fb6:	1c0a      	adds	r2, r1, #0
 8003fb8:	801a      	strh	r2, [r3, #0]
    u8 temp;
    u8 pos,t;
    num=num-' ';
 8003fba:	2220      	movs	r2, #32
 8003fbc:	18bb      	adds	r3, r7, r2
 8003fbe:	18ba      	adds	r2, r7, r2
 8003fc0:	7812      	ldrb	r2, [r2, #0]
 8003fc2:	3a20      	subs	r2, #32
 8003fc4:	701a      	strb	r2, [r3, #0]
    LCD_SetWindow(x,y,x+size/2-1,y+size-1);
 8003fc6:	2124      	movs	r1, #36	; 0x24
 8003fc8:	187b      	adds	r3, r7, r1
 8003fca:	781b      	ldrb	r3, [r3, #0]
 8003fcc:	085b      	lsrs	r3, r3, #1
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	b29a      	uxth	r2, r3
 8003fd2:	1dbb      	adds	r3, r7, #6
 8003fd4:	881b      	ldrh	r3, [r3, #0]
 8003fd6:	18d3      	adds	r3, r2, r3
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	3b01      	subs	r3, #1
 8003fdc:	b29c      	uxth	r4, r3
 8003fde:	187b      	adds	r3, r7, r1
 8003fe0:	781b      	ldrb	r3, [r3, #0]
 8003fe2:	b29a      	uxth	r2, r3
 8003fe4:	1d3b      	adds	r3, r7, #4
 8003fe6:	881b      	ldrh	r3, [r3, #0]
 8003fe8:	18d3      	adds	r3, r2, r3
 8003fea:	b29b      	uxth	r3, r3
 8003fec:	3b01      	subs	r3, #1
 8003fee:	b29a      	uxth	r2, r3
 8003ff0:	1d3b      	adds	r3, r7, #4
 8003ff2:	8819      	ldrh	r1, [r3, #0]
 8003ff4:	1dbb      	adds	r3, r7, #6
 8003ff6:	8818      	ldrh	r0, [r3, #0]
 8003ff8:	0013      	movs	r3, r2
 8003ffa:	0022      	movs	r2, r4
 8003ffc:	f7ff ff42 	bl	8003e84 <LCD_SetWindow>
    if (!mode) {
 8004000:	2328      	movs	r3, #40	; 0x28
 8004002:	18fb      	adds	r3, r7, r3
 8004004:	781b      	ldrb	r3, [r3, #0]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d166      	bne.n	80040d8 <LCD_DrawChar+0x144>
        LCD_WriteData16_Prepare();
 800400a:	f7ff fd2f 	bl	8003a6c <LCD_WriteData16_Prepare>
        for(pos=0;pos<size;pos++) {
 800400e:	230e      	movs	r3, #14
 8004010:	18fb      	adds	r3, r7, r3
 8004012:	2200      	movs	r2, #0
 8004014:	701a      	strb	r2, [r3, #0]
 8004016:	e054      	b.n	80040c2 <LCD_DrawChar+0x12e>
            if (size==12)
 8004018:	2324      	movs	r3, #36	; 0x24
 800401a:	18fb      	adds	r3, r7, r3
 800401c:	781b      	ldrb	r3, [r3, #0]
 800401e:	2b0c      	cmp	r3, #12
 8004020:	d110      	bne.n	8004044 <LCD_DrawChar+0xb0>
                temp=asc2_1206[num][pos];
 8004022:	2320      	movs	r3, #32
 8004024:	18fb      	adds	r3, r7, r3
 8004026:	781a      	ldrb	r2, [r3, #0]
 8004028:	230e      	movs	r3, #14
 800402a:	18fb      	adds	r3, r7, r3
 800402c:	7818      	ldrb	r0, [r3, #0]
 800402e:	230f      	movs	r3, #15
 8004030:	18f9      	adds	r1, r7, r3
 8004032:	4c61      	ldr	r4, [pc, #388]	; (80041b8 <LCD_DrawChar+0x224>)
 8004034:	0013      	movs	r3, r2
 8004036:	005b      	lsls	r3, r3, #1
 8004038:	189b      	adds	r3, r3, r2
 800403a:	009b      	lsls	r3, r3, #2
 800403c:	18e3      	adds	r3, r4, r3
 800403e:	5c1b      	ldrb	r3, [r3, r0]
 8004040:	700b      	strb	r3, [r1, #0]
 8004042:	e00c      	b.n	800405e <LCD_DrawChar+0xca>
            else
                temp=asc2_1608[num][pos];
 8004044:	2320      	movs	r3, #32
 8004046:	18fb      	adds	r3, r7, r3
 8004048:	7819      	ldrb	r1, [r3, #0]
 800404a:	230e      	movs	r3, #14
 800404c:	18fb      	adds	r3, r7, r3
 800404e:	781a      	ldrb	r2, [r3, #0]
 8004050:	230f      	movs	r3, #15
 8004052:	18fb      	adds	r3, r7, r3
 8004054:	4859      	ldr	r0, [pc, #356]	; (80041bc <LCD_DrawChar+0x228>)
 8004056:	0109      	lsls	r1, r1, #4
 8004058:	1841      	adds	r1, r0, r1
 800405a:	5c8a      	ldrb	r2, [r1, r2]
 800405c:	701a      	strb	r2, [r3, #0]
            for (t=0;t<size/2;t++) {
 800405e:	230d      	movs	r3, #13
 8004060:	18fb      	adds	r3, r7, r3
 8004062:	2200      	movs	r2, #0
 8004064:	701a      	strb	r2, [r3, #0]
 8004066:	e01c      	b.n	80040a2 <LCD_DrawChar+0x10e>
                if (temp&0x01)
 8004068:	230f      	movs	r3, #15
 800406a:	18fb      	adds	r3, r7, r3
 800406c:	781b      	ldrb	r3, [r3, #0]
 800406e:	2201      	movs	r2, #1
 8004070:	4013      	ands	r3, r2
 8004072:	d005      	beq.n	8004080 <LCD_DrawChar+0xec>
                    LCD_WriteData16(fc);
 8004074:	1cbb      	adds	r3, r7, #2
 8004076:	881b      	ldrh	r3, [r3, #0]
 8004078:	0018      	movs	r0, r3
 800407a:	f7ff fd09 	bl	8003a90 <LCD_WriteData16>
 800407e:	e004      	b.n	800408a <LCD_DrawChar+0xf6>
                else
                    LCD_WriteData16(bc);
 8004080:	003b      	movs	r3, r7
 8004082:	881b      	ldrh	r3, [r3, #0]
 8004084:	0018      	movs	r0, r3
 8004086:	f7ff fd03 	bl	8003a90 <LCD_WriteData16>
                temp>>=1;
 800408a:	220f      	movs	r2, #15
 800408c:	18bb      	adds	r3, r7, r2
 800408e:	18ba      	adds	r2, r7, r2
 8004090:	7812      	ldrb	r2, [r2, #0]
 8004092:	0852      	lsrs	r2, r2, #1
 8004094:	701a      	strb	r2, [r3, #0]
            for (t=0;t<size/2;t++) {
 8004096:	210d      	movs	r1, #13
 8004098:	187b      	adds	r3, r7, r1
 800409a:	781a      	ldrb	r2, [r3, #0]
 800409c:	187b      	adds	r3, r7, r1
 800409e:	3201      	adds	r2, #1
 80040a0:	701a      	strb	r2, [r3, #0]
 80040a2:	2324      	movs	r3, #36	; 0x24
 80040a4:	18fb      	adds	r3, r7, r3
 80040a6:	781b      	ldrb	r3, [r3, #0]
 80040a8:	085b      	lsrs	r3, r3, #1
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	220d      	movs	r2, #13
 80040ae:	18ba      	adds	r2, r7, r2
 80040b0:	7812      	ldrb	r2, [r2, #0]
 80040b2:	429a      	cmp	r2, r3
 80040b4:	d3d8      	bcc.n	8004068 <LCD_DrawChar+0xd4>
        for(pos=0;pos<size;pos++) {
 80040b6:	210e      	movs	r1, #14
 80040b8:	187b      	adds	r3, r7, r1
 80040ba:	781a      	ldrb	r2, [r3, #0]
 80040bc:	187b      	adds	r3, r7, r1
 80040be:	3201      	adds	r2, #1
 80040c0:	701a      	strb	r2, [r3, #0]
 80040c2:	230e      	movs	r3, #14
 80040c4:	18fa      	adds	r2, r7, r3
 80040c6:	2324      	movs	r3, #36	; 0x24
 80040c8:	18fb      	adds	r3, r7, r3
 80040ca:	7812      	ldrb	r2, [r2, #0]
 80040cc:	781b      	ldrb	r3, [r3, #0]
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d3a2      	bcc.n	8004018 <LCD_DrawChar+0x84>

            }
        }
        LCD_WriteData16_End();
 80040d2:	f7ff fcf3 	bl	8003abc <LCD_WriteData16_End>
                    LCD_DrawPoint(x+t,y+pos,fc);
                temp>>=1;
            }
        }
    }
}
 80040d6:	e06b      	b.n	80041b0 <LCD_DrawChar+0x21c>
        for(pos=0;pos<size;pos++)
 80040d8:	230e      	movs	r3, #14
 80040da:	18fb      	adds	r3, r7, r3
 80040dc:	2200      	movs	r2, #0
 80040de:	701a      	strb	r2, [r3, #0]
 80040e0:	e05e      	b.n	80041a0 <LCD_DrawChar+0x20c>
            if (size==12)
 80040e2:	2324      	movs	r3, #36	; 0x24
 80040e4:	18fb      	adds	r3, r7, r3
 80040e6:	781b      	ldrb	r3, [r3, #0]
 80040e8:	2b0c      	cmp	r3, #12
 80040ea:	d110      	bne.n	800410e <LCD_DrawChar+0x17a>
                temp=asc2_1206[num][pos];
 80040ec:	2320      	movs	r3, #32
 80040ee:	18fb      	adds	r3, r7, r3
 80040f0:	781a      	ldrb	r2, [r3, #0]
 80040f2:	230e      	movs	r3, #14
 80040f4:	18fb      	adds	r3, r7, r3
 80040f6:	7818      	ldrb	r0, [r3, #0]
 80040f8:	230f      	movs	r3, #15
 80040fa:	18f9      	adds	r1, r7, r3
 80040fc:	4c2e      	ldr	r4, [pc, #184]	; (80041b8 <LCD_DrawChar+0x224>)
 80040fe:	0013      	movs	r3, r2
 8004100:	005b      	lsls	r3, r3, #1
 8004102:	189b      	adds	r3, r3, r2
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	18e3      	adds	r3, r4, r3
 8004108:	5c1b      	ldrb	r3, [r3, r0]
 800410a:	700b      	strb	r3, [r1, #0]
 800410c:	e00c      	b.n	8004128 <LCD_DrawChar+0x194>
                temp=asc2_1608[num][pos];
 800410e:	2320      	movs	r3, #32
 8004110:	18fb      	adds	r3, r7, r3
 8004112:	7819      	ldrb	r1, [r3, #0]
 8004114:	230e      	movs	r3, #14
 8004116:	18fb      	adds	r3, r7, r3
 8004118:	781a      	ldrb	r2, [r3, #0]
 800411a:	230f      	movs	r3, #15
 800411c:	18fb      	adds	r3, r7, r3
 800411e:	4827      	ldr	r0, [pc, #156]	; (80041bc <LCD_DrawChar+0x228>)
 8004120:	0109      	lsls	r1, r1, #4
 8004122:	1841      	adds	r1, r0, r1
 8004124:	5c8a      	ldrb	r2, [r1, r2]
 8004126:	701a      	strb	r2, [r3, #0]
            for (t=0;t<size/2;t++)
 8004128:	230d      	movs	r3, #13
 800412a:	18fb      	adds	r3, r7, r3
 800412c:	2200      	movs	r2, #0
 800412e:	701a      	strb	r2, [r3, #0]
 8004130:	e026      	b.n	8004180 <LCD_DrawChar+0x1ec>
                if(temp&0x01)
 8004132:	230f      	movs	r3, #15
 8004134:	18fb      	adds	r3, r7, r3
 8004136:	781b      	ldrb	r3, [r3, #0]
 8004138:	2201      	movs	r2, #1
 800413a:	4013      	ands	r3, r2
 800413c:	d014      	beq.n	8004168 <LCD_DrawChar+0x1d4>
                    LCD_DrawPoint(x+t,y+pos,fc);
 800413e:	230d      	movs	r3, #13
 8004140:	18fb      	adds	r3, r7, r3
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	b29a      	uxth	r2, r3
 8004146:	1dbb      	adds	r3, r7, #6
 8004148:	881b      	ldrh	r3, [r3, #0]
 800414a:	18d3      	adds	r3, r2, r3
 800414c:	b298      	uxth	r0, r3
 800414e:	230e      	movs	r3, #14
 8004150:	18fb      	adds	r3, r7, r3
 8004152:	781b      	ldrb	r3, [r3, #0]
 8004154:	b29a      	uxth	r2, r3
 8004156:	1d3b      	adds	r3, r7, #4
 8004158:	881b      	ldrh	r3, [r3, #0]
 800415a:	18d3      	adds	r3, r2, r3
 800415c:	b299      	uxth	r1, r3
 800415e:	1cbb      	adds	r3, r7, #2
 8004160:	881b      	ldrh	r3, [r3, #0]
 8004162:	001a      	movs	r2, r3
 8004164:	f7ff feee 	bl	8003f44 <LCD_DrawPoint>
                temp>>=1;
 8004168:	220f      	movs	r2, #15
 800416a:	18bb      	adds	r3, r7, r2
 800416c:	18ba      	adds	r2, r7, r2
 800416e:	7812      	ldrb	r2, [r2, #0]
 8004170:	0852      	lsrs	r2, r2, #1
 8004172:	701a      	strb	r2, [r3, #0]
            for (t=0;t<size/2;t++)
 8004174:	210d      	movs	r1, #13
 8004176:	187b      	adds	r3, r7, r1
 8004178:	781a      	ldrb	r2, [r3, #0]
 800417a:	187b      	adds	r3, r7, r1
 800417c:	3201      	adds	r2, #1
 800417e:	701a      	strb	r2, [r3, #0]
 8004180:	2324      	movs	r3, #36	; 0x24
 8004182:	18fb      	adds	r3, r7, r3
 8004184:	781b      	ldrb	r3, [r3, #0]
 8004186:	085b      	lsrs	r3, r3, #1
 8004188:	b2db      	uxtb	r3, r3
 800418a:	220d      	movs	r2, #13
 800418c:	18ba      	adds	r2, r7, r2
 800418e:	7812      	ldrb	r2, [r2, #0]
 8004190:	429a      	cmp	r2, r3
 8004192:	d3ce      	bcc.n	8004132 <LCD_DrawChar+0x19e>
        for(pos=0;pos<size;pos++)
 8004194:	210e      	movs	r1, #14
 8004196:	187b      	adds	r3, r7, r1
 8004198:	781a      	ldrb	r2, [r3, #0]
 800419a:	187b      	adds	r3, r7, r1
 800419c:	3201      	adds	r2, #1
 800419e:	701a      	strb	r2, [r3, #0]
 80041a0:	230e      	movs	r3, #14
 80041a2:	18fa      	adds	r2, r7, r3
 80041a4:	2324      	movs	r3, #36	; 0x24
 80041a6:	18fb      	adds	r3, r7, r3
 80041a8:	7812      	ldrb	r2, [r2, #0]
 80041aa:	781b      	ldrb	r3, [r3, #0]
 80041ac:	429a      	cmp	r2, r3
 80041ae:	d398      	bcc.n	80040e2 <LCD_DrawChar+0x14e>
}
 80041b0:	46c0      	nop			; (mov r8, r8)
 80041b2:	46bd      	mov	sp, r7
 80041b4:	b004      	add	sp, #16
 80041b6:	bdb0      	pop	{r4, r5, r7, pc}
 80041b8:	0800e4a8 	.word	0x0800e4a8
 80041bc:	0800e91c 	.word	0x0800e91c

080041c0 <LCD_DrawString>:
// p is the pointer to the string.
// size is the height of the character (either 12 or 16)
// When mode is set, the background will be transparent.
//===========================================================================
void LCD_DrawString(u16 x,u16 y, u16 fc, u16 bg, const char *p, u8 size, u8 mode)
{
 80041c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041c2:	b087      	sub	sp, #28
 80041c4:	af04      	add	r7, sp, #16
 80041c6:	0005      	movs	r5, r0
 80041c8:	000c      	movs	r4, r1
 80041ca:	0010      	movs	r0, r2
 80041cc:	0019      	movs	r1, r3
 80041ce:	1dbb      	adds	r3, r7, #6
 80041d0:	1c2a      	adds	r2, r5, #0
 80041d2:	801a      	strh	r2, [r3, #0]
 80041d4:	1d3b      	adds	r3, r7, #4
 80041d6:	1c22      	adds	r2, r4, #0
 80041d8:	801a      	strh	r2, [r3, #0]
 80041da:	1cbb      	adds	r3, r7, #2
 80041dc:	1c02      	adds	r2, r0, #0
 80041de:	801a      	strh	r2, [r3, #0]
 80041e0:	003b      	movs	r3, r7
 80041e2:	1c0a      	adds	r2, r1, #0
 80041e4:	801a      	strh	r2, [r3, #0]
    while((*p<='~')&&(*p>=' '))
 80041e6:	e036      	b.n	8004256 <LCD_DrawString+0x96>
    {
        if(x>(lcddev.width-1)||y>(lcddev.height-1))
 80041e8:	4b21      	ldr	r3, [pc, #132]	; (8004270 <LCD_DrawString+0xb0>)
 80041ea:	881b      	ldrh	r3, [r3, #0]
 80041ec:	1dba      	adds	r2, r7, #6
 80041ee:	8812      	ldrh	r2, [r2, #0]
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d239      	bcs.n	8004268 <LCD_DrawString+0xa8>
 80041f4:	4b1e      	ldr	r3, [pc, #120]	; (8004270 <LCD_DrawString+0xb0>)
 80041f6:	885b      	ldrh	r3, [r3, #2]
 80041f8:	1d3a      	adds	r2, r7, #4
 80041fa:	8812      	ldrh	r2, [r2, #0]
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d233      	bcs.n	8004268 <LCD_DrawString+0xa8>
        return;
        LCD_DrawChar(x,y,fc,bg,*p,size,mode);
 8004200:	6a3b      	ldr	r3, [r7, #32]
 8004202:	781b      	ldrb	r3, [r3, #0]
 8004204:	003a      	movs	r2, r7
 8004206:	8815      	ldrh	r5, [r2, #0]
 8004208:	1cba      	adds	r2, r7, #2
 800420a:	8814      	ldrh	r4, [r2, #0]
 800420c:	1d3a      	adds	r2, r7, #4
 800420e:	8811      	ldrh	r1, [r2, #0]
 8004210:	1dba      	adds	r2, r7, #6
 8004212:	8810      	ldrh	r0, [r2, #0]
 8004214:	2220      	movs	r2, #32
 8004216:	2608      	movs	r6, #8
 8004218:	46b4      	mov	ip, r6
 800421a:	44bc      	add	ip, r7
 800421c:	4462      	add	r2, ip
 800421e:	7812      	ldrb	r2, [r2, #0]
 8004220:	9202      	str	r2, [sp, #8]
 8004222:	261c      	movs	r6, #28
 8004224:	2208      	movs	r2, #8
 8004226:	18ba      	adds	r2, r7, r2
 8004228:	1992      	adds	r2, r2, r6
 800422a:	7812      	ldrb	r2, [r2, #0]
 800422c:	9201      	str	r2, [sp, #4]
 800422e:	9300      	str	r3, [sp, #0]
 8004230:	002b      	movs	r3, r5
 8004232:	0022      	movs	r2, r4
 8004234:	f7ff feae 	bl	8003f94 <LCD_DrawChar>
        x+=size/2;
 8004238:	2308      	movs	r3, #8
 800423a:	18fb      	adds	r3, r7, r3
 800423c:	199b      	adds	r3, r3, r6
 800423e:	781b      	ldrb	r3, [r3, #0]
 8004240:	085b      	lsrs	r3, r3, #1
 8004242:	b2db      	uxtb	r3, r3
 8004244:	b299      	uxth	r1, r3
 8004246:	1dbb      	adds	r3, r7, #6
 8004248:	1dba      	adds	r2, r7, #6
 800424a:	8812      	ldrh	r2, [r2, #0]
 800424c:	188a      	adds	r2, r1, r2
 800424e:	801a      	strh	r2, [r3, #0]
        p++;
 8004250:	6a3b      	ldr	r3, [r7, #32]
 8004252:	3301      	adds	r3, #1
 8004254:	623b      	str	r3, [r7, #32]
    while((*p<='~')&&(*p>=' '))
 8004256:	6a3b      	ldr	r3, [r7, #32]
 8004258:	781b      	ldrb	r3, [r3, #0]
 800425a:	2b7e      	cmp	r3, #126	; 0x7e
 800425c:	d805      	bhi.n	800426a <LCD_DrawString+0xaa>
 800425e:	6a3b      	ldr	r3, [r7, #32]
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	2b1f      	cmp	r3, #31
 8004264:	d8c0      	bhi.n	80041e8 <LCD_DrawString+0x28>
 8004266:	e000      	b.n	800426a <LCD_DrawString+0xaa>
        return;
 8004268:	46c0      	nop			; (mov r8, r8)
    }
}
 800426a:	46bd      	mov	sp, r7
 800426c:	b003      	add	sp, #12
 800426e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004270:	20001168 	.word	0x20001168

08004274 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004278:	f001 fe4a 	bl	8005f10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800427c:	f000 f822 	bl	80042c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004280:	f000 fa68 	bl	8004754 <MX_GPIO_Init>
  MX_DMA_Init();
 8004284:	f000 fa48 	bl	8004718 <MX_DMA_Init>
  MX_ADC_Init();
 8004288:	f000 f87a 	bl	8004380 <MX_ADC_Init>
  MX_SPI1_Init();
 800428c:	f000 f912 	bl	80044b4 <MX_SPI1_Init>
  MX_TIM1_Init();
 8004290:	f000 f9aa 	bl	80045e8 <MX_TIM1_Init>
  MX_I2C1_Init();
 8004294:	f000 f8ce 	bl	8004434 <MX_I2C1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8004298:	2380      	movs	r3, #128	; 0x80
 800429a:	011b      	lsls	r3, r3, #4
 800429c:	4808      	ldr	r0, [pc, #32]	; (80042c0 <main+0x4c>)
 800429e:	2201      	movs	r2, #1
 80042a0:	0019      	movs	r1, r3
 80042a2:	f003 f80e 	bl	80072c2 <HAL_GPIO_WritePin>
  initialize();
 80042a6:	f000 fdad 	bl	8004e04 <initialize>
  LCD_Init();
 80042aa:	f7ff fc91 	bl	8003bd0 <LCD_Init>
  LCD_Clear(BLUE);
 80042ae:	201f      	movs	r0, #31
 80042b0:	f7ff fdb0 	bl	8003e14 <LCD_Clear>
  resetSel();
 80042b4:	f001 f912 	bl	80054dc <resetSel>
  menu_home();
 80042b8:	f000 fec8 	bl	800504c <menu_home>
  /*auto_tune();
  HAL_Delay(1000);
  dspmain();*/
  while(1)
 80042bc:	e7fe      	b.n	80042bc <main+0x48>
 80042be:	46c0      	nop			; (mov r8, r8)
 80042c0:	48000400 	.word	0x48000400

080042c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80042c4:	b590      	push	{r4, r7, lr}
 80042c6:	b099      	sub	sp, #100	; 0x64
 80042c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80042ca:	242c      	movs	r4, #44	; 0x2c
 80042cc:	193b      	adds	r3, r7, r4
 80042ce:	0018      	movs	r0, r3
 80042d0:	2334      	movs	r3, #52	; 0x34
 80042d2:	001a      	movs	r2, r3
 80042d4:	2100      	movs	r1, #0
 80042d6:	f005 f9fb 	bl	80096d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80042da:	231c      	movs	r3, #28
 80042dc:	18fb      	adds	r3, r7, r3
 80042de:	0018      	movs	r0, r3
 80042e0:	2310      	movs	r3, #16
 80042e2:	001a      	movs	r2, r3
 80042e4:	2100      	movs	r1, #0
 80042e6:	f005 f9f3 	bl	80096d0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80042ea:	003b      	movs	r3, r7
 80042ec:	0018      	movs	r0, r3
 80042ee:	231c      	movs	r3, #28
 80042f0:	001a      	movs	r2, r3
 80042f2:	2100      	movs	r1, #0
 80042f4:	f005 f9ec 	bl	80096d0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 80042f8:	0021      	movs	r1, r4
 80042fa:	187b      	adds	r3, r7, r1
 80042fc:	2212      	movs	r2, #18
 80042fe:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004300:	187b      	adds	r3, r7, r1
 8004302:	2201      	movs	r2, #1
 8004304:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8004306:	187b      	adds	r3, r7, r1
 8004308:	2201      	movs	r2, #1
 800430a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800430c:	187b      	adds	r3, r7, r1
 800430e:	2210      	movs	r2, #16
 8004310:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8004312:	187b      	adds	r3, r7, r1
 8004314:	2210      	movs	r2, #16
 8004316:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8004318:	187b      	adds	r3, r7, r1
 800431a:	2200      	movs	r2, #0
 800431c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800431e:	187b      	adds	r3, r7, r1
 8004320:	0018      	movs	r0, r3
 8004322:	f003 fd3d 	bl	8007da0 <HAL_RCC_OscConfig>
 8004326:	1e03      	subs	r3, r0, #0
 8004328:	d001      	beq.n	800432e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800432a:	f000 fd65 	bl	8004df8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800432e:	211c      	movs	r1, #28
 8004330:	187b      	adds	r3, r7, r1
 8004332:	2207      	movs	r2, #7
 8004334:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8004336:	187b      	adds	r3, r7, r1
 8004338:	2200      	movs	r2, #0
 800433a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800433c:	187b      	adds	r3, r7, r1
 800433e:	2200      	movs	r2, #0
 8004340:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004342:	187b      	adds	r3, r7, r1
 8004344:	2200      	movs	r2, #0
 8004346:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004348:	187b      	adds	r3, r7, r1
 800434a:	2100      	movs	r1, #0
 800434c:	0018      	movs	r0, r3
 800434e:	f004 f8ad 	bl	80084ac <HAL_RCC_ClockConfig>
 8004352:	1e03      	subs	r3, r0, #0
 8004354:	d001      	beq.n	800435a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8004356:	f000 fd4f 	bl	8004df8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800435a:	003b      	movs	r3, r7
 800435c:	2220      	movs	r2, #32
 800435e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8004360:	003b      	movs	r3, r7
 8004362:	2200      	movs	r2, #0
 8004364:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004366:	003b      	movs	r3, r7
 8004368:	0018      	movs	r0, r3
 800436a:	f004 f9f9 	bl	8008760 <HAL_RCCEx_PeriphCLKConfig>
 800436e:	1e03      	subs	r3, r0, #0
 8004370:	d001      	beq.n	8004376 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8004372:	f000 fd41 	bl	8004df8 <Error_Handler>
  }
}
 8004376:	46c0      	nop			; (mov r8, r8)
 8004378:	46bd      	mov	sp, r7
 800437a:	b019      	add	sp, #100	; 0x64
 800437c:	bd90      	pop	{r4, r7, pc}
	...

08004380 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b084      	sub	sp, #16
 8004384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004386:	1d3b      	adds	r3, r7, #4
 8004388:	0018      	movs	r0, r3
 800438a:	230c      	movs	r3, #12
 800438c:	001a      	movs	r2, r3
 800438e:	2100      	movs	r1, #0
 8004390:	f005 f99e 	bl	80096d0 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8004394:	4b25      	ldr	r3, [pc, #148]	; (800442c <MX_ADC_Init+0xac>)
 8004396:	4a26      	ldr	r2, [pc, #152]	; (8004430 <MX_ADC_Init+0xb0>)
 8004398:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800439a:	4b24      	ldr	r3, [pc, #144]	; (800442c <MX_ADC_Init+0xac>)
 800439c:	2200      	movs	r2, #0
 800439e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80043a0:	4b22      	ldr	r3, [pc, #136]	; (800442c <MX_ADC_Init+0xac>)
 80043a2:	2200      	movs	r2, #0
 80043a4:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80043a6:	4b21      	ldr	r3, [pc, #132]	; (800442c <MX_ADC_Init+0xac>)
 80043a8:	2200      	movs	r2, #0
 80043aa:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80043ac:	4b1f      	ldr	r3, [pc, #124]	; (800442c <MX_ADC_Init+0xac>)
 80043ae:	2201      	movs	r2, #1
 80043b0:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80043b2:	4b1e      	ldr	r3, [pc, #120]	; (800442c <MX_ADC_Init+0xac>)
 80043b4:	2204      	movs	r2, #4
 80043b6:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80043b8:	4b1c      	ldr	r3, [pc, #112]	; (800442c <MX_ADC_Init+0xac>)
 80043ba:	2200      	movs	r2, #0
 80043bc:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80043be:	4b1b      	ldr	r3, [pc, #108]	; (800442c <MX_ADC_Init+0xac>)
 80043c0:	2200      	movs	r2, #0
 80043c2:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 80043c4:	4b19      	ldr	r3, [pc, #100]	; (800442c <MX_ADC_Init+0xac>)
 80043c6:	2201      	movs	r2, #1
 80043c8:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80043ca:	4b18      	ldr	r3, [pc, #96]	; (800442c <MX_ADC_Init+0xac>)
 80043cc:	2200      	movs	r2, #0
 80043ce:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80043d0:	4b16      	ldr	r3, [pc, #88]	; (800442c <MX_ADC_Init+0xac>)
 80043d2:	22c2      	movs	r2, #194	; 0xc2
 80043d4:	32ff      	adds	r2, #255	; 0xff
 80043d6:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80043d8:	4b14      	ldr	r3, [pc, #80]	; (800442c <MX_ADC_Init+0xac>)
 80043da:	2200      	movs	r2, #0
 80043dc:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 80043de:	4b13      	ldr	r3, [pc, #76]	; (800442c <MX_ADC_Init+0xac>)
 80043e0:	2224      	movs	r2, #36	; 0x24
 80043e2:	2101      	movs	r1, #1
 80043e4:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80043e6:	4b11      	ldr	r3, [pc, #68]	; (800442c <MX_ADC_Init+0xac>)
 80043e8:	2201      	movs	r2, #1
 80043ea:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80043ec:	4b0f      	ldr	r3, [pc, #60]	; (800442c <MX_ADC_Init+0xac>)
 80043ee:	0018      	movs	r0, r3
 80043f0:	f001 fdf2 	bl	8005fd8 <HAL_ADC_Init>
 80043f4:	1e03      	subs	r3, r0, #0
 80043f6:	d001      	beq.n	80043fc <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80043f8:	f000 fcfe 	bl	8004df8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80043fc:	1d3b      	adds	r3, r7, #4
 80043fe:	2200      	movs	r2, #0
 8004400:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8004402:	1d3b      	adds	r3, r7, #4
 8004404:	2280      	movs	r2, #128	; 0x80
 8004406:	0152      	lsls	r2, r2, #5
 8004408:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800440a:	1d3b      	adds	r3, r7, #4
 800440c:	2207      	movs	r2, #7
 800440e:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8004410:	1d3a      	adds	r2, r7, #4
 8004412:	4b06      	ldr	r3, [pc, #24]	; (800442c <MX_ADC_Init+0xac>)
 8004414:	0011      	movs	r1, r2
 8004416:	0018      	movs	r0, r3
 8004418:	f002 f81e 	bl	8006458 <HAL_ADC_ConfigChannel>
 800441c:	1e03      	subs	r3, r0, #0
 800441e:	d001      	beq.n	8004424 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8004420:	f000 fcea 	bl	8004df8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8004424:	46c0      	nop			; (mov r8, r8)
 8004426:	46bd      	mov	sp, r7
 8004428:	b004      	add	sp, #16
 800442a:	bd80      	pop	{r7, pc}
 800442c:	200012bc 	.word	0x200012bc
 8004430:	40012400 	.word	0x40012400

08004434 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004438:	4b1b      	ldr	r3, [pc, #108]	; (80044a8 <MX_I2C1_Init+0x74>)
 800443a:	4a1c      	ldr	r2, [pc, #112]	; (80044ac <MX_I2C1_Init+0x78>)
 800443c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 800443e:	4b1a      	ldr	r3, [pc, #104]	; (80044a8 <MX_I2C1_Init+0x74>)
 8004440:	4a1b      	ldr	r2, [pc, #108]	; (80044b0 <MX_I2C1_Init+0x7c>)
 8004442:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004444:	4b18      	ldr	r3, [pc, #96]	; (80044a8 <MX_I2C1_Init+0x74>)
 8004446:	2200      	movs	r2, #0
 8004448:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800444a:	4b17      	ldr	r3, [pc, #92]	; (80044a8 <MX_I2C1_Init+0x74>)
 800444c:	2201      	movs	r2, #1
 800444e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004450:	4b15      	ldr	r3, [pc, #84]	; (80044a8 <MX_I2C1_Init+0x74>)
 8004452:	2200      	movs	r2, #0
 8004454:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004456:	4b14      	ldr	r3, [pc, #80]	; (80044a8 <MX_I2C1_Init+0x74>)
 8004458:	2200      	movs	r2, #0
 800445a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800445c:	4b12      	ldr	r3, [pc, #72]	; (80044a8 <MX_I2C1_Init+0x74>)
 800445e:	2200      	movs	r2, #0
 8004460:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004462:	4b11      	ldr	r3, [pc, #68]	; (80044a8 <MX_I2C1_Init+0x74>)
 8004464:	2200      	movs	r2, #0
 8004466:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004468:	4b0f      	ldr	r3, [pc, #60]	; (80044a8 <MX_I2C1_Init+0x74>)
 800446a:	2200      	movs	r2, #0
 800446c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800446e:	4b0e      	ldr	r3, [pc, #56]	; (80044a8 <MX_I2C1_Init+0x74>)
 8004470:	0018      	movs	r0, r3
 8004472:	f002 ff5f 	bl	8007334 <HAL_I2C_Init>
 8004476:	1e03      	subs	r3, r0, #0
 8004478:	d001      	beq.n	800447e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800447a:	f000 fcbd 	bl	8004df8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800447e:	4b0a      	ldr	r3, [pc, #40]	; (80044a8 <MX_I2C1_Init+0x74>)
 8004480:	2100      	movs	r1, #0
 8004482:	0018      	movs	r0, r3
 8004484:	f003 fbf4 	bl	8007c70 <HAL_I2CEx_ConfigAnalogFilter>
 8004488:	1e03      	subs	r3, r0, #0
 800448a:	d001      	beq.n	8004490 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800448c:	f000 fcb4 	bl	8004df8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004490:	4b05      	ldr	r3, [pc, #20]	; (80044a8 <MX_I2C1_Init+0x74>)
 8004492:	2100      	movs	r1, #0
 8004494:	0018      	movs	r0, r3
 8004496:	f003 fc37 	bl	8007d08 <HAL_I2CEx_ConfigDigitalFilter>
 800449a:	1e03      	subs	r3, r0, #0
 800449c:	d001      	beq.n	80044a2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800449e:	f000 fcab 	bl	8004df8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80044a2:	46c0      	nop			; (mov r8, r8)
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	2000117c 	.word	0x2000117c
 80044ac:	40005400 	.word	0x40005400
 80044b0:	2000090e 	.word	0x2000090e

080044b4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80044b8:	4b45      	ldr	r3, [pc, #276]	; (80045d0 <MX_SPI1_Init+0x11c>)
 80044ba:	4a46      	ldr	r2, [pc, #280]	; (80045d4 <MX_SPI1_Init+0x120>)
 80044bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80044be:	4b44      	ldr	r3, [pc, #272]	; (80045d0 <MX_SPI1_Init+0x11c>)
 80044c0:	2282      	movs	r2, #130	; 0x82
 80044c2:	0052      	lsls	r2, r2, #1
 80044c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80044c6:	4b42      	ldr	r3, [pc, #264]	; (80045d0 <MX_SPI1_Init+0x11c>)
 80044c8:	2200      	movs	r2, #0
 80044ca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80044cc:	4b40      	ldr	r3, [pc, #256]	; (80045d0 <MX_SPI1_Init+0x11c>)
 80044ce:	22c0      	movs	r2, #192	; 0xc0
 80044d0:	0092      	lsls	r2, r2, #2
 80044d2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80044d4:	4b3e      	ldr	r3, [pc, #248]	; (80045d0 <MX_SPI1_Init+0x11c>)
 80044d6:	2200      	movs	r2, #0
 80044d8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80044da:	4b3d      	ldr	r3, [pc, #244]	; (80045d0 <MX_SPI1_Init+0x11c>)
 80044dc:	2200      	movs	r2, #0
 80044de:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80044e0:	4b3b      	ldr	r3, [pc, #236]	; (80045d0 <MX_SPI1_Init+0x11c>)
 80044e2:	2280      	movs	r2, #128	; 0x80
 80044e4:	02d2      	lsls	r2, r2, #11
 80044e6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80044e8:	4b39      	ldr	r3, [pc, #228]	; (80045d0 <MX_SPI1_Init+0x11c>)
 80044ea:	2200      	movs	r2, #0
 80044ec:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80044ee:	4b38      	ldr	r3, [pc, #224]	; (80045d0 <MX_SPI1_Init+0x11c>)
 80044f0:	2200      	movs	r2, #0
 80044f2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80044f4:	4b36      	ldr	r3, [pc, #216]	; (80045d0 <MX_SPI1_Init+0x11c>)
 80044f6:	2200      	movs	r2, #0
 80044f8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044fa:	4b35      	ldr	r3, [pc, #212]	; (80045d0 <MX_SPI1_Init+0x11c>)
 80044fc:	2200      	movs	r2, #0
 80044fe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8004500:	4b33      	ldr	r3, [pc, #204]	; (80045d0 <MX_SPI1_Init+0x11c>)
 8004502:	2207      	movs	r2, #7
 8004504:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004506:	4b32      	ldr	r3, [pc, #200]	; (80045d0 <MX_SPI1_Init+0x11c>)
 8004508:	2200      	movs	r2, #0
 800450a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800450c:	4b30      	ldr	r3, [pc, #192]	; (80045d0 <MX_SPI1_Init+0x11c>)
 800450e:	2208      	movs	r2, #8
 8004510:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004512:	4b2f      	ldr	r3, [pc, #188]	; (80045d0 <MX_SPI1_Init+0x11c>)
 8004514:	0018      	movs	r0, r3
 8004516:	f004 fa23 	bl	8008960 <HAL_SPI_Init>
 800451a:	1e03      	subs	r3, r0, #0
 800451c:	d001      	beq.n	8004522 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800451e:	f000 fc6b 	bl	8004df8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8004522:	4b2d      	ldr	r3, [pc, #180]	; (80045d8 <MX_SPI1_Init+0x124>)
 8004524:	695a      	ldr	r2, [r3, #20]
 8004526:	4b2c      	ldr	r3, [pc, #176]	; (80045d8 <MX_SPI1_Init+0x124>)
 8004528:	2180      	movs	r1, #128	; 0x80
 800452a:	0289      	lsls	r1, r1, #10
 800452c:	430a      	orrs	r2, r1
 800452e:	615a      	str	r2, [r3, #20]
  GPIOA -> MODER &= ~GPIO_MODER_MODER4 & ~GPIO_MODER_MODER5 & ~GPIO_MODER_MODER7;
 8004530:	2390      	movs	r3, #144	; 0x90
 8004532:	05db      	lsls	r3, r3, #23
 8004534:	681a      	ldr	r2, [r3, #0]
 8004536:	2390      	movs	r3, #144	; 0x90
 8004538:	05db      	lsls	r3, r3, #23
 800453a:	4928      	ldr	r1, [pc, #160]	; (80045dc <MX_SPI1_Init+0x128>)
 800453c:	400a      	ands	r2, r1
 800453e:	601a      	str	r2, [r3, #0]
  GPIOA -> MODER |= GPIO_MODER_MODER4_1 | GPIO_MODER_MODER5_1 | GPIO_MODER_MODER7_1;
 8004540:	2390      	movs	r3, #144	; 0x90
 8004542:	05db      	lsls	r3, r3, #23
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	2390      	movs	r3, #144	; 0x90
 8004548:	05db      	lsls	r3, r3, #23
 800454a:	218a      	movs	r1, #138	; 0x8a
 800454c:	0209      	lsls	r1, r1, #8
 800454e:	430a      	orrs	r2, r1
 8004550:	601a      	str	r2, [r3, #0]
  GPIOA -> MODER &= ~GPIO_MODER_MODER2 & ~GPIO_MODER_MODER3;
 8004552:	2390      	movs	r3, #144	; 0x90
 8004554:	05db      	lsls	r3, r3, #23
 8004556:	681a      	ldr	r2, [r3, #0]
 8004558:	2390      	movs	r3, #144	; 0x90
 800455a:	05db      	lsls	r3, r3, #23
 800455c:	21f0      	movs	r1, #240	; 0xf0
 800455e:	438a      	bics	r2, r1
 8004560:	601a      	str	r2, [r3, #0]
  GPIOA -> MODER |= GPIO_MODER_MODER2_0 | GPIO_MODER_MODER3_0;
 8004562:	2390      	movs	r3, #144	; 0x90
 8004564:	05db      	lsls	r3, r3, #23
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	2390      	movs	r3, #144	; 0x90
 800456a:	05db      	lsls	r3, r3, #23
 800456c:	2150      	movs	r1, #80	; 0x50
 800456e:	430a      	orrs	r2, r1
 8004570:	601a      	str	r2, [r3, #0]
  GPIOA->AFR[0] &= ~GPIO_AFRL_AFRL4 & ~GPIO_AFRL_AFRL5 & ~GPIO_AFRL_AFRL7;
 8004572:	2390      	movs	r3, #144	; 0x90
 8004574:	05db      	lsls	r3, r3, #23
 8004576:	6a1a      	ldr	r2, [r3, #32]
 8004578:	2390      	movs	r3, #144	; 0x90
 800457a:	05db      	lsls	r3, r3, #23
 800457c:	4918      	ldr	r1, [pc, #96]	; (80045e0 <MX_SPI1_Init+0x12c>)
 800457e:	400a      	ands	r2, r1
 8004580:	621a      	str	r2, [r3, #32]

  RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 8004582:	4b15      	ldr	r3, [pc, #84]	; (80045d8 <MX_SPI1_Init+0x124>)
 8004584:	699a      	ldr	r2, [r3, #24]
 8004586:	4b14      	ldr	r3, [pc, #80]	; (80045d8 <MX_SPI1_Init+0x124>)
 8004588:	2180      	movs	r1, #128	; 0x80
 800458a:	0149      	lsls	r1, r1, #5
 800458c:	430a      	orrs	r2, r1
 800458e:	619a      	str	r2, [r3, #24]
  SPI1->CR1 |= SPI_CR1_MSTR | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE;
 8004590:	4b10      	ldr	r3, [pc, #64]	; (80045d4 <MX_SPI1_Init+0x120>)
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	4b0f      	ldr	r3, [pc, #60]	; (80045d4 <MX_SPI1_Init+0x120>)
 8004596:	4913      	ldr	r1, [pc, #76]	; (80045e4 <MX_SPI1_Init+0x130>)
 8004598:	430a      	orrs	r2, r1
 800459a:	601a      	str	r2, [r3, #0]
  SPI1->CR1 &= ~SPI_CR1_BR;
 800459c:	4b0d      	ldr	r3, [pc, #52]	; (80045d4 <MX_SPI1_Init+0x120>)
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	4b0c      	ldr	r3, [pc, #48]	; (80045d4 <MX_SPI1_Init+0x120>)
 80045a2:	2138      	movs	r1, #56	; 0x38
 80045a4:	438a      	bics	r2, r1
 80045a6:	601a      	str	r2, [r3, #0]
  SPI1->CR2 = SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS_0;
 80045a8:	4b0a      	ldr	r3, [pc, #40]	; (80045d4 <MX_SPI1_Init+0x120>)
 80045aa:	22e0      	movs	r2, #224	; 0xe0
 80045ac:	00d2      	lsls	r2, r2, #3
 80045ae:	605a      	str	r2, [r3, #4]
  SPI1->CR2 |= SPI_CR2_NSSP | SPI_CR2_SSOE;
 80045b0:	4b08      	ldr	r3, [pc, #32]	; (80045d4 <MX_SPI1_Init+0x120>)
 80045b2:	685a      	ldr	r2, [r3, #4]
 80045b4:	4b07      	ldr	r3, [pc, #28]	; (80045d4 <MX_SPI1_Init+0x120>)
 80045b6:	210c      	movs	r1, #12
 80045b8:	430a      	orrs	r2, r1
 80045ba:	605a      	str	r2, [r3, #4]
  SPI1->CR1 |= SPI_CR1_SPE;
 80045bc:	4b05      	ldr	r3, [pc, #20]	; (80045d4 <MX_SPI1_Init+0x120>)
 80045be:	681a      	ldr	r2, [r3, #0]
 80045c0:	4b04      	ldr	r3, [pc, #16]	; (80045d4 <MX_SPI1_Init+0x120>)
 80045c2:	2140      	movs	r1, #64	; 0x40
 80045c4:	430a      	orrs	r2, r1
 80045c6:	601a      	str	r2, [r3, #0]

  /* USER CODE END SPI1_Init 2 */

}
 80045c8:	46c0      	nop			; (mov r8, r8)
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	46c0      	nop			; (mov r8, r8)
 80045d0:	20001214 	.word	0x20001214
 80045d4:	40013000 	.word	0x40013000
 80045d8:	40021000 	.word	0x40021000
 80045dc:	ffff30ff 	.word	0xffff30ff
 80045e0:	0f00ffff 	.word	0x0f00ffff
 80045e4:	0000c004 	.word	0x0000c004

080045e8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b092      	sub	sp, #72	; 0x48
 80045ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80045ee:	2340      	movs	r3, #64	; 0x40
 80045f0:	18fb      	adds	r3, r7, r3
 80045f2:	0018      	movs	r0, r3
 80045f4:	2308      	movs	r3, #8
 80045f6:	001a      	movs	r2, r3
 80045f8:	2100      	movs	r1, #0
 80045fa:	f005 f869 	bl	80096d0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80045fe:	2324      	movs	r3, #36	; 0x24
 8004600:	18fb      	adds	r3, r7, r3
 8004602:	0018      	movs	r0, r3
 8004604:	231c      	movs	r3, #28
 8004606:	001a      	movs	r2, r3
 8004608:	2100      	movs	r1, #0
 800460a:	f005 f861 	bl	80096d0 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800460e:	1d3b      	adds	r3, r7, #4
 8004610:	0018      	movs	r0, r3
 8004612:	2320      	movs	r3, #32
 8004614:	001a      	movs	r2, r3
 8004616:	2100      	movs	r1, #0
 8004618:	f005 f85a 	bl	80096d0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800461c:	4b3a      	ldr	r3, [pc, #232]	; (8004708 <MX_TIM1_Init+0x120>)
 800461e:	4a3b      	ldr	r2, [pc, #236]	; (800470c <MX_TIM1_Init+0x124>)
 8004620:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8004622:	4b39      	ldr	r3, [pc, #228]	; (8004708 <MX_TIM1_Init+0x120>)
 8004624:	2200      	movs	r2, #0
 8004626:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004628:	4b37      	ldr	r3, [pc, #220]	; (8004708 <MX_TIM1_Init+0x120>)
 800462a:	2200      	movs	r2, #0
 800462c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7500;
 800462e:	4b36      	ldr	r3, [pc, #216]	; (8004708 <MX_TIM1_Init+0x120>)
 8004630:	4a37      	ldr	r2, [pc, #220]	; (8004710 <MX_TIM1_Init+0x128>)
 8004632:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004634:	4b34      	ldr	r3, [pc, #208]	; (8004708 <MX_TIM1_Init+0x120>)
 8004636:	2200      	movs	r2, #0
 8004638:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800463a:	4b33      	ldr	r3, [pc, #204]	; (8004708 <MX_TIM1_Init+0x120>)
 800463c:	2200      	movs	r2, #0
 800463e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004640:	4b31      	ldr	r3, [pc, #196]	; (8004708 <MX_TIM1_Init+0x120>)
 8004642:	2200      	movs	r2, #0
 8004644:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004646:	4b30      	ldr	r3, [pc, #192]	; (8004708 <MX_TIM1_Init+0x120>)
 8004648:	0018      	movs	r0, r3
 800464a:	f004 fa41 	bl	8008ad0 <HAL_TIM_PWM_Init>
 800464e:	1e03      	subs	r3, r0, #0
 8004650:	d001      	beq.n	8004656 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8004652:	f000 fbd1 	bl	8004df8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004656:	2140      	movs	r1, #64	; 0x40
 8004658:	187b      	adds	r3, r7, r1
 800465a:	2200      	movs	r2, #0
 800465c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800465e:	187b      	adds	r3, r7, r1
 8004660:	2200      	movs	r2, #0
 8004662:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004664:	187a      	adds	r2, r7, r1
 8004666:	4b28      	ldr	r3, [pc, #160]	; (8004708 <MX_TIM1_Init+0x120>)
 8004668:	0011      	movs	r1, r2
 800466a:	0018      	movs	r0, r3
 800466c:	f004 ff1a 	bl	80094a4 <HAL_TIMEx_MasterConfigSynchronization>
 8004670:	1e03      	subs	r3, r0, #0
 8004672:	d001      	beq.n	8004678 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8004674:	f000 fbc0 	bl	8004df8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004678:	2124      	movs	r1, #36	; 0x24
 800467a:	187b      	adds	r3, r7, r1
 800467c:	2260      	movs	r2, #96	; 0x60
 800467e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 7500/2;
 8004680:	187b      	adds	r3, r7, r1
 8004682:	4a24      	ldr	r2, [pc, #144]	; (8004714 <MX_TIM1_Init+0x12c>)
 8004684:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004686:	187b      	adds	r3, r7, r1
 8004688:	2200      	movs	r2, #0
 800468a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800468c:	187b      	adds	r3, r7, r1
 800468e:	2200      	movs	r2, #0
 8004690:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004692:	187b      	adds	r3, r7, r1
 8004694:	2200      	movs	r2, #0
 8004696:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004698:	187b      	adds	r3, r7, r1
 800469a:	2200      	movs	r2, #0
 800469c:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800469e:	187b      	adds	r3, r7, r1
 80046a0:	2200      	movs	r2, #0
 80046a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80046a4:	1879      	adds	r1, r7, r1
 80046a6:	4b18      	ldr	r3, [pc, #96]	; (8004708 <MX_TIM1_Init+0x120>)
 80046a8:	2200      	movs	r2, #0
 80046aa:	0018      	movs	r0, r3
 80046ac:	f004 fb94 	bl	8008dd8 <HAL_TIM_PWM_ConfigChannel>
 80046b0:	1e03      	subs	r3, r0, #0
 80046b2:	d001      	beq.n	80046b8 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 80046b4:	f000 fba0 	bl	8004df8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80046b8:	1d3b      	adds	r3, r7, #4
 80046ba:	2200      	movs	r2, #0
 80046bc:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80046be:	1d3b      	adds	r3, r7, #4
 80046c0:	2200      	movs	r2, #0
 80046c2:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80046c4:	1d3b      	adds	r3, r7, #4
 80046c6:	2200      	movs	r2, #0
 80046c8:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80046ca:	1d3b      	adds	r3, r7, #4
 80046cc:	2200      	movs	r2, #0
 80046ce:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80046d0:	1d3b      	adds	r3, r7, #4
 80046d2:	2200      	movs	r2, #0
 80046d4:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80046d6:	1d3b      	adds	r3, r7, #4
 80046d8:	2280      	movs	r2, #128	; 0x80
 80046da:	0192      	lsls	r2, r2, #6
 80046dc:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80046de:	1d3b      	adds	r3, r7, #4
 80046e0:	2200      	movs	r2, #0
 80046e2:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80046e4:	1d3a      	adds	r2, r7, #4
 80046e6:	4b08      	ldr	r3, [pc, #32]	; (8004708 <MX_TIM1_Init+0x120>)
 80046e8:	0011      	movs	r1, r2
 80046ea:	0018      	movs	r0, r3
 80046ec:	f004 ff38 	bl	8009560 <HAL_TIMEx_ConfigBreakDeadTime>
 80046f0:	1e03      	subs	r3, r0, #0
 80046f2:	d001      	beq.n	80046f8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80046f4:	f000 fb80 	bl	8004df8 <Error_Handler>
  /* USER CODE BEGIN TIM1_Init 2 */



  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80046f8:	4b03      	ldr	r3, [pc, #12]	; (8004708 <MX_TIM1_Init+0x120>)
 80046fa:	0018      	movs	r0, r3
 80046fc:	f001 faa6 	bl	8005c4c <HAL_TIM_MspPostInit>

}
 8004700:	46c0      	nop			; (mov r8, r8)
 8004702:	46bd      	mov	sp, r7
 8004704:	b012      	add	sp, #72	; 0x48
 8004706:	bd80      	pop	{r7, pc}
 8004708:	200011cc 	.word	0x200011cc
 800470c:	40012c00 	.word	0x40012c00
 8004710:	00001d4c 	.word	0x00001d4c
 8004714:	00000ea6 	.word	0x00000ea6

08004718 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b082      	sub	sp, #8
 800471c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800471e:	4b0c      	ldr	r3, [pc, #48]	; (8004750 <MX_DMA_Init+0x38>)
 8004720:	695a      	ldr	r2, [r3, #20]
 8004722:	4b0b      	ldr	r3, [pc, #44]	; (8004750 <MX_DMA_Init+0x38>)
 8004724:	2101      	movs	r1, #1
 8004726:	430a      	orrs	r2, r1
 8004728:	615a      	str	r2, [r3, #20]
 800472a:	4b09      	ldr	r3, [pc, #36]	; (8004750 <MX_DMA_Init+0x38>)
 800472c:	695b      	ldr	r3, [r3, #20]
 800472e:	2201      	movs	r2, #1
 8004730:	4013      	ands	r3, r2
 8004732:	607b      	str	r3, [r7, #4]
 8004734:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Ch1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch1_IRQn, 0, 0);
 8004736:	2200      	movs	r2, #0
 8004738:	2100      	movs	r1, #0
 800473a:	2009      	movs	r0, #9
 800473c:	f002 fa0c 	bl	8006b58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch1_IRQn);
 8004740:	2009      	movs	r0, #9
 8004742:	f002 fa1e 	bl	8006b82 <HAL_NVIC_EnableIRQ>

}
 8004746:	46c0      	nop			; (mov r8, r8)
 8004748:	46bd      	mov	sp, r7
 800474a:	b002      	add	sp, #8
 800474c:	bd80      	pop	{r7, pc}
 800474e:	46c0      	nop			; (mov r8, r8)
 8004750:	40021000 	.word	0x40021000

08004754 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004754:	b590      	push	{r4, r7, lr}
 8004756:	b089      	sub	sp, #36	; 0x24
 8004758:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800475a:	240c      	movs	r4, #12
 800475c:	193b      	adds	r3, r7, r4
 800475e:	0018      	movs	r0, r3
 8004760:	2314      	movs	r3, #20
 8004762:	001a      	movs	r2, r3
 8004764:	2100      	movs	r1, #0
 8004766:	f004 ffb3 	bl	80096d0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800476a:	4b63      	ldr	r3, [pc, #396]	; (80048f8 <MX_GPIO_Init+0x1a4>)
 800476c:	695a      	ldr	r2, [r3, #20]
 800476e:	4b62      	ldr	r3, [pc, #392]	; (80048f8 <MX_GPIO_Init+0x1a4>)
 8004770:	2180      	movs	r1, #128	; 0x80
 8004772:	0289      	lsls	r1, r1, #10
 8004774:	430a      	orrs	r2, r1
 8004776:	615a      	str	r2, [r3, #20]
 8004778:	4b5f      	ldr	r3, [pc, #380]	; (80048f8 <MX_GPIO_Init+0x1a4>)
 800477a:	695a      	ldr	r2, [r3, #20]
 800477c:	2380      	movs	r3, #128	; 0x80
 800477e:	029b      	lsls	r3, r3, #10
 8004780:	4013      	ands	r3, r2
 8004782:	60bb      	str	r3, [r7, #8]
 8004784:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004786:	4b5c      	ldr	r3, [pc, #368]	; (80048f8 <MX_GPIO_Init+0x1a4>)
 8004788:	695a      	ldr	r2, [r3, #20]
 800478a:	4b5b      	ldr	r3, [pc, #364]	; (80048f8 <MX_GPIO_Init+0x1a4>)
 800478c:	2180      	movs	r1, #128	; 0x80
 800478e:	02c9      	lsls	r1, r1, #11
 8004790:	430a      	orrs	r2, r1
 8004792:	615a      	str	r2, [r3, #20]
 8004794:	4b58      	ldr	r3, [pc, #352]	; (80048f8 <MX_GPIO_Init+0x1a4>)
 8004796:	695a      	ldr	r2, [r3, #20]
 8004798:	2380      	movs	r3, #128	; 0x80
 800479a:	02db      	lsls	r3, r3, #11
 800479c:	4013      	ands	r3, r2
 800479e:	607b      	str	r3, [r7, #4]
 80047a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80047a2:	4b55      	ldr	r3, [pc, #340]	; (80048f8 <MX_GPIO_Init+0x1a4>)
 80047a4:	695a      	ldr	r2, [r3, #20]
 80047a6:	4b54      	ldr	r3, [pc, #336]	; (80048f8 <MX_GPIO_Init+0x1a4>)
 80047a8:	2180      	movs	r1, #128	; 0x80
 80047aa:	0309      	lsls	r1, r1, #12
 80047ac:	430a      	orrs	r2, r1
 80047ae:	615a      	str	r2, [r3, #20]
 80047b0:	4b51      	ldr	r3, [pc, #324]	; (80048f8 <MX_GPIO_Init+0x1a4>)
 80047b2:	695a      	ldr	r2, [r3, #20]
 80047b4:	2380      	movs	r3, #128	; 0x80
 80047b6:	031b      	lsls	r3, r3, #12
 80047b8:	4013      	ands	r3, r2
 80047ba:	603b      	str	r3, [r7, #0]
 80047bc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80047be:	2390      	movs	r3, #144	; 0x90
 80047c0:	05db      	lsls	r3, r3, #23
 80047c2:	2200      	movs	r2, #0
 80047c4:	210c      	movs	r1, #12
 80047c6:	0018      	movs	r0, r3
 80047c8:	f002 fd7b 	bl	80072c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80047cc:	23c8      	movs	r3, #200	; 0xc8
 80047ce:	021b      	lsls	r3, r3, #8
 80047d0:	484a      	ldr	r0, [pc, #296]	; (80048fc <MX_GPIO_Init+0x1a8>)
 80047d2:	2200      	movs	r2, #0
 80047d4:	0019      	movs	r1, r3
 80047d6:	f002 fd74 	bl	80072c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_SET);
 80047da:	23c0      	movs	r3, #192	; 0xc0
 80047dc:	019b      	lsls	r3, r3, #6
 80047de:	4847      	ldr	r0, [pc, #284]	; (80048fc <MX_GPIO_Init+0x1a8>)
 80047e0:	2201      	movs	r2, #1
 80047e2:	0019      	movs	r1, r3
 80047e4:	f002 fd6d 	bl	80072c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10, GPIO_PIN_RESET);
 80047e8:	23b8      	movs	r3, #184	; 0xb8
 80047ea:	00db      	lsls	r3, r3, #3
 80047ec:	4844      	ldr	r0, [pc, #272]	; (8004900 <MX_GPIO_Init+0x1ac>)
 80047ee:	2200      	movs	r2, #0
 80047f0:	0019      	movs	r1, r3
 80047f2:	f002 fd66 	bl	80072c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80047f6:	193b      	adds	r3, r7, r4
 80047f8:	220c      	movs	r2, #12
 80047fa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80047fc:	193b      	adds	r3, r7, r4
 80047fe:	2201      	movs	r2, #1
 8004800:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004802:	193b      	adds	r3, r7, r4
 8004804:	2200      	movs	r2, #0
 8004806:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004808:	193b      	adds	r3, r7, r4
 800480a:	2200      	movs	r2, #0
 800480c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800480e:	193a      	adds	r2, r7, r4
 8004810:	2390      	movs	r3, #144	; 0x90
 8004812:	05db      	lsls	r3, r3, #23
 8004814:	0011      	movs	r1, r2
 8004816:	0018      	movs	r0, r3
 8004818:	f002 fbbe 	bl	8006f98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 800481c:	0021      	movs	r1, r4
 800481e:	187b      	adds	r3, r7, r1
 8004820:	22e0      	movs	r2, #224	; 0xe0
 8004822:	0192      	lsls	r2, r2, #6
 8004824:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004826:	000c      	movs	r4, r1
 8004828:	193b      	adds	r3, r7, r4
 800482a:	2201      	movs	r2, #1
 800482c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800482e:	193b      	adds	r3, r7, r4
 8004830:	2201      	movs	r2, #1
 8004832:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004834:	193b      	adds	r3, r7, r4
 8004836:	2200      	movs	r2, #0
 8004838:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800483a:	193b      	adds	r3, r7, r4
 800483c:	4a2f      	ldr	r2, [pc, #188]	; (80048fc <MX_GPIO_Init+0x1a8>)
 800483e:	0019      	movs	r1, r3
 8004840:	0010      	movs	r0, r2
 8004842:	f002 fba9 	bl	8006f98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8004846:	0021      	movs	r1, r4
 8004848:	187b      	adds	r3, r7, r1
 800484a:	22c0      	movs	r2, #192	; 0xc0
 800484c:	0212      	lsls	r2, r2, #8
 800484e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004850:	000c      	movs	r4, r1
 8004852:	193b      	adds	r3, r7, r4
 8004854:	2201      	movs	r2, #1
 8004856:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004858:	193b      	adds	r3, r7, r4
 800485a:	2200      	movs	r2, #0
 800485c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800485e:	193b      	adds	r3, r7, r4
 8004860:	2200      	movs	r2, #0
 8004862:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004864:	193b      	adds	r3, r7, r4
 8004866:	4a25      	ldr	r2, [pc, #148]	; (80048fc <MX_GPIO_Init+0x1a8>)
 8004868:	0019      	movs	r1, r3
 800486a:	0010      	movs	r0, r2
 800486c:	f002 fb94 	bl	8006f98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 PC8 PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 8004870:	0021      	movs	r1, r4
 8004872:	187b      	adds	r3, r7, r1
 8004874:	22b8      	movs	r2, #184	; 0xb8
 8004876:	00d2      	lsls	r2, r2, #3
 8004878:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800487a:	000c      	movs	r4, r1
 800487c:	193b      	adds	r3, r7, r4
 800487e:	2201      	movs	r2, #1
 8004880:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004882:	193b      	adds	r3, r7, r4
 8004884:	2200      	movs	r2, #0
 8004886:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004888:	193b      	adds	r3, r7, r4
 800488a:	2200      	movs	r2, #0
 800488c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800488e:	193b      	adds	r3, r7, r4
 8004890:	4a1b      	ldr	r2, [pc, #108]	; (8004900 <MX_GPIO_Init+0x1ac>)
 8004892:	0019      	movs	r1, r3
 8004894:	0010      	movs	r0, r2
 8004896:	f002 fb7f 	bl	8006f98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800489a:	193b      	adds	r3, r7, r4
 800489c:	22c0      	movs	r2, #192	; 0xc0
 800489e:	0112      	lsls	r2, r2, #4
 80048a0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80048a2:	193b      	adds	r3, r7, r4
 80048a4:	2200      	movs	r2, #0
 80048a6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048a8:	193b      	adds	r3, r7, r4
 80048aa:	2200      	movs	r2, #0
 80048ac:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048ae:	193a      	adds	r2, r7, r4
 80048b0:	2390      	movs	r3, #144	; 0x90
 80048b2:	05db      	lsls	r3, r3, #23
 80048b4:	0011      	movs	r1, r2
 80048b6:	0018      	movs	r0, r3
 80048b8:	f002 fb6e 	bl	8006f98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80048bc:	0021      	movs	r1, r4
 80048be:	187b      	adds	r3, r7, r1
 80048c0:	22f0      	movs	r2, #240	; 0xf0
 80048c2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80048c4:	187b      	adds	r3, r7, r1
 80048c6:	2288      	movs	r2, #136	; 0x88
 80048c8:	0352      	lsls	r2, r2, #13
 80048ca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048cc:	187b      	adds	r3, r7, r1
 80048ce:	2200      	movs	r2, #0
 80048d0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048d2:	187b      	adds	r3, r7, r1
 80048d4:	4a09      	ldr	r2, [pc, #36]	; (80048fc <MX_GPIO_Init+0x1a8>)
 80048d6:	0019      	movs	r1, r3
 80048d8:	0010      	movs	r0, r2
 80048da:	f002 fb5d 	bl	8006f98 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80048de:	2200      	movs	r2, #0
 80048e0:	2100      	movs	r1, #0
 80048e2:	2007      	movs	r0, #7
 80048e4:	f002 f938 	bl	8006b58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80048e8:	2007      	movs	r0, #7
 80048ea:	f002 f94a 	bl	8006b82 <HAL_NVIC_EnableIRQ>

}
 80048ee:	46c0      	nop			; (mov r8, r8)
 80048f0:	46bd      	mov	sp, r7
 80048f2:	b009      	add	sp, #36	; 0x24
 80048f4:	bd90      	pop	{r4, r7, pc}
 80048f6:	46c0      	nop			; (mov r8, r8)
 80048f8:	40021000 	.word	0x40021000
 80048fc:	48000400 	.word	0x48000400
 8004900:	48000800 	.word	0x48000800

08004904 <HAL_GPIO_EXTI_Callback>:
//===========================================================================
// EXTERNAL INTERRUPT CALLBACK
// Used for navigation buttons and trigger
//===========================================================================
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b082      	sub	sp, #8
 8004908:	af00      	add	r7, sp, #0
 800490a:	0002      	movs	r2, r0
 800490c:	1dbb      	adds	r3, r7, #6
 800490e:	801a      	strh	r2, [r3, #0]
	curr = HAL_GetTick();
 8004910:	f001 fb58 	bl	8005fc4 <HAL_GetTick>
 8004914:	0002      	movs	r2, r0
 8004916:	4b24      	ldr	r3, [pc, #144]	; (80049a8 <HAL_GPIO_EXTI_Callback+0xa4>)
 8004918:	601a      	str	r2, [r3, #0]
	UNUSED(GPIO_Pin);
	if((GPIO_Pin == (1<<4)) && (curr - prev > 200)) //Left button
 800491a:	1dbb      	adds	r3, r7, #6
 800491c:	881b      	ldrh	r3, [r3, #0]
 800491e:	2b10      	cmp	r3, #16
 8004920:	d10c      	bne.n	800493c <HAL_GPIO_EXTI_Callback+0x38>
 8004922:	4b21      	ldr	r3, [pc, #132]	; (80049a8 <HAL_GPIO_EXTI_Callback+0xa4>)
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	4b21      	ldr	r3, [pc, #132]	; (80049ac <HAL_GPIO_EXTI_Callback+0xa8>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	1ad3      	subs	r3, r2, r3
 800492c:	2bc8      	cmp	r3, #200	; 0xc8
 800492e:	d905      	bls.n	800493c <HAL_GPIO_EXTI_Callback+0x38>
	{
		move_left();//move left
 8004930:	f000 fbe8 	bl	8005104 <move_left>
		prev = curr;
 8004934:	4b1c      	ldr	r3, [pc, #112]	; (80049a8 <HAL_GPIO_EXTI_Callback+0xa4>)
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	4b1c      	ldr	r3, [pc, #112]	; (80049ac <HAL_GPIO_EXTI_Callback+0xa8>)
 800493a:	601a      	str	r2, [r3, #0]
	}
	if(((GPIO_Pin == (1<<5)) | (GPIO_Pin == (1<<7))) && (curr - prev > 200)) //select button
 800493c:	1dbb      	adds	r3, r7, #6
 800493e:	881b      	ldrh	r3, [r3, #0]
 8004940:	3b20      	subs	r3, #32
 8004942:	425a      	negs	r2, r3
 8004944:	4153      	adcs	r3, r2
 8004946:	b2da      	uxtb	r2, r3
 8004948:	1dbb      	adds	r3, r7, #6
 800494a:	881b      	ldrh	r3, [r3, #0]
 800494c:	3b80      	subs	r3, #128	; 0x80
 800494e:	4259      	negs	r1, r3
 8004950:	414b      	adcs	r3, r1
 8004952:	b2db      	uxtb	r3, r3
 8004954:	4313      	orrs	r3, r2
 8004956:	b2db      	uxtb	r3, r3
 8004958:	2b00      	cmp	r3, #0
 800495a:	d00f      	beq.n	800497c <HAL_GPIO_EXTI_Callback+0x78>
 800495c:	4b12      	ldr	r3, [pc, #72]	; (80049a8 <HAL_GPIO_EXTI_Callback+0xa4>)
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	4b12      	ldr	r3, [pc, #72]	; (80049ac <HAL_GPIO_EXTI_Callback+0xa8>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	1ad3      	subs	r3, r2, r3
 8004966:	2bc8      	cmp	r3, #200	; 0xc8
 8004968:	d908      	bls.n	800497c <HAL_GPIO_EXTI_Callback+0x78>
		{
			display_select(currentSelectIndex); //select option
 800496a:	4b11      	ldr	r3, [pc, #68]	; (80049b0 <HAL_GPIO_EXTI_Callback+0xac>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	0018      	movs	r0, r3
 8004970:	f000 fd16 	bl	80053a0 <display_select>
			prev = curr;
 8004974:	4b0c      	ldr	r3, [pc, #48]	; (80049a8 <HAL_GPIO_EXTI_Callback+0xa4>)
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	4b0c      	ldr	r3, [pc, #48]	; (80049ac <HAL_GPIO_EXTI_Callback+0xa8>)
 800497a:	601a      	str	r2, [r3, #0]
		}
	if((GPIO_Pin == (1<<6)) && (curr - prev > 200)) // right button
 800497c:	1dbb      	adds	r3, r7, #6
 800497e:	881b      	ldrh	r3, [r3, #0]
 8004980:	2b40      	cmp	r3, #64	; 0x40
 8004982:	d10c      	bne.n	800499e <HAL_GPIO_EXTI_Callback+0x9a>
 8004984:	4b08      	ldr	r3, [pc, #32]	; (80049a8 <HAL_GPIO_EXTI_Callback+0xa4>)
 8004986:	681a      	ldr	r2, [r3, #0]
 8004988:	4b08      	ldr	r3, [pc, #32]	; (80049ac <HAL_GPIO_EXTI_Callback+0xa8>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	1ad3      	subs	r3, r2, r3
 800498e:	2bc8      	cmp	r3, #200	; 0xc8
 8004990:	d905      	bls.n	800499e <HAL_GPIO_EXTI_Callback+0x9a>
	{
		move_right();//move right
 8004992:	f000 fb81 	bl	8005098 <move_right>
		prev = curr;
 8004996:	4b04      	ldr	r3, [pc, #16]	; (80049a8 <HAL_GPIO_EXTI_Callback+0xa4>)
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	4b04      	ldr	r3, [pc, #16]	; (80049ac <HAL_GPIO_EXTI_Callback+0xa8>)
 800499c:	601a      	str	r2, [r3, #0]
	}
}
 800499e:	46c0      	nop			; (mov r8, r8)
 80049a0:	46bd      	mov	sp, r7
 80049a2:	b002      	add	sp, #8
 80049a4:	bd80      	pop	{r7, pc}
 80049a6:	46c0      	nop			; (mov r8, r8)
 80049a8:	20000154 	.word	0x20000154
 80049ac:	20000150 	.word	0x20000150
 80049b0:	2000013c 	.word	0x2000013c

080049b4 <HAL_ADC_ConvHalfCpltCallback>:
// Called when first half of buffer is filled
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc) {
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b082      	sub	sp, #8
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  __NOP();
 80049bc:	46c0      	nop			; (mov r8, r8)
}
 80049be:	46c0      	nop			; (mov r8, r8)
 80049c0:	46bd      	mov	sp, r7
 80049c2:	b002      	add	sp, #8
 80049c4:	bd80      	pop	{r7, pc}
	...

080049c8 <HAL_ADC_ConvCpltCallback>:

// Called when buffer is completely filled
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b086      	sub	sp, #24
 80049cc:	af04      	add	r7, sp, #16
 80049ce:	6078      	str	r0, [r7, #4]
	//LCD_Drawnum(3, 0, 0, , num2)
	HAL_ADC_Stop_DMA(hadc);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	0018      	movs	r0, r3
 80049d4:	f001 fcc2 	bl	800635c <HAL_ADC_Stop_DMA>
	LCD_DrawString(60 ,80,  YELLOW, BLUE,"Finished samples", 16, 0);
 80049d8:	4a08      	ldr	r2, [pc, #32]	; (80049fc <HAL_ADC_ConvCpltCallback+0x34>)
 80049da:	2300      	movs	r3, #0
 80049dc:	9302      	str	r3, [sp, #8]
 80049de:	2310      	movs	r3, #16
 80049e0:	9301      	str	r3, [sp, #4]
 80049e2:	4b07      	ldr	r3, [pc, #28]	; (8004a00 <HAL_ADC_ConvCpltCallback+0x38>)
 80049e4:	9300      	str	r3, [sp, #0]
 80049e6:	231f      	movs	r3, #31
 80049e8:	2150      	movs	r1, #80	; 0x50
 80049ea:	203c      	movs	r0, #60	; 0x3c
 80049ec:	f7ff fbe8 	bl	80041c0 <LCD_DrawString>
	dspmain();
 80049f0:	f7fe fbb0 	bl	8003154 <dspmain>
	//LCD_DrawString(60 ,160,  YELLOW, BLUE,"Finished DSP", 16, 0);
}
 80049f4:	46c0      	nop			; (mov r8, r8)
 80049f6:	46bd      	mov	sp, r7
 80049f8:	b002      	add	sp, #8
 80049fa:	bd80      	pop	{r7, pc}
 80049fc:	0000ffe0 	.word	0x0000ffe0
 8004a00:	0800e150 	.word	0x0800e150

08004a04 <battery>:
void battery() {
 8004a04:	b5b0      	push	{r4, r5, r7, lr}
 8004a06:	b096      	sub	sp, #88	; 0x58
 8004a08:	af04      	add	r7, sp, #16

	battery_setPresacle(5);
 8004a0a:	2005      	movs	r0, #5
 8004a0c:	f000 f964 	bl	8004cd8 <battery_setPresacle>


	LCD_DrawString(60,100,YELLOW, BLUE, "I2C:", 16, 0);
 8004a10:	4aa1      	ldr	r2, [pc, #644]	; (8004c98 <battery+0x294>)
 8004a12:	2300      	movs	r3, #0
 8004a14:	9302      	str	r3, [sp, #8]
 8004a16:	2310      	movs	r3, #16
 8004a18:	9301      	str	r3, [sp, #4]
 8004a1a:	4ba0      	ldr	r3, [pc, #640]	; (8004c9c <battery+0x298>)
 8004a1c:	9300      	str	r3, [sp, #0]
 8004a1e:	231f      	movs	r3, #31
 8004a20:	2164      	movs	r1, #100	; 0x64
 8004a22:	203c      	movs	r0, #60	; 0x3c
 8004a24:	f7ff fbcc 	bl	80041c0 <LCD_DrawString>
	//HAL_I2C_Master_Transmit(&hi2c1, I2C_BATTERY_MONITOR_ADDR, pData, Size, Timeout);
	HAL_StatusTypeDef ret;
	batbuf[0] = 0;
 8004a28:	4b9d      	ldr	r3, [pc, #628]	; (8004ca0 <battery+0x29c>)
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	701a      	strb	r2, [r3, #0]
	ret = HAL_I2C_Master_Transmit(&hi2c1, I2C_BATTERY_MONITOR_ADDR, batbuf, 1, HAL_MAX_DELAY);
 8004a2e:	23c8      	movs	r3, #200	; 0xc8
 8004a30:	b299      	uxth	r1, r3
 8004a32:	2547      	movs	r5, #71	; 0x47
 8004a34:	197c      	adds	r4, r7, r5
 8004a36:	4a9a      	ldr	r2, [pc, #616]	; (8004ca0 <battery+0x29c>)
 8004a38:	489a      	ldr	r0, [pc, #616]	; (8004ca4 <battery+0x2a0>)
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	425b      	negs	r3, r3
 8004a3e:	9300      	str	r3, [sp, #0]
 8004a40:	2301      	movs	r3, #1
 8004a42:	f002 fd0d 	bl	8007460 <HAL_I2C_Master_Transmit>
 8004a46:	0003      	movs	r3, r0
 8004a48:	7023      	strb	r3, [r4, #0]
	if ( ret != HAL_OK ) {
 8004a4a:	197b      	adds	r3, r7, r5
 8004a4c:	781b      	ldrb	r3, [r3, #0]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d00c      	beq.n	8004a6c <battery+0x68>
		LCD_DrawString(140,100,YELLOW, BLUE, "ERROR", 16, 0);
 8004a52:	4a91      	ldr	r2, [pc, #580]	; (8004c98 <battery+0x294>)
 8004a54:	2300      	movs	r3, #0
 8004a56:	9302      	str	r3, [sp, #8]
 8004a58:	2310      	movs	r3, #16
 8004a5a:	9301      	str	r3, [sp, #4]
 8004a5c:	4b92      	ldr	r3, [pc, #584]	; (8004ca8 <battery+0x2a4>)
 8004a5e:	9300      	str	r3, [sp, #0]
 8004a60:	231f      	movs	r3, #31
 8004a62:	2164      	movs	r1, #100	; 0x64
 8004a64:	208c      	movs	r0, #140	; 0x8c
 8004a66:	f7ff fbab 	bl	80041c0 <LCD_DrawString>
 8004a6a:	e04b      	b.n	8004b04 <battery+0x100>
	} else {
		LCD_DrawString(140,100,YELLOW, BLUE, "ACK", 16, 0);
 8004a6c:	4a8a      	ldr	r2, [pc, #552]	; (8004c98 <battery+0x294>)
 8004a6e:	2300      	movs	r3, #0
 8004a70:	9302      	str	r3, [sp, #8]
 8004a72:	2310      	movs	r3, #16
 8004a74:	9301      	str	r3, [sp, #4]
 8004a76:	4b8d      	ldr	r3, [pc, #564]	; (8004cac <battery+0x2a8>)
 8004a78:	9300      	str	r3, [sp, #0]
 8004a7a:	231f      	movs	r3, #31
 8004a7c:	2164      	movs	r1, #100	; 0x64
 8004a7e:	208c      	movs	r0, #140	; 0x8c
 8004a80:	f7ff fb9e 	bl	80041c0 <LCD_DrawString>
		LCD_DrawString(60,120,YELLOW, BLUE, "Status", 16, 0);
 8004a84:	4a84      	ldr	r2, [pc, #528]	; (8004c98 <battery+0x294>)
 8004a86:	2300      	movs	r3, #0
 8004a88:	9302      	str	r3, [sp, #8]
 8004a8a:	2310      	movs	r3, #16
 8004a8c:	9301      	str	r3, [sp, #4]
 8004a8e:	4b88      	ldr	r3, [pc, #544]	; (8004cb0 <battery+0x2ac>)
 8004a90:	9300      	str	r3, [sp, #0]
 8004a92:	231f      	movs	r3, #31
 8004a94:	2178      	movs	r1, #120	; 0x78
 8004a96:	203c      	movs	r0, #60	; 0x3c
 8004a98:	f7ff fb92 	bl	80041c0 <LCD_DrawString>

		ret = HAL_I2C_Master_Receive(&hi2c1, I2C_BATTERY_MONITOR_ADDR, batbuf, 1, HAL_MAX_DELAY);
 8004a9c:	23c8      	movs	r3, #200	; 0xc8
 8004a9e:	b299      	uxth	r1, r3
 8004aa0:	2547      	movs	r5, #71	; 0x47
 8004aa2:	197c      	adds	r4, r7, r5
 8004aa4:	4a7e      	ldr	r2, [pc, #504]	; (8004ca0 <battery+0x29c>)
 8004aa6:	487f      	ldr	r0, [pc, #508]	; (8004ca4 <battery+0x2a0>)
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	425b      	negs	r3, r3
 8004aac:	9300      	str	r3, [sp, #0]
 8004aae:	2301      	movs	r3, #1
 8004ab0:	f002 fdde 	bl	8007670 <HAL_I2C_Master_Receive>
 8004ab4:	0003      	movs	r3, r0
 8004ab6:	7023      	strb	r3, [r4, #0]
		if ( ret != HAL_OK ) {
 8004ab8:	197b      	adds	r3, r7, r5
 8004aba:	781b      	ldrb	r3, [r3, #0]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d00c      	beq.n	8004ada <battery+0xd6>
			LCD_DrawString(140,120,YELLOW, BLUE, "ERROR", 16, 0);
 8004ac0:	4a75      	ldr	r2, [pc, #468]	; (8004c98 <battery+0x294>)
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	9302      	str	r3, [sp, #8]
 8004ac6:	2310      	movs	r3, #16
 8004ac8:	9301      	str	r3, [sp, #4]
 8004aca:	4b77      	ldr	r3, [pc, #476]	; (8004ca8 <battery+0x2a4>)
 8004acc:	9300      	str	r3, [sp, #0]
 8004ace:	231f      	movs	r3, #31
 8004ad0:	2178      	movs	r1, #120	; 0x78
 8004ad2:	208c      	movs	r0, #140	; 0x8c
 8004ad4:	f7ff fb74 	bl	80041c0 <LCD_DrawString>
 8004ad8:	e014      	b.n	8004b04 <battery+0x100>
		} else {
			char text[20];
			sprintf(text, "0x%x", batbuf[0]);
 8004ada:	4b71      	ldr	r3, [pc, #452]	; (8004ca0 <battery+0x29c>)
 8004adc:	781b      	ldrb	r3, [r3, #0]
 8004ade:	001a      	movs	r2, r3
 8004ae0:	4974      	ldr	r1, [pc, #464]	; (8004cb4 <battery+0x2b0>)
 8004ae2:	242c      	movs	r4, #44	; 0x2c
 8004ae4:	193b      	adds	r3, r7, r4
 8004ae6:	0018      	movs	r0, r3
 8004ae8:	f004 feb4 	bl	8009854 <siprintf>

			LCD_DrawString(140,120,YELLOW, BLUE, text, 16, 0);
 8004aec:	4a6a      	ldr	r2, [pc, #424]	; (8004c98 <battery+0x294>)
 8004aee:	2300      	movs	r3, #0
 8004af0:	9302      	str	r3, [sp, #8]
 8004af2:	2310      	movs	r3, #16
 8004af4:	9301      	str	r3, [sp, #4]
 8004af6:	193b      	adds	r3, r7, r4
 8004af8:	9300      	str	r3, [sp, #0]
 8004afa:	231f      	movs	r3, #31
 8004afc:	2178      	movs	r1, #120	; 0x78
 8004afe:	208c      	movs	r0, #140	; 0x8c
 8004b00:	f7ff fb5e 	bl	80041c0 <LCD_DrawString>
		}
	}

	batbuf[0] = 2;
 8004b04:	4b66      	ldr	r3, [pc, #408]	; (8004ca0 <battery+0x29c>)
 8004b06:	2202      	movs	r2, #2
 8004b08:	701a      	strb	r2, [r3, #0]
	LCD_DrawString(60,140,YELLOW, BLUE, "Chrg Reg:", 16, 0);
 8004b0a:	4a63      	ldr	r2, [pc, #396]	; (8004c98 <battery+0x294>)
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	9302      	str	r3, [sp, #8]
 8004b10:	2310      	movs	r3, #16
 8004b12:	9301      	str	r3, [sp, #4]
 8004b14:	4b68      	ldr	r3, [pc, #416]	; (8004cb8 <battery+0x2b4>)
 8004b16:	9300      	str	r3, [sp, #0]
 8004b18:	231f      	movs	r3, #31
 8004b1a:	218c      	movs	r1, #140	; 0x8c
 8004b1c:	203c      	movs	r0, #60	; 0x3c
 8004b1e:	f7ff fb4f 	bl	80041c0 <LCD_DrawString>
	ret = HAL_I2C_Master_Transmit(&hi2c1, I2C_BATTERY_MONITOR_ADDR, batbuf, 1, HAL_MAX_DELAY);
 8004b22:	23c8      	movs	r3, #200	; 0xc8
 8004b24:	b299      	uxth	r1, r3
 8004b26:	2547      	movs	r5, #71	; 0x47
 8004b28:	197c      	adds	r4, r7, r5
 8004b2a:	4a5d      	ldr	r2, [pc, #372]	; (8004ca0 <battery+0x29c>)
 8004b2c:	485d      	ldr	r0, [pc, #372]	; (8004ca4 <battery+0x2a0>)
 8004b2e:	2301      	movs	r3, #1
 8004b30:	425b      	negs	r3, r3
 8004b32:	9300      	str	r3, [sp, #0]
 8004b34:	2301      	movs	r3, #1
 8004b36:	f002 fc93 	bl	8007460 <HAL_I2C_Master_Transmit>
 8004b3a:	0003      	movs	r3, r0
 8004b3c:	7023      	strb	r3, [r4, #0]
	if ( ret != HAL_OK ) {
 8004b3e:	197b      	adds	r3, r7, r5
 8004b40:	781b      	ldrb	r3, [r3, #0]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d00c      	beq.n	8004b60 <battery+0x15c>
		LCD_DrawString(140,140,YELLOW, BLUE, "ERROR", 16, 0);
 8004b46:	4a54      	ldr	r2, [pc, #336]	; (8004c98 <battery+0x294>)
 8004b48:	2300      	movs	r3, #0
 8004b4a:	9302      	str	r3, [sp, #8]
 8004b4c:	2310      	movs	r3, #16
 8004b4e:	9301      	str	r3, [sp, #4]
 8004b50:	4b55      	ldr	r3, [pc, #340]	; (8004ca8 <battery+0x2a4>)
 8004b52:	9300      	str	r3, [sp, #0]
 8004b54:	231f      	movs	r3, #31
 8004b56:	218c      	movs	r1, #140	; 0x8c
 8004b58:	208c      	movs	r0, #140	; 0x8c
 8004b5a:	f7ff fb31 	bl	80041c0 <LCD_DrawString>

	//HAL_I2C_Master_Receive_IT(&hi2c1, 100, batbuf, I2C_BUF_LEN);
	//HAL_I2C_Master_Receive(&hi2c1, DevAddress, pData, Size, Timeout), DevAddress, pData, Size, Timeout)

	//nano_wait(100000);
}
 8004b5e:	e096      	b.n	8004c8e <battery+0x28a>
		LCD_DrawString(140,140,YELLOW, BLUE, "ACK", 16, 0);
 8004b60:	4a4d      	ldr	r2, [pc, #308]	; (8004c98 <battery+0x294>)
 8004b62:	2300      	movs	r3, #0
 8004b64:	9302      	str	r3, [sp, #8]
 8004b66:	2310      	movs	r3, #16
 8004b68:	9301      	str	r3, [sp, #4]
 8004b6a:	4b50      	ldr	r3, [pc, #320]	; (8004cac <battery+0x2a8>)
 8004b6c:	9300      	str	r3, [sp, #0]
 8004b6e:	231f      	movs	r3, #31
 8004b70:	218c      	movs	r1, #140	; 0x8c
 8004b72:	208c      	movs	r0, #140	; 0x8c
 8004b74:	f7ff fb24 	bl	80041c0 <LCD_DrawString>
		LCD_DrawString(60,160,YELLOW, BLUE, "Amount:", 16, 0);
 8004b78:	4a47      	ldr	r2, [pc, #284]	; (8004c98 <battery+0x294>)
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	9302      	str	r3, [sp, #8]
 8004b7e:	2310      	movs	r3, #16
 8004b80:	9301      	str	r3, [sp, #4]
 8004b82:	4b4e      	ldr	r3, [pc, #312]	; (8004cbc <battery+0x2b8>)
 8004b84:	9300      	str	r3, [sp, #0]
 8004b86:	231f      	movs	r3, #31
 8004b88:	21a0      	movs	r1, #160	; 0xa0
 8004b8a:	203c      	movs	r0, #60	; 0x3c
 8004b8c:	f7ff fb18 	bl	80041c0 <LCD_DrawString>
		ret = HAL_I2C_Master_Receive(&hi2c1, I2C_BATTERY_MONITOR_ADDR, batbuf, 4, HAL_MAX_DELAY);
 8004b90:	23c8      	movs	r3, #200	; 0xc8
 8004b92:	b299      	uxth	r1, r3
 8004b94:	2547      	movs	r5, #71	; 0x47
 8004b96:	197c      	adds	r4, r7, r5
 8004b98:	4a41      	ldr	r2, [pc, #260]	; (8004ca0 <battery+0x29c>)
 8004b9a:	4842      	ldr	r0, [pc, #264]	; (8004ca4 <battery+0x2a0>)
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	425b      	negs	r3, r3
 8004ba0:	9300      	str	r3, [sp, #0]
 8004ba2:	2304      	movs	r3, #4
 8004ba4:	f002 fd64 	bl	8007670 <HAL_I2C_Master_Receive>
 8004ba8:	0003      	movs	r3, r0
 8004baa:	7023      	strb	r3, [r4, #0]
		if ( ret != HAL_OK ) {
 8004bac:	197b      	adds	r3, r7, r5
 8004bae:	781b      	ldrb	r3, [r3, #0]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d00c      	beq.n	8004bce <battery+0x1ca>
			LCD_DrawString(140,160,YELLOW, BLUE, "ERROR", 16, 0);
 8004bb4:	4a38      	ldr	r2, [pc, #224]	; (8004c98 <battery+0x294>)
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	9302      	str	r3, [sp, #8]
 8004bba:	2310      	movs	r3, #16
 8004bbc:	9301      	str	r3, [sp, #4]
 8004bbe:	4b3a      	ldr	r3, [pc, #232]	; (8004ca8 <battery+0x2a4>)
 8004bc0:	9300      	str	r3, [sp, #0]
 8004bc2:	231f      	movs	r3, #31
 8004bc4:	21a0      	movs	r1, #160	; 0xa0
 8004bc6:	208c      	movs	r0, #140	; 0x8c
 8004bc8:	f7ff fafa 	bl	80041c0 <LCD_DrawString>
}
 8004bcc:	e05f      	b.n	8004c8e <battery+0x28a>
			sprintf(text, "0x%02x%02x %02x%02x", batbuf[0],batbuf[1],batbuf[2],batbuf[3]);
 8004bce:	4b34      	ldr	r3, [pc, #208]	; (8004ca0 <battery+0x29c>)
 8004bd0:	781b      	ldrb	r3, [r3, #0]
 8004bd2:	001c      	movs	r4, r3
 8004bd4:	4b32      	ldr	r3, [pc, #200]	; (8004ca0 <battery+0x29c>)
 8004bd6:	785b      	ldrb	r3, [r3, #1]
 8004bd8:	001d      	movs	r5, r3
 8004bda:	4b31      	ldr	r3, [pc, #196]	; (8004ca0 <battery+0x29c>)
 8004bdc:	789b      	ldrb	r3, [r3, #2]
 8004bde:	001a      	movs	r2, r3
 8004be0:	4b2f      	ldr	r3, [pc, #188]	; (8004ca0 <battery+0x29c>)
 8004be2:	78db      	ldrb	r3, [r3, #3]
 8004be4:	4936      	ldr	r1, [pc, #216]	; (8004cc0 <battery+0x2bc>)
 8004be6:	1d38      	adds	r0, r7, #4
 8004be8:	9301      	str	r3, [sp, #4]
 8004bea:	9200      	str	r2, [sp, #0]
 8004bec:	002b      	movs	r3, r5
 8004bee:	0022      	movs	r2, r4
 8004bf0:	f004 fe30 	bl	8009854 <siprintf>
			LCD_DrawString(140,160,YELLOW, BLUE, text, 16, 0);
 8004bf4:	4a28      	ldr	r2, [pc, #160]	; (8004c98 <battery+0x294>)
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	9302      	str	r3, [sp, #8]
 8004bfa:	2310      	movs	r3, #16
 8004bfc:	9301      	str	r3, [sp, #4]
 8004bfe:	1d3b      	adds	r3, r7, #4
 8004c00:	9300      	str	r3, [sp, #0]
 8004c02:	231f      	movs	r3, #31
 8004c04:	21a0      	movs	r1, #160	; 0xa0
 8004c06:	208c      	movs	r0, #140	; 0x8c
 8004c08:	f7ff fada 	bl	80041c0 <LCD_DrawString>
			float chargeAmount = 2 * 0.085 * (batbuf[3] + batbuf[2] * 256);
 8004c0c:	4b24      	ldr	r3, [pc, #144]	; (8004ca0 <battery+0x29c>)
 8004c0e:	78db      	ldrb	r3, [r3, #3]
 8004c10:	001a      	movs	r2, r3
 8004c12:	4b23      	ldr	r3, [pc, #140]	; (8004ca0 <battery+0x29c>)
 8004c14:	789b      	ldrb	r3, [r3, #2]
 8004c16:	021b      	lsls	r3, r3, #8
 8004c18:	18d3      	adds	r3, r2, r3
 8004c1a:	0018      	movs	r0, r3
 8004c1c:	f7fd ffc8 	bl	8002bb0 <__aeabi_i2d>
 8004c20:	4a28      	ldr	r2, [pc, #160]	; (8004cc4 <battery+0x2c0>)
 8004c22:	4b29      	ldr	r3, [pc, #164]	; (8004cc8 <battery+0x2c4>)
 8004c24:	f7fd f990 	bl	8001f48 <__aeabi_dmul>
 8004c28:	0002      	movs	r2, r0
 8004c2a:	000b      	movs	r3, r1
 8004c2c:	0010      	movs	r0, r2
 8004c2e:	0019      	movs	r1, r3
 8004c30:	f7fe f836 	bl	8002ca0 <__aeabi_d2f>
 8004c34:	1c03      	adds	r3, r0, #0
 8004c36:	643b      	str	r3, [r7, #64]	; 0x40
			sprintf(text, "Capacity: %d mAh   %d %%", (uint32_t)chargeAmount, (uint32_t) (chargeAmount/5200.0*100));
 8004c38:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004c3a:	f7fb fc13 	bl	8000464 <__aeabi_f2uiz>
 8004c3e:	0004      	movs	r4, r0
 8004c40:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004c42:	f7fd ffe5 	bl	8002c10 <__aeabi_f2d>
 8004c46:	2200      	movs	r2, #0
 8004c48:	4b20      	ldr	r3, [pc, #128]	; (8004ccc <battery+0x2c8>)
 8004c4a:	f7fc fe95 	bl	8001978 <__aeabi_ddiv>
 8004c4e:	0002      	movs	r2, r0
 8004c50:	000b      	movs	r3, r1
 8004c52:	0010      	movs	r0, r2
 8004c54:	0019      	movs	r1, r3
 8004c56:	2200      	movs	r2, #0
 8004c58:	4b1d      	ldr	r3, [pc, #116]	; (8004cd0 <battery+0x2cc>)
 8004c5a:	f7fd f975 	bl	8001f48 <__aeabi_dmul>
 8004c5e:	0002      	movs	r2, r0
 8004c60:	000b      	movs	r3, r1
 8004c62:	0010      	movs	r0, r2
 8004c64:	0019      	movs	r1, r3
 8004c66:	f7fb fc15 	bl	8000494 <__aeabi_d2uiz>
 8004c6a:	0003      	movs	r3, r0
 8004c6c:	4919      	ldr	r1, [pc, #100]	; (8004cd4 <battery+0x2d0>)
 8004c6e:	1d38      	adds	r0, r7, #4
 8004c70:	0022      	movs	r2, r4
 8004c72:	f004 fdef 	bl	8009854 <siprintf>
			LCD_DrawString(25 ,50,  YELLOW, BLUE, text, 16, 0);
 8004c76:	4a08      	ldr	r2, [pc, #32]	; (8004c98 <battery+0x294>)
 8004c78:	2300      	movs	r3, #0
 8004c7a:	9302      	str	r3, [sp, #8]
 8004c7c:	2310      	movs	r3, #16
 8004c7e:	9301      	str	r3, [sp, #4]
 8004c80:	1d3b      	adds	r3, r7, #4
 8004c82:	9300      	str	r3, [sp, #0]
 8004c84:	231f      	movs	r3, #31
 8004c86:	2132      	movs	r1, #50	; 0x32
 8004c88:	2019      	movs	r0, #25
 8004c8a:	f7ff fa99 	bl	80041c0 <LCD_DrawString>
}
 8004c8e:	46c0      	nop			; (mov r8, r8)
 8004c90:	46bd      	mov	sp, r7
 8004c92:	b012      	add	sp, #72	; 0x48
 8004c94:	bdb0      	pop	{r4, r5, r7, pc}
 8004c96:	46c0      	nop			; (mov r8, r8)
 8004c98:	0000ffe0 	.word	0x0000ffe0
 8004c9c:	0800e164 	.word	0x0800e164
 8004ca0:	200011c8 	.word	0x200011c8
 8004ca4:	2000117c 	.word	0x2000117c
 8004ca8:	0800e16c 	.word	0x0800e16c
 8004cac:	0800e174 	.word	0x0800e174
 8004cb0:	0800e178 	.word	0x0800e178
 8004cb4:	0800e180 	.word	0x0800e180
 8004cb8:	0800e188 	.word	0x0800e188
 8004cbc:	0800e194 	.word	0x0800e194
 8004cc0:	0800e19c 	.word	0x0800e19c
 8004cc4:	5c28f5c3 	.word	0x5c28f5c3
 8004cc8:	3fc5c28f 	.word	0x3fc5c28f
 8004ccc:	40b45000 	.word	0x40b45000
 8004cd0:	40590000 	.word	0x40590000
 8004cd4:	0800e1b0 	.word	0x0800e1b0

08004cd8 <battery_setPresacle>:

void battery_setPresacle(uint8_t scale)
{
 8004cd8:	b5b0      	push	{r4, r5, r7, lr}
 8004cda:	b088      	sub	sp, #32
 8004cdc:	af04      	add	r7, sp, #16
 8004cde:	0002      	movs	r2, r0
 8004ce0:	1dfb      	adds	r3, r7, #7
 8004ce2:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef ret;
	batbuf[0] = 0x01;
 8004ce4:	4b1e      	ldr	r3, [pc, #120]	; (8004d60 <battery_setPresacle+0x88>)
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	701a      	strb	r2, [r3, #0]
	batbuf[1] = 0x38;
 8004cea:	4b1d      	ldr	r3, [pc, #116]	; (8004d60 <battery_setPresacle+0x88>)
 8004cec:	2238      	movs	r2, #56	; 0x38
 8004cee:	705a      	strb	r2, [r3, #1]
	ret = HAL_I2C_Master_Transmit(&hi2c1, I2C_BATTERY_MONITOR_ADDR, batbuf, 2, HAL_MAX_DELAY);
 8004cf0:	23c8      	movs	r3, #200	; 0xc8
 8004cf2:	b299      	uxth	r1, r3
 8004cf4:	250f      	movs	r5, #15
 8004cf6:	197c      	adds	r4, r7, r5
 8004cf8:	4a19      	ldr	r2, [pc, #100]	; (8004d60 <battery_setPresacle+0x88>)
 8004cfa:	481a      	ldr	r0, [pc, #104]	; (8004d64 <battery_setPresacle+0x8c>)
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	425b      	negs	r3, r3
 8004d00:	9300      	str	r3, [sp, #0]
 8004d02:	2302      	movs	r3, #2
 8004d04:	f002 fbac 	bl	8007460 <HAL_I2C_Master_Transmit>
 8004d08:	0003      	movs	r3, r0
 8004d0a:	7023      	strb	r3, [r4, #0]
	if ( ret != HAL_OK ) {
 8004d0c:	197b      	adds	r3, r7, r5
 8004d0e:	781b      	ldrb	r3, [r3, #0]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d00c      	beq.n	8004d2e <battery_setPresacle+0x56>
		LCD_DrawString(140,40,YELLOW, BLUE, "ERROR", 16, 0);
 8004d14:	4a14      	ldr	r2, [pc, #80]	; (8004d68 <battery_setPresacle+0x90>)
 8004d16:	2300      	movs	r3, #0
 8004d18:	9302      	str	r3, [sp, #8]
 8004d1a:	2310      	movs	r3, #16
 8004d1c:	9301      	str	r3, [sp, #4]
 8004d1e:	4b13      	ldr	r3, [pc, #76]	; (8004d6c <battery_setPresacle+0x94>)
 8004d20:	9300      	str	r3, [sp, #0]
 8004d22:	231f      	movs	r3, #31
 8004d24:	2128      	movs	r1, #40	; 0x28
 8004d26:	208c      	movs	r0, #140	; 0x8c
 8004d28:	f7ff fa4a 	bl	80041c0 <LCD_DrawString>
		if ( ret != HAL_OK ) {
				LCD_DrawString(140,40,YELLOW, BLUE, "ERROR", 16, 0);
		} //else {LCD_DrawString(140,40,YELLOW, BLUE, "DONE", 16, 0);}
	}

	return;
 8004d2c:	e014      	b.n	8004d58 <battery_setPresacle+0x80>
		batbuf[0] = 0x30;
 8004d2e:	4b0c      	ldr	r3, [pc, #48]	; (8004d60 <battery_setPresacle+0x88>)
 8004d30:	2230      	movs	r2, #48	; 0x30
 8004d32:	701a      	strb	r2, [r3, #0]
		if ( ret != HAL_OK ) {
 8004d34:	230f      	movs	r3, #15
 8004d36:	18fb      	adds	r3, r7, r3
 8004d38:	781b      	ldrb	r3, [r3, #0]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d00c      	beq.n	8004d58 <battery_setPresacle+0x80>
				LCD_DrawString(140,40,YELLOW, BLUE, "ERROR", 16, 0);
 8004d3e:	4a0a      	ldr	r2, [pc, #40]	; (8004d68 <battery_setPresacle+0x90>)
 8004d40:	2300      	movs	r3, #0
 8004d42:	9302      	str	r3, [sp, #8]
 8004d44:	2310      	movs	r3, #16
 8004d46:	9301      	str	r3, [sp, #4]
 8004d48:	4b08      	ldr	r3, [pc, #32]	; (8004d6c <battery_setPresacle+0x94>)
 8004d4a:	9300      	str	r3, [sp, #0]
 8004d4c:	231f      	movs	r3, #31
 8004d4e:	2128      	movs	r1, #40	; 0x28
 8004d50:	208c      	movs	r0, #140	; 0x8c
 8004d52:	f7ff fa35 	bl	80041c0 <LCD_DrawString>
	return;
 8004d56:	46c0      	nop			; (mov r8, r8)
 8004d58:	46c0      	nop			; (mov r8, r8)
}
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	b004      	add	sp, #16
 8004d5e:	bdb0      	pop	{r4, r5, r7, pc}
 8004d60:	200011c8 	.word	0x200011c8
 8004d64:	2000117c 	.word	0x2000117c
 8004d68:	0000ffe0 	.word	0x0000ffe0
 8004d6c:	0800e16c 	.word	0x0800e16c

08004d70 <auto_tune>:
		renew +=  tmp * fact;
	  }

}
void auto_tune()
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b084      	sub	sp, #16
 8004d74:	af04      	add	r7, sp, #16
	LCD_DrawString(80 ,80,  YELLOW, BLUE,"Take samples", 16, 0);
 8004d76:	4a0b      	ldr	r2, [pc, #44]	; (8004da4 <auto_tune+0x34>)
 8004d78:	2300      	movs	r3, #0
 8004d7a:	9302      	str	r3, [sp, #8]
 8004d7c:	2310      	movs	r3, #16
 8004d7e:	9301      	str	r3, [sp, #4]
 8004d80:	4b09      	ldr	r3, [pc, #36]	; (8004da8 <auto_tune+0x38>)
 8004d82:	9300      	str	r3, [sp, #0]
 8004d84:	231f      	movs	r3, #31
 8004d86:	2150      	movs	r1, #80	; 0x50
 8004d88:	2050      	movs	r0, #80	; 0x50
 8004d8a:	f7ff fa19 	bl	80041c0 <LCD_DrawString>
	HAL_ADC_Start_DMA(&hadc, adc_buf, ADC_BUF_LEN);
 8004d8e:	2380      	movs	r3, #128	; 0x80
 8004d90:	011a      	lsls	r2, r3, #4
 8004d92:	4906      	ldr	r1, [pc, #24]	; (8004dac <auto_tune+0x3c>)
 8004d94:	4b06      	ldr	r3, [pc, #24]	; (8004db0 <auto_tune+0x40>)
 8004d96:	0018      	movs	r0, r3
 8004d98:	f001 fa5e 	bl	8006258 <HAL_ADC_Start_DMA>
	//dspmain();
}
 8004d9c:	46c0      	nop			; (mov r8, r8)
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	46c0      	nop			; (mov r8, r8)
 8004da4:	0000ffe0 	.word	0x0000ffe0
 8004da8:	0800e1cc 	.word	0x0800e1cc
 8004dac:	20000168 	.word	0x20000168
 8004db0:	200012bc 	.word	0x200012bc

08004db4 <startmotor>:
void startmotor()
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8004db8:	4b03      	ldr	r3, [pc, #12]	; (8004dc8 <startmotor+0x14>)
 8004dba:	2100      	movs	r1, #0
 8004dbc:	0018      	movs	r0, r3
 8004dbe:	f003 fed7 	bl	8008b70 <HAL_TIM_PWM_Start>
}
 8004dc2:	46c0      	nop			; (mov r8, r8)
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}
 8004dc8:	200011cc 	.word	0x200011cc

08004dcc <stopmotor>:
void stopmotor()
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8004dd0:	4b07      	ldr	r3, [pc, #28]	; (8004df0 <stopmotor+0x24>)
 8004dd2:	2100      	movs	r1, #0
 8004dd4:	0018      	movs	r0, r3
 8004dd6:	f003 ff83 	bl	8008ce0 <HAL_TIM_PWM_Stop>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8004dda:	2380      	movs	r3, #128	; 0x80
 8004ddc:	011b      	lsls	r3, r3, #4
 8004dde:	4805      	ldr	r0, [pc, #20]	; (8004df4 <stopmotor+0x28>)
 8004de0:	2201      	movs	r2, #1
 8004de2:	0019      	movs	r1, r3
 8004de4:	f002 fa6d 	bl	80072c2 <HAL_GPIO_WritePin>
}
 8004de8:	46c0      	nop			; (mov r8, r8)
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}
 8004dee:	46c0      	nop			; (mov r8, r8)
 8004df0:	200011cc 	.word	0x200011cc
 8004df4:	48000400 	.word	0x48000400

08004df8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004dfc:	b672      	cpsid	i
}
 8004dfe:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004e00:	e7fe      	b.n	8004e00 <Error_Handler+0x8>
	...

08004e04 <initialize>:
uint8_t pressHistory[3] = {0,0,0};
extern const Picture *image;
struct display *currDisplay;

void initialize()
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b08a      	sub	sp, #40	; 0x28
 8004e08:	af00      	add	r7, sp, #0
	struct display *home = malloc(sizeof(struct display));
 8004e0a:	2020      	movs	r0, #32
 8004e0c:	f004 fc56 	bl	80096bc <malloc>
 8004e10:	0003      	movs	r3, r0
 8004e12:	627b      	str	r3, [r7, #36]	; 0x24
	struct display *info = malloc(sizeof(struct display));
 8004e14:	2020      	movs	r0, #32
 8004e16:	f004 fc51 	bl	80096bc <malloc>
 8004e1a:	0003      	movs	r3, r0
 8004e1c:	623b      	str	r3, [r7, #32]
	struct display *samp = malloc(sizeof(struct display));
 8004e1e:	2020      	movs	r0, #32
 8004e20:	f004 fc4c 	bl	80096bc <malloc>
 8004e24:	0003      	movs	r3, r0
 8004e26:	61fb      	str	r3, [r7, #28]
	struct display *tune = malloc(sizeof(struct display));
 8004e28:	2020      	movs	r0, #32
 8004e2a:	f004 fc47 	bl	80096bc <malloc>
 8004e2e:	0003      	movs	r3, r0
 8004e30:	61bb      	str	r3, [r7, #24]
	struct display *manual = malloc(sizeof(struct display));
 8004e32:	2020      	movs	r0, #32
 8004e34:	f004 fc42 	bl	80096bc <malloc>
 8004e38:	0003      	movs	r3, r0
 8004e3a:	617b      	str	r3, [r7, #20]
	struct display *peg = malloc(sizeof(struct display));
 8004e3c:	2020      	movs	r0, #32
 8004e3e:	f004 fc3d 	bl	80096bc <malloc>
 8004e42:	0003      	movs	r3, r0
 8004e44:	613b      	str	r3, [r7, #16]
	struct display *rotate = malloc(sizeof(struct display));
 8004e46:	2020      	movs	r0, #32
 8004e48:	f004 fc38 	bl	80096bc <malloc>
 8004e4c:	0003      	movs	r3, r0
 8004e4e:	60fb      	str	r3, [r7, #12]
	struct display *Auto = malloc(sizeof(struct display));
 8004e50:	2020      	movs	r0, #32
 8004e52:	f004 fc33 	bl	80096bc <malloc>
 8004e56:	0003      	movs	r3, r0
 8004e58:	60bb      	str	r3, [r7, #8]
	struct display *bat = malloc(sizeof(struct display));
 8004e5a:	2020      	movs	r0, #32
 8004e5c:	f004 fc2e 	bl	80096bc <malloc>
 8004e60:	0003      	movs	r3, r0
 8004e62:	607b      	str	r3, [r7, #4]

	home->ttl = menu_home;
 8004e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e66:	4a6a      	ldr	r2, [pc, #424]	; (8005010 <initialize+0x20c>)
 8004e68:	601a      	str	r2, [r3, #0]
	home->scrollmax = 3;
 8004e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e6c:	2203      	movs	r2, #3
 8004e6e:	60da      	str	r2, [r3, #12]
	home->selectionmax = 3;
 8004e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e72:	2203      	movs	r2, #3
 8004e74:	611a      	str	r2, [r3, #16]
	home->backout = NULL;
 8004e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e78:	2200      	movs	r2, #0
 8004e7a:	61da      	str	r2, [r3, #28]
	home->nextsel = NULL;
 8004e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e7e:	2200      	movs	r2, #0
 8004e80:	615a      	str	r2, [r3, #20]
	home->childsel = info;
 8004e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e84:	6a3a      	ldr	r2, [r7, #32]
 8004e86:	619a      	str	r2, [r3, #24]
	home->identity = 'h';
 8004e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e8a:	2268      	movs	r2, #104	; 0x68
 8004e8c:	711a      	strb	r2, [r3, #4]
	home->selection = menu;
 8004e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e90:	4a60      	ldr	r2, [pc, #384]	; (8005014 <initialize+0x210>)
 8004e92:	609a      	str	r2, [r3, #8]
	//info
	info->scrollmax = 2;
 8004e94:	6a3b      	ldr	r3, [r7, #32]
 8004e96:	2202      	movs	r2, #2
 8004e98:	60da      	str	r2, [r3, #12]
	info->selectionmax = 2;
 8004e9a:	6a3b      	ldr	r3, [r7, #32]
 8004e9c:	2202      	movs	r2, #2
 8004e9e:	611a      	str	r2, [r3, #16]
	info->ttl = Infomode;
 8004ea0:	6a3b      	ldr	r3, [r7, #32]
 8004ea2:	4a5d      	ldr	r2, [pc, #372]	; (8005018 <initialize+0x214>)
 8004ea4:	601a      	str	r2, [r3, #0]
	info->backout = home;
 8004ea6:	6a3b      	ldr	r3, [r7, #32]
 8004ea8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004eaa:	61da      	str	r2, [r3, #28]
	info->nextsel = tune;
 8004eac:	6a3b      	ldr	r3, [r7, #32]
 8004eae:	69ba      	ldr	r2, [r7, #24]
 8004eb0:	615a      	str	r2, [r3, #20]
	info->childsel = bat;
 8004eb2:	6a3b      	ldr	r3, [r7, #32]
 8004eb4:	687a      	ldr	r2, [r7, #4]
 8004eb6:	619a      	str	r2, [r3, #24]
	info->identity = 'i';
 8004eb8:	6a3b      	ldr	r3, [r7, #32]
 8004eba:	2269      	movs	r2, #105	; 0x69
 8004ebc:	711a      	strb	r2, [r3, #4]
	info->selection = Info;
 8004ebe:	6a3b      	ldr	r3, [r7, #32]
 8004ec0:	4a56      	ldr	r2, [pc, #344]	; (800501c <initialize+0x218>)
 8004ec2:	609a      	str	r2, [r3, #8]

	//info
	bat->scrollmax = 0;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	60da      	str	r2, [r3, #12]
	bat->selectionmax = 0;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	611a      	str	r2, [r3, #16]
	bat->ttl = battery;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	4a53      	ldr	r2, [pc, #332]	; (8005020 <initialize+0x21c>)
 8004ed4:	601a      	str	r2, [r3, #0]
	bat->backout = NULL;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	61da      	str	r2, [r3, #28]
	bat->nextsel = NULL;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	615a      	str	r2, [r3, #20]
	bat->childsel = NULL;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	619a      	str	r2, [r3, #24]
	bat->identity = 'b';
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2262      	movs	r2, #98	; 0x62
 8004eec:	711a      	strb	r2, [r3, #4]
	bat->selection = Info;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a4a      	ldr	r2, [pc, #296]	; (800501c <initialize+0x218>)
 8004ef2:	609a      	str	r2, [r3, #8]
	//Tune
	tune->scrollmax = 3;
 8004ef4:	69bb      	ldr	r3, [r7, #24]
 8004ef6:	2203      	movs	r2, #3
 8004ef8:	60da      	str	r2, [r3, #12]
	tune->selectionmax = 7;
 8004efa:	69bb      	ldr	r3, [r7, #24]
 8004efc:	2207      	movs	r2, #7
 8004efe:	611a      	str	r2, [r3, #16]
	tune->ttl = Tunemode;
 8004f00:	69bb      	ldr	r3, [r7, #24]
 8004f02:	4a48      	ldr	r2, [pc, #288]	; (8005024 <initialize+0x220>)
 8004f04:	601a      	str	r2, [r3, #0]
	tune->backout = home;
 8004f06:	69bb      	ldr	r3, [r7, #24]
 8004f08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f0a:	61da      	str	r2, [r3, #28]
	tune->childsel = peg;
 8004f0c:	69bb      	ldr	r3, [r7, #24]
 8004f0e:	693a      	ldr	r2, [r7, #16]
 8004f10:	619a      	str	r2, [r3, #24]
	tune->nextsel = manual;
 8004f12:	69bb      	ldr	r3, [r7, #24]
 8004f14:	697a      	ldr	r2, [r7, #20]
 8004f16:	615a      	str	r2, [r3, #20]
	tune->identity = 't';
 8004f18:	69bb      	ldr	r3, [r7, #24]
 8004f1a:	2274      	movs	r2, #116	; 0x74
 8004f1c:	711a      	strb	r2, [r3, #4]
	tune->selection = Tune;
 8004f1e:	69bb      	ldr	r3, [r7, #24]
 8004f20:	4a41      	ldr	r2, [pc, #260]	; (8005028 <initialize+0x224>)
 8004f22:	609a      	str	r2, [r3, #8]

	//Peg
	peg->scrollmax = 3;
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	2203      	movs	r2, #3
 8004f28:	60da      	str	r2, [r3, #12]
	peg->selectionmax = 3;
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	2203      	movs	r2, #3
 8004f2e:	611a      	str	r2, [r3, #16]
	peg->ttl = pegDisplay;
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	4a3e      	ldr	r2, [pc, #248]	; (800502c <initialize+0x228>)
 8004f34:	601a      	str	r2, [r3, #0]
	peg->backout = tune;
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	69ba      	ldr	r2, [r7, #24]
 8004f3a:	61da      	str	r2, [r3, #28]
	peg->childsel = Auto;
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	68ba      	ldr	r2, [r7, #8]
 8004f40:	619a      	str	r2, [r3, #24]
	peg->nextsel = NULL;
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	2200      	movs	r2, #0
 8004f46:	615a      	str	r2, [r3, #20]
	peg->identity = 'p';
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	2270      	movs	r2, #112	; 0x70
 8004f4c:	711a      	strb	r2, [r3, #4]
	peg->selection = Peg;
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	4a37      	ldr	r2, [pc, #220]	; (8005030 <initialize+0x22c>)
 8004f52:	609a      	str	r2, [r3, #8]

	//Auto
	Auto->scrollmax = 0;
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	2200      	movs	r2, #0
 8004f58:	60da      	str	r2, [r3, #12]
	Auto->selectionmax = 0;
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	611a      	str	r2, [r3, #16]
	Auto->ttl = autoRotate;
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	4a34      	ldr	r2, [pc, #208]	; (8005034 <initialize+0x230>)
 8004f64:	601a      	str	r2, [r3, #0]
	Auto->backout = peg;
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	693a      	ldr	r2, [r7, #16]
 8004f6a:	61da      	str	r2, [r3, #28]
	Auto->childsel = NULL;
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	619a      	str	r2, [r3, #24]
	Auto->nextsel = samp;
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	69fa      	ldr	r2, [r7, #28]
 8004f76:	615a      	str	r2, [r3, #20]
	Auto->identity = 'a';
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	2261      	movs	r2, #97	; 0x61
 8004f7c:	711a      	strb	r2, [r3, #4]

	//sample
	samp->scrollmax = 0;
 8004f7e:	69fb      	ldr	r3, [r7, #28]
 8004f80:	2200      	movs	r2, #0
 8004f82:	60da      	str	r2, [r3, #12]
	samp->selectionmax = 0;
 8004f84:	69fb      	ldr	r3, [r7, #28]
 8004f86:	2200      	movs	r2, #0
 8004f88:	611a      	str	r2, [r3, #16]
	samp->ttl = auto_tune;
 8004f8a:	69fb      	ldr	r3, [r7, #28]
 8004f8c:	4a2a      	ldr	r2, [pc, #168]	; (8005038 <initialize+0x234>)
 8004f8e:	601a      	str	r2, [r3, #0]
	samp->backout = peg;
 8004f90:	69fb      	ldr	r3, [r7, #28]
 8004f92:	693a      	ldr	r2, [r7, #16]
 8004f94:	61da      	str	r2, [r3, #28]
	samp->childsel = NULL;
 8004f96:	69fb      	ldr	r3, [r7, #28]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	619a      	str	r2, [r3, #24]
	samp->nextsel = NULL;
 8004f9c:	69fb      	ldr	r3, [r7, #28]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	615a      	str	r2, [r3, #20]
	samp->identity = 'a';
 8004fa2:	69fb      	ldr	r3, [r7, #28]
 8004fa4:	2261      	movs	r2, #97	; 0x61
 8004fa6:	711a      	strb	r2, [r3, #4]

	//Manual
	manual->scrollmax = 3;
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	2203      	movs	r2, #3
 8004fac:	60da      	str	r2, [r3, #12]
	manual->selectionmax = 3;
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	2203      	movs	r2, #3
 8004fb2:	611a      	str	r2, [r3, #16]
	manual->ttl = Manualmode;
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	4a21      	ldr	r2, [pc, #132]	; (800503c <initialize+0x238>)
 8004fb8:	601a      	str	r2, [r3, #0]
	manual->backout = home;
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fbe:	61da      	str	r2, [r3, #28]
	manual->childsel = rotate;
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	619a      	str	r2, [r3, #24]
	manual->nextsel = info;
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	6a3a      	ldr	r2, [r7, #32]
 8004fca:	615a      	str	r2, [r3, #20]
	manual->identity = 'm';
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	226d      	movs	r2, #109	; 0x6d
 8004fd0:	711a      	strb	r2, [r3, #4]
	manual->selection = Manual;
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	4a1a      	ldr	r2, [pc, #104]	; (8005040 <initialize+0x23c>)
 8004fd6:	609a      	str	r2, [r3, #8]

	//backout
	rotate->ttl = manualRotate;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	4a1a      	ldr	r2, [pc, #104]	; (8005044 <initialize+0x240>)
 8004fdc:	601a      	str	r2, [r3, #0]
	rotate->scrollmax = 0;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	60da      	str	r2, [r3, #12]
	rotate->selectionmax = 0;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	611a      	str	r2, [r3, #16]
	rotate->backout = NULL;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2200      	movs	r2, #0
 8004fee:	61da      	str	r2, [r3, #28]
	rotate->nextsel = NULL;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	615a      	str	r2, [r3, #20]
	rotate->childsel = NULL;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	619a      	str	r2, [r3, #24]
	rotate->identity = 'r';
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2272      	movs	r2, #114	; 0x72
 8005000:	711a      	strb	r2, [r3, #4]
	//back->selection = null;

	currDisplay = home;
 8005002:	4b11      	ldr	r3, [pc, #68]	; (8005048 <initialize+0x244>)
 8005004:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005006:	601a      	str	r2, [r3, #0]
}
 8005008:	46c0      	nop			; (mov r8, r8)
 800500a:	46bd      	mov	sp, r7
 800500c:	b00a      	add	sp, #40	; 0x28
 800500e:	bd80      	pop	{r7, pc}
 8005010:	0800504d 	.word	0x0800504d
 8005014:	20000030 	.word	0x20000030
 8005018:	08005575 	.word	0x08005575
 800501c:	20000064 	.word	0x20000064
 8005020:	08004a05 	.word	0x08004a05
 8005024:	08005759 	.word	0x08005759
 8005028:	2000003c 	.word	0x2000003c
 800502c:	08005825 	.word	0x08005825
 8005030:	2000006c 	.word	0x2000006c
 8005034:	08005609 	.word	0x08005609
 8005038:	08004d71 	.word	0x08004d71
 800503c:	080055a1 	.word	0x080055a1
 8005040:	20000058 	.word	0x20000058
 8005044:	080055e9 	.word	0x080055e9
 8005048:	200012fc 	.word	0x200012fc

0800504c <menu_home>:
struct display *currDisplay;
void menu_home()
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b084      	sub	sp, #16
 8005050:	af04      	add	r7, sp, #16
LCD_DrawString(25,200,  YELLOW, BLACK, menu[0], 16, 0);
 8005052:	4b0e      	ldr	r3, [pc, #56]	; (800508c <menu_home+0x40>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	490e      	ldr	r1, [pc, #56]	; (8005090 <menu_home+0x44>)
 8005058:	2200      	movs	r2, #0
 800505a:	9202      	str	r2, [sp, #8]
 800505c:	2210      	movs	r2, #16
 800505e:	9201      	str	r2, [sp, #4]
 8005060:	9300      	str	r3, [sp, #0]
 8005062:	2300      	movs	r3, #0
 8005064:	000a      	movs	r2, r1
 8005066:	21c8      	movs	r1, #200	; 0xc8
 8005068:	2019      	movs	r0, #25
 800506a:	f7ff f8a9 	bl	80041c0 <LCD_DrawString>
LCD_DrawString(80 ,40,  YELLOW, BLUE,"Home Menu", 16, 0);
 800506e:	4a08      	ldr	r2, [pc, #32]	; (8005090 <menu_home+0x44>)
 8005070:	2300      	movs	r3, #0
 8005072:	9302      	str	r3, [sp, #8]
 8005074:	2310      	movs	r3, #16
 8005076:	9301      	str	r3, [sp, #4]
 8005078:	4b06      	ldr	r3, [pc, #24]	; (8005094 <menu_home+0x48>)
 800507a:	9300      	str	r3, [sp, #0]
 800507c:	231f      	movs	r3, #31
 800507e:	2128      	movs	r1, #40	; 0x28
 8005080:	2050      	movs	r0, #80	; 0x50
 8005082:	f7ff f89d 	bl	80041c0 <LCD_DrawString>
}
 8005086:	46c0      	nop			; (mov r8, r8)
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}
 800508c:	20000030 	.word	0x20000030
 8005090:	0000ffe0 	.word	0x0000ffe0
 8005094:	0800e2ac 	.word	0x0800e2ac

08005098 <move_right>:
void move_right()
{
 8005098:	b580      	push	{r7, lr}
 800509a:	af00      	add	r7, sp, #0
	if (currentScrollIndex == (currDisplay->scrollmax -1)) {
 800509c:	4b14      	ldr	r3, [pc, #80]	; (80050f0 <move_right+0x58>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	68db      	ldr	r3, [r3, #12]
 80050a2:	1e5a      	subs	r2, r3, #1
 80050a4:	4b13      	ldr	r3, [pc, #76]	; (80050f4 <move_right+0x5c>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	429a      	cmp	r2, r3
 80050aa:	d10a      	bne.n	80050c2 <move_right+0x2a>
					//if highlighted choice is very last choice, wrap around to first choice
					display_move(currentScrollIndex +1, currentSelectIndex+1,2);
 80050ac:	4b11      	ldr	r3, [pc, #68]	; (80050f4 <move_right+0x5c>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	1c58      	adds	r0, r3, #1
 80050b2:	4b11      	ldr	r3, [pc, #68]	; (80050f8 <move_right+0x60>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	3301      	adds	r3, #1
 80050b8:	2202      	movs	r2, #2
 80050ba:	0019      	movs	r1, r3
 80050bc:	f000 f852 	bl	8005164 <display_move>
 80050c0:	e009      	b.n	80050d6 <move_right+0x3e>
				} else {
					//else just highlight selection to previous choice
					display_move(currentScrollIndex +1, currentSelectIndex+1,0);
 80050c2:	4b0c      	ldr	r3, [pc, #48]	; (80050f4 <move_right+0x5c>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	1c58      	adds	r0, r3, #1
 80050c8:	4b0b      	ldr	r3, [pc, #44]	; (80050f8 <move_right+0x60>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	3301      	adds	r3, #1
 80050ce:	2200      	movs	r2, #0
 80050d0:	0019      	movs	r1, r3
 80050d2:	f000 f847 	bl	8005164 <display_move>
				}
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 80050d6:	2380      	movs	r3, #128	; 0x80
 80050d8:	005b      	lsls	r3, r3, #1
 80050da:	4808      	ldr	r0, [pc, #32]	; (80050fc <move_right+0x64>)
 80050dc:	2201      	movs	r2, #1
 80050de:	0019      	movs	r1, r3
 80050e0:	f002 f8ef 	bl	80072c2 <HAL_GPIO_WritePin>
				goright = 0; // reset right indication flag
 80050e4:	4b06      	ldr	r3, [pc, #24]	; (8005100 <move_right+0x68>)
 80050e6:	2200      	movs	r2, #0
 80050e8:	601a      	str	r2, [r3, #0]
}
 80050ea:	46c0      	nop			; (mov r8, r8)
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bd80      	pop	{r7, pc}
 80050f0:	200012fc 	.word	0x200012fc
 80050f4:	20000140 	.word	0x20000140
 80050f8:	2000013c 	.word	0x2000013c
 80050fc:	48000800 	.word	0x48000800
 8005100:	2000014c 	.word	0x2000014c

08005104 <move_left>:
void move_left()
{
 8005104:	b580      	push	{r7, lr}
 8005106:	af00      	add	r7, sp, #0
	if (currentScrollIndex == 0) {
 8005108:	4b12      	ldr	r3, [pc, #72]	; (8005154 <move_left+0x50>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d10a      	bne.n	8005126 <move_left+0x22>
					//if highlighted choice is very first choice, wrap around to last choice
					display_move(currentScrollIndex -1, currentSelectIndex-1,1);
 8005110:	4b10      	ldr	r3, [pc, #64]	; (8005154 <move_left+0x50>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	1e58      	subs	r0, r3, #1
 8005116:	4b10      	ldr	r3, [pc, #64]	; (8005158 <move_left+0x54>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	3b01      	subs	r3, #1
 800511c:	2201      	movs	r2, #1
 800511e:	0019      	movs	r1, r3
 8005120:	f000 f820 	bl	8005164 <display_move>
 8005124:	e009      	b.n	800513a <move_left+0x36>

				} else {
					//else just highlight selection left to previous choice
					display_move(currentScrollIndex -1, currentSelectIndex-1,0);
 8005126:	4b0b      	ldr	r3, [pc, #44]	; (8005154 <move_left+0x50>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	1e58      	subs	r0, r3, #1
 800512c:	4b0a      	ldr	r3, [pc, #40]	; (8005158 <move_left+0x54>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	3b01      	subs	r3, #1
 8005132:	2200      	movs	r2, #0
 8005134:	0019      	movs	r1, r3
 8005136:	f000 f815 	bl	8005164 <display_move>
				}
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800513a:	2380      	movs	r3, #128	; 0x80
 800513c:	005b      	lsls	r3, r3, #1
 800513e:	4807      	ldr	r0, [pc, #28]	; (800515c <move_left+0x58>)
 8005140:	2201      	movs	r2, #1
 8005142:	0019      	movs	r1, r3
 8005144:	f002 f8bd 	bl	80072c2 <HAL_GPIO_WritePin>
				goleft = 0; //reset left indication flag
 8005148:	4b05      	ldr	r3, [pc, #20]	; (8005160 <move_left+0x5c>)
 800514a:	2200      	movs	r2, #0
 800514c:	601a      	str	r2, [r3, #0]
}
 800514e:	46c0      	nop			; (mov r8, r8)
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}
 8005154:	20000140 	.word	0x20000140
 8005158:	2000013c 	.word	0x2000013c
 800515c:	48000800 	.word	0x48000800
 8005160:	20000148 	.word	0x20000148

08005164 <display_move>:
void display_move(int scrollIndex, int selectIndex, int enable) {
 8005164:	b580      	push	{r7, lr}
 8005166:	b08c      	sub	sp, #48	; 0x30
 8005168:	af04      	add	r7, sp, #16
 800516a:	60f8      	str	r0, [r7, #12]
 800516c:	60b9      	str	r1, [r7, #8]
 800516e:	607a      	str	r2, [r7, #4]
	//just unhighlighting previous choice and highlighting current choice
	if((currDisplay->selectionmax > 3) && (enable > 0))
 8005170:	4b87      	ldr	r3, [pc, #540]	; (8005390 <display_move+0x22c>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	691b      	ldr	r3, [r3, #16]
 8005176:	2b03      	cmp	r3, #3
 8005178:	dc00      	bgt.n	800517c <display_move+0x18>
 800517a:	e0a2      	b.n	80052c2 <display_move+0x15e>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2b00      	cmp	r3, #0
 8005180:	dc00      	bgt.n	8005184 <display_move+0x20>
 8005182:	e09e      	b.n	80052c2 <display_move+0x15e>
	{
		if(enable == 1)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2b01      	cmp	r3, #1
 8005188:	d14d      	bne.n	8005226 <display_move+0xc2>
		{
			if(selectIndex < 0)
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	2b00      	cmp	r3, #0
 800518e:	da04      	bge.n	800519a <display_move+0x36>
				selectIndex = currDisplay->selectionmax-1;
 8005190:	4b7f      	ldr	r3, [pc, #508]	; (8005390 <display_move+0x22c>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	691b      	ldr	r3, [r3, #16]
 8005196:	3b01      	subs	r3, #1
 8005198:	60bb      	str	r3, [r7, #8]
			LCD_DrawString(25,200,  YELLOW, BLACK, currDisplay->selection[selectIndex], 16, 0);
 800519a:	4b7d      	ldr	r3, [pc, #500]	; (8005390 <display_move+0x22c>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	689a      	ldr	r2, [r3, #8]
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	009b      	lsls	r3, r3, #2
 80051a4:	18d3      	adds	r3, r2, r3
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	497a      	ldr	r1, [pc, #488]	; (8005394 <display_move+0x230>)
 80051aa:	2200      	movs	r2, #0
 80051ac:	9202      	str	r2, [sp, #8]
 80051ae:	2210      	movs	r2, #16
 80051b0:	9201      	str	r2, [sp, #4]
 80051b2:	9300      	str	r3, [sp, #0]
 80051b4:	2300      	movs	r3, #0
 80051b6:	000a      	movs	r2, r1
 80051b8:	21c8      	movs	r1, #200	; 0xc8
 80051ba:	2019      	movs	r0, #25
 80051bc:	f7ff f800 	bl	80041c0 <LCD_DrawString>
			int idx = selectIndex;
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	61fb      	str	r3, [r7, #28]
			for(int i = 1; i < 3; i++)
 80051c4:	2301      	movs	r3, #1
 80051c6:	61bb      	str	r3, [r7, #24]
 80051c8:	e027      	b.n	800521a <display_move+0xb6>
				{idx++;
 80051ca:	69fb      	ldr	r3, [r7, #28]
 80051cc:	3301      	adds	r3, #1
 80051ce:	61fb      	str	r3, [r7, #28]
				if(idx >= currDisplay->selectionmax)
 80051d0:	4b6f      	ldr	r3, [pc, #444]	; (8005390 <display_move+0x22c>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	691b      	ldr	r3, [r3, #16]
 80051d6:	69fa      	ldr	r2, [r7, #28]
 80051d8:	429a      	cmp	r2, r3
 80051da:	db01      	blt.n	80051e0 <display_move+0x7c>
					idx = 0;
 80051dc:	2300      	movs	r3, #0
 80051de:	61fb      	str	r3, [r7, #28]
				LCD_DrawString(65*i + 25,200,  YELLOW, BLUE, currDisplay->selection[idx], 16, 0);
 80051e0:	69bb      	ldr	r3, [r7, #24]
 80051e2:	b29b      	uxth	r3, r3
 80051e4:	1c1a      	adds	r2, r3, #0
 80051e6:	0192      	lsls	r2, r2, #6
 80051e8:	18d3      	adds	r3, r2, r3
 80051ea:	b29b      	uxth	r3, r3
 80051ec:	3319      	adds	r3, #25
 80051ee:	b298      	uxth	r0, r3
 80051f0:	4b67      	ldr	r3, [pc, #412]	; (8005390 <display_move+0x22c>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	689a      	ldr	r2, [r3, #8]
 80051f6:	69fb      	ldr	r3, [r7, #28]
 80051f8:	009b      	lsls	r3, r3, #2
 80051fa:	18d3      	adds	r3, r2, r3
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4965      	ldr	r1, [pc, #404]	; (8005394 <display_move+0x230>)
 8005200:	2200      	movs	r2, #0
 8005202:	9202      	str	r2, [sp, #8]
 8005204:	2210      	movs	r2, #16
 8005206:	9201      	str	r2, [sp, #4]
 8005208:	9300      	str	r3, [sp, #0]
 800520a:	231f      	movs	r3, #31
 800520c:	000a      	movs	r2, r1
 800520e:	21c8      	movs	r1, #200	; 0xc8
 8005210:	f7fe ffd6 	bl	80041c0 <LCD_DrawString>
			for(int i = 1; i < 3; i++)
 8005214:	69bb      	ldr	r3, [r7, #24]
 8005216:	3301      	adds	r3, #1
 8005218:	61bb      	str	r3, [r7, #24]
 800521a:	69bb      	ldr	r3, [r7, #24]
 800521c:	2b02      	cmp	r3, #2
 800521e:	ddd4      	ble.n	80051ca <display_move+0x66>
				}
			scrollIndex = 0;
 8005220:	2300      	movs	r3, #0
 8005222:	60fb      	str	r3, [r7, #12]
		if(enable == 1)
 8005224:	e0a9      	b.n	800537a <display_move+0x216>
		}
		else
		{
			if(selectIndex >= currDisplay->selectionmax)
 8005226:	4b5a      	ldr	r3, [pc, #360]	; (8005390 <display_move+0x22c>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	691b      	ldr	r3, [r3, #16]
 800522c:	68ba      	ldr	r2, [r7, #8]
 800522e:	429a      	cmp	r2, r3
 8005230:	db01      	blt.n	8005236 <display_move+0xd2>
				selectIndex = 0;
 8005232:	2300      	movs	r3, #0
 8005234:	60bb      	str	r3, [r7, #8]
			LCD_DrawString(65*2 +25,200,  YELLOW, BLACK, currDisplay->selection[selectIndex], 16, 0);
 8005236:	4b56      	ldr	r3, [pc, #344]	; (8005390 <display_move+0x22c>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	689a      	ldr	r2, [r3, #8]
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	009b      	lsls	r3, r3, #2
 8005240:	18d3      	adds	r3, r2, r3
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4953      	ldr	r1, [pc, #332]	; (8005394 <display_move+0x230>)
 8005246:	2200      	movs	r2, #0
 8005248:	9202      	str	r2, [sp, #8]
 800524a:	2210      	movs	r2, #16
 800524c:	9201      	str	r2, [sp, #4]
 800524e:	9300      	str	r3, [sp, #0]
 8005250:	2300      	movs	r3, #0
 8005252:	000a      	movs	r2, r1
 8005254:	21c8      	movs	r1, #200	; 0xc8
 8005256:	209b      	movs	r0, #155	; 0x9b
 8005258:	f7fe ffb2 	bl	80041c0 <LCD_DrawString>
			int idx = selectIndex;
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	617b      	str	r3, [r7, #20]
			for(int i = 1; i >= 0; i--)
 8005260:	2301      	movs	r3, #1
 8005262:	613b      	str	r3, [r7, #16]
 8005264:	e027      	b.n	80052b6 <display_move+0x152>
			{idx--;
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	3b01      	subs	r3, #1
 800526a:	617b      	str	r3, [r7, #20]
			if(idx < 0)
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	2b00      	cmp	r3, #0
 8005270:	da04      	bge.n	800527c <display_move+0x118>
				idx = currDisplay->selectionmax-1;
 8005272:	4b47      	ldr	r3, [pc, #284]	; (8005390 <display_move+0x22c>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	691b      	ldr	r3, [r3, #16]
 8005278:	3b01      	subs	r3, #1
 800527a:	617b      	str	r3, [r7, #20]
			LCD_DrawString(65*i + 25,200,  YELLOW, BLUE, currDisplay->selection[idx], 16, 0);
 800527c:	693b      	ldr	r3, [r7, #16]
 800527e:	b29b      	uxth	r3, r3
 8005280:	1c1a      	adds	r2, r3, #0
 8005282:	0192      	lsls	r2, r2, #6
 8005284:	18d3      	adds	r3, r2, r3
 8005286:	b29b      	uxth	r3, r3
 8005288:	3319      	adds	r3, #25
 800528a:	b298      	uxth	r0, r3
 800528c:	4b40      	ldr	r3, [pc, #256]	; (8005390 <display_move+0x22c>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	689a      	ldr	r2, [r3, #8]
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	009b      	lsls	r3, r3, #2
 8005296:	18d3      	adds	r3, r2, r3
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	493e      	ldr	r1, [pc, #248]	; (8005394 <display_move+0x230>)
 800529c:	2200      	movs	r2, #0
 800529e:	9202      	str	r2, [sp, #8]
 80052a0:	2210      	movs	r2, #16
 80052a2:	9201      	str	r2, [sp, #4]
 80052a4:	9300      	str	r3, [sp, #0]
 80052a6:	231f      	movs	r3, #31
 80052a8:	000a      	movs	r2, r1
 80052aa:	21c8      	movs	r1, #200	; 0xc8
 80052ac:	f7fe ff88 	bl	80041c0 <LCD_DrawString>
			for(int i = 1; i >= 0; i--)
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	3b01      	subs	r3, #1
 80052b4:	613b      	str	r3, [r7, #16]
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	dad4      	bge.n	8005266 <display_move+0x102>
			}
			scrollIndex = 2;
 80052bc:	2302      	movs	r3, #2
 80052be:	60fb      	str	r3, [r7, #12]
		if(enable == 1)
 80052c0:	e05b      	b.n	800537a <display_move+0x216>
		}
	}
	else
	{
	if(enable == 1)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	d10a      	bne.n	80052de <display_move+0x17a>
		{selectIndex = currDisplay->selectionmax-1; scrollIndex = currDisplay->scrollmax-1;}
 80052c8:	4b31      	ldr	r3, [pc, #196]	; (8005390 <display_move+0x22c>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	691b      	ldr	r3, [r3, #16]
 80052ce:	3b01      	subs	r3, #1
 80052d0:	60bb      	str	r3, [r7, #8]
 80052d2:	4b2f      	ldr	r3, [pc, #188]	; (8005390 <display_move+0x22c>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	3b01      	subs	r3, #1
 80052da:	60fb      	str	r3, [r7, #12]
 80052dc:	e006      	b.n	80052ec <display_move+0x188>
	else if(enable == 2)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2b02      	cmp	r3, #2
 80052e2:	d103      	bne.n	80052ec <display_move+0x188>
		{selectIndex = 0; scrollIndex = 0;}
 80052e4:	2300      	movs	r3, #0
 80052e6:	60bb      	str	r3, [r7, #8]
 80052e8:	2300      	movs	r3, #0
 80052ea:	60fb      	str	r3, [r7, #12]
	if(selectIndex > currDisplay->selectionmax-1)
 80052ec:	4b28      	ldr	r3, [pc, #160]	; (8005390 <display_move+0x22c>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	691b      	ldr	r3, [r3, #16]
 80052f2:	68ba      	ldr	r2, [r7, #8]
 80052f4:	429a      	cmp	r2, r3
 80052f6:	db02      	blt.n	80052fe <display_move+0x19a>
		selectIndex = 0;
 80052f8:	2300      	movs	r3, #0
 80052fa:	60bb      	str	r3, [r7, #8]
 80052fc:	e007      	b.n	800530e <display_move+0x1aa>
	else if(selectIndex < 0)
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	2b00      	cmp	r3, #0
 8005302:	da04      	bge.n	800530e <display_move+0x1aa>
		selectIndex = currDisplay->selectionmax-1;
 8005304:	4b22      	ldr	r3, [pc, #136]	; (8005390 <display_move+0x22c>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	691b      	ldr	r3, [r3, #16]
 800530a:	3b01      	subs	r3, #1
 800530c:	60bb      	str	r3, [r7, #8]

	LCD_DrawString(65*scrollIndex + 25,200,  YELLOW, BLACK, currDisplay->selection[selectIndex], 16, 0);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	b29b      	uxth	r3, r3
 8005312:	1c1a      	adds	r2, r3, #0
 8005314:	0192      	lsls	r2, r2, #6
 8005316:	18d3      	adds	r3, r2, r3
 8005318:	b29b      	uxth	r3, r3
 800531a:	3319      	adds	r3, #25
 800531c:	b298      	uxth	r0, r3
 800531e:	4b1c      	ldr	r3, [pc, #112]	; (8005390 <display_move+0x22c>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	689a      	ldr	r2, [r3, #8]
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	009b      	lsls	r3, r3, #2
 8005328:	18d3      	adds	r3, r2, r3
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4919      	ldr	r1, [pc, #100]	; (8005394 <display_move+0x230>)
 800532e:	2200      	movs	r2, #0
 8005330:	9202      	str	r2, [sp, #8]
 8005332:	2210      	movs	r2, #16
 8005334:	9201      	str	r2, [sp, #4]
 8005336:	9300      	str	r3, [sp, #0]
 8005338:	2300      	movs	r3, #0
 800533a:	000a      	movs	r2, r1
 800533c:	21c8      	movs	r1, #200	; 0xc8
 800533e:	f7fe ff3f 	bl	80041c0 <LCD_DrawString>
	LCD_DrawString(65*currentScrollIndex + 25,200,  YELLOW, BLUE, currDisplay->selection[currentSelectIndex], 16, 0);
 8005342:	4b15      	ldr	r3, [pc, #84]	; (8005398 <display_move+0x234>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	b29b      	uxth	r3, r3
 8005348:	1c1a      	adds	r2, r3, #0
 800534a:	0192      	lsls	r2, r2, #6
 800534c:	18d3      	adds	r3, r2, r3
 800534e:	b29b      	uxth	r3, r3
 8005350:	3319      	adds	r3, #25
 8005352:	b298      	uxth	r0, r3
 8005354:	4b0e      	ldr	r3, [pc, #56]	; (8005390 <display_move+0x22c>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	689a      	ldr	r2, [r3, #8]
 800535a:	4b10      	ldr	r3, [pc, #64]	; (800539c <display_move+0x238>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	009b      	lsls	r3, r3, #2
 8005360:	18d3      	adds	r3, r2, r3
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	490b      	ldr	r1, [pc, #44]	; (8005394 <display_move+0x230>)
 8005366:	2200      	movs	r2, #0
 8005368:	9202      	str	r2, [sp, #8]
 800536a:	2210      	movs	r2, #16
 800536c:	9201      	str	r2, [sp, #4]
 800536e:	9300      	str	r3, [sp, #0]
 8005370:	231f      	movs	r3, #31
 8005372:	000a      	movs	r2, r1
 8005374:	21c8      	movs	r1, #200	; 0xc8
 8005376:	f7fe ff23 	bl	80041c0 <LCD_DrawString>
	}
	currentSelectIndex = selectIndex;
 800537a:	4b08      	ldr	r3, [pc, #32]	; (800539c <display_move+0x238>)
 800537c:	68ba      	ldr	r2, [r7, #8]
 800537e:	601a      	str	r2, [r3, #0]
	currentScrollIndex = scrollIndex;
 8005380:	4b05      	ldr	r3, [pc, #20]	; (8005398 <display_move+0x234>)
 8005382:	68fa      	ldr	r2, [r7, #12]
 8005384:	601a      	str	r2, [r3, #0]
}
 8005386:	46c0      	nop			; (mov r8, r8)
 8005388:	46bd      	mov	sp, r7
 800538a:	b008      	add	sp, #32
 800538c:	bd80      	pop	{r7, pc}
 800538e:	46c0      	nop			; (mov r8, r8)
 8005390:	200012fc 	.word	0x200012fc
 8005394:	0000ffe0 	.word	0x0000ffe0
 8005398:	20000140 	.word	0x20000140
 800539c:	2000013c 	.word	0x2000013c

080053a0 <display_select>:

void display_select(int selectIndex) {
 80053a0:	b590      	push	{r4, r7, lr}
 80053a2:	b089      	sub	sp, #36	; 0x24
 80053a4:	af04      	add	r7, sp, #16
 80053a6:	6078      	str	r0, [r7, #4]
	//selection cases of where to go
	//highlight selected choice in red
    LCD_DrawString(65*currentScrollIndex + 25,200,  YELLOW, RED, currDisplay->selection[currentSelectIndex], 16, 0);
 80053a8:	4b47      	ldr	r3, [pc, #284]	; (80054c8 <display_select+0x128>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	b29b      	uxth	r3, r3
 80053ae:	1c1a      	adds	r2, r3, #0
 80053b0:	0192      	lsls	r2, r2, #6
 80053b2:	18d3      	adds	r3, r2, r3
 80053b4:	b29b      	uxth	r3, r3
 80053b6:	3319      	adds	r3, #25
 80053b8:	b298      	uxth	r0, r3
 80053ba:	4b44      	ldr	r3, [pc, #272]	; (80054cc <display_select+0x12c>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	689a      	ldr	r2, [r3, #8]
 80053c0:	4b43      	ldr	r3, [pc, #268]	; (80054d0 <display_select+0x130>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	009b      	lsls	r3, r3, #2
 80053c6:	18d3      	adds	r3, r2, r3
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	22f8      	movs	r2, #248	; 0xf8
 80053cc:	0212      	lsls	r2, r2, #8
 80053ce:	4c41      	ldr	r4, [pc, #260]	; (80054d4 <display_select+0x134>)
 80053d0:	2100      	movs	r1, #0
 80053d2:	9102      	str	r1, [sp, #8]
 80053d4:	2110      	movs	r1, #16
 80053d6:	9101      	str	r1, [sp, #4]
 80053d8:	9300      	str	r3, [sp, #0]
 80053da:	0013      	movs	r3, r2
 80053dc:	0022      	movs	r2, r4
 80053de:	21c8      	movs	r1, #200	; 0xc8
 80053e0:	f7fe feee 	bl	80041c0 <LCD_DrawString>
    lastPressed = selectIndex;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	b2da      	uxtb	r2, r3
 80053e8:	4b3b      	ldr	r3, [pc, #236]	; (80054d8 <display_select+0x138>)
 80053ea:	701a      	strb	r2, [r3, #0]

    if((currentSelectIndex == 0) && (currDisplay->identity != 'h'))
 80053ec:	4b38      	ldr	r3, [pc, #224]	; (80054d0 <display_select+0x130>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d113      	bne.n	800541c <display_select+0x7c>
 80053f4:	4b35      	ldr	r3, [pc, #212]	; (80054cc <display_select+0x12c>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	791b      	ldrb	r3, [r3, #4]
 80053fa:	2b68      	cmp	r3, #104	; 0x68
 80053fc:	d00e      	beq.n	800541c <display_select+0x7c>
    {//Tune mode is selected so go to tune display
    	currDisplay = currDisplay->backout;
 80053fe:	4b33      	ldr	r3, [pc, #204]	; (80054cc <display_select+0x12c>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	69da      	ldr	r2, [r3, #28]
 8005404:	4b31      	ldr	r3, [pc, #196]	; (80054cc <display_select+0x12c>)
 8005406:	601a      	str	r2, [r3, #0]
    	LCD_Clear(BLUE);
 8005408:	201f      	movs	r0, #31
 800540a:	f7fe fd03 	bl	8003e14 <LCD_Clear>
    	resetSel();
 800540e:	f000 f865 	bl	80054dc <resetSel>
    	currDisplay->ttl();
 8005412:	4b2e      	ldr	r3, [pc, #184]	; (80054cc <display_select+0x12c>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4798      	blx	r3
    	{
    		child->ttl();
    		LCD_DrawString(65*selectIndex + 25,200,  YELLOW, BLACK, currDisplay->selection[selectIndex], 16, 0);
    	}
    }
}
 800541a:	e050      	b.n	80054be <display_select+0x11e>
    else if(currDisplay->childsel != NULL)
 800541c:	4b2b      	ldr	r3, [pc, #172]	; (80054cc <display_select+0x12c>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	699b      	ldr	r3, [r3, #24]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d04b      	beq.n	80054be <display_select+0x11e>
    	struct display * child = currDisplay->childsel;
 8005426:	4b29      	ldr	r3, [pc, #164]	; (80054cc <display_select+0x12c>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	699b      	ldr	r3, [r3, #24]
 800542c:	60fb      	str	r3, [r7, #12]
    	if(currDisplay->identity == 'h'){i = 0;}
 800542e:	4b27      	ldr	r3, [pc, #156]	; (80054cc <display_select+0x12c>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	791b      	ldrb	r3, [r3, #4]
 8005434:	2b68      	cmp	r3, #104	; 0x68
 8005436:	d102      	bne.n	800543e <display_select+0x9e>
 8005438:	2300      	movs	r3, #0
 800543a:	60bb      	str	r3, [r7, #8]
 800543c:	e008      	b.n	8005450 <display_select+0xb0>
    		i = 1;
 800543e:	2301      	movs	r3, #1
 8005440:	60bb      	str	r3, [r7, #8]
    	while((i < currentSelectIndex)&&(child->nextsel != NULL))
 8005442:	e005      	b.n	8005450 <display_select+0xb0>
    		child = child->nextsel;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	695b      	ldr	r3, [r3, #20]
 8005448:	60fb      	str	r3, [r7, #12]
    		i++;
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	3301      	adds	r3, #1
 800544e:	60bb      	str	r3, [r7, #8]
    	while((i < currentSelectIndex)&&(child->nextsel != NULL))
 8005450:	4b1f      	ldr	r3, [pc, #124]	; (80054d0 <display_select+0x130>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	68ba      	ldr	r2, [r7, #8]
 8005456:	429a      	cmp	r2, r3
 8005458:	da03      	bge.n	8005462 <display_select+0xc2>
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	695b      	ldr	r3, [r3, #20]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d1f0      	bne.n	8005444 <display_select+0xa4>
    	if(child->selectionmax > 0)
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	691b      	ldr	r3, [r3, #16]
 8005466:	2b00      	cmp	r3, #0
 8005468:	dd0c      	ble.n	8005484 <display_select+0xe4>
    		currDisplay = child;
 800546a:	4b18      	ldr	r3, [pc, #96]	; (80054cc <display_select+0x12c>)
 800546c:	68fa      	ldr	r2, [r7, #12]
 800546e:	601a      	str	r2, [r3, #0]
    		LCD_Clear(BLUE);
 8005470:	201f      	movs	r0, #31
 8005472:	f7fe fccf 	bl	8003e14 <LCD_Clear>
    		currDisplay->ttl();
 8005476:	4b15      	ldr	r3, [pc, #84]	; (80054cc <display_select+0x12c>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4798      	blx	r3
    		resetSel();
 800547e:	f000 f82d 	bl	80054dc <resetSel>
}
 8005482:	e01c      	b.n	80054be <display_select+0x11e>
    		child->ttl();
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4798      	blx	r3
    		LCD_DrawString(65*selectIndex + 25,200,  YELLOW, BLACK, currDisplay->selection[selectIndex], 16, 0);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	b29b      	uxth	r3, r3
 800548e:	1c1a      	adds	r2, r3, #0
 8005490:	0192      	lsls	r2, r2, #6
 8005492:	18d3      	adds	r3, r2, r3
 8005494:	b29b      	uxth	r3, r3
 8005496:	3319      	adds	r3, #25
 8005498:	b298      	uxth	r0, r3
 800549a:	4b0c      	ldr	r3, [pc, #48]	; (80054cc <display_select+0x12c>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	689a      	ldr	r2, [r3, #8]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	18d3      	adds	r3, r2, r3
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	490a      	ldr	r1, [pc, #40]	; (80054d4 <display_select+0x134>)
 80054aa:	2200      	movs	r2, #0
 80054ac:	9202      	str	r2, [sp, #8]
 80054ae:	2210      	movs	r2, #16
 80054b0:	9201      	str	r2, [sp, #4]
 80054b2:	9300      	str	r3, [sp, #0]
 80054b4:	2300      	movs	r3, #0
 80054b6:	000a      	movs	r2, r1
 80054b8:	21c8      	movs	r1, #200	; 0xc8
 80054ba:	f7fe fe81 	bl	80041c0 <LCD_DrawString>
}
 80054be:	46c0      	nop			; (mov r8, r8)
 80054c0:	46bd      	mov	sp, r7
 80054c2:	b005      	add	sp, #20
 80054c4:	bd90      	pop	{r4, r7, pc}
 80054c6:	46c0      	nop			; (mov r8, r8)
 80054c8:	20000140 	.word	0x20000140
 80054cc:	200012fc 	.word	0x200012fc
 80054d0:	2000013c 	.word	0x2000013c
 80054d4:	0000ffe0 	.word	0x0000ffe0
 80054d8:	200000a8 	.word	0x200000a8

080054dc <resetSel>:
void resetSel()
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b086      	sub	sp, #24
 80054e0:	af04      	add	r7, sp, #16
	//LCD_Clear(BLUE);
	LCD_DrawString(25,200,  YELLOW, BLACK, (currDisplay->selection)[0], 16, 0);
 80054e2:	4b20      	ldr	r3, [pc, #128]	; (8005564 <resetSel+0x88>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	491f      	ldr	r1, [pc, #124]	; (8005568 <resetSel+0x8c>)
 80054ec:	2200      	movs	r2, #0
 80054ee:	9202      	str	r2, [sp, #8]
 80054f0:	2210      	movs	r2, #16
 80054f2:	9201      	str	r2, [sp, #4]
 80054f4:	9300      	str	r3, [sp, #0]
 80054f6:	2300      	movs	r3, #0
 80054f8:	000a      	movs	r2, r1
 80054fa:	21c8      	movs	r1, #200	; 0xc8
 80054fc:	2019      	movs	r0, #25
 80054fe:	f7fe fe5f 	bl	80041c0 <LCD_DrawString>
	for (int i = 1; i < currDisplay->scrollmax; i++) {
 8005502:	2301      	movs	r3, #1
 8005504:	607b      	str	r3, [r7, #4]
 8005506:	e01c      	b.n	8005542 <resetSel+0x66>
			LCD_DrawString(65*i + 25,200,  YELLOW, BLUE, (currDisplay->selection)[i], 16, 0);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	b29b      	uxth	r3, r3
 800550c:	1c1a      	adds	r2, r3, #0
 800550e:	0192      	lsls	r2, r2, #6
 8005510:	18d3      	adds	r3, r2, r3
 8005512:	b29b      	uxth	r3, r3
 8005514:	3319      	adds	r3, #25
 8005516:	b298      	uxth	r0, r3
 8005518:	4b12      	ldr	r3, [pc, #72]	; (8005564 <resetSel+0x88>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	689a      	ldr	r2, [r3, #8]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	009b      	lsls	r3, r3, #2
 8005522:	18d3      	adds	r3, r2, r3
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4910      	ldr	r1, [pc, #64]	; (8005568 <resetSel+0x8c>)
 8005528:	2200      	movs	r2, #0
 800552a:	9202      	str	r2, [sp, #8]
 800552c:	2210      	movs	r2, #16
 800552e:	9201      	str	r2, [sp, #4]
 8005530:	9300      	str	r3, [sp, #0]
 8005532:	231f      	movs	r3, #31
 8005534:	000a      	movs	r2, r1
 8005536:	21c8      	movs	r1, #200	; 0xc8
 8005538:	f7fe fe42 	bl	80041c0 <LCD_DrawString>
	for (int i = 1; i < currDisplay->scrollmax; i++) {
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	3301      	adds	r3, #1
 8005540:	607b      	str	r3, [r7, #4]
 8005542:	4b08      	ldr	r3, [pc, #32]	; (8005564 <resetSel+0x88>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	68db      	ldr	r3, [r3, #12]
 8005548:	687a      	ldr	r2, [r7, #4]
 800554a:	429a      	cmp	r2, r3
 800554c:	dbdc      	blt.n	8005508 <resetSel+0x2c>
		}
	currentScrollIndex = 0;
 800554e:	4b07      	ldr	r3, [pc, #28]	; (800556c <resetSel+0x90>)
 8005550:	2200      	movs	r2, #0
 8005552:	601a      	str	r2, [r3, #0]
	currentSelectIndex = 0;
 8005554:	4b06      	ldr	r3, [pc, #24]	; (8005570 <resetSel+0x94>)
 8005556:	2200      	movs	r2, #0
 8005558:	601a      	str	r2, [r3, #0]
}
 800555a:	46c0      	nop			; (mov r8, r8)
 800555c:	46bd      	mov	sp, r7
 800555e:	b002      	add	sp, #8
 8005560:	bd80      	pop	{r7, pc}
 8005562:	46c0      	nop			; (mov r8, r8)
 8005564:	200012fc 	.word	0x200012fc
 8005568:	0000ffe0 	.word	0x0000ffe0
 800556c:	20000140 	.word	0x20000140
 8005570:	2000013c 	.word	0x2000013c

08005574 <Infomode>:
void Infomode()
{//Info mode that displays product usage and info
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af04      	add	r7, sp, #16
	LCD_DrawString(25 ,50,  YELLOW, BLUE,"Info will be displayed", 16, 0);
 800557a:	4a07      	ldr	r2, [pc, #28]	; (8005598 <Infomode+0x24>)
 800557c:	2300      	movs	r3, #0
 800557e:	9302      	str	r3, [sp, #8]
 8005580:	2310      	movs	r3, #16
 8005582:	9301      	str	r3, [sp, #4]
 8005584:	4b05      	ldr	r3, [pc, #20]	; (800559c <Infomode+0x28>)
 8005586:	9300      	str	r3, [sp, #0]
 8005588:	231f      	movs	r3, #31
 800558a:	2132      	movs	r1, #50	; 0x32
 800558c:	2019      	movs	r0, #25
 800558e:	f7fe fe17 	bl	80041c0 <LCD_DrawString>
	//currently nothing is displayed for now
}
 8005592:	46c0      	nop			; (mov r8, r8)
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}
 8005598:	0000ffe0 	.word	0x0000ffe0
 800559c:	0800e2b8 	.word	0x0800e2b8

080055a0 <Manualmode>:
void Manualmode()
{ //display manual mode
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b084      	sub	sp, #16
 80055a4:	af04      	add	r7, sp, #16
	LCD_DrawString(25 ,50,  YELLOW, BLUE,"Manually Control drill", 16, 0);
 80055a6:	4a0d      	ldr	r2, [pc, #52]	; (80055dc <Manualmode+0x3c>)
 80055a8:	2300      	movs	r3, #0
 80055aa:	9302      	str	r3, [sp, #8]
 80055ac:	2310      	movs	r3, #16
 80055ae:	9301      	str	r3, [sp, #4]
 80055b0:	4b0b      	ldr	r3, [pc, #44]	; (80055e0 <Manualmode+0x40>)
 80055b2:	9300      	str	r3, [sp, #0]
 80055b4:	231f      	movs	r3, #31
 80055b6:	2132      	movs	r1, #50	; 0x32
 80055b8:	2019      	movs	r0, #25
 80055ba:	f7fe fe01 	bl	80041c0 <LCD_DrawString>
	LCD_DrawString(25 ,75,  YELLOW, BLUE,"Re-String Purpose", 16, 0);
 80055be:	4a07      	ldr	r2, [pc, #28]	; (80055dc <Manualmode+0x3c>)
 80055c0:	2300      	movs	r3, #0
 80055c2:	9302      	str	r3, [sp, #8]
 80055c4:	2310      	movs	r3, #16
 80055c6:	9301      	str	r3, [sp, #4]
 80055c8:	4b06      	ldr	r3, [pc, #24]	; (80055e4 <Manualmode+0x44>)
 80055ca:	9300      	str	r3, [sp, #0]
 80055cc:	231f      	movs	r3, #31
 80055ce:	214b      	movs	r1, #75	; 0x4b
 80055d0:	2019      	movs	r0, #25
 80055d2:	f7fe fdf5 	bl	80041c0 <LCD_DrawString>

}
 80055d6:	46c0      	nop			; (mov r8, r8)
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}
 80055dc:	0000ffe0 	.word	0x0000ffe0
 80055e0:	0800e2d0 	.word	0x0800e2d0
 80055e4:	0800e2e8 	.word	0x0800e2e8

080055e8 <manualRotate>:

void manualRotate()
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	af00      	add	r7, sp, #0
	stepperMotor(currentSelectIndex, 7500, 90, 1);
 80055ec:	4b04      	ldr	r3, [pc, #16]	; (8005600 <manualRotate+0x18>)
 80055ee:	6818      	ldr	r0, [r3, #0]
 80055f0:	4904      	ldr	r1, [pc, #16]	; (8005604 <manualRotate+0x1c>)
 80055f2:	2301      	movs	r3, #1
 80055f4:	225a      	movs	r2, #90	; 0x5a
 80055f6:	f000 f817 	bl	8005628 <stepperMotor>
}
 80055fa:	46c0      	nop			; (mov r8, r8)
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}
 8005600:	2000013c 	.word	0x2000013c
 8005604:	00001d4c 	.word	0x00001d4c

08005608 <autoRotate>:
void autoRotate()
{
 8005608:	b580      	push	{r7, lr}
 800560a:	af00      	add	r7, sp, #0
	stepperMotor(currentSelectIndex, 7500, 90, 2);
 800560c:	4b04      	ldr	r3, [pc, #16]	; (8005620 <autoRotate+0x18>)
 800560e:	6818      	ldr	r0, [r3, #0]
 8005610:	4904      	ldr	r1, [pc, #16]	; (8005624 <autoRotate+0x1c>)
 8005612:	2302      	movs	r3, #2
 8005614:	225a      	movs	r2, #90	; 0x5a
 8005616:	f000 f807 	bl	8005628 <stepperMotor>
}
 800561a:	46c0      	nop			; (mov r8, r8)
 800561c:	46bd      	mov	sp, r7
 800561e:	bd80      	pop	{r7, pc}
 8005620:	2000013c 	.word	0x2000013c
 8005624:	00001d4c 	.word	0x00001d4c

08005628 <stepperMotor>:
void stepperMotor(int direction, int per, int angle, int mode)
{// stepper motor control
 8005628:	b590      	push	{r4, r7, lr}
 800562a:	b089      	sub	sp, #36	; 0x24
 800562c:	af00      	add	r7, sp, #0
 800562e:	60f8      	str	r0, [r7, #12]
 8005630:	60b9      	str	r1, [r7, #8]
 8005632:	607a      	str	r2, [r7, #4]
 8005634:	603b      	str	r3, [r7, #0]
	if(direction == 1) // directional change
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	2b01      	cmp	r3, #1
 800563a:	d107      	bne.n	800564c <stepperMotor+0x24>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 800563c:	2380      	movs	r3, #128	; 0x80
 800563e:	01db      	lsls	r3, r3, #7
 8005640:	483c      	ldr	r0, [pc, #240]	; (8005734 <stepperMotor+0x10c>)
 8005642:	2200      	movs	r2, #0
 8005644:	0019      	movs	r1, r3
 8005646:	f001 fe3c 	bl	80072c2 <HAL_GPIO_WritePin>
 800564a:	e006      	b.n	800565a <stepperMotor+0x32>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 800564c:	2380      	movs	r3, #128	; 0x80
 800564e:	01db      	lsls	r3, r3, #7
 8005650:	4838      	ldr	r0, [pc, #224]	; (8005734 <stepperMotor+0x10c>)
 8005652:	2201      	movs	r2, #1
 8005654:	0019      	movs	r1, r3
 8005656:	f001 fe34 	bl	80072c2 <HAL_GPIO_WritePin>
	}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET); //motor Enable
 800565a:	2380      	movs	r3, #128	; 0x80
 800565c:	011b      	lsls	r3, r3, #4
 800565e:	4835      	ldr	r0, [pc, #212]	; (8005734 <stepperMotor+0x10c>)
 8005660:	2200      	movs	r2, #0
 8005662:	0019      	movs	r1, r3
 8005664:	f001 fe2d 	bl	80072c2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET); //Boost Enable
 8005668:	2380      	movs	r3, #128	; 0x80
 800566a:	00db      	lsls	r3, r3, #3
 800566c:	4832      	ldr	r0, [pc, #200]	; (8005738 <stepperMotor+0x110>)
 800566e:	2201      	movs	r2, #1
 8005670:	0019      	movs	r1, r3
 8005672:	f001 fe26 	bl	80072c2 <HAL_GPIO_WritePin>
	//change_pwm(per);// this is to change pwm signal in case we want to speed or low down motore
	// change_pwm might not even be used
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);//seting motor to full drive
 8005676:	2380      	movs	r3, #128	; 0x80
 8005678:	005b      	lsls	r3, r3, #1
 800567a:	482f      	ldr	r0, [pc, #188]	; (8005738 <stepperMotor+0x110>)
 800567c:	2200      	movs	r2, #0
 800567e:	0019      	movs	r1, r3
 8005680:	f001 fe1f 	bl	80072c2 <HAL_GPIO_WritePin>

	if(mode == 1) //Manual stepper rotation
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	2b01      	cmp	r3, #1
 8005688:	d114      	bne.n	80056b4 <stepperMotor+0x8c>
	{startmotor();
 800568a:	f7ff fb93 	bl	8004db4 <startmotor>
	while(updateToggleHistory(5) | updateToggleHistory(7))
 800568e:	e003      	b.n	8005698 <stepperMotor+0x70>
	{//while trigger button is being pressed, currently mapped to selection button for testing
		nano_wait(5000000);
 8005690:	4b2a      	ldr	r3, [pc, #168]	; (800573c <stepperMotor+0x114>)
 8005692:	0018      	movs	r0, r3
 8005694:	f7fe f98c 	bl	80039b0 <nano_wait>
	while(updateToggleHistory(5) | updateToggleHistory(7))
 8005698:	2005      	movs	r0, #5
 800569a:	f000 f90b 	bl	80058b4 <updateToggleHistory>
 800569e:	0003      	movs	r3, r0
 80056a0:	001c      	movs	r4, r3
 80056a2:	2007      	movs	r0, #7
 80056a4:	f000 f906 	bl	80058b4 <updateToggleHistory>
 80056a8:	0003      	movs	r3, r0
 80056aa:	4323      	orrs	r3, r4
 80056ac:	b2db      	uxtb	r3, r3
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d1ee      	bne.n	8005690 <stepperMotor+0x68>
 80056b2:	e032      	b.n	800571a <stepperMotor+0xf2>

	}
	}
	else //Angular precise stepper movements
		{
		uint32_t timemotor = per* angle /10000/1.8*3.95; //period * number of steps(angle) / 10000 / 1.8degrees per step * 1.25
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	687a      	ldr	r2, [r7, #4]
 80056b8:	4353      	muls	r3, r2
 80056ba:	4921      	ldr	r1, [pc, #132]	; (8005740 <stepperMotor+0x118>)
 80056bc:	0018      	movs	r0, r3
 80056be:	f7fa fdab 	bl	8000218 <__divsi3>
 80056c2:	0003      	movs	r3, r0
 80056c4:	0018      	movs	r0, r3
 80056c6:	f7fd fa73 	bl	8002bb0 <__aeabi_i2d>
 80056ca:	4a1e      	ldr	r2, [pc, #120]	; (8005744 <stepperMotor+0x11c>)
 80056cc:	4b1e      	ldr	r3, [pc, #120]	; (8005748 <stepperMotor+0x120>)
 80056ce:	f7fc f953 	bl	8001978 <__aeabi_ddiv>
 80056d2:	0002      	movs	r2, r0
 80056d4:	000b      	movs	r3, r1
 80056d6:	0010      	movs	r0, r2
 80056d8:	0019      	movs	r1, r3
 80056da:	4a1c      	ldr	r2, [pc, #112]	; (800574c <stepperMotor+0x124>)
 80056dc:	4b1c      	ldr	r3, [pc, #112]	; (8005750 <stepperMotor+0x128>)
 80056de:	f7fc fc33 	bl	8001f48 <__aeabi_dmul>
 80056e2:	0002      	movs	r2, r0
 80056e4:	000b      	movs	r3, r1
 80056e6:	0010      	movs	r0, r2
 80056e8:	0019      	movs	r1, r3
 80056ea:	f7fa fed3 	bl	8000494 <__aeabi_d2uiz>
 80056ee:	0003      	movs	r3, r0
 80056f0:	61bb      	str	r3, [r7, #24]
		startmotor();
 80056f2:	f7ff fb5f 	bl	8004db4 <startmotor>
		uint32_t motorstarttime = HAL_GetTick();
 80056f6:	f000 fc65 	bl	8005fc4 <HAL_GetTick>
 80056fa:	0003      	movs	r3, r0
 80056fc:	617b      	str	r3, [r7, #20]
		for(int i =0; i < timemotor; i++)
 80056fe:	2300      	movs	r3, #0
 8005700:	61fb      	str	r3, [r7, #28]
 8005702:	e006      	b.n	8005712 <stepperMotor+0xea>
		{
			nano_wait(1000000);
 8005704:	4b13      	ldr	r3, [pc, #76]	; (8005754 <stepperMotor+0x12c>)
 8005706:	0018      	movs	r0, r3
 8005708:	f7fe f952 	bl	80039b0 <nano_wait>
		for(int i =0; i < timemotor; i++)
 800570c:	69fb      	ldr	r3, [r7, #28]
 800570e:	3301      	adds	r3, #1
 8005710:	61fb      	str	r3, [r7, #28]
 8005712:	69fb      	ldr	r3, [r7, #28]
 8005714:	69ba      	ldr	r2, [r7, #24]
 8005716:	429a      	cmp	r2, r3
 8005718:	d8f4      	bhi.n	8005704 <stepperMotor+0xdc>
		//{//while trigger is pressed and angle time is not exceeded, continue running the motor
		//}
		}

	//stop motor
	stopmotor();
 800571a:	f7ff fb57 	bl	8004dcc <stopmotor>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET); //Boost Disable
 800571e:	2380      	movs	r3, #128	; 0x80
 8005720:	00db      	lsls	r3, r3, #3
 8005722:	4805      	ldr	r0, [pc, #20]	; (8005738 <stepperMotor+0x110>)
 8005724:	2200      	movs	r2, #0
 8005726:	0019      	movs	r1, r3
 8005728:	f001 fdcb 	bl	80072c2 <HAL_GPIO_WritePin>
}
 800572c:	46c0      	nop			; (mov r8, r8)
 800572e:	46bd      	mov	sp, r7
 8005730:	b009      	add	sp, #36	; 0x24
 8005732:	bd90      	pop	{r4, r7, pc}
 8005734:	48000400 	.word	0x48000400
 8005738:	48000800 	.word	0x48000800
 800573c:	004c4b40 	.word	0x004c4b40
 8005740:	00002710 	.word	0x00002710
 8005744:	cccccccd 	.word	0xcccccccd
 8005748:	3ffccccc 	.word	0x3ffccccc
 800574c:	9999999a 	.word	0x9999999a
 8005750:	400f9999 	.word	0x400f9999
 8005754:	000f4240 	.word	0x000f4240

08005758 <Tunemode>:
void Tunemode() {
 8005758:	b580      	push	{r7, lr}
 800575a:	b084      	sub	sp, #16
 800575c:	af04      	add	r7, sp, #16
	//introduce scroll index which represents the current index in the list of tune
	/*currentSelectIndex is just representing the index respective to which of current three selection
	on the screen is being highlighted */
	//display peg diagram
	LCD_DrawString(95 ,25,  YELLOW, BLUE,"-----", 16, 0);
 800575e:	4a2b      	ldr	r2, [pc, #172]	; (800580c <Tunemode+0xb4>)
 8005760:	2300      	movs	r3, #0
 8005762:	9302      	str	r3, [sp, #8]
 8005764:	2310      	movs	r3, #16
 8005766:	9301      	str	r3, [sp, #4]
 8005768:	4b29      	ldr	r3, [pc, #164]	; (8005810 <Tunemode+0xb8>)
 800576a:	9300      	str	r3, [sp, #0]
 800576c:	231f      	movs	r3, #31
 800576e:	2119      	movs	r1, #25
 8005770:	205f      	movs	r0, #95	; 0x5f
 8005772:	f7fe fd25 	bl	80041c0 <LCD_DrawString>
	LCD_DrawString(60 ,40,  YELLOW, BLUE,"3 - |    | - 4", 16, 0);
 8005776:	4a25      	ldr	r2, [pc, #148]	; (800580c <Tunemode+0xb4>)
 8005778:	2300      	movs	r3, #0
 800577a:	9302      	str	r3, [sp, #8]
 800577c:	2310      	movs	r3, #16
 800577e:	9301      	str	r3, [sp, #4]
 8005780:	4b24      	ldr	r3, [pc, #144]	; (8005814 <Tunemode+0xbc>)
 8005782:	9300      	str	r3, [sp, #0]
 8005784:	231f      	movs	r3, #31
 8005786:	2128      	movs	r1, #40	; 0x28
 8005788:	203c      	movs	r0, #60	; 0x3c
 800578a:	f7fe fd19 	bl	80041c0 <LCD_DrawString>
	LCD_DrawString(60 ,60,  YELLOW, BLUE,"2 - |    | - 5", 16, 0);
 800578e:	4a1f      	ldr	r2, [pc, #124]	; (800580c <Tunemode+0xb4>)
 8005790:	2300      	movs	r3, #0
 8005792:	9302      	str	r3, [sp, #8]
 8005794:	2310      	movs	r3, #16
 8005796:	9301      	str	r3, [sp, #4]
 8005798:	4b1f      	ldr	r3, [pc, #124]	; (8005818 <Tunemode+0xc0>)
 800579a:	9300      	str	r3, [sp, #0]
 800579c:	231f      	movs	r3, #31
 800579e:	213c      	movs	r1, #60	; 0x3c
 80057a0:	203c      	movs	r0, #60	; 0x3c
 80057a2:	f7fe fd0d 	bl	80041c0 <LCD_DrawString>
	LCD_DrawString(60 ,80,  YELLOW, BLUE,"1 - |    | - 6", 16, 0);
 80057a6:	4a19      	ldr	r2, [pc, #100]	; (800580c <Tunemode+0xb4>)
 80057a8:	2300      	movs	r3, #0
 80057aa:	9302      	str	r3, [sp, #8]
 80057ac:	2310      	movs	r3, #16
 80057ae:	9301      	str	r3, [sp, #4]
 80057b0:	4b1a      	ldr	r3, [pc, #104]	; (800581c <Tunemode+0xc4>)
 80057b2:	9300      	str	r3, [sp, #0]
 80057b4:	231f      	movs	r3, #31
 80057b6:	2150      	movs	r1, #80	; 0x50
 80057b8:	203c      	movs	r0, #60	; 0x3c
 80057ba:	f7fe fd01 	bl	80041c0 <LCD_DrawString>
	LCD_DrawString(95 ,100,  YELLOW, BLUE,"-----", 16, 0);
 80057be:	4a13      	ldr	r2, [pc, #76]	; (800580c <Tunemode+0xb4>)
 80057c0:	2300      	movs	r3, #0
 80057c2:	9302      	str	r3, [sp, #8]
 80057c4:	2310      	movs	r3, #16
 80057c6:	9301      	str	r3, [sp, #4]
 80057c8:	4b11      	ldr	r3, [pc, #68]	; (8005810 <Tunemode+0xb8>)
 80057ca:	9300      	str	r3, [sp, #0]
 80057cc:	231f      	movs	r3, #31
 80057ce:	2164      	movs	r1, #100	; 0x64
 80057d0:	205f      	movs	r0, #95	; 0x5f
 80057d2:	f7fe fcf5 	bl	80041c0 <LCD_DrawString>
	LCD_DrawString(100 ,115,  YELLOW, BLUE,"||||", 16, 0);
 80057d6:	4a0d      	ldr	r2, [pc, #52]	; (800580c <Tunemode+0xb4>)
 80057d8:	2300      	movs	r3, #0
 80057da:	9302      	str	r3, [sp, #8]
 80057dc:	2310      	movs	r3, #16
 80057de:	9301      	str	r3, [sp, #4]
 80057e0:	4b0f      	ldr	r3, [pc, #60]	; (8005820 <Tunemode+0xc8>)
 80057e2:	9300      	str	r3, [sp, #0]
 80057e4:	231f      	movs	r3, #31
 80057e6:	2173      	movs	r1, #115	; 0x73
 80057e8:	2064      	movs	r0, #100	; 0x64
 80057ea:	f7fe fce9 	bl	80041c0 <LCD_DrawString>
	LCD_DrawString(100 ,130,  YELLOW, BLUE,"||||", 16, 0);
 80057ee:	4a07      	ldr	r2, [pc, #28]	; (800580c <Tunemode+0xb4>)
 80057f0:	2300      	movs	r3, #0
 80057f2:	9302      	str	r3, [sp, #8]
 80057f4:	2310      	movs	r3, #16
 80057f6:	9301      	str	r3, [sp, #4]
 80057f8:	4b09      	ldr	r3, [pc, #36]	; (8005820 <Tunemode+0xc8>)
 80057fa:	9300      	str	r3, [sp, #0]
 80057fc:	231f      	movs	r3, #31
 80057fe:	2182      	movs	r1, #130	; 0x82
 8005800:	2064      	movs	r0, #100	; 0x64
 8005802:	f7fe fcdd 	bl	80041c0 <LCD_DrawString>
}
 8005806:	46c0      	nop			; (mov r8, r8)
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}
 800580c:	0000ffe0 	.word	0x0000ffe0
 8005810:	0800e2fc 	.word	0x0800e2fc
 8005814:	0800e304 	.word	0x0800e304
 8005818:	0800e314 	.word	0x0800e314
 800581c:	0800e324 	.word	0x0800e324
 8005820:	0800e334 	.word	0x0800e334

08005824 <pegDisplay>:

void pegDisplay()
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b084      	sub	sp, #16
 8005828:	af04      	add	r7, sp, #16
	LCD_DrawString(60 ,40,  YELLOW, BLUE,pegsel[currentSelectIndex-1], 16, 0);
 800582a:	4b1c      	ldr	r3, [pc, #112]	; (800589c <pegDisplay+0x78>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	1e5a      	subs	r2, r3, #1
 8005830:	4b1b      	ldr	r3, [pc, #108]	; (80058a0 <pegDisplay+0x7c>)
 8005832:	0092      	lsls	r2, r2, #2
 8005834:	58d3      	ldr	r3, [r2, r3]
 8005836:	491b      	ldr	r1, [pc, #108]	; (80058a4 <pegDisplay+0x80>)
 8005838:	2200      	movs	r2, #0
 800583a:	9202      	str	r2, [sp, #8]
 800583c:	2210      	movs	r2, #16
 800583e:	9201      	str	r2, [sp, #4]
 8005840:	9300      	str	r3, [sp, #0]
 8005842:	231f      	movs	r3, #31
 8005844:	000a      	movs	r2, r1
 8005846:	2128      	movs	r1, #40	; 0x28
 8005848:	203c      	movs	r0, #60	; 0x3c
 800584a:	f7fe fcb9 	bl	80041c0 <LCD_DrawString>
	LCD_DrawString(60 ,60,  YELLOW, BLUE,"Play open", 16, 0);
 800584e:	4a15      	ldr	r2, [pc, #84]	; (80058a4 <pegDisplay+0x80>)
 8005850:	2300      	movs	r3, #0
 8005852:	9302      	str	r3, [sp, #8]
 8005854:	2310      	movs	r3, #16
 8005856:	9301      	str	r3, [sp, #4]
 8005858:	4b13      	ldr	r3, [pc, #76]	; (80058a8 <pegDisplay+0x84>)
 800585a:	9300      	str	r3, [sp, #0]
 800585c:	231f      	movs	r3, #31
 800585e:	213c      	movs	r1, #60	; 0x3c
 8005860:	203c      	movs	r0, #60	; 0x3c
 8005862:	f7fe fcad 	bl	80041c0 <LCD_DrawString>
	LCD_DrawString(140 ,60,  YELLOW, BLUE, note[currentSelectIndex-1], 16, 0);
 8005866:	4b0d      	ldr	r3, [pc, #52]	; (800589c <pegDisplay+0x78>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	1e5a      	subs	r2, r3, #1
 800586c:	4b0f      	ldr	r3, [pc, #60]	; (80058ac <pegDisplay+0x88>)
 800586e:	0092      	lsls	r2, r2, #2
 8005870:	58d3      	ldr	r3, [r2, r3]
 8005872:	490c      	ldr	r1, [pc, #48]	; (80058a4 <pegDisplay+0x80>)
 8005874:	2200      	movs	r2, #0
 8005876:	9202      	str	r2, [sp, #8]
 8005878:	2210      	movs	r2, #16
 800587a:	9201      	str	r2, [sp, #4]
 800587c:	9300      	str	r3, [sp, #0]
 800587e:	231f      	movs	r3, #31
 8005880:	000a      	movs	r2, r1
 8005882:	213c      	movs	r1, #60	; 0x3c
 8005884:	208c      	movs	r0, #140	; 0x8c
 8005886:	f7fe fc9b 	bl	80041c0 <LCD_DrawString>
	currentPeg = currentSelectIndex-1;
 800588a:	4b04      	ldr	r3, [pc, #16]	; (800589c <pegDisplay+0x78>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	1e5a      	subs	r2, r3, #1
 8005890:	4b07      	ldr	r3, [pc, #28]	; (80058b0 <pegDisplay+0x8c>)
 8005892:	601a      	str	r2, [r3, #0]
}
 8005894:	46c0      	nop			; (mov r8, r8)
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}
 800589a:	46c0      	nop			; (mov r8, r8)
 800589c:	2000013c 	.word	0x2000013c
 80058a0:	20000078 	.word	0x20000078
 80058a4:	0000ffe0 	.word	0x0000ffe0
 80058a8:	0800e33c 	.word	0x0800e33c
 80058ac:	20000090 	.word	0x20000090
 80058b0:	20000144 	.word	0x20000144

080058b4 <updateToggleHistory>:


uint8_t updateToggleHistory(uint8_t button) {
 80058b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058b6:	b085      	sub	sp, #20
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	0002      	movs	r2, r0
 80058bc:	1dfb      	adds	r3, r7, #7
 80058be:	701a      	strb	r2, [r3, #0]
	uint8_t prev = pressHistory[button - 2];
 80058c0:	1dfb      	adds	r3, r7, #7
 80058c2:	781b      	ldrb	r3, [r3, #0]
 80058c4:	1e9a      	subs	r2, r3, #2
 80058c6:	260f      	movs	r6, #15
 80058c8:	19bb      	adds	r3, r7, r6
 80058ca:	492c      	ldr	r1, [pc, #176]	; (800597c <updateToggleHistory+0xc8>)
 80058cc:	5c8a      	ldrb	r2, [r1, r2]
 80058ce:	701a      	strb	r2, [r3, #0]
	uint8_t new = HAL_GPIO_ReadPin(GPIOB, 1 << (button));
 80058d0:	1dfb      	adds	r3, r7, #7
 80058d2:	781b      	ldrb	r3, [r3, #0]
 80058d4:	2201      	movs	r2, #1
 80058d6:	409a      	lsls	r2, r3
 80058d8:	0013      	movs	r3, r2
 80058da:	b29b      	uxth	r3, r3
 80058dc:	250e      	movs	r5, #14
 80058de:	197c      	adds	r4, r7, r5
 80058e0:	4a27      	ldr	r2, [pc, #156]	; (8005980 <updateToggleHistory+0xcc>)
 80058e2:	0019      	movs	r1, r3
 80058e4:	0010      	movs	r0, r2
 80058e6:	f001 fccf 	bl	8007288 <HAL_GPIO_ReadPin>
 80058ea:	0003      	movs	r3, r0
 80058ec:	7023      	strb	r3, [r4, #0]
	pressHistory[button - 2] = new;
 80058ee:	1dfb      	adds	r3, r7, #7
 80058f0:	781b      	ldrb	r3, [r3, #0]
 80058f2:	3b02      	subs	r3, #2
 80058f4:	4a21      	ldr	r2, [pc, #132]	; (800597c <updateToggleHistory+0xc8>)
 80058f6:	0028      	movs	r0, r5
 80058f8:	1839      	adds	r1, r7, r0
 80058fa:	7809      	ldrb	r1, [r1, #0]
 80058fc:	54d1      	strb	r1, [r2, r3]
	if (lastButton == button && (prev == 1 || new == 1)) return 0;
 80058fe:	4b21      	ldr	r3, [pc, #132]	; (8005984 <updateToggleHistory+0xd0>)
 8005900:	781b      	ldrb	r3, [r3, #0]
 8005902:	1dfa      	adds	r2, r7, #7
 8005904:	7812      	ldrb	r2, [r2, #0]
 8005906:	429a      	cmp	r2, r3
 8005908:	d109      	bne.n	800591e <updateToggleHistory+0x6a>
 800590a:	19bb      	adds	r3, r7, r6
 800590c:	781b      	ldrb	r3, [r3, #0]
 800590e:	2b01      	cmp	r3, #1
 8005910:	d003      	beq.n	800591a <updateToggleHistory+0x66>
 8005912:	183b      	adds	r3, r7, r0
 8005914:	781b      	ldrb	r3, [r3, #0]
 8005916:	2b01      	cmp	r3, #1
 8005918:	d101      	bne.n	800591e <updateToggleHistory+0x6a>
 800591a:	2300      	movs	r3, #0
 800591c:	e029      	b.n	8005972 <updateToggleHistory+0xbe>
	else if (prev == 1 && new == 1) {
 800591e:	230f      	movs	r3, #15
 8005920:	18fb      	adds	r3, r7, r3
 8005922:	781b      	ldrb	r3, [r3, #0]
 8005924:	2b01      	cmp	r3, #1
 8005926:	d109      	bne.n	800593c <updateToggleHistory+0x88>
 8005928:	230e      	movs	r3, #14
 800592a:	18fb      	adds	r3, r7, r3
 800592c:	781b      	ldrb	r3, [r3, #0]
 800592e:	2b01      	cmp	r3, #1
 8005930:	d104      	bne.n	800593c <updateToggleHistory+0x88>
		lastButton = button;
 8005932:	4b14      	ldr	r3, [pc, #80]	; (8005984 <updateToggleHistory+0xd0>)
 8005934:	1dfa      	adds	r2, r7, #7
 8005936:	7812      	ldrb	r2, [r2, #0]
 8005938:	701a      	strb	r2, [r3, #0]
 800593a:	e00c      	b.n	8005956 <updateToggleHistory+0xa2>
	} else if (prev == 0 && new == 0){
 800593c:	230f      	movs	r3, #15
 800593e:	18fb      	adds	r3, r7, r3
 8005940:	781b      	ldrb	r3, [r3, #0]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d107      	bne.n	8005956 <updateToggleHistory+0xa2>
 8005946:	230e      	movs	r3, #14
 8005948:	18fb      	adds	r3, r7, r3
 800594a:	781b      	ldrb	r3, [r3, #0]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d102      	bne.n	8005956 <updateToggleHistory+0xa2>
		lastButton = -1;
 8005950:	4b0c      	ldr	r3, [pc, #48]	; (8005984 <updateToggleHistory+0xd0>)
 8005952:	22ff      	movs	r2, #255	; 0xff
 8005954:	701a      	strb	r2, [r3, #0]
	}

	return prev && new;
 8005956:	230f      	movs	r3, #15
 8005958:	18fb      	adds	r3, r7, r3
 800595a:	781b      	ldrb	r3, [r3, #0]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d006      	beq.n	800596e <updateToggleHistory+0xba>
 8005960:	230e      	movs	r3, #14
 8005962:	18fb      	adds	r3, r7, r3
 8005964:	781b      	ldrb	r3, [r3, #0]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d001      	beq.n	800596e <updateToggleHistory+0xba>
 800596a:	2301      	movs	r3, #1
 800596c:	e000      	b.n	8005970 <updateToggleHistory+0xbc>
 800596e:	2300      	movs	r3, #0
 8005970:	b2db      	uxtb	r3, r3


  /* USER CODE END 3 */
}
 8005972:	0018      	movs	r0, r3
 8005974:	46bd      	mov	sp, r7
 8005976:	b005      	add	sp, #20
 8005978:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800597a:	46c0      	nop			; (mov r8, r8)
 800597c:	20000158 	.word	0x20000158
 8005980:	48000400 	.word	0x48000400
 8005984:	200000a9 	.word	0x200000a9

08005988 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b082      	sub	sp, #8
 800598c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800598e:	4b0f      	ldr	r3, [pc, #60]	; (80059cc <HAL_MspInit+0x44>)
 8005990:	699a      	ldr	r2, [r3, #24]
 8005992:	4b0e      	ldr	r3, [pc, #56]	; (80059cc <HAL_MspInit+0x44>)
 8005994:	2101      	movs	r1, #1
 8005996:	430a      	orrs	r2, r1
 8005998:	619a      	str	r2, [r3, #24]
 800599a:	4b0c      	ldr	r3, [pc, #48]	; (80059cc <HAL_MspInit+0x44>)
 800599c:	699b      	ldr	r3, [r3, #24]
 800599e:	2201      	movs	r2, #1
 80059a0:	4013      	ands	r3, r2
 80059a2:	607b      	str	r3, [r7, #4]
 80059a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80059a6:	4b09      	ldr	r3, [pc, #36]	; (80059cc <HAL_MspInit+0x44>)
 80059a8:	69da      	ldr	r2, [r3, #28]
 80059aa:	4b08      	ldr	r3, [pc, #32]	; (80059cc <HAL_MspInit+0x44>)
 80059ac:	2180      	movs	r1, #128	; 0x80
 80059ae:	0549      	lsls	r1, r1, #21
 80059b0:	430a      	orrs	r2, r1
 80059b2:	61da      	str	r2, [r3, #28]
 80059b4:	4b05      	ldr	r3, [pc, #20]	; (80059cc <HAL_MspInit+0x44>)
 80059b6:	69da      	ldr	r2, [r3, #28]
 80059b8:	2380      	movs	r3, #128	; 0x80
 80059ba:	055b      	lsls	r3, r3, #21
 80059bc:	4013      	ands	r3, r2
 80059be:	603b      	str	r3, [r7, #0]
 80059c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80059c2:	46c0      	nop			; (mov r8, r8)
 80059c4:	46bd      	mov	sp, r7
 80059c6:	b002      	add	sp, #8
 80059c8:	bd80      	pop	{r7, pc}
 80059ca:	46c0      	nop			; (mov r8, r8)
 80059cc:	40021000 	.word	0x40021000

080059d0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80059d0:	b590      	push	{r4, r7, lr}
 80059d2:	b08b      	sub	sp, #44	; 0x2c
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80059d8:	2414      	movs	r4, #20
 80059da:	193b      	adds	r3, r7, r4
 80059dc:	0018      	movs	r0, r3
 80059de:	2314      	movs	r3, #20
 80059e0:	001a      	movs	r2, r3
 80059e2:	2100      	movs	r1, #0
 80059e4:	f003 fe74 	bl	80096d0 <memset>
  if(hadc->Instance==ADC1)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a35      	ldr	r2, [pc, #212]	; (8005ac4 <HAL_ADC_MspInit+0xf4>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d163      	bne.n	8005aba <HAL_ADC_MspInit+0xea>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80059f2:	4b35      	ldr	r3, [pc, #212]	; (8005ac8 <HAL_ADC_MspInit+0xf8>)
 80059f4:	699a      	ldr	r2, [r3, #24]
 80059f6:	4b34      	ldr	r3, [pc, #208]	; (8005ac8 <HAL_ADC_MspInit+0xf8>)
 80059f8:	2180      	movs	r1, #128	; 0x80
 80059fa:	0089      	lsls	r1, r1, #2
 80059fc:	430a      	orrs	r2, r1
 80059fe:	619a      	str	r2, [r3, #24]
 8005a00:	4b31      	ldr	r3, [pc, #196]	; (8005ac8 <HAL_ADC_MspInit+0xf8>)
 8005a02:	699a      	ldr	r2, [r3, #24]
 8005a04:	2380      	movs	r3, #128	; 0x80
 8005a06:	009b      	lsls	r3, r3, #2
 8005a08:	4013      	ands	r3, r2
 8005a0a:	613b      	str	r3, [r7, #16]
 8005a0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a0e:	4b2e      	ldr	r3, [pc, #184]	; (8005ac8 <HAL_ADC_MspInit+0xf8>)
 8005a10:	695a      	ldr	r2, [r3, #20]
 8005a12:	4b2d      	ldr	r3, [pc, #180]	; (8005ac8 <HAL_ADC_MspInit+0xf8>)
 8005a14:	2180      	movs	r1, #128	; 0x80
 8005a16:	0289      	lsls	r1, r1, #10
 8005a18:	430a      	orrs	r2, r1
 8005a1a:	615a      	str	r2, [r3, #20]
 8005a1c:	4b2a      	ldr	r3, [pc, #168]	; (8005ac8 <HAL_ADC_MspInit+0xf8>)
 8005a1e:	695a      	ldr	r2, [r3, #20]
 8005a20:	2380      	movs	r3, #128	; 0x80
 8005a22:	029b      	lsls	r3, r3, #10
 8005a24:	4013      	ands	r3, r2
 8005a26:	60fb      	str	r3, [r7, #12]
 8005a28:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005a2a:	193b      	adds	r3, r7, r4
 8005a2c:	2201      	movs	r2, #1
 8005a2e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005a30:	193b      	adds	r3, r7, r4
 8005a32:	2203      	movs	r2, #3
 8005a34:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a36:	193b      	adds	r3, r7, r4
 8005a38:	2200      	movs	r2, #0
 8005a3a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a3c:	193a      	adds	r2, r7, r4
 8005a3e:	2390      	movs	r3, #144	; 0x90
 8005a40:	05db      	lsls	r3, r3, #23
 8005a42:	0011      	movs	r1, r2
 8005a44:	0018      	movs	r0, r3
 8005a46:	f001 faa7 	bl	8006f98 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8005a4a:	4b20      	ldr	r3, [pc, #128]	; (8005acc <HAL_ADC_MspInit+0xfc>)
 8005a4c:	4a20      	ldr	r2, [pc, #128]	; (8005ad0 <HAL_ADC_MspInit+0x100>)
 8005a4e:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005a50:	4b1e      	ldr	r3, [pc, #120]	; (8005acc <HAL_ADC_MspInit+0xfc>)
 8005a52:	2200      	movs	r2, #0
 8005a54:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8005a56:	4b1d      	ldr	r3, [pc, #116]	; (8005acc <HAL_ADC_MspInit+0xfc>)
 8005a58:	2200      	movs	r2, #0
 8005a5a:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8005a5c:	4b1b      	ldr	r3, [pc, #108]	; (8005acc <HAL_ADC_MspInit+0xfc>)
 8005a5e:	2280      	movs	r2, #128	; 0x80
 8005a60:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005a62:	4b1a      	ldr	r3, [pc, #104]	; (8005acc <HAL_ADC_MspInit+0xfc>)
 8005a64:	2280      	movs	r2, #128	; 0x80
 8005a66:	0052      	lsls	r2, r2, #1
 8005a68:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005a6a:	4b18      	ldr	r3, [pc, #96]	; (8005acc <HAL_ADC_MspInit+0xfc>)
 8005a6c:	2280      	movs	r2, #128	; 0x80
 8005a6e:	00d2      	lsls	r2, r2, #3
 8005a70:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8005a72:	4b16      	ldr	r3, [pc, #88]	; (8005acc <HAL_ADC_MspInit+0xfc>)
 8005a74:	2220      	movs	r2, #32
 8005a76:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8005a78:	4b14      	ldr	r3, [pc, #80]	; (8005acc <HAL_ADC_MspInit+0xfc>)
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8005a7e:	4b13      	ldr	r3, [pc, #76]	; (8005acc <HAL_ADC_MspInit+0xfc>)
 8005a80:	0018      	movs	r0, r3
 8005a82:	f001 f89b 	bl	8006bbc <HAL_DMA_Init>
 8005a86:	1e03      	subs	r3, r0, #0
 8005a88:	d001      	beq.n	8005a8e <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 8005a8a:	f7ff f9b5 	bl	8004df8 <Error_Handler>
    }

    __HAL_DMA1_REMAP(HAL_DMA1_CH1_ADC);
 8005a8e:	4a11      	ldr	r2, [pc, #68]	; (8005ad4 <HAL_ADC_MspInit+0x104>)
 8005a90:	23a8      	movs	r3, #168	; 0xa8
 8005a92:	58d3      	ldr	r3, [r2, r3]
 8005a94:	490f      	ldr	r1, [pc, #60]	; (8005ad4 <HAL_ADC_MspInit+0x104>)
 8005a96:	220f      	movs	r2, #15
 8005a98:	4393      	bics	r3, r2
 8005a9a:	22a8      	movs	r2, #168	; 0xa8
 8005a9c:	508b      	str	r3, [r1, r2]
 8005a9e:	4a0d      	ldr	r2, [pc, #52]	; (8005ad4 <HAL_ADC_MspInit+0x104>)
 8005aa0:	23a8      	movs	r3, #168	; 0xa8
 8005aa2:	58d3      	ldr	r3, [r2, r3]
 8005aa4:	490b      	ldr	r1, [pc, #44]	; (8005ad4 <HAL_ADC_MspInit+0x104>)
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	22a8      	movs	r2, #168	; 0xa8
 8005aac:	508b      	str	r3, [r1, r2]

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	4a06      	ldr	r2, [pc, #24]	; (8005acc <HAL_ADC_MspInit+0xfc>)
 8005ab2:	631a      	str	r2, [r3, #48]	; 0x30
 8005ab4:	4b05      	ldr	r3, [pc, #20]	; (8005acc <HAL_ADC_MspInit+0xfc>)
 8005ab6:	687a      	ldr	r2, [r7, #4]
 8005ab8:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8005aba:	46c0      	nop			; (mov r8, r8)
 8005abc:	46bd      	mov	sp, r7
 8005abe:	b00b      	add	sp, #44	; 0x2c
 8005ac0:	bd90      	pop	{r4, r7, pc}
 8005ac2:	46c0      	nop			; (mov r8, r8)
 8005ac4:	40012400 	.word	0x40012400
 8005ac8:	40021000 	.word	0x40021000
 8005acc:	20001278 	.word	0x20001278
 8005ad0:	40020008 	.word	0x40020008
 8005ad4:	40020000 	.word	0x40020000

08005ad8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005ad8:	b590      	push	{r4, r7, lr}
 8005ada:	b08b      	sub	sp, #44	; 0x2c
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ae0:	2414      	movs	r4, #20
 8005ae2:	193b      	adds	r3, r7, r4
 8005ae4:	0018      	movs	r0, r3
 8005ae6:	2314      	movs	r3, #20
 8005ae8:	001a      	movs	r2, r3
 8005aea:	2100      	movs	r1, #0
 8005aec:	f003 fdf0 	bl	80096d0 <memset>
  if(hi2c->Instance==I2C1)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4a1c      	ldr	r2, [pc, #112]	; (8005b68 <HAL_I2C_MspInit+0x90>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d132      	bne.n	8005b60 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005afa:	4b1c      	ldr	r3, [pc, #112]	; (8005b6c <HAL_I2C_MspInit+0x94>)
 8005afc:	695a      	ldr	r2, [r3, #20]
 8005afe:	4b1b      	ldr	r3, [pc, #108]	; (8005b6c <HAL_I2C_MspInit+0x94>)
 8005b00:	2180      	movs	r1, #128	; 0x80
 8005b02:	02c9      	lsls	r1, r1, #11
 8005b04:	430a      	orrs	r2, r1
 8005b06:	615a      	str	r2, [r3, #20]
 8005b08:	4b18      	ldr	r3, [pc, #96]	; (8005b6c <HAL_I2C_MspInit+0x94>)
 8005b0a:	695a      	ldr	r2, [r3, #20]
 8005b0c:	2380      	movs	r3, #128	; 0x80
 8005b0e:	02db      	lsls	r3, r3, #11
 8005b10:	4013      	ands	r3, r2
 8005b12:	613b      	str	r3, [r7, #16]
 8005b14:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005b16:	193b      	adds	r3, r7, r4
 8005b18:	22c0      	movs	r2, #192	; 0xc0
 8005b1a:	0092      	lsls	r2, r2, #2
 8005b1c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005b1e:	0021      	movs	r1, r4
 8005b20:	187b      	adds	r3, r7, r1
 8005b22:	2212      	movs	r2, #18
 8005b24:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b26:	187b      	adds	r3, r7, r1
 8005b28:	2200      	movs	r2, #0
 8005b2a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005b2c:	187b      	adds	r3, r7, r1
 8005b2e:	2203      	movs	r2, #3
 8005b30:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8005b32:	187b      	adds	r3, r7, r1
 8005b34:	2201      	movs	r2, #1
 8005b36:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005b38:	187b      	adds	r3, r7, r1
 8005b3a:	4a0d      	ldr	r2, [pc, #52]	; (8005b70 <HAL_I2C_MspInit+0x98>)
 8005b3c:	0019      	movs	r1, r3
 8005b3e:	0010      	movs	r0, r2
 8005b40:	f001 fa2a 	bl	8006f98 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005b44:	4b09      	ldr	r3, [pc, #36]	; (8005b6c <HAL_I2C_MspInit+0x94>)
 8005b46:	69da      	ldr	r2, [r3, #28]
 8005b48:	4b08      	ldr	r3, [pc, #32]	; (8005b6c <HAL_I2C_MspInit+0x94>)
 8005b4a:	2180      	movs	r1, #128	; 0x80
 8005b4c:	0389      	lsls	r1, r1, #14
 8005b4e:	430a      	orrs	r2, r1
 8005b50:	61da      	str	r2, [r3, #28]
 8005b52:	4b06      	ldr	r3, [pc, #24]	; (8005b6c <HAL_I2C_MspInit+0x94>)
 8005b54:	69da      	ldr	r2, [r3, #28]
 8005b56:	2380      	movs	r3, #128	; 0x80
 8005b58:	039b      	lsls	r3, r3, #14
 8005b5a:	4013      	ands	r3, r2
 8005b5c:	60fb      	str	r3, [r7, #12]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005b60:	46c0      	nop			; (mov r8, r8)
 8005b62:	46bd      	mov	sp, r7
 8005b64:	b00b      	add	sp, #44	; 0x2c
 8005b66:	bd90      	pop	{r4, r7, pc}
 8005b68:	40005400 	.word	0x40005400
 8005b6c:	40021000 	.word	0x40021000
 8005b70:	48000400 	.word	0x48000400

08005b74 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005b74:	b590      	push	{r4, r7, lr}
 8005b76:	b08b      	sub	sp, #44	; 0x2c
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b7c:	2414      	movs	r4, #20
 8005b7e:	193b      	adds	r3, r7, r4
 8005b80:	0018      	movs	r0, r3
 8005b82:	2314      	movs	r3, #20
 8005b84:	001a      	movs	r2, r3
 8005b86:	2100      	movs	r1, #0
 8005b88:	f003 fda2 	bl	80096d0 <memset>
  if(hspi->Instance==SPI1)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4a1c      	ldr	r2, [pc, #112]	; (8005c04 <HAL_SPI_MspInit+0x90>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d132      	bne.n	8005bfc <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005b96:	4b1c      	ldr	r3, [pc, #112]	; (8005c08 <HAL_SPI_MspInit+0x94>)
 8005b98:	699a      	ldr	r2, [r3, #24]
 8005b9a:	4b1b      	ldr	r3, [pc, #108]	; (8005c08 <HAL_SPI_MspInit+0x94>)
 8005b9c:	2180      	movs	r1, #128	; 0x80
 8005b9e:	0149      	lsls	r1, r1, #5
 8005ba0:	430a      	orrs	r2, r1
 8005ba2:	619a      	str	r2, [r3, #24]
 8005ba4:	4b18      	ldr	r3, [pc, #96]	; (8005c08 <HAL_SPI_MspInit+0x94>)
 8005ba6:	699a      	ldr	r2, [r3, #24]
 8005ba8:	2380      	movs	r3, #128	; 0x80
 8005baa:	015b      	lsls	r3, r3, #5
 8005bac:	4013      	ands	r3, r2
 8005bae:	613b      	str	r3, [r7, #16]
 8005bb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005bb2:	4b15      	ldr	r3, [pc, #84]	; (8005c08 <HAL_SPI_MspInit+0x94>)
 8005bb4:	695a      	ldr	r2, [r3, #20]
 8005bb6:	4b14      	ldr	r3, [pc, #80]	; (8005c08 <HAL_SPI_MspInit+0x94>)
 8005bb8:	2180      	movs	r1, #128	; 0x80
 8005bba:	0289      	lsls	r1, r1, #10
 8005bbc:	430a      	orrs	r2, r1
 8005bbe:	615a      	str	r2, [r3, #20]
 8005bc0:	4b11      	ldr	r3, [pc, #68]	; (8005c08 <HAL_SPI_MspInit+0x94>)
 8005bc2:	695a      	ldr	r2, [r3, #20]
 8005bc4:	2380      	movs	r3, #128	; 0x80
 8005bc6:	029b      	lsls	r3, r3, #10
 8005bc8:	4013      	ands	r3, r2
 8005bca:	60fb      	str	r3, [r7, #12]
 8005bcc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 8005bce:	0021      	movs	r1, r4
 8005bd0:	187b      	adds	r3, r7, r1
 8005bd2:	22b0      	movs	r2, #176	; 0xb0
 8005bd4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bd6:	187b      	adds	r3, r7, r1
 8005bd8:	2202      	movs	r2, #2
 8005bda:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bdc:	187b      	adds	r3, r7, r1
 8005bde:	2200      	movs	r2, #0
 8005be0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005be2:	187b      	adds	r3, r7, r1
 8005be4:	2203      	movs	r2, #3
 8005be6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8005be8:	187b      	adds	r3, r7, r1
 8005bea:	2200      	movs	r2, #0
 8005bec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005bee:	187a      	adds	r2, r7, r1
 8005bf0:	2390      	movs	r3, #144	; 0x90
 8005bf2:	05db      	lsls	r3, r3, #23
 8005bf4:	0011      	movs	r1, r2
 8005bf6:	0018      	movs	r0, r3
 8005bf8:	f001 f9ce 	bl	8006f98 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8005bfc:	46c0      	nop			; (mov r8, r8)
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	b00b      	add	sp, #44	; 0x2c
 8005c02:	bd90      	pop	{r4, r7, pc}
 8005c04:	40013000 	.word	0x40013000
 8005c08:	40021000 	.word	0x40021000

08005c0c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b084      	sub	sp, #16
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a0a      	ldr	r2, [pc, #40]	; (8005c44 <HAL_TIM_PWM_MspInit+0x38>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d10d      	bne.n	8005c3a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005c1e:	4b0a      	ldr	r3, [pc, #40]	; (8005c48 <HAL_TIM_PWM_MspInit+0x3c>)
 8005c20:	699a      	ldr	r2, [r3, #24]
 8005c22:	4b09      	ldr	r3, [pc, #36]	; (8005c48 <HAL_TIM_PWM_MspInit+0x3c>)
 8005c24:	2180      	movs	r1, #128	; 0x80
 8005c26:	0109      	lsls	r1, r1, #4
 8005c28:	430a      	orrs	r2, r1
 8005c2a:	619a      	str	r2, [r3, #24]
 8005c2c:	4b06      	ldr	r3, [pc, #24]	; (8005c48 <HAL_TIM_PWM_MspInit+0x3c>)
 8005c2e:	699a      	ldr	r2, [r3, #24]
 8005c30:	2380      	movs	r3, #128	; 0x80
 8005c32:	011b      	lsls	r3, r3, #4
 8005c34:	4013      	ands	r3, r2
 8005c36:	60fb      	str	r3, [r7, #12]
 8005c38:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8005c3a:	46c0      	nop			; (mov r8, r8)
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	b004      	add	sp, #16
 8005c40:	bd80      	pop	{r7, pc}
 8005c42:	46c0      	nop			; (mov r8, r8)
 8005c44:	40012c00 	.word	0x40012c00
 8005c48:	40021000 	.word	0x40021000

08005c4c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005c4c:	b590      	push	{r4, r7, lr}
 8005c4e:	b089      	sub	sp, #36	; 0x24
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c54:	240c      	movs	r4, #12
 8005c56:	193b      	adds	r3, r7, r4
 8005c58:	0018      	movs	r0, r3
 8005c5a:	2314      	movs	r3, #20
 8005c5c:	001a      	movs	r2, r3
 8005c5e:	2100      	movs	r1, #0
 8005c60:	f003 fd36 	bl	80096d0 <memset>
  if(htim->Instance==TIM1)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a16      	ldr	r2, [pc, #88]	; (8005cc4 <HAL_TIM_MspPostInit+0x78>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d125      	bne.n	8005cba <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c6e:	4b16      	ldr	r3, [pc, #88]	; (8005cc8 <HAL_TIM_MspPostInit+0x7c>)
 8005c70:	695a      	ldr	r2, [r3, #20]
 8005c72:	4b15      	ldr	r3, [pc, #84]	; (8005cc8 <HAL_TIM_MspPostInit+0x7c>)
 8005c74:	2180      	movs	r1, #128	; 0x80
 8005c76:	0289      	lsls	r1, r1, #10
 8005c78:	430a      	orrs	r2, r1
 8005c7a:	615a      	str	r2, [r3, #20]
 8005c7c:	4b12      	ldr	r3, [pc, #72]	; (8005cc8 <HAL_TIM_MspPostInit+0x7c>)
 8005c7e:	695a      	ldr	r2, [r3, #20]
 8005c80:	2380      	movs	r3, #128	; 0x80
 8005c82:	029b      	lsls	r3, r3, #10
 8005c84:	4013      	ands	r3, r2
 8005c86:	60bb      	str	r3, [r7, #8]
 8005c88:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005c8a:	193b      	adds	r3, r7, r4
 8005c8c:	2280      	movs	r2, #128	; 0x80
 8005c8e:	0052      	lsls	r2, r2, #1
 8005c90:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c92:	0021      	movs	r1, r4
 8005c94:	187b      	adds	r3, r7, r1
 8005c96:	2202      	movs	r2, #2
 8005c98:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c9a:	187b      	adds	r3, r7, r1
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ca0:	187b      	adds	r3, r7, r1
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8005ca6:	187b      	adds	r3, r7, r1
 8005ca8:	2202      	movs	r2, #2
 8005caa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005cac:	187a      	adds	r2, r7, r1
 8005cae:	2390      	movs	r3, #144	; 0x90
 8005cb0:	05db      	lsls	r3, r3, #23
 8005cb2:	0011      	movs	r1, r2
 8005cb4:	0018      	movs	r0, r3
 8005cb6:	f001 f96f 	bl	8006f98 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005cba:	46c0      	nop			; (mov r8, r8)
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	b009      	add	sp, #36	; 0x24
 8005cc0:	bd90      	pop	{r4, r7, pc}
 8005cc2:	46c0      	nop			; (mov r8, r8)
 8005cc4:	40012c00 	.word	0x40012c00
 8005cc8:	40021000 	.word	0x40021000

08005ccc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005cd0:	e7fe      	b.n	8005cd0 <NMI_Handler+0x4>

08005cd2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005cd2:	b580      	push	{r7, lr}
 8005cd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005cd6:	e7fe      	b.n	8005cd6 <HardFault_Handler+0x4>

08005cd8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8005cdc:	46c0      	nop			; (mov r8, r8)
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}

08005ce2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005ce2:	b580      	push	{r7, lr}
 8005ce4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005ce6:	46c0      	nop			; (mov r8, r8)
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}

08005cec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005cf0:	f000 f956 	bl	8005fa0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005cf4:	46c0      	nop			; (mov r8, r8)
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}

08005cfa <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8005cfa:	b580      	push	{r7, lr}
 8005cfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8005cfe:	2010      	movs	r0, #16
 8005d00:	f001 fafc 	bl	80072fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8005d04:	2020      	movs	r0, #32
 8005d06:	f001 faf9 	bl	80072fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8005d0a:	2040      	movs	r0, #64	; 0x40
 8005d0c:	f001 faf6 	bl	80072fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8005d10:	2080      	movs	r0, #128	; 0x80
 8005d12:	f001 faf3 	bl	80072fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8005d16:	46c0      	nop			; (mov r8, r8)
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}

08005d1c <DMA1_Ch1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Ch1_IRQHandler(void)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Ch1_IRQn 0 */

  /* USER CODE END DMA1_Ch1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8005d20:	4b03      	ldr	r3, [pc, #12]	; (8005d30 <DMA1_Ch1_IRQHandler+0x14>)
 8005d22:	0018      	movs	r0, r3
 8005d24:	f001 f830 	bl	8006d88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Ch1_IRQn 1 */

  /* USER CODE END DMA1_Ch1_IRQn 1 */
}
 8005d28:	46c0      	nop			; (mov r8, r8)
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	bd80      	pop	{r7, pc}
 8005d2e:	46c0      	nop			; (mov r8, r8)
 8005d30:	20001278 	.word	0x20001278

08005d34 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	af00      	add	r7, sp, #0
	return 1;
 8005d38:	2301      	movs	r3, #1
}
 8005d3a:	0018      	movs	r0, r3
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}

08005d40 <_kill>:

int _kill(int pid, int sig)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b082      	sub	sp, #8
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
 8005d48:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8005d4a:	f003 fc8d 	bl	8009668 <__errno>
 8005d4e:	0003      	movs	r3, r0
 8005d50:	2216      	movs	r2, #22
 8005d52:	601a      	str	r2, [r3, #0]
	return -1;
 8005d54:	2301      	movs	r3, #1
 8005d56:	425b      	negs	r3, r3
}
 8005d58:	0018      	movs	r0, r3
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	b002      	add	sp, #8
 8005d5e:	bd80      	pop	{r7, pc}

08005d60 <_exit>:

void _exit (int status)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b082      	sub	sp, #8
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005d68:	2301      	movs	r3, #1
 8005d6a:	425a      	negs	r2, r3
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	0011      	movs	r1, r2
 8005d70:	0018      	movs	r0, r3
 8005d72:	f7ff ffe5 	bl	8005d40 <_kill>
	while (1) {}		/* Make sure we hang here */
 8005d76:	e7fe      	b.n	8005d76 <_exit+0x16>

08005d78 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b086      	sub	sp, #24
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	60f8      	str	r0, [r7, #12]
 8005d80:	60b9      	str	r1, [r7, #8]
 8005d82:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d84:	2300      	movs	r3, #0
 8005d86:	617b      	str	r3, [r7, #20]
 8005d88:	e00a      	b.n	8005da0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005d8a:	e000      	b.n	8005d8e <_read+0x16>
 8005d8c:	bf00      	nop
 8005d8e:	0001      	movs	r1, r0
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	1c5a      	adds	r2, r3, #1
 8005d94:	60ba      	str	r2, [r7, #8]
 8005d96:	b2ca      	uxtb	r2, r1
 8005d98:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	3301      	adds	r3, #1
 8005d9e:	617b      	str	r3, [r7, #20]
 8005da0:	697a      	ldr	r2, [r7, #20]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	429a      	cmp	r2, r3
 8005da6:	dbf0      	blt.n	8005d8a <_read+0x12>
	}

return len;
 8005da8:	687b      	ldr	r3, [r7, #4]
}
 8005daa:	0018      	movs	r0, r3
 8005dac:	46bd      	mov	sp, r7
 8005dae:	b006      	add	sp, #24
 8005db0:	bd80      	pop	{r7, pc}

08005db2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005db2:	b580      	push	{r7, lr}
 8005db4:	b086      	sub	sp, #24
 8005db6:	af00      	add	r7, sp, #0
 8005db8:	60f8      	str	r0, [r7, #12]
 8005dba:	60b9      	str	r1, [r7, #8]
 8005dbc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	617b      	str	r3, [r7, #20]
 8005dc2:	e009      	b.n	8005dd8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	1c5a      	adds	r2, r3, #1
 8005dc8:	60ba      	str	r2, [r7, #8]
 8005dca:	781b      	ldrb	r3, [r3, #0]
 8005dcc:	0018      	movs	r0, r3
 8005dce:	e000      	b.n	8005dd2 <_write+0x20>
 8005dd0:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005dd2:	697b      	ldr	r3, [r7, #20]
 8005dd4:	3301      	adds	r3, #1
 8005dd6:	617b      	str	r3, [r7, #20]
 8005dd8:	697a      	ldr	r2, [r7, #20]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	429a      	cmp	r2, r3
 8005dde:	dbf1      	blt.n	8005dc4 <_write+0x12>
	}
	return len;
 8005de0:	687b      	ldr	r3, [r7, #4]
}
 8005de2:	0018      	movs	r0, r3
 8005de4:	46bd      	mov	sp, r7
 8005de6:	b006      	add	sp, #24
 8005de8:	bd80      	pop	{r7, pc}

08005dea <_close>:

int _close(int file)
{
 8005dea:	b580      	push	{r7, lr}
 8005dec:	b082      	sub	sp, #8
 8005dee:	af00      	add	r7, sp, #0
 8005df0:	6078      	str	r0, [r7, #4]
	return -1;
 8005df2:	2301      	movs	r3, #1
 8005df4:	425b      	negs	r3, r3
}
 8005df6:	0018      	movs	r0, r3
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	b002      	add	sp, #8
 8005dfc:	bd80      	pop	{r7, pc}

08005dfe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005dfe:	b580      	push	{r7, lr}
 8005e00:	b082      	sub	sp, #8
 8005e02:	af00      	add	r7, sp, #0
 8005e04:	6078      	str	r0, [r7, #4]
 8005e06:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	2280      	movs	r2, #128	; 0x80
 8005e0c:	0192      	lsls	r2, r2, #6
 8005e0e:	605a      	str	r2, [r3, #4]
	return 0;
 8005e10:	2300      	movs	r3, #0
}
 8005e12:	0018      	movs	r0, r3
 8005e14:	46bd      	mov	sp, r7
 8005e16:	b002      	add	sp, #8
 8005e18:	bd80      	pop	{r7, pc}

08005e1a <_isatty>:

int _isatty(int file)
{
 8005e1a:	b580      	push	{r7, lr}
 8005e1c:	b082      	sub	sp, #8
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	6078      	str	r0, [r7, #4]
	return 1;
 8005e22:	2301      	movs	r3, #1
}
 8005e24:	0018      	movs	r0, r3
 8005e26:	46bd      	mov	sp, r7
 8005e28:	b002      	add	sp, #8
 8005e2a:	bd80      	pop	{r7, pc}

08005e2c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b084      	sub	sp, #16
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	60f8      	str	r0, [r7, #12]
 8005e34:	60b9      	str	r1, [r7, #8]
 8005e36:	607a      	str	r2, [r7, #4]
	return 0;
 8005e38:	2300      	movs	r3, #0
}
 8005e3a:	0018      	movs	r0, r3
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	b004      	add	sp, #16
 8005e40:	bd80      	pop	{r7, pc}
	...

08005e44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b086      	sub	sp, #24
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005e4c:	4a14      	ldr	r2, [pc, #80]	; (8005ea0 <_sbrk+0x5c>)
 8005e4e:	4b15      	ldr	r3, [pc, #84]	; (8005ea4 <_sbrk+0x60>)
 8005e50:	1ad3      	subs	r3, r2, r3
 8005e52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005e58:	4b13      	ldr	r3, [pc, #76]	; (8005ea8 <_sbrk+0x64>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d102      	bne.n	8005e66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005e60:	4b11      	ldr	r3, [pc, #68]	; (8005ea8 <_sbrk+0x64>)
 8005e62:	4a12      	ldr	r2, [pc, #72]	; (8005eac <_sbrk+0x68>)
 8005e64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005e66:	4b10      	ldr	r3, [pc, #64]	; (8005ea8 <_sbrk+0x64>)
 8005e68:	681a      	ldr	r2, [r3, #0]
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	18d3      	adds	r3, r2, r3
 8005e6e:	693a      	ldr	r2, [r7, #16]
 8005e70:	429a      	cmp	r2, r3
 8005e72:	d207      	bcs.n	8005e84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005e74:	f003 fbf8 	bl	8009668 <__errno>
 8005e78:	0003      	movs	r3, r0
 8005e7a:	220c      	movs	r2, #12
 8005e7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	425b      	negs	r3, r3
 8005e82:	e009      	b.n	8005e98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005e84:	4b08      	ldr	r3, [pc, #32]	; (8005ea8 <_sbrk+0x64>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005e8a:	4b07      	ldr	r3, [pc, #28]	; (8005ea8 <_sbrk+0x64>)
 8005e8c:	681a      	ldr	r2, [r3, #0]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	18d2      	adds	r2, r2, r3
 8005e92:	4b05      	ldr	r3, [pc, #20]	; (8005ea8 <_sbrk+0x64>)
 8005e94:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8005e96:	68fb      	ldr	r3, [r7, #12]
}
 8005e98:	0018      	movs	r0, r3
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	b006      	add	sp, #24
 8005e9e:	bd80      	pop	{r7, pc}
 8005ea0:	20008000 	.word	0x20008000
 8005ea4:	00000400 	.word	0x00000400
 8005ea8:	2000015c 	.word	0x2000015c
 8005eac:	20001318 	.word	0x20001318

08005eb0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8005eb4:	46c0      	nop			; (mov r8, r8)
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}
	...

08005ebc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005ebc:	480d      	ldr	r0, [pc, #52]	; (8005ef4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005ebe:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005ec0:	480d      	ldr	r0, [pc, #52]	; (8005ef8 <LoopForever+0x6>)
  ldr r1, =_edata
 8005ec2:	490e      	ldr	r1, [pc, #56]	; (8005efc <LoopForever+0xa>)
  ldr r2, =_sidata
 8005ec4:	4a0e      	ldr	r2, [pc, #56]	; (8005f00 <LoopForever+0xe>)
  movs r3, #0
 8005ec6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005ec8:	e002      	b.n	8005ed0 <LoopCopyDataInit>

08005eca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005eca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005ecc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005ece:	3304      	adds	r3, #4

08005ed0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005ed0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005ed2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005ed4:	d3f9      	bcc.n	8005eca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005ed6:	4a0b      	ldr	r2, [pc, #44]	; (8005f04 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005ed8:	4c0b      	ldr	r4, [pc, #44]	; (8005f08 <LoopForever+0x16>)
  movs r3, #0
 8005eda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005edc:	e001      	b.n	8005ee2 <LoopFillZerobss>

08005ede <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005ede:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005ee0:	3204      	adds	r2, #4

08005ee2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005ee2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005ee4:	d3fb      	bcc.n	8005ede <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8005ee6:	f7ff ffe3 	bl	8005eb0 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8005eea:	f003 fbc3 	bl	8009674 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005eee:	f7fe f9c1 	bl	8004274 <main>

08005ef2 <LoopForever>:

LoopForever:
    b LoopForever
 8005ef2:	e7fe      	b.n	8005ef2 <LoopForever>
  ldr   r0, =_estack
 8005ef4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8005ef8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005efc:	20000120 	.word	0x20000120
  ldr r2, =_sidata
 8005f00:	0800f408 	.word	0x0800f408
  ldr r2, =_sbss
 8005f04:	20000120 	.word	0x20000120
  ldr r4, =_ebss
 8005f08:	20001314 	.word	0x20001314

08005f0c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005f0c:	e7fe      	b.n	8005f0c <ADC1_COMP_IRQHandler>
	...

08005f10 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005f14:	4b07      	ldr	r3, [pc, #28]	; (8005f34 <HAL_Init+0x24>)
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	4b06      	ldr	r3, [pc, #24]	; (8005f34 <HAL_Init+0x24>)
 8005f1a:	2110      	movs	r1, #16
 8005f1c:	430a      	orrs	r2, r1
 8005f1e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8005f20:	2003      	movs	r0, #3
 8005f22:	f000 f809 	bl	8005f38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005f26:	f7ff fd2f 	bl	8005988 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005f2a:	2300      	movs	r3, #0
}
 8005f2c:	0018      	movs	r0, r3
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bd80      	pop	{r7, pc}
 8005f32:	46c0      	nop			; (mov r8, r8)
 8005f34:	40022000 	.word	0x40022000

08005f38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005f38:	b590      	push	{r4, r7, lr}
 8005f3a:	b083      	sub	sp, #12
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005f40:	4b14      	ldr	r3, [pc, #80]	; (8005f94 <HAL_InitTick+0x5c>)
 8005f42:	681c      	ldr	r4, [r3, #0]
 8005f44:	4b14      	ldr	r3, [pc, #80]	; (8005f98 <HAL_InitTick+0x60>)
 8005f46:	781b      	ldrb	r3, [r3, #0]
 8005f48:	0019      	movs	r1, r3
 8005f4a:	23fa      	movs	r3, #250	; 0xfa
 8005f4c:	0098      	lsls	r0, r3, #2
 8005f4e:	f7fa f8d9 	bl	8000104 <__udivsi3>
 8005f52:	0003      	movs	r3, r0
 8005f54:	0019      	movs	r1, r3
 8005f56:	0020      	movs	r0, r4
 8005f58:	f7fa f8d4 	bl	8000104 <__udivsi3>
 8005f5c:	0003      	movs	r3, r0
 8005f5e:	0018      	movs	r0, r3
 8005f60:	f000 fe1f 	bl	8006ba2 <HAL_SYSTICK_Config>
 8005f64:	1e03      	subs	r3, r0, #0
 8005f66:	d001      	beq.n	8005f6c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	e00f      	b.n	8005f8c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2b03      	cmp	r3, #3
 8005f70:	d80b      	bhi.n	8005f8a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005f72:	6879      	ldr	r1, [r7, #4]
 8005f74:	2301      	movs	r3, #1
 8005f76:	425b      	negs	r3, r3
 8005f78:	2200      	movs	r2, #0
 8005f7a:	0018      	movs	r0, r3
 8005f7c:	f000 fdec 	bl	8006b58 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005f80:	4b06      	ldr	r3, [pc, #24]	; (8005f9c <HAL_InitTick+0x64>)
 8005f82:	687a      	ldr	r2, [r7, #4]
 8005f84:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8005f86:	2300      	movs	r3, #0
 8005f88:	e000      	b.n	8005f8c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8005f8a:	2301      	movs	r3, #1
}
 8005f8c:	0018      	movs	r0, r3
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	b003      	add	sp, #12
 8005f92:	bd90      	pop	{r4, r7, pc}
 8005f94:	200000ac 	.word	0x200000ac
 8005f98:	200000b4 	.word	0x200000b4
 8005f9c:	200000b0 	.word	0x200000b0

08005fa0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005fa4:	4b05      	ldr	r3, [pc, #20]	; (8005fbc <HAL_IncTick+0x1c>)
 8005fa6:	781b      	ldrb	r3, [r3, #0]
 8005fa8:	001a      	movs	r2, r3
 8005faa:	4b05      	ldr	r3, [pc, #20]	; (8005fc0 <HAL_IncTick+0x20>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	18d2      	adds	r2, r2, r3
 8005fb0:	4b03      	ldr	r3, [pc, #12]	; (8005fc0 <HAL_IncTick+0x20>)
 8005fb2:	601a      	str	r2, [r3, #0]
}
 8005fb4:	46c0      	nop			; (mov r8, r8)
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd80      	pop	{r7, pc}
 8005fba:	46c0      	nop			; (mov r8, r8)
 8005fbc:	200000b4 	.word	0x200000b4
 8005fc0:	20001300 	.word	0x20001300

08005fc4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	af00      	add	r7, sp, #0
  return uwTick;
 8005fc8:	4b02      	ldr	r3, [pc, #8]	; (8005fd4 <HAL_GetTick+0x10>)
 8005fca:	681b      	ldr	r3, [r3, #0]
}
 8005fcc:	0018      	movs	r0, r3
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd80      	pop	{r7, pc}
 8005fd2:	46c0      	nop			; (mov r8, r8)
 8005fd4:	20001300 	.word	0x20001300

08005fd8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b084      	sub	sp, #16
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005fe0:	230f      	movs	r3, #15
 8005fe2:	18fb      	adds	r3, r7, r3
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8005fe8:	2300      	movs	r3, #0
 8005fea:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d101      	bne.n	8005ff6 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	e125      	b.n	8006242 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d10a      	bne.n	8006014 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2200      	movs	r2, #0
 8006002:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2234      	movs	r2, #52	; 0x34
 8006008:	2100      	movs	r1, #0
 800600a:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	0018      	movs	r0, r3
 8006010:	f7ff fcde 	bl	80059d0 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006018:	2210      	movs	r2, #16
 800601a:	4013      	ands	r3, r2
 800601c:	d000      	beq.n	8006020 <HAL_ADC_Init+0x48>
 800601e:	e103      	b.n	8006228 <HAL_ADC_Init+0x250>
 8006020:	230f      	movs	r3, #15
 8006022:	18fb      	adds	r3, r7, r3
 8006024:	781b      	ldrb	r3, [r3, #0]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d000      	beq.n	800602c <HAL_ADC_Init+0x54>
 800602a:	e0fd      	b.n	8006228 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	689b      	ldr	r3, [r3, #8]
 8006032:	2204      	movs	r2, #4
 8006034:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8006036:	d000      	beq.n	800603a <HAL_ADC_Init+0x62>
 8006038:	e0f6      	b.n	8006228 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800603e:	4a83      	ldr	r2, [pc, #524]	; (800624c <HAL_ADC_Init+0x274>)
 8006040:	4013      	ands	r3, r2
 8006042:	2202      	movs	r2, #2
 8006044:	431a      	orrs	r2, r3
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	689b      	ldr	r3, [r3, #8]
 8006050:	2203      	movs	r2, #3
 8006052:	4013      	ands	r3, r2
 8006054:	2b01      	cmp	r3, #1
 8006056:	d112      	bne.n	800607e <HAL_ADC_Init+0xa6>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	2201      	movs	r2, #1
 8006060:	4013      	ands	r3, r2
 8006062:	2b01      	cmp	r3, #1
 8006064:	d009      	beq.n	800607a <HAL_ADC_Init+0xa2>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	68da      	ldr	r2, [r3, #12]
 800606c:	2380      	movs	r3, #128	; 0x80
 800606e:	021b      	lsls	r3, r3, #8
 8006070:	401a      	ands	r2, r3
 8006072:	2380      	movs	r3, #128	; 0x80
 8006074:	021b      	lsls	r3, r3, #8
 8006076:	429a      	cmp	r2, r3
 8006078:	d101      	bne.n	800607e <HAL_ADC_Init+0xa6>
 800607a:	2301      	movs	r3, #1
 800607c:	e000      	b.n	8006080 <HAL_ADC_Init+0xa8>
 800607e:	2300      	movs	r3, #0
 8006080:	2b00      	cmp	r3, #0
 8006082:	d116      	bne.n	80060b2 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	68db      	ldr	r3, [r3, #12]
 800608a:	2218      	movs	r2, #24
 800608c:	4393      	bics	r3, r2
 800608e:	0019      	movs	r1, r3
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	689a      	ldr	r2, [r3, #8]
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	430a      	orrs	r2, r1
 800609a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	691b      	ldr	r3, [r3, #16]
 80060a2:	009b      	lsls	r3, r3, #2
 80060a4:	0899      	lsrs	r1, r3, #2
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	685a      	ldr	r2, [r3, #4]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	430a      	orrs	r2, r1
 80060b0:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	68da      	ldr	r2, [r3, #12]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4964      	ldr	r1, [pc, #400]	; (8006250 <HAL_ADC_Init+0x278>)
 80060be:	400a      	ands	r2, r1
 80060c0:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	7e1b      	ldrb	r3, [r3, #24]
 80060c6:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	7e5b      	ldrb	r3, [r3, #25]
 80060cc:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80060ce:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	7e9b      	ldrb	r3, [r3, #26]
 80060d4:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80060d6:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060dc:	2b01      	cmp	r3, #1
 80060de:	d002      	beq.n	80060e6 <HAL_ADC_Init+0x10e>
 80060e0:	2380      	movs	r3, #128	; 0x80
 80060e2:	015b      	lsls	r3, r3, #5
 80060e4:	e000      	b.n	80060e8 <HAL_ADC_Init+0x110>
 80060e6:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80060e8:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80060ee:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	691b      	ldr	r3, [r3, #16]
 80060f4:	2b02      	cmp	r3, #2
 80060f6:	d101      	bne.n	80060fc <HAL_ADC_Init+0x124>
 80060f8:	2304      	movs	r3, #4
 80060fa:	e000      	b.n	80060fe <HAL_ADC_Init+0x126>
 80060fc:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80060fe:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2124      	movs	r1, #36	; 0x24
 8006104:	5c5b      	ldrb	r3, [r3, r1]
 8006106:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8006108:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800610a:	68ba      	ldr	r2, [r7, #8]
 800610c:	4313      	orrs	r3, r2
 800610e:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	7edb      	ldrb	r3, [r3, #27]
 8006114:	2b01      	cmp	r3, #1
 8006116:	d115      	bne.n	8006144 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	7e9b      	ldrb	r3, [r3, #26]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d105      	bne.n	800612c <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	2280      	movs	r2, #128	; 0x80
 8006124:	0252      	lsls	r2, r2, #9
 8006126:	4313      	orrs	r3, r2
 8006128:	60bb      	str	r3, [r7, #8]
 800612a:	e00b      	b.n	8006144 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006130:	2220      	movs	r2, #32
 8006132:	431a      	orrs	r2, r3
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800613c:	2201      	movs	r2, #1
 800613e:	431a      	orrs	r2, r3
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	69da      	ldr	r2, [r3, #28]
 8006148:	23c2      	movs	r3, #194	; 0xc2
 800614a:	33ff      	adds	r3, #255	; 0xff
 800614c:	429a      	cmp	r2, r3
 800614e:	d007      	beq.n	8006160 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8006158:	4313      	orrs	r3, r2
 800615a:	68ba      	ldr	r2, [r7, #8]
 800615c:	4313      	orrs	r3, r2
 800615e:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	68d9      	ldr	r1, [r3, #12]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	68ba      	ldr	r2, [r7, #8]
 800616c:	430a      	orrs	r2, r1
 800616e:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006174:	2380      	movs	r3, #128	; 0x80
 8006176:	055b      	lsls	r3, r3, #21
 8006178:	429a      	cmp	r2, r3
 800617a:	d01b      	beq.n	80061b4 <HAL_ADC_Init+0x1dc>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006180:	2b01      	cmp	r3, #1
 8006182:	d017      	beq.n	80061b4 <HAL_ADC_Init+0x1dc>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006188:	2b02      	cmp	r3, #2
 800618a:	d013      	beq.n	80061b4 <HAL_ADC_Init+0x1dc>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006190:	2b03      	cmp	r3, #3
 8006192:	d00f      	beq.n	80061b4 <HAL_ADC_Init+0x1dc>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006198:	2b04      	cmp	r3, #4
 800619a:	d00b      	beq.n	80061b4 <HAL_ADC_Init+0x1dc>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061a0:	2b05      	cmp	r3, #5
 80061a2:	d007      	beq.n	80061b4 <HAL_ADC_Init+0x1dc>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061a8:	2b06      	cmp	r3, #6
 80061aa:	d003      	beq.n	80061b4 <HAL_ADC_Init+0x1dc>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061b0:	2b07      	cmp	r3, #7
 80061b2:	d112      	bne.n	80061da <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	695a      	ldr	r2, [r3, #20]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	2107      	movs	r1, #7
 80061c0:	438a      	bics	r2, r1
 80061c2:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	6959      	ldr	r1, [r3, #20]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061ce:	2207      	movs	r2, #7
 80061d0:	401a      	ands	r2, r3
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	430a      	orrs	r2, r1
 80061d8:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	68db      	ldr	r3, [r3, #12]
 80061e0:	4a1c      	ldr	r2, [pc, #112]	; (8006254 <HAL_ADC_Init+0x27c>)
 80061e2:	4013      	ands	r3, r2
 80061e4:	68ba      	ldr	r2, [r7, #8]
 80061e6:	429a      	cmp	r2, r3
 80061e8:	d10b      	bne.n	8006202 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2200      	movs	r2, #0
 80061ee:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061f4:	2203      	movs	r2, #3
 80061f6:	4393      	bics	r3, r2
 80061f8:	2201      	movs	r2, #1
 80061fa:	431a      	orrs	r2, r3
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8006200:	e01c      	b.n	800623c <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006206:	2212      	movs	r2, #18
 8006208:	4393      	bics	r3, r2
 800620a:	2210      	movs	r2, #16
 800620c:	431a      	orrs	r2, r3
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006216:	2201      	movs	r2, #1
 8006218:	431a      	orrs	r2, r3
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 800621e:	230f      	movs	r3, #15
 8006220:	18fb      	adds	r3, r7, r3
 8006222:	2201      	movs	r2, #1
 8006224:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8006226:	e009      	b.n	800623c <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800622c:	2210      	movs	r2, #16
 800622e:	431a      	orrs	r2, r3
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8006234:	230f      	movs	r3, #15
 8006236:	18fb      	adds	r3, r7, r3
 8006238:	2201      	movs	r2, #1
 800623a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800623c:	230f      	movs	r3, #15
 800623e:	18fb      	adds	r3, r7, r3
 8006240:	781b      	ldrb	r3, [r3, #0]
}
 8006242:	0018      	movs	r0, r3
 8006244:	46bd      	mov	sp, r7
 8006246:	b004      	add	sp, #16
 8006248:	bd80      	pop	{r7, pc}
 800624a:	46c0      	nop			; (mov r8, r8)
 800624c:	fffffefd 	.word	0xfffffefd
 8006250:	fffe0219 	.word	0xfffe0219
 8006254:	833fffe7 	.word	0x833fffe7

08006258 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8006258:	b590      	push	{r4, r7, lr}
 800625a:	b087      	sub	sp, #28
 800625c:	af00      	add	r7, sp, #0
 800625e:	60f8      	str	r0, [r7, #12]
 8006260:	60b9      	str	r1, [r7, #8]
 8006262:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006264:	2317      	movs	r3, #23
 8006266:	18fb      	adds	r3, r7, r3
 8006268:	2200      	movs	r2, #0
 800626a:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	689b      	ldr	r3, [r3, #8]
 8006272:	2204      	movs	r2, #4
 8006274:	4013      	ands	r3, r2
 8006276:	d15e      	bne.n	8006336 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2234      	movs	r2, #52	; 0x34
 800627c:	5c9b      	ldrb	r3, [r3, r2]
 800627e:	2b01      	cmp	r3, #1
 8006280:	d101      	bne.n	8006286 <HAL_ADC_Start_DMA+0x2e>
 8006282:	2302      	movs	r3, #2
 8006284:	e05e      	b.n	8006344 <HAL_ADC_Start_DMA+0xec>
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2234      	movs	r2, #52	; 0x34
 800628a:	2101      	movs	r1, #1
 800628c:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	7e5b      	ldrb	r3, [r3, #25]
 8006292:	2b01      	cmp	r3, #1
 8006294:	d007      	beq.n	80062a6 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8006296:	2317      	movs	r3, #23
 8006298:	18fc      	adds	r4, r7, r3
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	0018      	movs	r0, r3
 800629e:	f000 f9e9 	bl	8006674 <ADC_Enable>
 80062a2:	0003      	movs	r3, r0
 80062a4:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80062a6:	2317      	movs	r3, #23
 80062a8:	18fb      	adds	r3, r7, r3
 80062aa:	781b      	ldrb	r3, [r3, #0]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d146      	bne.n	800633e <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062b4:	4a25      	ldr	r2, [pc, #148]	; (800634c <HAL_ADC_Start_DMA+0xf4>)
 80062b6:	4013      	ands	r3, r2
 80062b8:	2280      	movs	r2, #128	; 0x80
 80062ba:	0052      	lsls	r2, r2, #1
 80062bc:	431a      	orrs	r2, r3
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2200      	movs	r2, #0
 80062c6:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2234      	movs	r2, #52	; 0x34
 80062cc:	2100      	movs	r1, #0
 80062ce:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062d4:	4a1e      	ldr	r2, [pc, #120]	; (8006350 <HAL_ADC_Start_DMA+0xf8>)
 80062d6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062dc:	4a1d      	ldr	r2, [pc, #116]	; (8006354 <HAL_ADC_Start_DMA+0xfc>)
 80062de:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062e4:	4a1c      	ldr	r2, [pc, #112]	; (8006358 <HAL_ADC_Start_DMA+0x100>)
 80062e6:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	221c      	movs	r2, #28
 80062ee:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	685a      	ldr	r2, [r3, #4]
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	2110      	movs	r1, #16
 80062fc:	430a      	orrs	r2, r1
 80062fe:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	68da      	ldr	r2, [r3, #12]
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	2101      	movs	r1, #1
 800630c:	430a      	orrs	r2, r1
 800630e:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	3340      	adds	r3, #64	; 0x40
 800631a:	0019      	movs	r1, r3
 800631c:	68ba      	ldr	r2, [r7, #8]
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f000 fc94 	bl	8006c4c <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	689a      	ldr	r2, [r3, #8]
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	2104      	movs	r1, #4
 8006330:	430a      	orrs	r2, r1
 8006332:	609a      	str	r2, [r3, #8]
 8006334:	e003      	b.n	800633e <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006336:	2317      	movs	r3, #23
 8006338:	18fb      	adds	r3, r7, r3
 800633a:	2202      	movs	r2, #2
 800633c:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 800633e:	2317      	movs	r3, #23
 8006340:	18fb      	adds	r3, r7, r3
 8006342:	781b      	ldrb	r3, [r3, #0]
}
 8006344:	0018      	movs	r0, r3
 8006346:	46bd      	mov	sp, r7
 8006348:	b007      	add	sp, #28
 800634a:	bd90      	pop	{r4, r7, pc}
 800634c:	fffff0fe 	.word	0xfffff0fe
 8006350:	080068f9 	.word	0x080068f9
 8006354:	080069ad 	.word	0x080069ad
 8006358:	080069cb 	.word	0x080069cb

0800635c <HAL_ADC_Stop_DMA>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{  
 800635c:	b5b0      	push	{r4, r5, r7, lr}
 800635e:	b084      	sub	sp, #16
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006364:	230f      	movs	r3, #15
 8006366:	18fb      	adds	r3, r7, r3
 8006368:	2200      	movs	r2, #0
 800636a:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2234      	movs	r2, #52	; 0x34
 8006370:	5c9b      	ldrb	r3, [r3, r2]
 8006372:	2b01      	cmp	r3, #1
 8006374:	d101      	bne.n	800637a <HAL_ADC_Stop_DMA+0x1e>
 8006376:	2302      	movs	r3, #2
 8006378:	e05f      	b.n	800643a <HAL_ADC_Stop_DMA+0xde>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2234      	movs	r2, #52	; 0x34
 800637e:	2101      	movs	r1, #1
 8006380:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8006382:	250f      	movs	r5, #15
 8006384:	197c      	adds	r4, r7, r5
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	0018      	movs	r0, r3
 800638a:	f000 fa68 	bl	800685e <ADC_ConversionStop>
 800638e:	0003      	movs	r3, r0
 8006390:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8006392:	0028      	movs	r0, r5
 8006394:	183b      	adds	r3, r7, r0
 8006396:	781b      	ldrb	r3, [r3, #0]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d147      	bne.n	800642c <HAL_ADC_Stop_DMA+0xd0>
  {
    /* Disable ADC DMA (ADC DMA configuration ADC_CFGR_DMACFG is kept) */
    hadc->Instance->CFGR1 &= ~ADC_CFGR1_DMAEN;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	68da      	ldr	r2, [r3, #12]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	2101      	movs	r1, #1
 80063a8:	438a      	bics	r2, r1
 80063aa:	60da      	str	r2, [r3, #12]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063b0:	2221      	movs	r2, #33	; 0x21
 80063b2:	5c9b      	ldrb	r3, [r3, r2]
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	2b02      	cmp	r3, #2
 80063b8:	d112      	bne.n	80063e0 <HAL_ADC_Stop_DMA+0x84>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063be:	0005      	movs	r5, r0
 80063c0:	183c      	adds	r4, r7, r0
 80063c2:	0018      	movs	r0, r3
 80063c4:	f000 fca8 	bl	8006d18 <HAL_DMA_Abort>
 80063c8:	0003      	movs	r3, r0
 80063ca:	7023      	strb	r3, [r4, #0]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 80063cc:	197b      	adds	r3, r7, r5
 80063ce:	781b      	ldrb	r3, [r3, #0]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d005      	beq.n	80063e0 <HAL_ADC_Stop_DMA+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063d8:	2240      	movs	r2, #64	; 0x40
 80063da:	431a      	orrs	r2, r3
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	639a      	str	r2, [r3, #56]	; 0x38
      }
    }
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	685a      	ldr	r2, [r3, #4]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	2110      	movs	r1, #16
 80063ec:	438a      	bics	r2, r1
 80063ee:	605a      	str	r2, [r3, #4]
    
    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed, to keep  */
    /* in memory a potential failing status.                                  */
    if (tmp_hal_status == HAL_OK)
 80063f0:	220f      	movs	r2, #15
 80063f2:	18bb      	adds	r3, r7, r2
 80063f4:	781b      	ldrb	r3, [r3, #0]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d107      	bne.n	800640a <HAL_ADC_Stop_DMA+0xae>
    {
      tmp_hal_status = ADC_Disable(hadc);
 80063fa:	18bc      	adds	r4, r7, r2
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	0018      	movs	r0, r3
 8006400:	f000 f9bc 	bl	800677c <ADC_Disable>
 8006404:	0003      	movs	r3, r0
 8006406:	7023      	strb	r3, [r4, #0]
 8006408:	e003      	b.n	8006412 <HAL_ADC_Stop_DMA+0xb6>
    }
    else
    {
      ADC_Disable(hadc);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	0018      	movs	r0, r3
 800640e:	f000 f9b5 	bl	800677c <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8006412:	230f      	movs	r3, #15
 8006414:	18fb      	adds	r3, r7, r3
 8006416:	781b      	ldrb	r3, [r3, #0]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d107      	bne.n	800642c <HAL_ADC_Stop_DMA+0xd0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006420:	4a08      	ldr	r2, [pc, #32]	; (8006444 <HAL_ADC_Stop_DMA+0xe8>)
 8006422:	4013      	ands	r3, r2
 8006424:	2201      	movs	r2, #1
 8006426:	431a      	orrs	r2, r3
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2234      	movs	r2, #52	; 0x34
 8006430:	2100      	movs	r1, #0
 8006432:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8006434:	230f      	movs	r3, #15
 8006436:	18fb      	adds	r3, r7, r3
 8006438:	781b      	ldrb	r3, [r3, #0]
}
 800643a:	0018      	movs	r0, r3
 800643c:	46bd      	mov	sp, r7
 800643e:	b004      	add	sp, #16
 8006440:	bdb0      	pop	{r4, r5, r7, pc}
 8006442:	46c0      	nop			; (mov r8, r8)
 8006444:	fffffefe 	.word	0xfffffefe

08006448 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b082      	sub	sp, #8
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8006450:	46c0      	nop			; (mov r8, r8)
 8006452:	46bd      	mov	sp, r7
 8006454:	b002      	add	sp, #8
 8006456:	bd80      	pop	{r7, pc}

08006458 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b084      	sub	sp, #16
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
 8006460:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006462:	230f      	movs	r3, #15
 8006464:	18fb      	adds	r3, r7, r3
 8006466:	2200      	movs	r2, #0
 8006468:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800646a:	2300      	movs	r3, #0
 800646c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006472:	2380      	movs	r3, #128	; 0x80
 8006474:	055b      	lsls	r3, r3, #21
 8006476:	429a      	cmp	r2, r3
 8006478:	d011      	beq.n	800649e <HAL_ADC_ConfigChannel+0x46>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800647e:	2b01      	cmp	r3, #1
 8006480:	d00d      	beq.n	800649e <HAL_ADC_ConfigChannel+0x46>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006486:	2b02      	cmp	r3, #2
 8006488:	d009      	beq.n	800649e <HAL_ADC_ConfigChannel+0x46>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800648e:	2b03      	cmp	r3, #3
 8006490:	d005      	beq.n	800649e <HAL_ADC_ConfigChannel+0x46>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006496:	2b04      	cmp	r3, #4
 8006498:	d001      	beq.n	800649e <HAL_ADC_ConfigChannel+0x46>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2234      	movs	r2, #52	; 0x34
 80064a2:	5c9b      	ldrb	r3, [r3, r2]
 80064a4:	2b01      	cmp	r3, #1
 80064a6:	d101      	bne.n	80064ac <HAL_ADC_ConfigChannel+0x54>
 80064a8:	2302      	movs	r3, #2
 80064aa:	e0d0      	b.n	800664e <HAL_ADC_ConfigChannel+0x1f6>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2234      	movs	r2, #52	; 0x34
 80064b0:	2101      	movs	r1, #1
 80064b2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	2204      	movs	r2, #4
 80064bc:	4013      	ands	r3, r2
 80064be:	d000      	beq.n	80064c2 <HAL_ADC_ConfigChannel+0x6a>
 80064c0:	e0b4      	b.n	800662c <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	4a64      	ldr	r2, [pc, #400]	; (8006658 <HAL_ADC_ConfigChannel+0x200>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d100      	bne.n	80064ce <HAL_ADC_ConfigChannel+0x76>
 80064cc:	e082      	b.n	80065d4 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	2201      	movs	r2, #1
 80064da:	409a      	lsls	r2, r3
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	430a      	orrs	r2, r1
 80064e2:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064e8:	2380      	movs	r3, #128	; 0x80
 80064ea:	055b      	lsls	r3, r3, #21
 80064ec:	429a      	cmp	r2, r3
 80064ee:	d037      	beq.n	8006560 <HAL_ADC_ConfigChannel+0x108>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064f4:	2b01      	cmp	r3, #1
 80064f6:	d033      	beq.n	8006560 <HAL_ADC_ConfigChannel+0x108>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064fc:	2b02      	cmp	r3, #2
 80064fe:	d02f      	beq.n	8006560 <HAL_ADC_ConfigChannel+0x108>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006504:	2b03      	cmp	r3, #3
 8006506:	d02b      	beq.n	8006560 <HAL_ADC_ConfigChannel+0x108>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800650c:	2b04      	cmp	r3, #4
 800650e:	d027      	beq.n	8006560 <HAL_ADC_ConfigChannel+0x108>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006514:	2b05      	cmp	r3, #5
 8006516:	d023      	beq.n	8006560 <HAL_ADC_ConfigChannel+0x108>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800651c:	2b06      	cmp	r3, #6
 800651e:	d01f      	beq.n	8006560 <HAL_ADC_ConfigChannel+0x108>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006524:	2b07      	cmp	r3, #7
 8006526:	d01b      	beq.n	8006560 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	689a      	ldr	r2, [r3, #8]
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	695b      	ldr	r3, [r3, #20]
 8006532:	2107      	movs	r1, #7
 8006534:	400b      	ands	r3, r1
 8006536:	429a      	cmp	r2, r3
 8006538:	d012      	beq.n	8006560 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	695a      	ldr	r2, [r3, #20]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	2107      	movs	r1, #7
 8006546:	438a      	bics	r2, r1
 8006548:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	6959      	ldr	r1, [r3, #20]
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	689b      	ldr	r3, [r3, #8]
 8006554:	2207      	movs	r2, #7
 8006556:	401a      	ands	r2, r3
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	430a      	orrs	r2, r1
 800655e:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	2b10      	cmp	r3, #16
 8006566:	d007      	beq.n	8006578 <HAL_ADC_ConfigChannel+0x120>
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	2b11      	cmp	r3, #17
 800656e:	d003      	beq.n	8006578 <HAL_ADC_ConfigChannel+0x120>
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	2b12      	cmp	r3, #18
 8006576:	d163      	bne.n	8006640 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8006578:	4b38      	ldr	r3, [pc, #224]	; (800665c <HAL_ADC_ConfigChannel+0x204>)
 800657a:	6819      	ldr	r1, [r3, #0]
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	2b10      	cmp	r3, #16
 8006582:	d009      	beq.n	8006598 <HAL_ADC_ConfigChannel+0x140>
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	2b11      	cmp	r3, #17
 800658a:	d102      	bne.n	8006592 <HAL_ADC_ConfigChannel+0x13a>
 800658c:	2380      	movs	r3, #128	; 0x80
 800658e:	03db      	lsls	r3, r3, #15
 8006590:	e004      	b.n	800659c <HAL_ADC_ConfigChannel+0x144>
 8006592:	2380      	movs	r3, #128	; 0x80
 8006594:	045b      	lsls	r3, r3, #17
 8006596:	e001      	b.n	800659c <HAL_ADC_ConfigChannel+0x144>
 8006598:	2380      	movs	r3, #128	; 0x80
 800659a:	041b      	lsls	r3, r3, #16
 800659c:	4a2f      	ldr	r2, [pc, #188]	; (800665c <HAL_ADC_ConfigChannel+0x204>)
 800659e:	430b      	orrs	r3, r1
 80065a0:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	2b10      	cmp	r3, #16
 80065a8:	d14a      	bne.n	8006640 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80065aa:	4b2d      	ldr	r3, [pc, #180]	; (8006660 <HAL_ADC_ConfigChannel+0x208>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	492d      	ldr	r1, [pc, #180]	; (8006664 <HAL_ADC_ConfigChannel+0x20c>)
 80065b0:	0018      	movs	r0, r3
 80065b2:	f7f9 fda7 	bl	8000104 <__udivsi3>
 80065b6:	0003      	movs	r3, r0
 80065b8:	001a      	movs	r2, r3
 80065ba:	0013      	movs	r3, r2
 80065bc:	009b      	lsls	r3, r3, #2
 80065be:	189b      	adds	r3, r3, r2
 80065c0:	005b      	lsls	r3, r3, #1
 80065c2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80065c4:	e002      	b.n	80065cc <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	3b01      	subs	r3, #1
 80065ca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d1f9      	bne.n	80065c6 <HAL_ADC_ConfigChannel+0x16e>
 80065d2:	e035      	b.n	8006640 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	2101      	movs	r1, #1
 80065e0:	4099      	lsls	r1, r3
 80065e2:	000b      	movs	r3, r1
 80065e4:	43d9      	mvns	r1, r3
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	400a      	ands	r2, r1
 80065ec:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	2b10      	cmp	r3, #16
 80065f4:	d007      	beq.n	8006606 <HAL_ADC_ConfigChannel+0x1ae>
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	2b11      	cmp	r3, #17
 80065fc:	d003      	beq.n	8006606 <HAL_ADC_ConfigChannel+0x1ae>
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	2b12      	cmp	r3, #18
 8006604:	d11c      	bne.n	8006640 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8006606:	4b15      	ldr	r3, [pc, #84]	; (800665c <HAL_ADC_ConfigChannel+0x204>)
 8006608:	6819      	ldr	r1, [r3, #0]
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	2b10      	cmp	r3, #16
 8006610:	d007      	beq.n	8006622 <HAL_ADC_ConfigChannel+0x1ca>
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	2b11      	cmp	r3, #17
 8006618:	d101      	bne.n	800661e <HAL_ADC_ConfigChannel+0x1c6>
 800661a:	4b13      	ldr	r3, [pc, #76]	; (8006668 <HAL_ADC_ConfigChannel+0x210>)
 800661c:	e002      	b.n	8006624 <HAL_ADC_ConfigChannel+0x1cc>
 800661e:	4b13      	ldr	r3, [pc, #76]	; (800666c <HAL_ADC_ConfigChannel+0x214>)
 8006620:	e000      	b.n	8006624 <HAL_ADC_ConfigChannel+0x1cc>
 8006622:	4b13      	ldr	r3, [pc, #76]	; (8006670 <HAL_ADC_ConfigChannel+0x218>)
 8006624:	4a0d      	ldr	r2, [pc, #52]	; (800665c <HAL_ADC_ConfigChannel+0x204>)
 8006626:	400b      	ands	r3, r1
 8006628:	6013      	str	r3, [r2, #0]
 800662a:	e009      	b.n	8006640 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006630:	2220      	movs	r2, #32
 8006632:	431a      	orrs	r2, r3
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8006638:	230f      	movs	r3, #15
 800663a:	18fb      	adds	r3, r7, r3
 800663c:	2201      	movs	r2, #1
 800663e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2234      	movs	r2, #52	; 0x34
 8006644:	2100      	movs	r1, #0
 8006646:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8006648:	230f      	movs	r3, #15
 800664a:	18fb      	adds	r3, r7, r3
 800664c:	781b      	ldrb	r3, [r3, #0]
}
 800664e:	0018      	movs	r0, r3
 8006650:	46bd      	mov	sp, r7
 8006652:	b004      	add	sp, #16
 8006654:	bd80      	pop	{r7, pc}
 8006656:	46c0      	nop			; (mov r8, r8)
 8006658:	00001001 	.word	0x00001001
 800665c:	40012708 	.word	0x40012708
 8006660:	200000ac 	.word	0x200000ac
 8006664:	000f4240 	.word	0x000f4240
 8006668:	ffbfffff 	.word	0xffbfffff
 800666c:	feffffff 	.word	0xfeffffff
 8006670:	ff7fffff 	.word	0xff7fffff

08006674 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b084      	sub	sp, #16
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800667c:	2300      	movs	r3, #0
 800667e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8006680:	2300      	movs	r3, #0
 8006682:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	689b      	ldr	r3, [r3, #8]
 800668a:	2203      	movs	r2, #3
 800668c:	4013      	ands	r3, r2
 800668e:	2b01      	cmp	r3, #1
 8006690:	d112      	bne.n	80066b8 <ADC_Enable+0x44>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	2201      	movs	r2, #1
 800669a:	4013      	ands	r3, r2
 800669c:	2b01      	cmp	r3, #1
 800669e:	d009      	beq.n	80066b4 <ADC_Enable+0x40>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	68da      	ldr	r2, [r3, #12]
 80066a6:	2380      	movs	r3, #128	; 0x80
 80066a8:	021b      	lsls	r3, r3, #8
 80066aa:	401a      	ands	r2, r3
 80066ac:	2380      	movs	r3, #128	; 0x80
 80066ae:	021b      	lsls	r3, r3, #8
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d101      	bne.n	80066b8 <ADC_Enable+0x44>
 80066b4:	2301      	movs	r3, #1
 80066b6:	e000      	b.n	80066ba <ADC_Enable+0x46>
 80066b8:	2300      	movs	r3, #0
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d152      	bne.n	8006764 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	689b      	ldr	r3, [r3, #8]
 80066c4:	4a2a      	ldr	r2, [pc, #168]	; (8006770 <ADC_Enable+0xfc>)
 80066c6:	4013      	ands	r3, r2
 80066c8:	d00d      	beq.n	80066e6 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066ce:	2210      	movs	r2, #16
 80066d0:	431a      	orrs	r2, r3
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066da:	2201      	movs	r2, #1
 80066dc:	431a      	orrs	r2, r3
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 80066e2:	2301      	movs	r3, #1
 80066e4:	e03f      	b.n	8006766 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	689a      	ldr	r2, [r3, #8]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	2101      	movs	r1, #1
 80066f2:	430a      	orrs	r2, r1
 80066f4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80066f6:	4b1f      	ldr	r3, [pc, #124]	; (8006774 <ADC_Enable+0x100>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	491f      	ldr	r1, [pc, #124]	; (8006778 <ADC_Enable+0x104>)
 80066fc:	0018      	movs	r0, r3
 80066fe:	f7f9 fd01 	bl	8000104 <__udivsi3>
 8006702:	0003      	movs	r3, r0
 8006704:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8006706:	e002      	b.n	800670e <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	3b01      	subs	r3, #1
 800670c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800670e:	68bb      	ldr	r3, [r7, #8]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d1f9      	bne.n	8006708 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8006714:	f7ff fc56 	bl	8005fc4 <HAL_GetTick>
 8006718:	0003      	movs	r3, r0
 800671a:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800671c:	e01b      	b.n	8006756 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800671e:	f7ff fc51 	bl	8005fc4 <HAL_GetTick>
 8006722:	0002      	movs	r2, r0
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	1ad3      	subs	r3, r2, r3
 8006728:	2b02      	cmp	r3, #2
 800672a:	d914      	bls.n	8006756 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	2201      	movs	r2, #1
 8006734:	4013      	ands	r3, r2
 8006736:	2b01      	cmp	r3, #1
 8006738:	d00d      	beq.n	8006756 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800673e:	2210      	movs	r2, #16
 8006740:	431a      	orrs	r2, r3
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800674a:	2201      	movs	r2, #1
 800674c:	431a      	orrs	r2, r3
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006752:	2301      	movs	r3, #1
 8006754:	e007      	b.n	8006766 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	2201      	movs	r2, #1
 800675e:	4013      	ands	r3, r2
 8006760:	2b01      	cmp	r3, #1
 8006762:	d1dc      	bne.n	800671e <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8006764:	2300      	movs	r3, #0
}
 8006766:	0018      	movs	r0, r3
 8006768:	46bd      	mov	sp, r7
 800676a:	b004      	add	sp, #16
 800676c:	bd80      	pop	{r7, pc}
 800676e:	46c0      	nop			; (mov r8, r8)
 8006770:	80000017 	.word	0x80000017
 8006774:	200000ac 	.word	0x200000ac
 8006778:	000f4240 	.word	0x000f4240

0800677c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b084      	sub	sp, #16
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006784:	2300      	movs	r3, #0
 8006786:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	689b      	ldr	r3, [r3, #8]
 800678e:	2203      	movs	r2, #3
 8006790:	4013      	ands	r3, r2
 8006792:	2b01      	cmp	r3, #1
 8006794:	d112      	bne.n	80067bc <ADC_Disable+0x40>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	2201      	movs	r2, #1
 800679e:	4013      	ands	r3, r2
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	d009      	beq.n	80067b8 <ADC_Disable+0x3c>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	68da      	ldr	r2, [r3, #12]
 80067aa:	2380      	movs	r3, #128	; 0x80
 80067ac:	021b      	lsls	r3, r3, #8
 80067ae:	401a      	ands	r2, r3
 80067b0:	2380      	movs	r3, #128	; 0x80
 80067b2:	021b      	lsls	r3, r3, #8
 80067b4:	429a      	cmp	r2, r3
 80067b6:	d101      	bne.n	80067bc <ADC_Disable+0x40>
 80067b8:	2301      	movs	r3, #1
 80067ba:	e000      	b.n	80067be <ADC_Disable+0x42>
 80067bc:	2300      	movs	r3, #0
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d048      	beq.n	8006854 <ADC_Disable+0xd8>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	2205      	movs	r2, #5
 80067ca:	4013      	ands	r3, r2
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	d110      	bne.n	80067f2 <ADC_Disable+0x76>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	689a      	ldr	r2, [r3, #8]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	2102      	movs	r1, #2
 80067dc:	430a      	orrs	r2, r1
 80067de:	609a      	str	r2, [r3, #8]
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	2203      	movs	r2, #3
 80067e6:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80067e8:	f7ff fbec 	bl	8005fc4 <HAL_GetTick>
 80067ec:	0003      	movs	r3, r0
 80067ee:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80067f0:	e029      	b.n	8006846 <ADC_Disable+0xca>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067f6:	2210      	movs	r2, #16
 80067f8:	431a      	orrs	r2, r3
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	639a      	str	r2, [r3, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006802:	2201      	movs	r2, #1
 8006804:	431a      	orrs	r2, r3
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	63da      	str	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	e023      	b.n	8006856 <ADC_Disable+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800680e:	f7ff fbd9 	bl	8005fc4 <HAL_GetTick>
 8006812:	0002      	movs	r2, r0
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	1ad3      	subs	r3, r2, r3
 8006818:	2b02      	cmp	r3, #2
 800681a:	d914      	bls.n	8006846 <ADC_Disable+0xca>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	689b      	ldr	r3, [r3, #8]
 8006822:	2201      	movs	r2, #1
 8006824:	4013      	ands	r3, r2
 8006826:	2b01      	cmp	r3, #1
 8006828:	d10d      	bne.n	8006846 <ADC_Disable+0xca>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800682e:	2210      	movs	r2, #16
 8006830:	431a      	orrs	r2, r3
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800683a:	2201      	movs	r2, #1
 800683c:	431a      	orrs	r2, r3
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006842:	2301      	movs	r3, #1
 8006844:	e007      	b.n	8006856 <ADC_Disable+0xda>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	689b      	ldr	r3, [r3, #8]
 800684c:	2201      	movs	r2, #1
 800684e:	4013      	ands	r3, r2
 8006850:	2b01      	cmp	r3, #1
 8006852:	d0dc      	beq.n	800680e <ADC_Disable+0x92>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8006854:	2300      	movs	r3, #0
}
 8006856:	0018      	movs	r0, r3
 8006858:	46bd      	mov	sp, r7
 800685a:	b004      	add	sp, #16
 800685c:	bd80      	pop	{r7, pc}

0800685e <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 800685e:	b580      	push	{r7, lr}
 8006860:	b084      	sub	sp, #16
 8006862:	af00      	add	r7, sp, #0
 8006864:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006866:	2300      	movs	r3, #0
 8006868:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	689b      	ldr	r3, [r3, #8]
 8006870:	2204      	movs	r2, #4
 8006872:	4013      	ands	r3, r2
 8006874:	d03a      	beq.n	80068ec <ADC_ConversionStop+0x8e>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	689b      	ldr	r3, [r3, #8]
 800687c:	2204      	movs	r2, #4
 800687e:	4013      	ands	r3, r2
 8006880:	2b04      	cmp	r3, #4
 8006882:	d10d      	bne.n	80068a0 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	2202      	movs	r2, #2
 800688c:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800688e:	d107      	bne.n	80068a0 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	689a      	ldr	r2, [r3, #8]
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	2110      	movs	r1, #16
 800689c:	430a      	orrs	r2, r1
 800689e:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80068a0:	f7ff fb90 	bl	8005fc4 <HAL_GetTick>
 80068a4:	0003      	movs	r3, r0
 80068a6:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80068a8:	e01a      	b.n	80068e0 <ADC_ConversionStop+0x82>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80068aa:	f7ff fb8b 	bl	8005fc4 <HAL_GetTick>
 80068ae:	0002      	movs	r2, r0
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	1ad3      	subs	r3, r2, r3
 80068b4:	2b02      	cmp	r3, #2
 80068b6:	d913      	bls.n	80068e0 <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	689b      	ldr	r3, [r3, #8]
 80068be:	2204      	movs	r2, #4
 80068c0:	4013      	ands	r3, r2
 80068c2:	d00d      	beq.n	80068e0 <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068c8:	2210      	movs	r2, #16
 80068ca:	431a      	orrs	r2, r3
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068d4:	2201      	movs	r2, #1
 80068d6:	431a      	orrs	r2, r3
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80068dc:	2301      	movs	r3, #1
 80068de:	e006      	b.n	80068ee <ADC_ConversionStop+0x90>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	689b      	ldr	r3, [r3, #8]
 80068e6:	2204      	movs	r2, #4
 80068e8:	4013      	ands	r3, r2
 80068ea:	d1de      	bne.n	80068aa <ADC_ConversionStop+0x4c>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80068ec:	2300      	movs	r3, #0
}
 80068ee:	0018      	movs	r0, r3
 80068f0:	46bd      	mov	sp, r7
 80068f2:	b004      	add	sp, #16
 80068f4:	bd80      	pop	{r7, pc}
	...

080068f8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b084      	sub	sp, #16
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006904:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800690a:	2250      	movs	r2, #80	; 0x50
 800690c:	4013      	ands	r3, r2
 800690e:	d140      	bne.n	8006992 <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006914:	2280      	movs	r2, #128	; 0x80
 8006916:	0092      	lsls	r2, r2, #2
 8006918:	431a      	orrs	r2, r3
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	68da      	ldr	r2, [r3, #12]
 8006924:	23c0      	movs	r3, #192	; 0xc0
 8006926:	011b      	lsls	r3, r3, #4
 8006928:	4013      	ands	r3, r2
 800692a:	d12d      	bne.n	8006988 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8006930:	2b00      	cmp	r3, #0
 8006932:	d129      	bne.n	8006988 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	2208      	movs	r2, #8
 800693c:	4013      	ands	r3, r2
 800693e:	2b08      	cmp	r3, #8
 8006940:	d122      	bne.n	8006988 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	689b      	ldr	r3, [r3, #8]
 8006948:	2204      	movs	r2, #4
 800694a:	4013      	ands	r3, r2
 800694c:	d110      	bne.n	8006970 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	685a      	ldr	r2, [r3, #4]
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	210c      	movs	r1, #12
 800695a:	438a      	bics	r2, r1
 800695c:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006962:	4a11      	ldr	r2, [pc, #68]	; (80069a8 <ADC_DMAConvCplt+0xb0>)
 8006964:	4013      	ands	r3, r2
 8006966:	2201      	movs	r2, #1
 8006968:	431a      	orrs	r2, r3
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	639a      	str	r2, [r3, #56]	; 0x38
 800696e:	e00b      	b.n	8006988 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006974:	2220      	movs	r2, #32
 8006976:	431a      	orrs	r2, r3
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006980:	2201      	movs	r2, #1
 8006982:	431a      	orrs	r2, r3
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	0018      	movs	r0, r3
 800698c:	f7fe f81c 	bl	80049c8 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8006990:	e005      	b.n	800699e <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006998:	687a      	ldr	r2, [r7, #4]
 800699a:	0010      	movs	r0, r2
 800699c:	4798      	blx	r3
}
 800699e:	46c0      	nop			; (mov r8, r8)
 80069a0:	46bd      	mov	sp, r7
 80069a2:	b004      	add	sp, #16
 80069a4:	bd80      	pop	{r7, pc}
 80069a6:	46c0      	nop			; (mov r8, r8)
 80069a8:	fffffefe 	.word	0xfffffefe

080069ac <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b084      	sub	sp, #16
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069b8:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	0018      	movs	r0, r3
 80069be:	f7fd fff9 	bl	80049b4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80069c2:	46c0      	nop			; (mov r8, r8)
 80069c4:	46bd      	mov	sp, r7
 80069c6:	b004      	add	sp, #16
 80069c8:	bd80      	pop	{r7, pc}

080069ca <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80069ca:	b580      	push	{r7, lr}
 80069cc:	b084      	sub	sp, #16
 80069ce:	af00      	add	r7, sp, #0
 80069d0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069d6:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069dc:	2240      	movs	r2, #64	; 0x40
 80069de:	431a      	orrs	r2, r3
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069e8:	2204      	movs	r2, #4
 80069ea:	431a      	orrs	r2, r3
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	0018      	movs	r0, r3
 80069f4:	f7ff fd28 	bl	8006448 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80069f8:	46c0      	nop			; (mov r8, r8)
 80069fa:	46bd      	mov	sp, r7
 80069fc:	b004      	add	sp, #16
 80069fe:	bd80      	pop	{r7, pc}

08006a00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b082      	sub	sp, #8
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	0002      	movs	r2, r0
 8006a08:	1dfb      	adds	r3, r7, #7
 8006a0a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8006a0c:	1dfb      	adds	r3, r7, #7
 8006a0e:	781b      	ldrb	r3, [r3, #0]
 8006a10:	2b7f      	cmp	r3, #127	; 0x7f
 8006a12:	d809      	bhi.n	8006a28 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006a14:	1dfb      	adds	r3, r7, #7
 8006a16:	781b      	ldrb	r3, [r3, #0]
 8006a18:	001a      	movs	r2, r3
 8006a1a:	231f      	movs	r3, #31
 8006a1c:	401a      	ands	r2, r3
 8006a1e:	4b04      	ldr	r3, [pc, #16]	; (8006a30 <__NVIC_EnableIRQ+0x30>)
 8006a20:	2101      	movs	r1, #1
 8006a22:	4091      	lsls	r1, r2
 8006a24:	000a      	movs	r2, r1
 8006a26:	601a      	str	r2, [r3, #0]
  }
}
 8006a28:	46c0      	nop			; (mov r8, r8)
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	b002      	add	sp, #8
 8006a2e:	bd80      	pop	{r7, pc}
 8006a30:	e000e100 	.word	0xe000e100

08006a34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006a34:	b590      	push	{r4, r7, lr}
 8006a36:	b083      	sub	sp, #12
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	0002      	movs	r2, r0
 8006a3c:	6039      	str	r1, [r7, #0]
 8006a3e:	1dfb      	adds	r3, r7, #7
 8006a40:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8006a42:	1dfb      	adds	r3, r7, #7
 8006a44:	781b      	ldrb	r3, [r3, #0]
 8006a46:	2b7f      	cmp	r3, #127	; 0x7f
 8006a48:	d828      	bhi.n	8006a9c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006a4a:	4a2f      	ldr	r2, [pc, #188]	; (8006b08 <__NVIC_SetPriority+0xd4>)
 8006a4c:	1dfb      	adds	r3, r7, #7
 8006a4e:	781b      	ldrb	r3, [r3, #0]
 8006a50:	b25b      	sxtb	r3, r3
 8006a52:	089b      	lsrs	r3, r3, #2
 8006a54:	33c0      	adds	r3, #192	; 0xc0
 8006a56:	009b      	lsls	r3, r3, #2
 8006a58:	589b      	ldr	r3, [r3, r2]
 8006a5a:	1dfa      	adds	r2, r7, #7
 8006a5c:	7812      	ldrb	r2, [r2, #0]
 8006a5e:	0011      	movs	r1, r2
 8006a60:	2203      	movs	r2, #3
 8006a62:	400a      	ands	r2, r1
 8006a64:	00d2      	lsls	r2, r2, #3
 8006a66:	21ff      	movs	r1, #255	; 0xff
 8006a68:	4091      	lsls	r1, r2
 8006a6a:	000a      	movs	r2, r1
 8006a6c:	43d2      	mvns	r2, r2
 8006a6e:	401a      	ands	r2, r3
 8006a70:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	019b      	lsls	r3, r3, #6
 8006a76:	22ff      	movs	r2, #255	; 0xff
 8006a78:	401a      	ands	r2, r3
 8006a7a:	1dfb      	adds	r3, r7, #7
 8006a7c:	781b      	ldrb	r3, [r3, #0]
 8006a7e:	0018      	movs	r0, r3
 8006a80:	2303      	movs	r3, #3
 8006a82:	4003      	ands	r3, r0
 8006a84:	00db      	lsls	r3, r3, #3
 8006a86:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006a88:	481f      	ldr	r0, [pc, #124]	; (8006b08 <__NVIC_SetPriority+0xd4>)
 8006a8a:	1dfb      	adds	r3, r7, #7
 8006a8c:	781b      	ldrb	r3, [r3, #0]
 8006a8e:	b25b      	sxtb	r3, r3
 8006a90:	089b      	lsrs	r3, r3, #2
 8006a92:	430a      	orrs	r2, r1
 8006a94:	33c0      	adds	r3, #192	; 0xc0
 8006a96:	009b      	lsls	r3, r3, #2
 8006a98:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8006a9a:	e031      	b.n	8006b00 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006a9c:	4a1b      	ldr	r2, [pc, #108]	; (8006b0c <__NVIC_SetPriority+0xd8>)
 8006a9e:	1dfb      	adds	r3, r7, #7
 8006aa0:	781b      	ldrb	r3, [r3, #0]
 8006aa2:	0019      	movs	r1, r3
 8006aa4:	230f      	movs	r3, #15
 8006aa6:	400b      	ands	r3, r1
 8006aa8:	3b08      	subs	r3, #8
 8006aaa:	089b      	lsrs	r3, r3, #2
 8006aac:	3306      	adds	r3, #6
 8006aae:	009b      	lsls	r3, r3, #2
 8006ab0:	18d3      	adds	r3, r2, r3
 8006ab2:	3304      	adds	r3, #4
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	1dfa      	adds	r2, r7, #7
 8006ab8:	7812      	ldrb	r2, [r2, #0]
 8006aba:	0011      	movs	r1, r2
 8006abc:	2203      	movs	r2, #3
 8006abe:	400a      	ands	r2, r1
 8006ac0:	00d2      	lsls	r2, r2, #3
 8006ac2:	21ff      	movs	r1, #255	; 0xff
 8006ac4:	4091      	lsls	r1, r2
 8006ac6:	000a      	movs	r2, r1
 8006ac8:	43d2      	mvns	r2, r2
 8006aca:	401a      	ands	r2, r3
 8006acc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	019b      	lsls	r3, r3, #6
 8006ad2:	22ff      	movs	r2, #255	; 0xff
 8006ad4:	401a      	ands	r2, r3
 8006ad6:	1dfb      	adds	r3, r7, #7
 8006ad8:	781b      	ldrb	r3, [r3, #0]
 8006ada:	0018      	movs	r0, r3
 8006adc:	2303      	movs	r3, #3
 8006ade:	4003      	ands	r3, r0
 8006ae0:	00db      	lsls	r3, r3, #3
 8006ae2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006ae4:	4809      	ldr	r0, [pc, #36]	; (8006b0c <__NVIC_SetPriority+0xd8>)
 8006ae6:	1dfb      	adds	r3, r7, #7
 8006ae8:	781b      	ldrb	r3, [r3, #0]
 8006aea:	001c      	movs	r4, r3
 8006aec:	230f      	movs	r3, #15
 8006aee:	4023      	ands	r3, r4
 8006af0:	3b08      	subs	r3, #8
 8006af2:	089b      	lsrs	r3, r3, #2
 8006af4:	430a      	orrs	r2, r1
 8006af6:	3306      	adds	r3, #6
 8006af8:	009b      	lsls	r3, r3, #2
 8006afa:	18c3      	adds	r3, r0, r3
 8006afc:	3304      	adds	r3, #4
 8006afe:	601a      	str	r2, [r3, #0]
}
 8006b00:	46c0      	nop			; (mov r8, r8)
 8006b02:	46bd      	mov	sp, r7
 8006b04:	b003      	add	sp, #12
 8006b06:	bd90      	pop	{r4, r7, pc}
 8006b08:	e000e100 	.word	0xe000e100
 8006b0c:	e000ed00 	.word	0xe000ed00

08006b10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b082      	sub	sp, #8
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	1e5a      	subs	r2, r3, #1
 8006b1c:	2380      	movs	r3, #128	; 0x80
 8006b1e:	045b      	lsls	r3, r3, #17
 8006b20:	429a      	cmp	r2, r3
 8006b22:	d301      	bcc.n	8006b28 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006b24:	2301      	movs	r3, #1
 8006b26:	e010      	b.n	8006b4a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006b28:	4b0a      	ldr	r3, [pc, #40]	; (8006b54 <SysTick_Config+0x44>)
 8006b2a:	687a      	ldr	r2, [r7, #4]
 8006b2c:	3a01      	subs	r2, #1
 8006b2e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006b30:	2301      	movs	r3, #1
 8006b32:	425b      	negs	r3, r3
 8006b34:	2103      	movs	r1, #3
 8006b36:	0018      	movs	r0, r3
 8006b38:	f7ff ff7c 	bl	8006a34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006b3c:	4b05      	ldr	r3, [pc, #20]	; (8006b54 <SysTick_Config+0x44>)
 8006b3e:	2200      	movs	r2, #0
 8006b40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006b42:	4b04      	ldr	r3, [pc, #16]	; (8006b54 <SysTick_Config+0x44>)
 8006b44:	2207      	movs	r2, #7
 8006b46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006b48:	2300      	movs	r3, #0
}
 8006b4a:	0018      	movs	r0, r3
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	b002      	add	sp, #8
 8006b50:	bd80      	pop	{r7, pc}
 8006b52:	46c0      	nop			; (mov r8, r8)
 8006b54:	e000e010 	.word	0xe000e010

08006b58 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b084      	sub	sp, #16
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	60b9      	str	r1, [r7, #8]
 8006b60:	607a      	str	r2, [r7, #4]
 8006b62:	210f      	movs	r1, #15
 8006b64:	187b      	adds	r3, r7, r1
 8006b66:	1c02      	adds	r2, r0, #0
 8006b68:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8006b6a:	68ba      	ldr	r2, [r7, #8]
 8006b6c:	187b      	adds	r3, r7, r1
 8006b6e:	781b      	ldrb	r3, [r3, #0]
 8006b70:	b25b      	sxtb	r3, r3
 8006b72:	0011      	movs	r1, r2
 8006b74:	0018      	movs	r0, r3
 8006b76:	f7ff ff5d 	bl	8006a34 <__NVIC_SetPriority>
}
 8006b7a:	46c0      	nop			; (mov r8, r8)
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	b004      	add	sp, #16
 8006b80:	bd80      	pop	{r7, pc}

08006b82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006b82:	b580      	push	{r7, lr}
 8006b84:	b082      	sub	sp, #8
 8006b86:	af00      	add	r7, sp, #0
 8006b88:	0002      	movs	r2, r0
 8006b8a:	1dfb      	adds	r3, r7, #7
 8006b8c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006b8e:	1dfb      	adds	r3, r7, #7
 8006b90:	781b      	ldrb	r3, [r3, #0]
 8006b92:	b25b      	sxtb	r3, r3
 8006b94:	0018      	movs	r0, r3
 8006b96:	f7ff ff33 	bl	8006a00 <__NVIC_EnableIRQ>
}
 8006b9a:	46c0      	nop			; (mov r8, r8)
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	b002      	add	sp, #8
 8006ba0:	bd80      	pop	{r7, pc}

08006ba2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006ba2:	b580      	push	{r7, lr}
 8006ba4:	b082      	sub	sp, #8
 8006ba6:	af00      	add	r7, sp, #0
 8006ba8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	0018      	movs	r0, r3
 8006bae:	f7ff ffaf 	bl	8006b10 <SysTick_Config>
 8006bb2:	0003      	movs	r3, r0
}
 8006bb4:	0018      	movs	r0, r3
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	b002      	add	sp, #8
 8006bba:	bd80      	pop	{r7, pc}

08006bbc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b084      	sub	sp, #16
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d101      	bne.n	8006bd2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	e036      	b.n	8006c40 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2221      	movs	r2, #33	; 0x21
 8006bd6:	2102      	movs	r1, #2
 8006bd8:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	4a18      	ldr	r2, [pc, #96]	; (8006c48 <HAL_DMA_Init+0x8c>)
 8006be6:	4013      	ands	r3, r2
 8006be8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8006bf2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	68db      	ldr	r3, [r3, #12]
 8006bf8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006bfe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	695b      	ldr	r3, [r3, #20]
 8006c04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c0a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	69db      	ldr	r3, [r3, #28]
 8006c10:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006c12:	68fa      	ldr	r2, [r7, #12]
 8006c14:	4313      	orrs	r3, r2
 8006c16:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	68fa      	ldr	r2, [r7, #12]
 8006c1e:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	0018      	movs	r0, r3
 8006c24:	f000 f97e 	bl	8006f24 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2221      	movs	r2, #33	; 0x21
 8006c32:	2101      	movs	r1, #1
 8006c34:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2220      	movs	r2, #32
 8006c3a:	2100      	movs	r1, #0
 8006c3c:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8006c3e:	2300      	movs	r3, #0
}  
 8006c40:	0018      	movs	r0, r3
 8006c42:	46bd      	mov	sp, r7
 8006c44:	b004      	add	sp, #16
 8006c46:	bd80      	pop	{r7, pc}
 8006c48:	ffffc00f 	.word	0xffffc00f

08006c4c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b086      	sub	sp, #24
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	60f8      	str	r0, [r7, #12]
 8006c54:	60b9      	str	r1, [r7, #8]
 8006c56:	607a      	str	r2, [r7, #4]
 8006c58:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8006c5a:	2317      	movs	r3, #23
 8006c5c:	18fb      	adds	r3, r7, r3
 8006c5e:	2200      	movs	r2, #0
 8006c60:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	2220      	movs	r2, #32
 8006c66:	5c9b      	ldrb	r3, [r3, r2]
 8006c68:	2b01      	cmp	r3, #1
 8006c6a:	d101      	bne.n	8006c70 <HAL_DMA_Start_IT+0x24>
 8006c6c:	2302      	movs	r3, #2
 8006c6e:	e04f      	b.n	8006d10 <HAL_DMA_Start_IT+0xc4>
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2220      	movs	r2, #32
 8006c74:	2101      	movs	r1, #1
 8006c76:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2221      	movs	r2, #33	; 0x21
 8006c7c:	5c9b      	ldrb	r3, [r3, r2]
 8006c7e:	b2db      	uxtb	r3, r3
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d13a      	bne.n	8006cfa <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	2221      	movs	r2, #33	; 0x21
 8006c88:	2102      	movs	r1, #2
 8006c8a:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	2200      	movs	r2, #0
 8006c90:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	681a      	ldr	r2, [r3, #0]
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	2101      	movs	r1, #1
 8006c9e:	438a      	bics	r2, r1
 8006ca0:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	687a      	ldr	r2, [r7, #4]
 8006ca6:	68b9      	ldr	r1, [r7, #8]
 8006ca8:	68f8      	ldr	r0, [r7, #12]
 8006caa:	f000 f90f 	bl	8006ecc <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d008      	beq.n	8006cc8 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	681a      	ldr	r2, [r3, #0]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	210e      	movs	r1, #14
 8006cc2:	430a      	orrs	r2, r1
 8006cc4:	601a      	str	r2, [r3, #0]
 8006cc6:	e00f      	b.n	8006ce8 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	681a      	ldr	r2, [r3, #0]
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	210a      	movs	r1, #10
 8006cd4:	430a      	orrs	r2, r1
 8006cd6:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	681a      	ldr	r2, [r3, #0]
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	2104      	movs	r1, #4
 8006ce4:	438a      	bics	r2, r1
 8006ce6:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	681a      	ldr	r2, [r3, #0]
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	2101      	movs	r1, #1
 8006cf4:	430a      	orrs	r2, r1
 8006cf6:	601a      	str	r2, [r3, #0]
 8006cf8:	e007      	b.n	8006d0a <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	2220      	movs	r2, #32
 8006cfe:	2100      	movs	r1, #0
 8006d00:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8006d02:	2317      	movs	r3, #23
 8006d04:	18fb      	adds	r3, r7, r3
 8006d06:	2202      	movs	r2, #2
 8006d08:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8006d0a:	2317      	movs	r3, #23
 8006d0c:	18fb      	adds	r3, r7, r3
 8006d0e:	781b      	ldrb	r3, [r3, #0]
} 
 8006d10:	0018      	movs	r0, r3
 8006d12:	46bd      	mov	sp, r7
 8006d14:	b006      	add	sp, #24
 8006d16:	bd80      	pop	{r7, pc}

08006d18 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b082      	sub	sp, #8
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2221      	movs	r2, #33	; 0x21
 8006d24:	5c9b      	ldrb	r3, [r3, r2]
 8006d26:	b2db      	uxtb	r3, r3
 8006d28:	2b02      	cmp	r3, #2
 8006d2a:	d008      	beq.n	8006d3e <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2204      	movs	r2, #4
 8006d30:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2220      	movs	r2, #32
 8006d36:	2100      	movs	r1, #0
 8006d38:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	e020      	b.n	8006d80 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	681a      	ldr	r2, [r3, #0]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	210e      	movs	r1, #14
 8006d4a:	438a      	bics	r2, r1
 8006d4c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	681a      	ldr	r2, [r3, #0]
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	2101      	movs	r1, #1
 8006d5a:	438a      	bics	r2, r1
 8006d5c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d66:	2101      	movs	r1, #1
 8006d68:	4091      	lsls	r1, r2
 8006d6a:	000a      	movs	r2, r1
 8006d6c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2221      	movs	r2, #33	; 0x21
 8006d72:	2101      	movs	r1, #1
 8006d74:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2220      	movs	r2, #32
 8006d7a:	2100      	movs	r1, #0
 8006d7c:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8006d7e:	2300      	movs	r3, #0
}
 8006d80:	0018      	movs	r0, r3
 8006d82:	46bd      	mov	sp, r7
 8006d84:	b002      	add	sp, #8
 8006d86:	bd80      	pop	{r7, pc}

08006d88 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b084      	sub	sp, #16
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006da4:	2204      	movs	r2, #4
 8006da6:	409a      	lsls	r2, r3
 8006da8:	0013      	movs	r3, r2
 8006daa:	68fa      	ldr	r2, [r7, #12]
 8006dac:	4013      	ands	r3, r2
 8006dae:	d024      	beq.n	8006dfa <HAL_DMA_IRQHandler+0x72>
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	2204      	movs	r2, #4
 8006db4:	4013      	ands	r3, r2
 8006db6:	d020      	beq.n	8006dfa <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	2220      	movs	r2, #32
 8006dc0:	4013      	ands	r3, r2
 8006dc2:	d107      	bne.n	8006dd4 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	681a      	ldr	r2, [r3, #0]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	2104      	movs	r1, #4
 8006dd0:	438a      	bics	r2, r1
 8006dd2:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ddc:	2104      	movs	r1, #4
 8006dde:	4091      	lsls	r1, r2
 8006de0:	000a      	movs	r2, r1
 8006de2:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d100      	bne.n	8006dee <HAL_DMA_IRQHandler+0x66>
 8006dec:	e06a      	b.n	8006ec4 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006df2:	687a      	ldr	r2, [r7, #4]
 8006df4:	0010      	movs	r0, r2
 8006df6:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8006df8:	e064      	b.n	8006ec4 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dfe:	2202      	movs	r2, #2
 8006e00:	409a      	lsls	r2, r3
 8006e02:	0013      	movs	r3, r2
 8006e04:	68fa      	ldr	r2, [r7, #12]
 8006e06:	4013      	ands	r3, r2
 8006e08:	d02b      	beq.n	8006e62 <HAL_DMA_IRQHandler+0xda>
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	2202      	movs	r2, #2
 8006e0e:	4013      	ands	r3, r2
 8006e10:	d027      	beq.n	8006e62 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	2220      	movs	r2, #32
 8006e1a:	4013      	ands	r3, r2
 8006e1c:	d10b      	bne.n	8006e36 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	681a      	ldr	r2, [r3, #0]
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	210a      	movs	r1, #10
 8006e2a:	438a      	bics	r2, r1
 8006e2c:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2221      	movs	r2, #33	; 0x21
 8006e32:	2101      	movs	r1, #1
 8006e34:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e3e:	2102      	movs	r1, #2
 8006e40:	4091      	lsls	r1, r2
 8006e42:	000a      	movs	r2, r1
 8006e44:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2220      	movs	r2, #32
 8006e4a:	2100      	movs	r1, #0
 8006e4c:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d036      	beq.n	8006ec4 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e5a:	687a      	ldr	r2, [r7, #4]
 8006e5c:	0010      	movs	r0, r2
 8006e5e:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8006e60:	e030      	b.n	8006ec4 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e66:	2208      	movs	r2, #8
 8006e68:	409a      	lsls	r2, r3
 8006e6a:	0013      	movs	r3, r2
 8006e6c:	68fa      	ldr	r2, [r7, #12]
 8006e6e:	4013      	ands	r3, r2
 8006e70:	d028      	beq.n	8006ec4 <HAL_DMA_IRQHandler+0x13c>
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	2208      	movs	r2, #8
 8006e76:	4013      	ands	r3, r2
 8006e78:	d024      	beq.n	8006ec4 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	210e      	movs	r1, #14
 8006e86:	438a      	bics	r2, r1
 8006e88:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e92:	2101      	movs	r1, #1
 8006e94:	4091      	lsls	r1, r2
 8006e96:	000a      	movs	r2, r1
 8006e98:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2201      	movs	r2, #1
 8006e9e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2221      	movs	r2, #33	; 0x21
 8006ea4:	2101      	movs	r1, #1
 8006ea6:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2220      	movs	r2, #32
 8006eac:	2100      	movs	r1, #0
 8006eae:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d005      	beq.n	8006ec4 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ebc:	687a      	ldr	r2, [r7, #4]
 8006ebe:	0010      	movs	r0, r2
 8006ec0:	4798      	blx	r3
    }
   }
}  
 8006ec2:	e7ff      	b.n	8006ec4 <HAL_DMA_IRQHandler+0x13c>
 8006ec4:	46c0      	nop			; (mov r8, r8)
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	b004      	add	sp, #16
 8006eca:	bd80      	pop	{r7, pc}

08006ecc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b084      	sub	sp, #16
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	60f8      	str	r0, [r7, #12]
 8006ed4:	60b9      	str	r1, [r7, #8]
 8006ed6:	607a      	str	r2, [r7, #4]
 8006ed8:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ee2:	2101      	movs	r1, #1
 8006ee4:	4091      	lsls	r1, r2
 8006ee6:	000a      	movs	r2, r1
 8006ee8:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	683a      	ldr	r2, [r7, #0]
 8006ef0:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	2b10      	cmp	r3, #16
 8006ef8:	d108      	bne.n	8006f0c <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	687a      	ldr	r2, [r7, #4]
 8006f00:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	68ba      	ldr	r2, [r7, #8]
 8006f08:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006f0a:	e007      	b.n	8006f1c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	68ba      	ldr	r2, [r7, #8]
 8006f12:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	687a      	ldr	r2, [r7, #4]
 8006f1a:	60da      	str	r2, [r3, #12]
}
 8006f1c:	46c0      	nop			; (mov r8, r8)
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	b004      	add	sp, #16
 8006f22:	bd80      	pop	{r7, pc}

08006f24 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b082      	sub	sp, #8
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	001a      	movs	r2, r3
 8006f32:	4b14      	ldr	r3, [pc, #80]	; (8006f84 <DMA_CalcBaseAndBitshift+0x60>)
 8006f34:	429a      	cmp	r2, r3
 8006f36:	d810      	bhi.n	8006f5a <DMA_CalcBaseAndBitshift+0x36>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	4a12      	ldr	r2, [pc, #72]	; (8006f88 <DMA_CalcBaseAndBitshift+0x64>)
 8006f3e:	4694      	mov	ip, r2
 8006f40:	4463      	add	r3, ip
 8006f42:	2114      	movs	r1, #20
 8006f44:	0018      	movs	r0, r3
 8006f46:	f7f9 f8dd 	bl	8000104 <__udivsi3>
 8006f4a:	0003      	movs	r3, r0
 8006f4c:	009a      	lsls	r2, r3, #2
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	4a0d      	ldr	r2, [pc, #52]	; (8006f8c <DMA_CalcBaseAndBitshift+0x68>)
 8006f56:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8006f58:	e00f      	b.n	8006f7a <DMA_CalcBaseAndBitshift+0x56>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	4a0c      	ldr	r2, [pc, #48]	; (8006f90 <DMA_CalcBaseAndBitshift+0x6c>)
 8006f60:	4694      	mov	ip, r2
 8006f62:	4463      	add	r3, ip
 8006f64:	2114      	movs	r1, #20
 8006f66:	0018      	movs	r0, r3
 8006f68:	f7f9 f8cc 	bl	8000104 <__udivsi3>
 8006f6c:	0003      	movs	r3, r0
 8006f6e:	009a      	lsls	r2, r3, #2
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	4a07      	ldr	r2, [pc, #28]	; (8006f94 <DMA_CalcBaseAndBitshift+0x70>)
 8006f78:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8006f7a:	46c0      	nop			; (mov r8, r8)
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	b002      	add	sp, #8
 8006f80:	bd80      	pop	{r7, pc}
 8006f82:	46c0      	nop			; (mov r8, r8)
 8006f84:	40020407 	.word	0x40020407
 8006f88:	bffdfff8 	.word	0xbffdfff8
 8006f8c:	40020000 	.word	0x40020000
 8006f90:	bffdfbf8 	.word	0xbffdfbf8
 8006f94:	40020400 	.word	0x40020400

08006f98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b086      	sub	sp, #24
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
 8006fa0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006fa6:	e155      	b.n	8007254 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	2101      	movs	r1, #1
 8006fae:	697a      	ldr	r2, [r7, #20]
 8006fb0:	4091      	lsls	r1, r2
 8006fb2:	000a      	movs	r2, r1
 8006fb4:	4013      	ands	r3, r2
 8006fb6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d100      	bne.n	8006fc0 <HAL_GPIO_Init+0x28>
 8006fbe:	e146      	b.n	800724e <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	685b      	ldr	r3, [r3, #4]
 8006fc4:	2203      	movs	r2, #3
 8006fc6:	4013      	ands	r3, r2
 8006fc8:	2b01      	cmp	r3, #1
 8006fca:	d005      	beq.n	8006fd8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	2203      	movs	r2, #3
 8006fd2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006fd4:	2b02      	cmp	r3, #2
 8006fd6:	d130      	bne.n	800703a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	689b      	ldr	r3, [r3, #8]
 8006fdc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8006fde:	697b      	ldr	r3, [r7, #20]
 8006fe0:	005b      	lsls	r3, r3, #1
 8006fe2:	2203      	movs	r2, #3
 8006fe4:	409a      	lsls	r2, r3
 8006fe6:	0013      	movs	r3, r2
 8006fe8:	43da      	mvns	r2, r3
 8006fea:	693b      	ldr	r3, [r7, #16]
 8006fec:	4013      	ands	r3, r2
 8006fee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	68da      	ldr	r2, [r3, #12]
 8006ff4:	697b      	ldr	r3, [r7, #20]
 8006ff6:	005b      	lsls	r3, r3, #1
 8006ff8:	409a      	lsls	r2, r3
 8006ffa:	0013      	movs	r3, r2
 8006ffc:	693a      	ldr	r2, [r7, #16]
 8006ffe:	4313      	orrs	r3, r2
 8007000:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	693a      	ldr	r2, [r7, #16]
 8007006:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	685b      	ldr	r3, [r3, #4]
 800700c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800700e:	2201      	movs	r2, #1
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	409a      	lsls	r2, r3
 8007014:	0013      	movs	r3, r2
 8007016:	43da      	mvns	r2, r3
 8007018:	693b      	ldr	r3, [r7, #16]
 800701a:	4013      	ands	r3, r2
 800701c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	091b      	lsrs	r3, r3, #4
 8007024:	2201      	movs	r2, #1
 8007026:	401a      	ands	r2, r3
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	409a      	lsls	r2, r3
 800702c:	0013      	movs	r3, r2
 800702e:	693a      	ldr	r2, [r7, #16]
 8007030:	4313      	orrs	r3, r2
 8007032:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	693a      	ldr	r2, [r7, #16]
 8007038:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	2203      	movs	r2, #3
 8007040:	4013      	ands	r3, r2
 8007042:	2b03      	cmp	r3, #3
 8007044:	d017      	beq.n	8007076 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	68db      	ldr	r3, [r3, #12]
 800704a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800704c:	697b      	ldr	r3, [r7, #20]
 800704e:	005b      	lsls	r3, r3, #1
 8007050:	2203      	movs	r2, #3
 8007052:	409a      	lsls	r2, r3
 8007054:	0013      	movs	r3, r2
 8007056:	43da      	mvns	r2, r3
 8007058:	693b      	ldr	r3, [r7, #16]
 800705a:	4013      	ands	r3, r2
 800705c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	689a      	ldr	r2, [r3, #8]
 8007062:	697b      	ldr	r3, [r7, #20]
 8007064:	005b      	lsls	r3, r3, #1
 8007066:	409a      	lsls	r2, r3
 8007068:	0013      	movs	r3, r2
 800706a:	693a      	ldr	r2, [r7, #16]
 800706c:	4313      	orrs	r3, r2
 800706e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	693a      	ldr	r2, [r7, #16]
 8007074:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	685b      	ldr	r3, [r3, #4]
 800707a:	2203      	movs	r2, #3
 800707c:	4013      	ands	r3, r2
 800707e:	2b02      	cmp	r3, #2
 8007080:	d123      	bne.n	80070ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007082:	697b      	ldr	r3, [r7, #20]
 8007084:	08da      	lsrs	r2, r3, #3
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	3208      	adds	r2, #8
 800708a:	0092      	lsls	r2, r2, #2
 800708c:	58d3      	ldr	r3, [r2, r3]
 800708e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007090:	697b      	ldr	r3, [r7, #20]
 8007092:	2207      	movs	r2, #7
 8007094:	4013      	ands	r3, r2
 8007096:	009b      	lsls	r3, r3, #2
 8007098:	220f      	movs	r2, #15
 800709a:	409a      	lsls	r2, r3
 800709c:	0013      	movs	r3, r2
 800709e:	43da      	mvns	r2, r3
 80070a0:	693b      	ldr	r3, [r7, #16]
 80070a2:	4013      	ands	r3, r2
 80070a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	691a      	ldr	r2, [r3, #16]
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	2107      	movs	r1, #7
 80070ae:	400b      	ands	r3, r1
 80070b0:	009b      	lsls	r3, r3, #2
 80070b2:	409a      	lsls	r2, r3
 80070b4:	0013      	movs	r3, r2
 80070b6:	693a      	ldr	r2, [r7, #16]
 80070b8:	4313      	orrs	r3, r2
 80070ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	08da      	lsrs	r2, r3, #3
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	3208      	adds	r2, #8
 80070c4:	0092      	lsls	r2, r2, #2
 80070c6:	6939      	ldr	r1, [r7, #16]
 80070c8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80070d0:	697b      	ldr	r3, [r7, #20]
 80070d2:	005b      	lsls	r3, r3, #1
 80070d4:	2203      	movs	r2, #3
 80070d6:	409a      	lsls	r2, r3
 80070d8:	0013      	movs	r3, r2
 80070da:	43da      	mvns	r2, r3
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	4013      	ands	r3, r2
 80070e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	685b      	ldr	r3, [r3, #4]
 80070e6:	2203      	movs	r2, #3
 80070e8:	401a      	ands	r2, r3
 80070ea:	697b      	ldr	r3, [r7, #20]
 80070ec:	005b      	lsls	r3, r3, #1
 80070ee:	409a      	lsls	r2, r3
 80070f0:	0013      	movs	r3, r2
 80070f2:	693a      	ldr	r2, [r7, #16]
 80070f4:	4313      	orrs	r3, r2
 80070f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	693a      	ldr	r2, [r7, #16]
 80070fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	685a      	ldr	r2, [r3, #4]
 8007102:	23c0      	movs	r3, #192	; 0xc0
 8007104:	029b      	lsls	r3, r3, #10
 8007106:	4013      	ands	r3, r2
 8007108:	d100      	bne.n	800710c <HAL_GPIO_Init+0x174>
 800710a:	e0a0      	b.n	800724e <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800710c:	4b57      	ldr	r3, [pc, #348]	; (800726c <HAL_GPIO_Init+0x2d4>)
 800710e:	699a      	ldr	r2, [r3, #24]
 8007110:	4b56      	ldr	r3, [pc, #344]	; (800726c <HAL_GPIO_Init+0x2d4>)
 8007112:	2101      	movs	r1, #1
 8007114:	430a      	orrs	r2, r1
 8007116:	619a      	str	r2, [r3, #24]
 8007118:	4b54      	ldr	r3, [pc, #336]	; (800726c <HAL_GPIO_Init+0x2d4>)
 800711a:	699b      	ldr	r3, [r3, #24]
 800711c:	2201      	movs	r2, #1
 800711e:	4013      	ands	r3, r2
 8007120:	60bb      	str	r3, [r7, #8]
 8007122:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8007124:	4a52      	ldr	r2, [pc, #328]	; (8007270 <HAL_GPIO_Init+0x2d8>)
 8007126:	697b      	ldr	r3, [r7, #20]
 8007128:	089b      	lsrs	r3, r3, #2
 800712a:	3302      	adds	r3, #2
 800712c:	009b      	lsls	r3, r3, #2
 800712e:	589b      	ldr	r3, [r3, r2]
 8007130:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8007132:	697b      	ldr	r3, [r7, #20]
 8007134:	2203      	movs	r2, #3
 8007136:	4013      	ands	r3, r2
 8007138:	009b      	lsls	r3, r3, #2
 800713a:	220f      	movs	r2, #15
 800713c:	409a      	lsls	r2, r3
 800713e:	0013      	movs	r3, r2
 8007140:	43da      	mvns	r2, r3
 8007142:	693b      	ldr	r3, [r7, #16]
 8007144:	4013      	ands	r3, r2
 8007146:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8007148:	687a      	ldr	r2, [r7, #4]
 800714a:	2390      	movs	r3, #144	; 0x90
 800714c:	05db      	lsls	r3, r3, #23
 800714e:	429a      	cmp	r2, r3
 8007150:	d019      	beq.n	8007186 <HAL_GPIO_Init+0x1ee>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	4a47      	ldr	r2, [pc, #284]	; (8007274 <HAL_GPIO_Init+0x2dc>)
 8007156:	4293      	cmp	r3, r2
 8007158:	d013      	beq.n	8007182 <HAL_GPIO_Init+0x1ea>
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	4a46      	ldr	r2, [pc, #280]	; (8007278 <HAL_GPIO_Init+0x2e0>)
 800715e:	4293      	cmp	r3, r2
 8007160:	d00d      	beq.n	800717e <HAL_GPIO_Init+0x1e6>
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	4a45      	ldr	r2, [pc, #276]	; (800727c <HAL_GPIO_Init+0x2e4>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d007      	beq.n	800717a <HAL_GPIO_Init+0x1e2>
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	4a44      	ldr	r2, [pc, #272]	; (8007280 <HAL_GPIO_Init+0x2e8>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d101      	bne.n	8007176 <HAL_GPIO_Init+0x1de>
 8007172:	2304      	movs	r3, #4
 8007174:	e008      	b.n	8007188 <HAL_GPIO_Init+0x1f0>
 8007176:	2305      	movs	r3, #5
 8007178:	e006      	b.n	8007188 <HAL_GPIO_Init+0x1f0>
 800717a:	2303      	movs	r3, #3
 800717c:	e004      	b.n	8007188 <HAL_GPIO_Init+0x1f0>
 800717e:	2302      	movs	r3, #2
 8007180:	e002      	b.n	8007188 <HAL_GPIO_Init+0x1f0>
 8007182:	2301      	movs	r3, #1
 8007184:	e000      	b.n	8007188 <HAL_GPIO_Init+0x1f0>
 8007186:	2300      	movs	r3, #0
 8007188:	697a      	ldr	r2, [r7, #20]
 800718a:	2103      	movs	r1, #3
 800718c:	400a      	ands	r2, r1
 800718e:	0092      	lsls	r2, r2, #2
 8007190:	4093      	lsls	r3, r2
 8007192:	693a      	ldr	r2, [r7, #16]
 8007194:	4313      	orrs	r3, r2
 8007196:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8007198:	4935      	ldr	r1, [pc, #212]	; (8007270 <HAL_GPIO_Init+0x2d8>)
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	089b      	lsrs	r3, r3, #2
 800719e:	3302      	adds	r3, #2
 80071a0:	009b      	lsls	r3, r3, #2
 80071a2:	693a      	ldr	r2, [r7, #16]
 80071a4:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80071a6:	4b37      	ldr	r3, [pc, #220]	; (8007284 <HAL_GPIO_Init+0x2ec>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	43da      	mvns	r2, r3
 80071b0:	693b      	ldr	r3, [r7, #16]
 80071b2:	4013      	ands	r3, r2
 80071b4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	685a      	ldr	r2, [r3, #4]
 80071ba:	2380      	movs	r3, #128	; 0x80
 80071bc:	025b      	lsls	r3, r3, #9
 80071be:	4013      	ands	r3, r2
 80071c0:	d003      	beq.n	80071ca <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 80071c2:	693a      	ldr	r2, [r7, #16]
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	4313      	orrs	r3, r2
 80071c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80071ca:	4b2e      	ldr	r3, [pc, #184]	; (8007284 <HAL_GPIO_Init+0x2ec>)
 80071cc:	693a      	ldr	r2, [r7, #16]
 80071ce:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80071d0:	4b2c      	ldr	r3, [pc, #176]	; (8007284 <HAL_GPIO_Init+0x2ec>)
 80071d2:	685b      	ldr	r3, [r3, #4]
 80071d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	43da      	mvns	r2, r3
 80071da:	693b      	ldr	r3, [r7, #16]
 80071dc:	4013      	ands	r3, r2
 80071de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	685a      	ldr	r2, [r3, #4]
 80071e4:	2380      	movs	r3, #128	; 0x80
 80071e6:	029b      	lsls	r3, r3, #10
 80071e8:	4013      	ands	r3, r2
 80071ea:	d003      	beq.n	80071f4 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 80071ec:	693a      	ldr	r2, [r7, #16]
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	4313      	orrs	r3, r2
 80071f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80071f4:	4b23      	ldr	r3, [pc, #140]	; (8007284 <HAL_GPIO_Init+0x2ec>)
 80071f6:	693a      	ldr	r2, [r7, #16]
 80071f8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80071fa:	4b22      	ldr	r3, [pc, #136]	; (8007284 <HAL_GPIO_Init+0x2ec>)
 80071fc:	689b      	ldr	r3, [r3, #8]
 80071fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	43da      	mvns	r2, r3
 8007204:	693b      	ldr	r3, [r7, #16]
 8007206:	4013      	ands	r3, r2
 8007208:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	685a      	ldr	r2, [r3, #4]
 800720e:	2380      	movs	r3, #128	; 0x80
 8007210:	035b      	lsls	r3, r3, #13
 8007212:	4013      	ands	r3, r2
 8007214:	d003      	beq.n	800721e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8007216:	693a      	ldr	r2, [r7, #16]
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	4313      	orrs	r3, r2
 800721c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800721e:	4b19      	ldr	r3, [pc, #100]	; (8007284 <HAL_GPIO_Init+0x2ec>)
 8007220:	693a      	ldr	r2, [r7, #16]
 8007222:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8007224:	4b17      	ldr	r3, [pc, #92]	; (8007284 <HAL_GPIO_Init+0x2ec>)
 8007226:	68db      	ldr	r3, [r3, #12]
 8007228:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	43da      	mvns	r2, r3
 800722e:	693b      	ldr	r3, [r7, #16]
 8007230:	4013      	ands	r3, r2
 8007232:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	685a      	ldr	r2, [r3, #4]
 8007238:	2380      	movs	r3, #128	; 0x80
 800723a:	039b      	lsls	r3, r3, #14
 800723c:	4013      	ands	r3, r2
 800723e:	d003      	beq.n	8007248 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8007240:	693a      	ldr	r2, [r7, #16]
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	4313      	orrs	r3, r2
 8007246:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8007248:	4b0e      	ldr	r3, [pc, #56]	; (8007284 <HAL_GPIO_Init+0x2ec>)
 800724a:	693a      	ldr	r2, [r7, #16]
 800724c:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 800724e:	697b      	ldr	r3, [r7, #20]
 8007250:	3301      	adds	r3, #1
 8007252:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	681a      	ldr	r2, [r3, #0]
 8007258:	697b      	ldr	r3, [r7, #20]
 800725a:	40da      	lsrs	r2, r3
 800725c:	1e13      	subs	r3, r2, #0
 800725e:	d000      	beq.n	8007262 <HAL_GPIO_Init+0x2ca>
 8007260:	e6a2      	b.n	8006fa8 <HAL_GPIO_Init+0x10>
  } 
}
 8007262:	46c0      	nop			; (mov r8, r8)
 8007264:	46c0      	nop			; (mov r8, r8)
 8007266:	46bd      	mov	sp, r7
 8007268:	b006      	add	sp, #24
 800726a:	bd80      	pop	{r7, pc}
 800726c:	40021000 	.word	0x40021000
 8007270:	40010000 	.word	0x40010000
 8007274:	48000400 	.word	0x48000400
 8007278:	48000800 	.word	0x48000800
 800727c:	48000c00 	.word	0x48000c00
 8007280:	48001000 	.word	0x48001000
 8007284:	40010400 	.word	0x40010400

08007288 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b084      	sub	sp, #16
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
 8007290:	000a      	movs	r2, r1
 8007292:	1cbb      	adds	r3, r7, #2
 8007294:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	691b      	ldr	r3, [r3, #16]
 800729a:	1cba      	adds	r2, r7, #2
 800729c:	8812      	ldrh	r2, [r2, #0]
 800729e:	4013      	ands	r3, r2
 80072a0:	d004      	beq.n	80072ac <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80072a2:	230f      	movs	r3, #15
 80072a4:	18fb      	adds	r3, r7, r3
 80072a6:	2201      	movs	r2, #1
 80072a8:	701a      	strb	r2, [r3, #0]
 80072aa:	e003      	b.n	80072b4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80072ac:	230f      	movs	r3, #15
 80072ae:	18fb      	adds	r3, r7, r3
 80072b0:	2200      	movs	r2, #0
 80072b2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80072b4:	230f      	movs	r3, #15
 80072b6:	18fb      	adds	r3, r7, r3
 80072b8:	781b      	ldrb	r3, [r3, #0]
  }
 80072ba:	0018      	movs	r0, r3
 80072bc:	46bd      	mov	sp, r7
 80072be:	b004      	add	sp, #16
 80072c0:	bd80      	pop	{r7, pc}

080072c2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80072c2:	b580      	push	{r7, lr}
 80072c4:	b082      	sub	sp, #8
 80072c6:	af00      	add	r7, sp, #0
 80072c8:	6078      	str	r0, [r7, #4]
 80072ca:	0008      	movs	r0, r1
 80072cc:	0011      	movs	r1, r2
 80072ce:	1cbb      	adds	r3, r7, #2
 80072d0:	1c02      	adds	r2, r0, #0
 80072d2:	801a      	strh	r2, [r3, #0]
 80072d4:	1c7b      	adds	r3, r7, #1
 80072d6:	1c0a      	adds	r2, r1, #0
 80072d8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80072da:	1c7b      	adds	r3, r7, #1
 80072dc:	781b      	ldrb	r3, [r3, #0]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d004      	beq.n	80072ec <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80072e2:	1cbb      	adds	r3, r7, #2
 80072e4:	881a      	ldrh	r2, [r3, #0]
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80072ea:	e003      	b.n	80072f4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80072ec:	1cbb      	adds	r3, r7, #2
 80072ee:	881a      	ldrh	r2, [r3, #0]
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80072f4:	46c0      	nop			; (mov r8, r8)
 80072f6:	46bd      	mov	sp, r7
 80072f8:	b002      	add	sp, #8
 80072fa:	bd80      	pop	{r7, pc}

080072fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b082      	sub	sp, #8
 8007300:	af00      	add	r7, sp, #0
 8007302:	0002      	movs	r2, r0
 8007304:	1dbb      	adds	r3, r7, #6
 8007306:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8007308:	4b09      	ldr	r3, [pc, #36]	; (8007330 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800730a:	695b      	ldr	r3, [r3, #20]
 800730c:	1dba      	adds	r2, r7, #6
 800730e:	8812      	ldrh	r2, [r2, #0]
 8007310:	4013      	ands	r3, r2
 8007312:	d008      	beq.n	8007326 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007314:	4b06      	ldr	r3, [pc, #24]	; (8007330 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8007316:	1dba      	adds	r2, r7, #6
 8007318:	8812      	ldrh	r2, [r2, #0]
 800731a:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800731c:	1dbb      	adds	r3, r7, #6
 800731e:	881b      	ldrh	r3, [r3, #0]
 8007320:	0018      	movs	r0, r3
 8007322:	f7fd faef 	bl	8004904 <HAL_GPIO_EXTI_Callback>
  }
}
 8007326:	46c0      	nop			; (mov r8, r8)
 8007328:	46bd      	mov	sp, r7
 800732a:	b002      	add	sp, #8
 800732c:	bd80      	pop	{r7, pc}
 800732e:	46c0      	nop			; (mov r8, r8)
 8007330:	40010400 	.word	0x40010400

08007334 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b082      	sub	sp, #8
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d101      	bne.n	8007346 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007342:	2301      	movs	r3, #1
 8007344:	e082      	b.n	800744c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2241      	movs	r2, #65	; 0x41
 800734a:	5c9b      	ldrb	r3, [r3, r2]
 800734c:	b2db      	uxtb	r3, r3
 800734e:	2b00      	cmp	r3, #0
 8007350:	d107      	bne.n	8007362 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2240      	movs	r2, #64	; 0x40
 8007356:	2100      	movs	r1, #0
 8007358:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	0018      	movs	r0, r3
 800735e:	f7fe fbbb 	bl	8005ad8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2241      	movs	r2, #65	; 0x41
 8007366:	2124      	movs	r1, #36	; 0x24
 8007368:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	681a      	ldr	r2, [r3, #0]
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	2101      	movs	r1, #1
 8007376:	438a      	bics	r2, r1
 8007378:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	685a      	ldr	r2, [r3, #4]
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	4934      	ldr	r1, [pc, #208]	; (8007454 <HAL_I2C_Init+0x120>)
 8007384:	400a      	ands	r2, r1
 8007386:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	689a      	ldr	r2, [r3, #8]
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	4931      	ldr	r1, [pc, #196]	; (8007458 <HAL_I2C_Init+0x124>)
 8007394:	400a      	ands	r2, r1
 8007396:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	68db      	ldr	r3, [r3, #12]
 800739c:	2b01      	cmp	r3, #1
 800739e:	d108      	bne.n	80073b2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	689a      	ldr	r2, [r3, #8]
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	2180      	movs	r1, #128	; 0x80
 80073aa:	0209      	lsls	r1, r1, #8
 80073ac:	430a      	orrs	r2, r1
 80073ae:	609a      	str	r2, [r3, #8]
 80073b0:	e007      	b.n	80073c2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	689a      	ldr	r2, [r3, #8]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	2184      	movs	r1, #132	; 0x84
 80073bc:	0209      	lsls	r1, r1, #8
 80073be:	430a      	orrs	r2, r1
 80073c0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	68db      	ldr	r3, [r3, #12]
 80073c6:	2b02      	cmp	r3, #2
 80073c8:	d104      	bne.n	80073d4 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	2280      	movs	r2, #128	; 0x80
 80073d0:	0112      	lsls	r2, r2, #4
 80073d2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	685a      	ldr	r2, [r3, #4]
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	491f      	ldr	r1, [pc, #124]	; (800745c <HAL_I2C_Init+0x128>)
 80073e0:	430a      	orrs	r2, r1
 80073e2:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	68da      	ldr	r2, [r3, #12]
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	491a      	ldr	r1, [pc, #104]	; (8007458 <HAL_I2C_Init+0x124>)
 80073f0:	400a      	ands	r2, r1
 80073f2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	691a      	ldr	r2, [r3, #16]
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	695b      	ldr	r3, [r3, #20]
 80073fc:	431a      	orrs	r2, r3
 80073fe:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	699b      	ldr	r3, [r3, #24]
 8007404:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	430a      	orrs	r2, r1
 800740c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	69d9      	ldr	r1, [r3, #28]
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6a1a      	ldr	r2, [r3, #32]
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	430a      	orrs	r2, r1
 800741c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	681a      	ldr	r2, [r3, #0]
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	2101      	movs	r1, #1
 800742a:	430a      	orrs	r2, r1
 800742c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2200      	movs	r2, #0
 8007432:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2241      	movs	r2, #65	; 0x41
 8007438:	2120      	movs	r1, #32
 800743a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2200      	movs	r2, #0
 8007440:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2242      	movs	r2, #66	; 0x42
 8007446:	2100      	movs	r1, #0
 8007448:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800744a:	2300      	movs	r3, #0
}
 800744c:	0018      	movs	r0, r3
 800744e:	46bd      	mov	sp, r7
 8007450:	b002      	add	sp, #8
 8007452:	bd80      	pop	{r7, pc}
 8007454:	f0ffffff 	.word	0xf0ffffff
 8007458:	ffff7fff 	.word	0xffff7fff
 800745c:	02008000 	.word	0x02008000

08007460 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007460:	b590      	push	{r4, r7, lr}
 8007462:	b089      	sub	sp, #36	; 0x24
 8007464:	af02      	add	r7, sp, #8
 8007466:	60f8      	str	r0, [r7, #12]
 8007468:	0008      	movs	r0, r1
 800746a:	607a      	str	r2, [r7, #4]
 800746c:	0019      	movs	r1, r3
 800746e:	230a      	movs	r3, #10
 8007470:	18fb      	adds	r3, r7, r3
 8007472:	1c02      	adds	r2, r0, #0
 8007474:	801a      	strh	r2, [r3, #0]
 8007476:	2308      	movs	r3, #8
 8007478:	18fb      	adds	r3, r7, r3
 800747a:	1c0a      	adds	r2, r1, #0
 800747c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	2241      	movs	r2, #65	; 0x41
 8007482:	5c9b      	ldrb	r3, [r3, r2]
 8007484:	b2db      	uxtb	r3, r3
 8007486:	2b20      	cmp	r3, #32
 8007488:	d000      	beq.n	800748c <HAL_I2C_Master_Transmit+0x2c>
 800748a:	e0e7      	b.n	800765c <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	2240      	movs	r2, #64	; 0x40
 8007490:	5c9b      	ldrb	r3, [r3, r2]
 8007492:	2b01      	cmp	r3, #1
 8007494:	d101      	bne.n	800749a <HAL_I2C_Master_Transmit+0x3a>
 8007496:	2302      	movs	r3, #2
 8007498:	e0e1      	b.n	800765e <HAL_I2C_Master_Transmit+0x1fe>
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	2240      	movs	r2, #64	; 0x40
 800749e:	2101      	movs	r1, #1
 80074a0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80074a2:	f7fe fd8f 	bl	8005fc4 <HAL_GetTick>
 80074a6:	0003      	movs	r3, r0
 80074a8:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80074aa:	2380      	movs	r3, #128	; 0x80
 80074ac:	0219      	lsls	r1, r3, #8
 80074ae:	68f8      	ldr	r0, [r7, #12]
 80074b0:	697b      	ldr	r3, [r7, #20]
 80074b2:	9300      	str	r3, [sp, #0]
 80074b4:	2319      	movs	r3, #25
 80074b6:	2201      	movs	r2, #1
 80074b8:	f000 fa04 	bl	80078c4 <I2C_WaitOnFlagUntilTimeout>
 80074bc:	1e03      	subs	r3, r0, #0
 80074be:	d001      	beq.n	80074c4 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80074c0:	2301      	movs	r3, #1
 80074c2:	e0cc      	b.n	800765e <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	2241      	movs	r2, #65	; 0x41
 80074c8:	2121      	movs	r1, #33	; 0x21
 80074ca:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	2242      	movs	r2, #66	; 0x42
 80074d0:	2110      	movs	r1, #16
 80074d2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	2200      	movs	r2, #0
 80074d8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	687a      	ldr	r2, [r7, #4]
 80074de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	2208      	movs	r2, #8
 80074e4:	18ba      	adds	r2, r7, r2
 80074e6:	8812      	ldrh	r2, [r2, #0]
 80074e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	2200      	movs	r2, #0
 80074ee:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074f4:	b29b      	uxth	r3, r3
 80074f6:	2bff      	cmp	r3, #255	; 0xff
 80074f8:	d911      	bls.n	800751e <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	22ff      	movs	r2, #255	; 0xff
 80074fe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007504:	b2da      	uxtb	r2, r3
 8007506:	2380      	movs	r3, #128	; 0x80
 8007508:	045c      	lsls	r4, r3, #17
 800750a:	230a      	movs	r3, #10
 800750c:	18fb      	adds	r3, r7, r3
 800750e:	8819      	ldrh	r1, [r3, #0]
 8007510:	68f8      	ldr	r0, [r7, #12]
 8007512:	4b55      	ldr	r3, [pc, #340]	; (8007668 <HAL_I2C_Master_Transmit+0x208>)
 8007514:	9300      	str	r3, [sp, #0]
 8007516:	0023      	movs	r3, r4
 8007518:	f000 fb74 	bl	8007c04 <I2C_TransferConfig>
 800751c:	e075      	b.n	800760a <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007522:	b29a      	uxth	r2, r3
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800752c:	b2da      	uxtb	r2, r3
 800752e:	2380      	movs	r3, #128	; 0x80
 8007530:	049c      	lsls	r4, r3, #18
 8007532:	230a      	movs	r3, #10
 8007534:	18fb      	adds	r3, r7, r3
 8007536:	8819      	ldrh	r1, [r3, #0]
 8007538:	68f8      	ldr	r0, [r7, #12]
 800753a:	4b4b      	ldr	r3, [pc, #300]	; (8007668 <HAL_I2C_Master_Transmit+0x208>)
 800753c:	9300      	str	r3, [sp, #0]
 800753e:	0023      	movs	r3, r4
 8007540:	f000 fb60 	bl	8007c04 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8007544:	e061      	b.n	800760a <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007546:	697a      	ldr	r2, [r7, #20]
 8007548:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	0018      	movs	r0, r3
 800754e:	f000 f9f8 	bl	8007942 <I2C_WaitOnTXISFlagUntilTimeout>
 8007552:	1e03      	subs	r3, r0, #0
 8007554:	d001      	beq.n	800755a <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8007556:	2301      	movs	r3, #1
 8007558:	e081      	b.n	800765e <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800755e:	781a      	ldrb	r2, [r3, #0]
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800756a:	1c5a      	adds	r2, r3, #1
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007574:	b29b      	uxth	r3, r3
 8007576:	3b01      	subs	r3, #1
 8007578:	b29a      	uxth	r2, r3
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007582:	3b01      	subs	r3, #1
 8007584:	b29a      	uxth	r2, r3
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800758e:	b29b      	uxth	r3, r3
 8007590:	2b00      	cmp	r3, #0
 8007592:	d03a      	beq.n	800760a <HAL_I2C_Master_Transmit+0x1aa>
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007598:	2b00      	cmp	r3, #0
 800759a:	d136      	bne.n	800760a <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800759c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800759e:	68f8      	ldr	r0, [r7, #12]
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	9300      	str	r3, [sp, #0]
 80075a4:	0013      	movs	r3, r2
 80075a6:	2200      	movs	r2, #0
 80075a8:	2180      	movs	r1, #128	; 0x80
 80075aa:	f000 f98b 	bl	80078c4 <I2C_WaitOnFlagUntilTimeout>
 80075ae:	1e03      	subs	r3, r0, #0
 80075b0:	d001      	beq.n	80075b6 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 80075b2:	2301      	movs	r3, #1
 80075b4:	e053      	b.n	800765e <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075ba:	b29b      	uxth	r3, r3
 80075bc:	2bff      	cmp	r3, #255	; 0xff
 80075be:	d911      	bls.n	80075e4 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	22ff      	movs	r2, #255	; 0xff
 80075c4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075ca:	b2da      	uxtb	r2, r3
 80075cc:	2380      	movs	r3, #128	; 0x80
 80075ce:	045c      	lsls	r4, r3, #17
 80075d0:	230a      	movs	r3, #10
 80075d2:	18fb      	adds	r3, r7, r3
 80075d4:	8819      	ldrh	r1, [r3, #0]
 80075d6:	68f8      	ldr	r0, [r7, #12]
 80075d8:	2300      	movs	r3, #0
 80075da:	9300      	str	r3, [sp, #0]
 80075dc:	0023      	movs	r3, r4
 80075de:	f000 fb11 	bl	8007c04 <I2C_TransferConfig>
 80075e2:	e012      	b.n	800760a <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075e8:	b29a      	uxth	r2, r3
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075f2:	b2da      	uxtb	r2, r3
 80075f4:	2380      	movs	r3, #128	; 0x80
 80075f6:	049c      	lsls	r4, r3, #18
 80075f8:	230a      	movs	r3, #10
 80075fa:	18fb      	adds	r3, r7, r3
 80075fc:	8819      	ldrh	r1, [r3, #0]
 80075fe:	68f8      	ldr	r0, [r7, #12]
 8007600:	2300      	movs	r3, #0
 8007602:	9300      	str	r3, [sp, #0]
 8007604:	0023      	movs	r3, r4
 8007606:	f000 fafd 	bl	8007c04 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800760e:	b29b      	uxth	r3, r3
 8007610:	2b00      	cmp	r3, #0
 8007612:	d198      	bne.n	8007546 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007614:	697a      	ldr	r2, [r7, #20]
 8007616:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	0018      	movs	r0, r3
 800761c:	f000 f9d0 	bl	80079c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007620:	1e03      	subs	r3, r0, #0
 8007622:	d001      	beq.n	8007628 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8007624:	2301      	movs	r3, #1
 8007626:	e01a      	b.n	800765e <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	2220      	movs	r2, #32
 800762e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	685a      	ldr	r2, [r3, #4]
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	490c      	ldr	r1, [pc, #48]	; (800766c <HAL_I2C_Master_Transmit+0x20c>)
 800763c:	400a      	ands	r2, r1
 800763e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	2241      	movs	r2, #65	; 0x41
 8007644:	2120      	movs	r1, #32
 8007646:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	2242      	movs	r2, #66	; 0x42
 800764c:	2100      	movs	r1, #0
 800764e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	2240      	movs	r2, #64	; 0x40
 8007654:	2100      	movs	r1, #0
 8007656:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007658:	2300      	movs	r3, #0
 800765a:	e000      	b.n	800765e <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 800765c:	2302      	movs	r3, #2
  }
}
 800765e:	0018      	movs	r0, r3
 8007660:	46bd      	mov	sp, r7
 8007662:	b007      	add	sp, #28
 8007664:	bd90      	pop	{r4, r7, pc}
 8007666:	46c0      	nop			; (mov r8, r8)
 8007668:	80002000 	.word	0x80002000
 800766c:	fe00e800 	.word	0xfe00e800

08007670 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8007670:	b590      	push	{r4, r7, lr}
 8007672:	b089      	sub	sp, #36	; 0x24
 8007674:	af02      	add	r7, sp, #8
 8007676:	60f8      	str	r0, [r7, #12]
 8007678:	0008      	movs	r0, r1
 800767a:	607a      	str	r2, [r7, #4]
 800767c:	0019      	movs	r1, r3
 800767e:	230a      	movs	r3, #10
 8007680:	18fb      	adds	r3, r7, r3
 8007682:	1c02      	adds	r2, r0, #0
 8007684:	801a      	strh	r2, [r3, #0]
 8007686:	2308      	movs	r3, #8
 8007688:	18fb      	adds	r3, r7, r3
 800768a:	1c0a      	adds	r2, r1, #0
 800768c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	2241      	movs	r2, #65	; 0x41
 8007692:	5c9b      	ldrb	r3, [r3, r2]
 8007694:	b2db      	uxtb	r3, r3
 8007696:	2b20      	cmp	r3, #32
 8007698:	d000      	beq.n	800769c <HAL_I2C_Master_Receive+0x2c>
 800769a:	e0e8      	b.n	800786e <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	2240      	movs	r2, #64	; 0x40
 80076a0:	5c9b      	ldrb	r3, [r3, r2]
 80076a2:	2b01      	cmp	r3, #1
 80076a4:	d101      	bne.n	80076aa <HAL_I2C_Master_Receive+0x3a>
 80076a6:	2302      	movs	r3, #2
 80076a8:	e0e2      	b.n	8007870 <HAL_I2C_Master_Receive+0x200>
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	2240      	movs	r2, #64	; 0x40
 80076ae:	2101      	movs	r1, #1
 80076b0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80076b2:	f7fe fc87 	bl	8005fc4 <HAL_GetTick>
 80076b6:	0003      	movs	r3, r0
 80076b8:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80076ba:	2380      	movs	r3, #128	; 0x80
 80076bc:	0219      	lsls	r1, r3, #8
 80076be:	68f8      	ldr	r0, [r7, #12]
 80076c0:	697b      	ldr	r3, [r7, #20]
 80076c2:	9300      	str	r3, [sp, #0]
 80076c4:	2319      	movs	r3, #25
 80076c6:	2201      	movs	r2, #1
 80076c8:	f000 f8fc 	bl	80078c4 <I2C_WaitOnFlagUntilTimeout>
 80076cc:	1e03      	subs	r3, r0, #0
 80076ce:	d001      	beq.n	80076d4 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 80076d0:	2301      	movs	r3, #1
 80076d2:	e0cd      	b.n	8007870 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	2241      	movs	r2, #65	; 0x41
 80076d8:	2122      	movs	r1, #34	; 0x22
 80076da:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	2242      	movs	r2, #66	; 0x42
 80076e0:	2110      	movs	r1, #16
 80076e2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	2200      	movs	r2, #0
 80076e8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	687a      	ldr	r2, [r7, #4]
 80076ee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	2208      	movs	r2, #8
 80076f4:	18ba      	adds	r2, r7, r2
 80076f6:	8812      	ldrh	r2, [r2, #0]
 80076f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	2200      	movs	r2, #0
 80076fe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007704:	b29b      	uxth	r3, r3
 8007706:	2bff      	cmp	r3, #255	; 0xff
 8007708:	d911      	bls.n	800772e <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	22ff      	movs	r2, #255	; 0xff
 800770e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007714:	b2da      	uxtb	r2, r3
 8007716:	2380      	movs	r3, #128	; 0x80
 8007718:	045c      	lsls	r4, r3, #17
 800771a:	230a      	movs	r3, #10
 800771c:	18fb      	adds	r3, r7, r3
 800771e:	8819      	ldrh	r1, [r3, #0]
 8007720:	68f8      	ldr	r0, [r7, #12]
 8007722:	4b55      	ldr	r3, [pc, #340]	; (8007878 <HAL_I2C_Master_Receive+0x208>)
 8007724:	9300      	str	r3, [sp, #0]
 8007726:	0023      	movs	r3, r4
 8007728:	f000 fa6c 	bl	8007c04 <I2C_TransferConfig>
 800772c:	e076      	b.n	800781c <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007732:	b29a      	uxth	r2, r3
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800773c:	b2da      	uxtb	r2, r3
 800773e:	2380      	movs	r3, #128	; 0x80
 8007740:	049c      	lsls	r4, r3, #18
 8007742:	230a      	movs	r3, #10
 8007744:	18fb      	adds	r3, r7, r3
 8007746:	8819      	ldrh	r1, [r3, #0]
 8007748:	68f8      	ldr	r0, [r7, #12]
 800774a:	4b4b      	ldr	r3, [pc, #300]	; (8007878 <HAL_I2C_Master_Receive+0x208>)
 800774c:	9300      	str	r3, [sp, #0]
 800774e:	0023      	movs	r3, r4
 8007750:	f000 fa58 	bl	8007c04 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8007754:	e062      	b.n	800781c <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007756:	697a      	ldr	r2, [r7, #20]
 8007758:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	0018      	movs	r0, r3
 800775e:	f000 f96b 	bl	8007a38 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007762:	1e03      	subs	r3, r0, #0
 8007764:	d001      	beq.n	800776a <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8007766:	2301      	movs	r3, #1
 8007768:	e082      	b.n	8007870 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007774:	b2d2      	uxtb	r2, r2
 8007776:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800777c:	1c5a      	adds	r2, r3, #1
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007786:	3b01      	subs	r3, #1
 8007788:	b29a      	uxth	r2, r3
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007792:	b29b      	uxth	r3, r3
 8007794:	3b01      	subs	r3, #1
 8007796:	b29a      	uxth	r2, r3
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077a0:	b29b      	uxth	r3, r3
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d03a      	beq.n	800781c <HAL_I2C_Master_Receive+0x1ac>
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d136      	bne.n	800781c <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80077ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80077b0:	68f8      	ldr	r0, [r7, #12]
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	9300      	str	r3, [sp, #0]
 80077b6:	0013      	movs	r3, r2
 80077b8:	2200      	movs	r2, #0
 80077ba:	2180      	movs	r1, #128	; 0x80
 80077bc:	f000 f882 	bl	80078c4 <I2C_WaitOnFlagUntilTimeout>
 80077c0:	1e03      	subs	r3, r0, #0
 80077c2:	d001      	beq.n	80077c8 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 80077c4:	2301      	movs	r3, #1
 80077c6:	e053      	b.n	8007870 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077cc:	b29b      	uxth	r3, r3
 80077ce:	2bff      	cmp	r3, #255	; 0xff
 80077d0:	d911      	bls.n	80077f6 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	22ff      	movs	r2, #255	; 0xff
 80077d6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80077dc:	b2da      	uxtb	r2, r3
 80077de:	2380      	movs	r3, #128	; 0x80
 80077e0:	045c      	lsls	r4, r3, #17
 80077e2:	230a      	movs	r3, #10
 80077e4:	18fb      	adds	r3, r7, r3
 80077e6:	8819      	ldrh	r1, [r3, #0]
 80077e8:	68f8      	ldr	r0, [r7, #12]
 80077ea:	2300      	movs	r3, #0
 80077ec:	9300      	str	r3, [sp, #0]
 80077ee:	0023      	movs	r3, r4
 80077f0:	f000 fa08 	bl	8007c04 <I2C_TransferConfig>
 80077f4:	e012      	b.n	800781c <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077fa:	b29a      	uxth	r2, r3
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007804:	b2da      	uxtb	r2, r3
 8007806:	2380      	movs	r3, #128	; 0x80
 8007808:	049c      	lsls	r4, r3, #18
 800780a:	230a      	movs	r3, #10
 800780c:	18fb      	adds	r3, r7, r3
 800780e:	8819      	ldrh	r1, [r3, #0]
 8007810:	68f8      	ldr	r0, [r7, #12]
 8007812:	2300      	movs	r3, #0
 8007814:	9300      	str	r3, [sp, #0]
 8007816:	0023      	movs	r3, r4
 8007818:	f000 f9f4 	bl	8007c04 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007820:	b29b      	uxth	r3, r3
 8007822:	2b00      	cmp	r3, #0
 8007824:	d197      	bne.n	8007756 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007826:	697a      	ldr	r2, [r7, #20]
 8007828:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	0018      	movs	r0, r3
 800782e:	f000 f8c7 	bl	80079c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007832:	1e03      	subs	r3, r0, #0
 8007834:	d001      	beq.n	800783a <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8007836:	2301      	movs	r3, #1
 8007838:	e01a      	b.n	8007870 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	2220      	movs	r2, #32
 8007840:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	685a      	ldr	r2, [r3, #4]
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	490b      	ldr	r1, [pc, #44]	; (800787c <HAL_I2C_Master_Receive+0x20c>)
 800784e:	400a      	ands	r2, r1
 8007850:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	2241      	movs	r2, #65	; 0x41
 8007856:	2120      	movs	r1, #32
 8007858:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2242      	movs	r2, #66	; 0x42
 800785e:	2100      	movs	r1, #0
 8007860:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	2240      	movs	r2, #64	; 0x40
 8007866:	2100      	movs	r1, #0
 8007868:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800786a:	2300      	movs	r3, #0
 800786c:	e000      	b.n	8007870 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 800786e:	2302      	movs	r3, #2
  }
}
 8007870:	0018      	movs	r0, r3
 8007872:	46bd      	mov	sp, r7
 8007874:	b007      	add	sp, #28
 8007876:	bd90      	pop	{r4, r7, pc}
 8007878:	80002400 	.word	0x80002400
 800787c:	fe00e800 	.word	0xfe00e800

08007880 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007880:	b580      	push	{r7, lr}
 8007882:	b082      	sub	sp, #8
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	699b      	ldr	r3, [r3, #24]
 800788e:	2202      	movs	r2, #2
 8007890:	4013      	ands	r3, r2
 8007892:	2b02      	cmp	r3, #2
 8007894:	d103      	bne.n	800789e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	2200      	movs	r2, #0
 800789c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	699b      	ldr	r3, [r3, #24]
 80078a4:	2201      	movs	r2, #1
 80078a6:	4013      	ands	r3, r2
 80078a8:	2b01      	cmp	r3, #1
 80078aa:	d007      	beq.n	80078bc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	699a      	ldr	r2, [r3, #24]
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	2101      	movs	r1, #1
 80078b8:	430a      	orrs	r2, r1
 80078ba:	619a      	str	r2, [r3, #24]
  }
}
 80078bc:	46c0      	nop			; (mov r8, r8)
 80078be:	46bd      	mov	sp, r7
 80078c0:	b002      	add	sp, #8
 80078c2:	bd80      	pop	{r7, pc}

080078c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b084      	sub	sp, #16
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	60f8      	str	r0, [r7, #12]
 80078cc:	60b9      	str	r1, [r7, #8]
 80078ce:	603b      	str	r3, [r7, #0]
 80078d0:	1dfb      	adds	r3, r7, #7
 80078d2:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80078d4:	e021      	b.n	800791a <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	3301      	adds	r3, #1
 80078da:	d01e      	beq.n	800791a <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078dc:	f7fe fb72 	bl	8005fc4 <HAL_GetTick>
 80078e0:	0002      	movs	r2, r0
 80078e2:	69bb      	ldr	r3, [r7, #24]
 80078e4:	1ad3      	subs	r3, r2, r3
 80078e6:	683a      	ldr	r2, [r7, #0]
 80078e8:	429a      	cmp	r2, r3
 80078ea:	d302      	bcc.n	80078f2 <I2C_WaitOnFlagUntilTimeout+0x2e>
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d113      	bne.n	800791a <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078f6:	2220      	movs	r2, #32
 80078f8:	431a      	orrs	r2, r3
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	2241      	movs	r2, #65	; 0x41
 8007902:	2120      	movs	r1, #32
 8007904:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2242      	movs	r2, #66	; 0x42
 800790a:	2100      	movs	r1, #0
 800790c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	2240      	movs	r2, #64	; 0x40
 8007912:	2100      	movs	r1, #0
 8007914:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8007916:	2301      	movs	r3, #1
 8007918:	e00f      	b.n	800793a <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	699b      	ldr	r3, [r3, #24]
 8007920:	68ba      	ldr	r2, [r7, #8]
 8007922:	4013      	ands	r3, r2
 8007924:	68ba      	ldr	r2, [r7, #8]
 8007926:	1ad3      	subs	r3, r2, r3
 8007928:	425a      	negs	r2, r3
 800792a:	4153      	adcs	r3, r2
 800792c:	b2db      	uxtb	r3, r3
 800792e:	001a      	movs	r2, r3
 8007930:	1dfb      	adds	r3, r7, #7
 8007932:	781b      	ldrb	r3, [r3, #0]
 8007934:	429a      	cmp	r2, r3
 8007936:	d0ce      	beq.n	80078d6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007938:	2300      	movs	r3, #0
}
 800793a:	0018      	movs	r0, r3
 800793c:	46bd      	mov	sp, r7
 800793e:	b004      	add	sp, #16
 8007940:	bd80      	pop	{r7, pc}

08007942 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007942:	b580      	push	{r7, lr}
 8007944:	b084      	sub	sp, #16
 8007946:	af00      	add	r7, sp, #0
 8007948:	60f8      	str	r0, [r7, #12]
 800794a:	60b9      	str	r1, [r7, #8]
 800794c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800794e:	e02b      	b.n	80079a8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8007950:	687a      	ldr	r2, [r7, #4]
 8007952:	68b9      	ldr	r1, [r7, #8]
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	0018      	movs	r0, r3
 8007958:	f000 f8da 	bl	8007b10 <I2C_IsAcknowledgeFailed>
 800795c:	1e03      	subs	r3, r0, #0
 800795e:	d001      	beq.n	8007964 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007960:	2301      	movs	r3, #1
 8007962:	e029      	b.n	80079b8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007964:	68bb      	ldr	r3, [r7, #8]
 8007966:	3301      	adds	r3, #1
 8007968:	d01e      	beq.n	80079a8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800796a:	f7fe fb2b 	bl	8005fc4 <HAL_GetTick>
 800796e:	0002      	movs	r2, r0
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	1ad3      	subs	r3, r2, r3
 8007974:	68ba      	ldr	r2, [r7, #8]
 8007976:	429a      	cmp	r2, r3
 8007978:	d302      	bcc.n	8007980 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d113      	bne.n	80079a8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007984:	2220      	movs	r2, #32
 8007986:	431a      	orrs	r2, r3
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2241      	movs	r2, #65	; 0x41
 8007990:	2120      	movs	r1, #32
 8007992:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	2242      	movs	r2, #66	; 0x42
 8007998:	2100      	movs	r1, #0
 800799a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	2240      	movs	r2, #64	; 0x40
 80079a0:	2100      	movs	r1, #0
 80079a2:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80079a4:	2301      	movs	r3, #1
 80079a6:	e007      	b.n	80079b8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	699b      	ldr	r3, [r3, #24]
 80079ae:	2202      	movs	r2, #2
 80079b0:	4013      	ands	r3, r2
 80079b2:	2b02      	cmp	r3, #2
 80079b4:	d1cc      	bne.n	8007950 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80079b6:	2300      	movs	r3, #0
}
 80079b8:	0018      	movs	r0, r3
 80079ba:	46bd      	mov	sp, r7
 80079bc:	b004      	add	sp, #16
 80079be:	bd80      	pop	{r7, pc}

080079c0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b084      	sub	sp, #16
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	60f8      	str	r0, [r7, #12]
 80079c8:	60b9      	str	r1, [r7, #8]
 80079ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80079cc:	e028      	b.n	8007a20 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80079ce:	687a      	ldr	r2, [r7, #4]
 80079d0:	68b9      	ldr	r1, [r7, #8]
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	0018      	movs	r0, r3
 80079d6:	f000 f89b 	bl	8007b10 <I2C_IsAcknowledgeFailed>
 80079da:	1e03      	subs	r3, r0, #0
 80079dc:	d001      	beq.n	80079e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80079de:	2301      	movs	r3, #1
 80079e0:	e026      	b.n	8007a30 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80079e2:	f7fe faef 	bl	8005fc4 <HAL_GetTick>
 80079e6:	0002      	movs	r2, r0
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	1ad3      	subs	r3, r2, r3
 80079ec:	68ba      	ldr	r2, [r7, #8]
 80079ee:	429a      	cmp	r2, r3
 80079f0:	d302      	bcc.n	80079f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d113      	bne.n	8007a20 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079fc:	2220      	movs	r2, #32
 80079fe:	431a      	orrs	r2, r3
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	2241      	movs	r2, #65	; 0x41
 8007a08:	2120      	movs	r1, #32
 8007a0a:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	2242      	movs	r2, #66	; 0x42
 8007a10:	2100      	movs	r1, #0
 8007a12:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	2240      	movs	r2, #64	; 0x40
 8007a18:	2100      	movs	r1, #0
 8007a1a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	e007      	b.n	8007a30 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	699b      	ldr	r3, [r3, #24]
 8007a26:	2220      	movs	r2, #32
 8007a28:	4013      	ands	r3, r2
 8007a2a:	2b20      	cmp	r3, #32
 8007a2c:	d1cf      	bne.n	80079ce <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007a2e:	2300      	movs	r3, #0
}
 8007a30:	0018      	movs	r0, r3
 8007a32:	46bd      	mov	sp, r7
 8007a34:	b004      	add	sp, #16
 8007a36:	bd80      	pop	{r7, pc}

08007a38 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b084      	sub	sp, #16
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	60f8      	str	r0, [r7, #12]
 8007a40:	60b9      	str	r1, [r7, #8]
 8007a42:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007a44:	e055      	b.n	8007af2 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a46:	687a      	ldr	r2, [r7, #4]
 8007a48:	68b9      	ldr	r1, [r7, #8]
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	0018      	movs	r0, r3
 8007a4e:	f000 f85f 	bl	8007b10 <I2C_IsAcknowledgeFailed>
 8007a52:	1e03      	subs	r3, r0, #0
 8007a54:	d001      	beq.n	8007a5a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007a56:	2301      	movs	r3, #1
 8007a58:	e053      	b.n	8007b02 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	699b      	ldr	r3, [r3, #24]
 8007a60:	2220      	movs	r2, #32
 8007a62:	4013      	ands	r3, r2
 8007a64:	2b20      	cmp	r3, #32
 8007a66:	d129      	bne.n	8007abc <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	699b      	ldr	r3, [r3, #24]
 8007a6e:	2204      	movs	r2, #4
 8007a70:	4013      	ands	r3, r2
 8007a72:	2b04      	cmp	r3, #4
 8007a74:	d105      	bne.n	8007a82 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d001      	beq.n	8007a82 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8007a7e:	2300      	movs	r3, #0
 8007a80:	e03f      	b.n	8007b02 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	2220      	movs	r2, #32
 8007a88:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	685a      	ldr	r2, [r3, #4]
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	491d      	ldr	r1, [pc, #116]	; (8007b0c <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8007a96:	400a      	ands	r2, r1
 8007a98:	605a      	str	r2, [r3, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2241      	movs	r2, #65	; 0x41
 8007aa4:	2120      	movs	r1, #32
 8007aa6:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	2242      	movs	r2, #66	; 0x42
 8007aac:	2100      	movs	r1, #0
 8007aae:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	2240      	movs	r2, #64	; 0x40
 8007ab4:	2100      	movs	r1, #0
 8007ab6:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8007ab8:	2301      	movs	r3, #1
 8007aba:	e022      	b.n	8007b02 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007abc:	f7fe fa82 	bl	8005fc4 <HAL_GetTick>
 8007ac0:	0002      	movs	r2, r0
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	1ad3      	subs	r3, r2, r3
 8007ac6:	68ba      	ldr	r2, [r7, #8]
 8007ac8:	429a      	cmp	r2, r3
 8007aca:	d302      	bcc.n	8007ad2 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d10f      	bne.n	8007af2 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ad6:	2220      	movs	r2, #32
 8007ad8:	431a      	orrs	r2, r3
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	2241      	movs	r2, #65	; 0x41
 8007ae2:	2120      	movs	r1, #32
 8007ae4:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	2240      	movs	r2, #64	; 0x40
 8007aea:	2100      	movs	r1, #0
 8007aec:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8007aee:	2301      	movs	r3, #1
 8007af0:	e007      	b.n	8007b02 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	699b      	ldr	r3, [r3, #24]
 8007af8:	2204      	movs	r2, #4
 8007afa:	4013      	ands	r3, r2
 8007afc:	2b04      	cmp	r3, #4
 8007afe:	d1a2      	bne.n	8007a46 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007b00:	2300      	movs	r3, #0
}
 8007b02:	0018      	movs	r0, r3
 8007b04:	46bd      	mov	sp, r7
 8007b06:	b004      	add	sp, #16
 8007b08:	bd80      	pop	{r7, pc}
 8007b0a:	46c0      	nop			; (mov r8, r8)
 8007b0c:	fe00e800 	.word	0xfe00e800

08007b10 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b084      	sub	sp, #16
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	60f8      	str	r0, [r7, #12]
 8007b18:	60b9      	str	r1, [r7, #8]
 8007b1a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	699b      	ldr	r3, [r3, #24]
 8007b22:	2210      	movs	r2, #16
 8007b24:	4013      	ands	r3, r2
 8007b26:	2b10      	cmp	r3, #16
 8007b28:	d164      	bne.n	8007bf4 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	685a      	ldr	r2, [r3, #4]
 8007b30:	2380      	movs	r3, #128	; 0x80
 8007b32:	049b      	lsls	r3, r3, #18
 8007b34:	401a      	ands	r2, r3
 8007b36:	2380      	movs	r3, #128	; 0x80
 8007b38:	049b      	lsls	r3, r3, #18
 8007b3a:	429a      	cmp	r2, r3
 8007b3c:	d02b      	beq.n	8007b96 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	685a      	ldr	r2, [r3, #4]
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	2180      	movs	r1, #128	; 0x80
 8007b4a:	01c9      	lsls	r1, r1, #7
 8007b4c:	430a      	orrs	r2, r1
 8007b4e:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007b50:	e021      	b.n	8007b96 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007b52:	68bb      	ldr	r3, [r7, #8]
 8007b54:	3301      	adds	r3, #1
 8007b56:	d01e      	beq.n	8007b96 <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b58:	f7fe fa34 	bl	8005fc4 <HAL_GetTick>
 8007b5c:	0002      	movs	r2, r0
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	1ad3      	subs	r3, r2, r3
 8007b62:	68ba      	ldr	r2, [r7, #8]
 8007b64:	429a      	cmp	r2, r3
 8007b66:	d302      	bcc.n	8007b6e <I2C_IsAcknowledgeFailed+0x5e>
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d113      	bne.n	8007b96 <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b72:	2220      	movs	r2, #32
 8007b74:	431a      	orrs	r2, r3
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	2241      	movs	r2, #65	; 0x41
 8007b7e:	2120      	movs	r1, #32
 8007b80:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	2242      	movs	r2, #66	; 0x42
 8007b86:	2100      	movs	r1, #0
 8007b88:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	2240      	movs	r2, #64	; 0x40
 8007b8e:	2100      	movs	r1, #0
 8007b90:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007b92:	2301      	movs	r3, #1
 8007b94:	e02f      	b.n	8007bf6 <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	699b      	ldr	r3, [r3, #24]
 8007b9c:	2220      	movs	r2, #32
 8007b9e:	4013      	ands	r3, r2
 8007ba0:	2b20      	cmp	r3, #32
 8007ba2:	d1d6      	bne.n	8007b52 <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	2210      	movs	r2, #16
 8007baa:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	2220      	movs	r2, #32
 8007bb2:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	0018      	movs	r0, r3
 8007bb8:	f7ff fe62 	bl	8007880 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	685a      	ldr	r2, [r3, #4]
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	490e      	ldr	r1, [pc, #56]	; (8007c00 <I2C_IsAcknowledgeFailed+0xf0>)
 8007bc8:	400a      	ands	r2, r1
 8007bca:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bd0:	2204      	movs	r2, #4
 8007bd2:	431a      	orrs	r2, r3
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	2241      	movs	r2, #65	; 0x41
 8007bdc:	2120      	movs	r1, #32
 8007bde:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	2242      	movs	r2, #66	; 0x42
 8007be4:	2100      	movs	r1, #0
 8007be6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	2240      	movs	r2, #64	; 0x40
 8007bec:	2100      	movs	r1, #0
 8007bee:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	e000      	b.n	8007bf6 <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8007bf4:	2300      	movs	r3, #0
}
 8007bf6:	0018      	movs	r0, r3
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	b004      	add	sp, #16
 8007bfc:	bd80      	pop	{r7, pc}
 8007bfe:	46c0      	nop			; (mov r8, r8)
 8007c00:	fe00e800 	.word	0xfe00e800

08007c04 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007c04:	b590      	push	{r4, r7, lr}
 8007c06:	b085      	sub	sp, #20
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	60f8      	str	r0, [r7, #12]
 8007c0c:	0008      	movs	r0, r1
 8007c0e:	0011      	movs	r1, r2
 8007c10:	607b      	str	r3, [r7, #4]
 8007c12:	240a      	movs	r4, #10
 8007c14:	193b      	adds	r3, r7, r4
 8007c16:	1c02      	adds	r2, r0, #0
 8007c18:	801a      	strh	r2, [r3, #0]
 8007c1a:	2009      	movs	r0, #9
 8007c1c:	183b      	adds	r3, r7, r0
 8007c1e:	1c0a      	adds	r2, r1, #0
 8007c20:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	685b      	ldr	r3, [r3, #4]
 8007c28:	6a3a      	ldr	r2, [r7, #32]
 8007c2a:	0d51      	lsrs	r1, r2, #21
 8007c2c:	2280      	movs	r2, #128	; 0x80
 8007c2e:	00d2      	lsls	r2, r2, #3
 8007c30:	400a      	ands	r2, r1
 8007c32:	490e      	ldr	r1, [pc, #56]	; (8007c6c <I2C_TransferConfig+0x68>)
 8007c34:	430a      	orrs	r2, r1
 8007c36:	43d2      	mvns	r2, r2
 8007c38:	401a      	ands	r2, r3
 8007c3a:	0011      	movs	r1, r2
 8007c3c:	193b      	adds	r3, r7, r4
 8007c3e:	881b      	ldrh	r3, [r3, #0]
 8007c40:	059b      	lsls	r3, r3, #22
 8007c42:	0d9a      	lsrs	r2, r3, #22
 8007c44:	183b      	adds	r3, r7, r0
 8007c46:	781b      	ldrb	r3, [r3, #0]
 8007c48:	0418      	lsls	r0, r3, #16
 8007c4a:	23ff      	movs	r3, #255	; 0xff
 8007c4c:	041b      	lsls	r3, r3, #16
 8007c4e:	4003      	ands	r3, r0
 8007c50:	431a      	orrs	r2, r3
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	431a      	orrs	r2, r3
 8007c56:	6a3b      	ldr	r3, [r7, #32]
 8007c58:	431a      	orrs	r2, r3
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	430a      	orrs	r2, r1
 8007c60:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8007c62:	46c0      	nop			; (mov r8, r8)
 8007c64:	46bd      	mov	sp, r7
 8007c66:	b005      	add	sp, #20
 8007c68:	bd90      	pop	{r4, r7, pc}
 8007c6a:	46c0      	nop			; (mov r8, r8)
 8007c6c:	03ff63ff 	.word	0x03ff63ff

08007c70 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b082      	sub	sp, #8
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
 8007c78:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2241      	movs	r2, #65	; 0x41
 8007c7e:	5c9b      	ldrb	r3, [r3, r2]
 8007c80:	b2db      	uxtb	r3, r3
 8007c82:	2b20      	cmp	r3, #32
 8007c84:	d138      	bne.n	8007cf8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2240      	movs	r2, #64	; 0x40
 8007c8a:	5c9b      	ldrb	r3, [r3, r2]
 8007c8c:	2b01      	cmp	r3, #1
 8007c8e:	d101      	bne.n	8007c94 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007c90:	2302      	movs	r3, #2
 8007c92:	e032      	b.n	8007cfa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2240      	movs	r2, #64	; 0x40
 8007c98:	2101      	movs	r1, #1
 8007c9a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2241      	movs	r2, #65	; 0x41
 8007ca0:	2124      	movs	r1, #36	; 0x24
 8007ca2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	681a      	ldr	r2, [r3, #0]
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	2101      	movs	r1, #1
 8007cb0:	438a      	bics	r2, r1
 8007cb2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	681a      	ldr	r2, [r3, #0]
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	4911      	ldr	r1, [pc, #68]	; (8007d04 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8007cc0:	400a      	ands	r2, r1
 8007cc2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	6819      	ldr	r1, [r3, #0]
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	683a      	ldr	r2, [r7, #0]
 8007cd0:	430a      	orrs	r2, r1
 8007cd2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	681a      	ldr	r2, [r3, #0]
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	2101      	movs	r1, #1
 8007ce0:	430a      	orrs	r2, r1
 8007ce2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2241      	movs	r2, #65	; 0x41
 8007ce8:	2120      	movs	r1, #32
 8007cea:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2240      	movs	r2, #64	; 0x40
 8007cf0:	2100      	movs	r1, #0
 8007cf2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	e000      	b.n	8007cfa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007cf8:	2302      	movs	r3, #2
  }
}
 8007cfa:	0018      	movs	r0, r3
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	b002      	add	sp, #8
 8007d00:	bd80      	pop	{r7, pc}
 8007d02:	46c0      	nop			; (mov r8, r8)
 8007d04:	ffffefff 	.word	0xffffefff

08007d08 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b084      	sub	sp, #16
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
 8007d10:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2241      	movs	r2, #65	; 0x41
 8007d16:	5c9b      	ldrb	r3, [r3, r2]
 8007d18:	b2db      	uxtb	r3, r3
 8007d1a:	2b20      	cmp	r3, #32
 8007d1c:	d139      	bne.n	8007d92 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2240      	movs	r2, #64	; 0x40
 8007d22:	5c9b      	ldrb	r3, [r3, r2]
 8007d24:	2b01      	cmp	r3, #1
 8007d26:	d101      	bne.n	8007d2c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007d28:	2302      	movs	r3, #2
 8007d2a:	e033      	b.n	8007d94 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2240      	movs	r2, #64	; 0x40
 8007d30:	2101      	movs	r1, #1
 8007d32:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2241      	movs	r2, #65	; 0x41
 8007d38:	2124      	movs	r1, #36	; 0x24
 8007d3a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	681a      	ldr	r2, [r3, #0]
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	2101      	movs	r1, #1
 8007d48:	438a      	bics	r2, r1
 8007d4a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	4a11      	ldr	r2, [pc, #68]	; (8007d9c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8007d58:	4013      	ands	r3, r2
 8007d5a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	021b      	lsls	r3, r3, #8
 8007d60:	68fa      	ldr	r2, [r7, #12]
 8007d62:	4313      	orrs	r3, r2
 8007d64:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	68fa      	ldr	r2, [r7, #12]
 8007d6c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	681a      	ldr	r2, [r3, #0]
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	2101      	movs	r1, #1
 8007d7a:	430a      	orrs	r2, r1
 8007d7c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	2241      	movs	r2, #65	; 0x41
 8007d82:	2120      	movs	r1, #32
 8007d84:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2240      	movs	r2, #64	; 0x40
 8007d8a:	2100      	movs	r1, #0
 8007d8c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007d8e:	2300      	movs	r3, #0
 8007d90:	e000      	b.n	8007d94 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007d92:	2302      	movs	r3, #2
  }
}
 8007d94:	0018      	movs	r0, r3
 8007d96:	46bd      	mov	sp, r7
 8007d98:	b004      	add	sp, #16
 8007d9a:	bd80      	pop	{r7, pc}
 8007d9c:	fffff0ff 	.word	0xfffff0ff

08007da0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b088      	sub	sp, #32
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d102      	bne.n	8007db4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007dae:	2301      	movs	r3, #1
 8007db0:	f000 fb76 	bl	80084a0 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	2201      	movs	r2, #1
 8007dba:	4013      	ands	r3, r2
 8007dbc:	d100      	bne.n	8007dc0 <HAL_RCC_OscConfig+0x20>
 8007dbe:	e08e      	b.n	8007ede <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8007dc0:	4bc5      	ldr	r3, [pc, #788]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007dc2:	685b      	ldr	r3, [r3, #4]
 8007dc4:	220c      	movs	r2, #12
 8007dc6:	4013      	ands	r3, r2
 8007dc8:	2b04      	cmp	r3, #4
 8007dca:	d00e      	beq.n	8007dea <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007dcc:	4bc2      	ldr	r3, [pc, #776]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007dce:	685b      	ldr	r3, [r3, #4]
 8007dd0:	220c      	movs	r2, #12
 8007dd2:	4013      	ands	r3, r2
 8007dd4:	2b08      	cmp	r3, #8
 8007dd6:	d117      	bne.n	8007e08 <HAL_RCC_OscConfig+0x68>
 8007dd8:	4bbf      	ldr	r3, [pc, #764]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007dda:	685a      	ldr	r2, [r3, #4]
 8007ddc:	23c0      	movs	r3, #192	; 0xc0
 8007dde:	025b      	lsls	r3, r3, #9
 8007de0:	401a      	ands	r2, r3
 8007de2:	2380      	movs	r3, #128	; 0x80
 8007de4:	025b      	lsls	r3, r3, #9
 8007de6:	429a      	cmp	r2, r3
 8007de8:	d10e      	bne.n	8007e08 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007dea:	4bbb      	ldr	r3, [pc, #748]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007dec:	681a      	ldr	r2, [r3, #0]
 8007dee:	2380      	movs	r3, #128	; 0x80
 8007df0:	029b      	lsls	r3, r3, #10
 8007df2:	4013      	ands	r3, r2
 8007df4:	d100      	bne.n	8007df8 <HAL_RCC_OscConfig+0x58>
 8007df6:	e071      	b.n	8007edc <HAL_RCC_OscConfig+0x13c>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	685b      	ldr	r3, [r3, #4]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d000      	beq.n	8007e02 <HAL_RCC_OscConfig+0x62>
 8007e00:	e06c      	b.n	8007edc <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8007e02:	2301      	movs	r3, #1
 8007e04:	f000 fb4c 	bl	80084a0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	2b01      	cmp	r3, #1
 8007e0e:	d107      	bne.n	8007e20 <HAL_RCC_OscConfig+0x80>
 8007e10:	4bb1      	ldr	r3, [pc, #708]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007e12:	681a      	ldr	r2, [r3, #0]
 8007e14:	4bb0      	ldr	r3, [pc, #704]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007e16:	2180      	movs	r1, #128	; 0x80
 8007e18:	0249      	lsls	r1, r1, #9
 8007e1a:	430a      	orrs	r2, r1
 8007e1c:	601a      	str	r2, [r3, #0]
 8007e1e:	e02f      	b.n	8007e80 <HAL_RCC_OscConfig+0xe0>
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	685b      	ldr	r3, [r3, #4]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d10c      	bne.n	8007e42 <HAL_RCC_OscConfig+0xa2>
 8007e28:	4bab      	ldr	r3, [pc, #684]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007e2a:	681a      	ldr	r2, [r3, #0]
 8007e2c:	4baa      	ldr	r3, [pc, #680]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007e2e:	49ab      	ldr	r1, [pc, #684]	; (80080dc <HAL_RCC_OscConfig+0x33c>)
 8007e30:	400a      	ands	r2, r1
 8007e32:	601a      	str	r2, [r3, #0]
 8007e34:	4ba8      	ldr	r3, [pc, #672]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007e36:	681a      	ldr	r2, [r3, #0]
 8007e38:	4ba7      	ldr	r3, [pc, #668]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007e3a:	49a9      	ldr	r1, [pc, #676]	; (80080e0 <HAL_RCC_OscConfig+0x340>)
 8007e3c:	400a      	ands	r2, r1
 8007e3e:	601a      	str	r2, [r3, #0]
 8007e40:	e01e      	b.n	8007e80 <HAL_RCC_OscConfig+0xe0>
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	685b      	ldr	r3, [r3, #4]
 8007e46:	2b05      	cmp	r3, #5
 8007e48:	d10e      	bne.n	8007e68 <HAL_RCC_OscConfig+0xc8>
 8007e4a:	4ba3      	ldr	r3, [pc, #652]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007e4c:	681a      	ldr	r2, [r3, #0]
 8007e4e:	4ba2      	ldr	r3, [pc, #648]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007e50:	2180      	movs	r1, #128	; 0x80
 8007e52:	02c9      	lsls	r1, r1, #11
 8007e54:	430a      	orrs	r2, r1
 8007e56:	601a      	str	r2, [r3, #0]
 8007e58:	4b9f      	ldr	r3, [pc, #636]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007e5a:	681a      	ldr	r2, [r3, #0]
 8007e5c:	4b9e      	ldr	r3, [pc, #632]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007e5e:	2180      	movs	r1, #128	; 0x80
 8007e60:	0249      	lsls	r1, r1, #9
 8007e62:	430a      	orrs	r2, r1
 8007e64:	601a      	str	r2, [r3, #0]
 8007e66:	e00b      	b.n	8007e80 <HAL_RCC_OscConfig+0xe0>
 8007e68:	4b9b      	ldr	r3, [pc, #620]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007e6a:	681a      	ldr	r2, [r3, #0]
 8007e6c:	4b9a      	ldr	r3, [pc, #616]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007e6e:	499b      	ldr	r1, [pc, #620]	; (80080dc <HAL_RCC_OscConfig+0x33c>)
 8007e70:	400a      	ands	r2, r1
 8007e72:	601a      	str	r2, [r3, #0]
 8007e74:	4b98      	ldr	r3, [pc, #608]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007e76:	681a      	ldr	r2, [r3, #0]
 8007e78:	4b97      	ldr	r3, [pc, #604]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007e7a:	4999      	ldr	r1, [pc, #612]	; (80080e0 <HAL_RCC_OscConfig+0x340>)
 8007e7c:	400a      	ands	r2, r1
 8007e7e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	685b      	ldr	r3, [r3, #4]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d014      	beq.n	8007eb2 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e88:	f7fe f89c 	bl	8005fc4 <HAL_GetTick>
 8007e8c:	0003      	movs	r3, r0
 8007e8e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007e90:	e008      	b.n	8007ea4 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007e92:	f7fe f897 	bl	8005fc4 <HAL_GetTick>
 8007e96:	0002      	movs	r2, r0
 8007e98:	69bb      	ldr	r3, [r7, #24]
 8007e9a:	1ad3      	subs	r3, r2, r3
 8007e9c:	2b64      	cmp	r3, #100	; 0x64
 8007e9e:	d901      	bls.n	8007ea4 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8007ea0:	2303      	movs	r3, #3
 8007ea2:	e2fd      	b.n	80084a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ea4:	4b8c      	ldr	r3, [pc, #560]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007ea6:	681a      	ldr	r2, [r3, #0]
 8007ea8:	2380      	movs	r3, #128	; 0x80
 8007eaa:	029b      	lsls	r3, r3, #10
 8007eac:	4013      	ands	r3, r2
 8007eae:	d0f0      	beq.n	8007e92 <HAL_RCC_OscConfig+0xf2>
 8007eb0:	e015      	b.n	8007ede <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007eb2:	f7fe f887 	bl	8005fc4 <HAL_GetTick>
 8007eb6:	0003      	movs	r3, r0
 8007eb8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007eba:	e008      	b.n	8007ece <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007ebc:	f7fe f882 	bl	8005fc4 <HAL_GetTick>
 8007ec0:	0002      	movs	r2, r0
 8007ec2:	69bb      	ldr	r3, [r7, #24]
 8007ec4:	1ad3      	subs	r3, r2, r3
 8007ec6:	2b64      	cmp	r3, #100	; 0x64
 8007ec8:	d901      	bls.n	8007ece <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8007eca:	2303      	movs	r3, #3
 8007ecc:	e2e8      	b.n	80084a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007ece:	4b82      	ldr	r3, [pc, #520]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007ed0:	681a      	ldr	r2, [r3, #0]
 8007ed2:	2380      	movs	r3, #128	; 0x80
 8007ed4:	029b      	lsls	r3, r3, #10
 8007ed6:	4013      	ands	r3, r2
 8007ed8:	d1f0      	bne.n	8007ebc <HAL_RCC_OscConfig+0x11c>
 8007eda:	e000      	b.n	8007ede <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007edc:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	2202      	movs	r2, #2
 8007ee4:	4013      	ands	r3, r2
 8007ee6:	d100      	bne.n	8007eea <HAL_RCC_OscConfig+0x14a>
 8007ee8:	e06c      	b.n	8007fc4 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8007eea:	4b7b      	ldr	r3, [pc, #492]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007eec:	685b      	ldr	r3, [r3, #4]
 8007eee:	220c      	movs	r2, #12
 8007ef0:	4013      	ands	r3, r2
 8007ef2:	d00e      	beq.n	8007f12 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8007ef4:	4b78      	ldr	r3, [pc, #480]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007ef6:	685b      	ldr	r3, [r3, #4]
 8007ef8:	220c      	movs	r2, #12
 8007efa:	4013      	ands	r3, r2
 8007efc:	2b08      	cmp	r3, #8
 8007efe:	d11f      	bne.n	8007f40 <HAL_RCC_OscConfig+0x1a0>
 8007f00:	4b75      	ldr	r3, [pc, #468]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007f02:	685a      	ldr	r2, [r3, #4]
 8007f04:	23c0      	movs	r3, #192	; 0xc0
 8007f06:	025b      	lsls	r3, r3, #9
 8007f08:	401a      	ands	r2, r3
 8007f0a:	2380      	movs	r3, #128	; 0x80
 8007f0c:	021b      	lsls	r3, r3, #8
 8007f0e:	429a      	cmp	r2, r3
 8007f10:	d116      	bne.n	8007f40 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007f12:	4b71      	ldr	r3, [pc, #452]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	2202      	movs	r2, #2
 8007f18:	4013      	ands	r3, r2
 8007f1a:	d005      	beq.n	8007f28 <HAL_RCC_OscConfig+0x188>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	68db      	ldr	r3, [r3, #12]
 8007f20:	2b01      	cmp	r3, #1
 8007f22:	d001      	beq.n	8007f28 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8007f24:	2301      	movs	r3, #1
 8007f26:	e2bb      	b.n	80084a0 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f28:	4b6b      	ldr	r3, [pc, #428]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	22f8      	movs	r2, #248	; 0xf8
 8007f2e:	4393      	bics	r3, r2
 8007f30:	0019      	movs	r1, r3
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	691b      	ldr	r3, [r3, #16]
 8007f36:	00da      	lsls	r2, r3, #3
 8007f38:	4b67      	ldr	r3, [pc, #412]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007f3a:	430a      	orrs	r2, r1
 8007f3c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007f3e:	e041      	b.n	8007fc4 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	68db      	ldr	r3, [r3, #12]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d024      	beq.n	8007f92 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007f48:	4b63      	ldr	r3, [pc, #396]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007f4a:	681a      	ldr	r2, [r3, #0]
 8007f4c:	4b62      	ldr	r3, [pc, #392]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007f4e:	2101      	movs	r1, #1
 8007f50:	430a      	orrs	r2, r1
 8007f52:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f54:	f7fe f836 	bl	8005fc4 <HAL_GetTick>
 8007f58:	0003      	movs	r3, r0
 8007f5a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f5c:	e008      	b.n	8007f70 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007f5e:	f7fe f831 	bl	8005fc4 <HAL_GetTick>
 8007f62:	0002      	movs	r2, r0
 8007f64:	69bb      	ldr	r3, [r7, #24]
 8007f66:	1ad3      	subs	r3, r2, r3
 8007f68:	2b02      	cmp	r3, #2
 8007f6a:	d901      	bls.n	8007f70 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8007f6c:	2303      	movs	r3, #3
 8007f6e:	e297      	b.n	80084a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f70:	4b59      	ldr	r3, [pc, #356]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	2202      	movs	r2, #2
 8007f76:	4013      	ands	r3, r2
 8007f78:	d0f1      	beq.n	8007f5e <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f7a:	4b57      	ldr	r3, [pc, #348]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	22f8      	movs	r2, #248	; 0xf8
 8007f80:	4393      	bics	r3, r2
 8007f82:	0019      	movs	r1, r3
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	691b      	ldr	r3, [r3, #16]
 8007f88:	00da      	lsls	r2, r3, #3
 8007f8a:	4b53      	ldr	r3, [pc, #332]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007f8c:	430a      	orrs	r2, r1
 8007f8e:	601a      	str	r2, [r3, #0]
 8007f90:	e018      	b.n	8007fc4 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007f92:	4b51      	ldr	r3, [pc, #324]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007f94:	681a      	ldr	r2, [r3, #0]
 8007f96:	4b50      	ldr	r3, [pc, #320]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007f98:	2101      	movs	r1, #1
 8007f9a:	438a      	bics	r2, r1
 8007f9c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f9e:	f7fe f811 	bl	8005fc4 <HAL_GetTick>
 8007fa2:	0003      	movs	r3, r0
 8007fa4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007fa6:	e008      	b.n	8007fba <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007fa8:	f7fe f80c 	bl	8005fc4 <HAL_GetTick>
 8007fac:	0002      	movs	r2, r0
 8007fae:	69bb      	ldr	r3, [r7, #24]
 8007fb0:	1ad3      	subs	r3, r2, r3
 8007fb2:	2b02      	cmp	r3, #2
 8007fb4:	d901      	bls.n	8007fba <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8007fb6:	2303      	movs	r3, #3
 8007fb8:	e272      	b.n	80084a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007fba:	4b47      	ldr	r3, [pc, #284]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	2202      	movs	r2, #2
 8007fc0:	4013      	ands	r3, r2
 8007fc2:	d1f1      	bne.n	8007fa8 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	2208      	movs	r2, #8
 8007fca:	4013      	ands	r3, r2
 8007fcc:	d036      	beq.n	800803c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	69db      	ldr	r3, [r3, #28]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d019      	beq.n	800800a <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007fd6:	4b40      	ldr	r3, [pc, #256]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007fd8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007fda:	4b3f      	ldr	r3, [pc, #252]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8007fdc:	2101      	movs	r1, #1
 8007fde:	430a      	orrs	r2, r1
 8007fe0:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007fe2:	f7fd ffef 	bl	8005fc4 <HAL_GetTick>
 8007fe6:	0003      	movs	r3, r0
 8007fe8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007fea:	e008      	b.n	8007ffe <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007fec:	f7fd ffea 	bl	8005fc4 <HAL_GetTick>
 8007ff0:	0002      	movs	r2, r0
 8007ff2:	69bb      	ldr	r3, [r7, #24]
 8007ff4:	1ad3      	subs	r3, r2, r3
 8007ff6:	2b02      	cmp	r3, #2
 8007ff8:	d901      	bls.n	8007ffe <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8007ffa:	2303      	movs	r3, #3
 8007ffc:	e250      	b.n	80084a0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007ffe:	4b36      	ldr	r3, [pc, #216]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8008000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008002:	2202      	movs	r2, #2
 8008004:	4013      	ands	r3, r2
 8008006:	d0f1      	beq.n	8007fec <HAL_RCC_OscConfig+0x24c>
 8008008:	e018      	b.n	800803c <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800800a:	4b33      	ldr	r3, [pc, #204]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 800800c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800800e:	4b32      	ldr	r3, [pc, #200]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8008010:	2101      	movs	r1, #1
 8008012:	438a      	bics	r2, r1
 8008014:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008016:	f7fd ffd5 	bl	8005fc4 <HAL_GetTick>
 800801a:	0003      	movs	r3, r0
 800801c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800801e:	e008      	b.n	8008032 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008020:	f7fd ffd0 	bl	8005fc4 <HAL_GetTick>
 8008024:	0002      	movs	r2, r0
 8008026:	69bb      	ldr	r3, [r7, #24]
 8008028:	1ad3      	subs	r3, r2, r3
 800802a:	2b02      	cmp	r3, #2
 800802c:	d901      	bls.n	8008032 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 800802e:	2303      	movs	r3, #3
 8008030:	e236      	b.n	80084a0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008032:	4b29      	ldr	r3, [pc, #164]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8008034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008036:	2202      	movs	r2, #2
 8008038:	4013      	ands	r3, r2
 800803a:	d1f1      	bne.n	8008020 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	2204      	movs	r2, #4
 8008042:	4013      	ands	r3, r2
 8008044:	d100      	bne.n	8008048 <HAL_RCC_OscConfig+0x2a8>
 8008046:	e0b5      	b.n	80081b4 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008048:	201f      	movs	r0, #31
 800804a:	183b      	adds	r3, r7, r0
 800804c:	2200      	movs	r2, #0
 800804e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008050:	4b21      	ldr	r3, [pc, #132]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8008052:	69da      	ldr	r2, [r3, #28]
 8008054:	2380      	movs	r3, #128	; 0x80
 8008056:	055b      	lsls	r3, r3, #21
 8008058:	4013      	ands	r3, r2
 800805a:	d110      	bne.n	800807e <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800805c:	4b1e      	ldr	r3, [pc, #120]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 800805e:	69da      	ldr	r2, [r3, #28]
 8008060:	4b1d      	ldr	r3, [pc, #116]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 8008062:	2180      	movs	r1, #128	; 0x80
 8008064:	0549      	lsls	r1, r1, #21
 8008066:	430a      	orrs	r2, r1
 8008068:	61da      	str	r2, [r3, #28]
 800806a:	4b1b      	ldr	r3, [pc, #108]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 800806c:	69da      	ldr	r2, [r3, #28]
 800806e:	2380      	movs	r3, #128	; 0x80
 8008070:	055b      	lsls	r3, r3, #21
 8008072:	4013      	ands	r3, r2
 8008074:	60fb      	str	r3, [r7, #12]
 8008076:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008078:	183b      	adds	r3, r7, r0
 800807a:	2201      	movs	r2, #1
 800807c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800807e:	4b19      	ldr	r3, [pc, #100]	; (80080e4 <HAL_RCC_OscConfig+0x344>)
 8008080:	681a      	ldr	r2, [r3, #0]
 8008082:	2380      	movs	r3, #128	; 0x80
 8008084:	005b      	lsls	r3, r3, #1
 8008086:	4013      	ands	r3, r2
 8008088:	d11a      	bne.n	80080c0 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800808a:	4b16      	ldr	r3, [pc, #88]	; (80080e4 <HAL_RCC_OscConfig+0x344>)
 800808c:	681a      	ldr	r2, [r3, #0]
 800808e:	4b15      	ldr	r3, [pc, #84]	; (80080e4 <HAL_RCC_OscConfig+0x344>)
 8008090:	2180      	movs	r1, #128	; 0x80
 8008092:	0049      	lsls	r1, r1, #1
 8008094:	430a      	orrs	r2, r1
 8008096:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008098:	f7fd ff94 	bl	8005fc4 <HAL_GetTick>
 800809c:	0003      	movs	r3, r0
 800809e:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80080a0:	e008      	b.n	80080b4 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80080a2:	f7fd ff8f 	bl	8005fc4 <HAL_GetTick>
 80080a6:	0002      	movs	r2, r0
 80080a8:	69bb      	ldr	r3, [r7, #24]
 80080aa:	1ad3      	subs	r3, r2, r3
 80080ac:	2b64      	cmp	r3, #100	; 0x64
 80080ae:	d901      	bls.n	80080b4 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80080b0:	2303      	movs	r3, #3
 80080b2:	e1f5      	b.n	80084a0 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80080b4:	4b0b      	ldr	r3, [pc, #44]	; (80080e4 <HAL_RCC_OscConfig+0x344>)
 80080b6:	681a      	ldr	r2, [r3, #0]
 80080b8:	2380      	movs	r3, #128	; 0x80
 80080ba:	005b      	lsls	r3, r3, #1
 80080bc:	4013      	ands	r3, r2
 80080be:	d0f0      	beq.n	80080a2 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	689b      	ldr	r3, [r3, #8]
 80080c4:	2b01      	cmp	r3, #1
 80080c6:	d10f      	bne.n	80080e8 <HAL_RCC_OscConfig+0x348>
 80080c8:	4b03      	ldr	r3, [pc, #12]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 80080ca:	6a1a      	ldr	r2, [r3, #32]
 80080cc:	4b02      	ldr	r3, [pc, #8]	; (80080d8 <HAL_RCC_OscConfig+0x338>)
 80080ce:	2101      	movs	r1, #1
 80080d0:	430a      	orrs	r2, r1
 80080d2:	621a      	str	r2, [r3, #32]
 80080d4:	e036      	b.n	8008144 <HAL_RCC_OscConfig+0x3a4>
 80080d6:	46c0      	nop			; (mov r8, r8)
 80080d8:	40021000 	.word	0x40021000
 80080dc:	fffeffff 	.word	0xfffeffff
 80080e0:	fffbffff 	.word	0xfffbffff
 80080e4:	40007000 	.word	0x40007000
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	689b      	ldr	r3, [r3, #8]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d10c      	bne.n	800810a <HAL_RCC_OscConfig+0x36a>
 80080f0:	4bca      	ldr	r3, [pc, #808]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 80080f2:	6a1a      	ldr	r2, [r3, #32]
 80080f4:	4bc9      	ldr	r3, [pc, #804]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 80080f6:	2101      	movs	r1, #1
 80080f8:	438a      	bics	r2, r1
 80080fa:	621a      	str	r2, [r3, #32]
 80080fc:	4bc7      	ldr	r3, [pc, #796]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 80080fe:	6a1a      	ldr	r2, [r3, #32]
 8008100:	4bc6      	ldr	r3, [pc, #792]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 8008102:	2104      	movs	r1, #4
 8008104:	438a      	bics	r2, r1
 8008106:	621a      	str	r2, [r3, #32]
 8008108:	e01c      	b.n	8008144 <HAL_RCC_OscConfig+0x3a4>
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	689b      	ldr	r3, [r3, #8]
 800810e:	2b05      	cmp	r3, #5
 8008110:	d10c      	bne.n	800812c <HAL_RCC_OscConfig+0x38c>
 8008112:	4bc2      	ldr	r3, [pc, #776]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 8008114:	6a1a      	ldr	r2, [r3, #32]
 8008116:	4bc1      	ldr	r3, [pc, #772]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 8008118:	2104      	movs	r1, #4
 800811a:	430a      	orrs	r2, r1
 800811c:	621a      	str	r2, [r3, #32]
 800811e:	4bbf      	ldr	r3, [pc, #764]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 8008120:	6a1a      	ldr	r2, [r3, #32]
 8008122:	4bbe      	ldr	r3, [pc, #760]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 8008124:	2101      	movs	r1, #1
 8008126:	430a      	orrs	r2, r1
 8008128:	621a      	str	r2, [r3, #32]
 800812a:	e00b      	b.n	8008144 <HAL_RCC_OscConfig+0x3a4>
 800812c:	4bbb      	ldr	r3, [pc, #748]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 800812e:	6a1a      	ldr	r2, [r3, #32]
 8008130:	4bba      	ldr	r3, [pc, #744]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 8008132:	2101      	movs	r1, #1
 8008134:	438a      	bics	r2, r1
 8008136:	621a      	str	r2, [r3, #32]
 8008138:	4bb8      	ldr	r3, [pc, #736]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 800813a:	6a1a      	ldr	r2, [r3, #32]
 800813c:	4bb7      	ldr	r3, [pc, #732]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 800813e:	2104      	movs	r1, #4
 8008140:	438a      	bics	r2, r1
 8008142:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	689b      	ldr	r3, [r3, #8]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d014      	beq.n	8008176 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800814c:	f7fd ff3a 	bl	8005fc4 <HAL_GetTick>
 8008150:	0003      	movs	r3, r0
 8008152:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008154:	e009      	b.n	800816a <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008156:	f7fd ff35 	bl	8005fc4 <HAL_GetTick>
 800815a:	0002      	movs	r2, r0
 800815c:	69bb      	ldr	r3, [r7, #24]
 800815e:	1ad3      	subs	r3, r2, r3
 8008160:	4aaf      	ldr	r2, [pc, #700]	; (8008420 <HAL_RCC_OscConfig+0x680>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d901      	bls.n	800816a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8008166:	2303      	movs	r3, #3
 8008168:	e19a      	b.n	80084a0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800816a:	4bac      	ldr	r3, [pc, #688]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 800816c:	6a1b      	ldr	r3, [r3, #32]
 800816e:	2202      	movs	r2, #2
 8008170:	4013      	ands	r3, r2
 8008172:	d0f0      	beq.n	8008156 <HAL_RCC_OscConfig+0x3b6>
 8008174:	e013      	b.n	800819e <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008176:	f7fd ff25 	bl	8005fc4 <HAL_GetTick>
 800817a:	0003      	movs	r3, r0
 800817c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800817e:	e009      	b.n	8008194 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008180:	f7fd ff20 	bl	8005fc4 <HAL_GetTick>
 8008184:	0002      	movs	r2, r0
 8008186:	69bb      	ldr	r3, [r7, #24]
 8008188:	1ad3      	subs	r3, r2, r3
 800818a:	4aa5      	ldr	r2, [pc, #660]	; (8008420 <HAL_RCC_OscConfig+0x680>)
 800818c:	4293      	cmp	r3, r2
 800818e:	d901      	bls.n	8008194 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8008190:	2303      	movs	r3, #3
 8008192:	e185      	b.n	80084a0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008194:	4ba1      	ldr	r3, [pc, #644]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 8008196:	6a1b      	ldr	r3, [r3, #32]
 8008198:	2202      	movs	r2, #2
 800819a:	4013      	ands	r3, r2
 800819c:	d1f0      	bne.n	8008180 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800819e:	231f      	movs	r3, #31
 80081a0:	18fb      	adds	r3, r7, r3
 80081a2:	781b      	ldrb	r3, [r3, #0]
 80081a4:	2b01      	cmp	r3, #1
 80081a6:	d105      	bne.n	80081b4 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80081a8:	4b9c      	ldr	r3, [pc, #624]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 80081aa:	69da      	ldr	r2, [r3, #28]
 80081ac:	4b9b      	ldr	r3, [pc, #620]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 80081ae:	499d      	ldr	r1, [pc, #628]	; (8008424 <HAL_RCC_OscConfig+0x684>)
 80081b0:	400a      	ands	r2, r1
 80081b2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	2210      	movs	r2, #16
 80081ba:	4013      	ands	r3, r2
 80081bc:	d063      	beq.n	8008286 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	695b      	ldr	r3, [r3, #20]
 80081c2:	2b01      	cmp	r3, #1
 80081c4:	d12a      	bne.n	800821c <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80081c6:	4b95      	ldr	r3, [pc, #596]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 80081c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80081ca:	4b94      	ldr	r3, [pc, #592]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 80081cc:	2104      	movs	r1, #4
 80081ce:	430a      	orrs	r2, r1
 80081d0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80081d2:	4b92      	ldr	r3, [pc, #584]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 80081d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80081d6:	4b91      	ldr	r3, [pc, #580]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 80081d8:	2101      	movs	r1, #1
 80081da:	430a      	orrs	r2, r1
 80081dc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80081de:	f7fd fef1 	bl	8005fc4 <HAL_GetTick>
 80081e2:	0003      	movs	r3, r0
 80081e4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80081e6:	e008      	b.n	80081fa <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80081e8:	f7fd feec 	bl	8005fc4 <HAL_GetTick>
 80081ec:	0002      	movs	r2, r0
 80081ee:	69bb      	ldr	r3, [r7, #24]
 80081f0:	1ad3      	subs	r3, r2, r3
 80081f2:	2b02      	cmp	r3, #2
 80081f4:	d901      	bls.n	80081fa <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80081f6:	2303      	movs	r3, #3
 80081f8:	e152      	b.n	80084a0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80081fa:	4b88      	ldr	r3, [pc, #544]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 80081fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081fe:	2202      	movs	r2, #2
 8008200:	4013      	ands	r3, r2
 8008202:	d0f1      	beq.n	80081e8 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8008204:	4b85      	ldr	r3, [pc, #532]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 8008206:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008208:	22f8      	movs	r2, #248	; 0xf8
 800820a:	4393      	bics	r3, r2
 800820c:	0019      	movs	r1, r3
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	699b      	ldr	r3, [r3, #24]
 8008212:	00da      	lsls	r2, r3, #3
 8008214:	4b81      	ldr	r3, [pc, #516]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 8008216:	430a      	orrs	r2, r1
 8008218:	635a      	str	r2, [r3, #52]	; 0x34
 800821a:	e034      	b.n	8008286 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	695b      	ldr	r3, [r3, #20]
 8008220:	3305      	adds	r3, #5
 8008222:	d111      	bne.n	8008248 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8008224:	4b7d      	ldr	r3, [pc, #500]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 8008226:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008228:	4b7c      	ldr	r3, [pc, #496]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 800822a:	2104      	movs	r1, #4
 800822c:	438a      	bics	r2, r1
 800822e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8008230:	4b7a      	ldr	r3, [pc, #488]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 8008232:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008234:	22f8      	movs	r2, #248	; 0xf8
 8008236:	4393      	bics	r3, r2
 8008238:	0019      	movs	r1, r3
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	699b      	ldr	r3, [r3, #24]
 800823e:	00da      	lsls	r2, r3, #3
 8008240:	4b76      	ldr	r3, [pc, #472]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 8008242:	430a      	orrs	r2, r1
 8008244:	635a      	str	r2, [r3, #52]	; 0x34
 8008246:	e01e      	b.n	8008286 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8008248:	4b74      	ldr	r3, [pc, #464]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 800824a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800824c:	4b73      	ldr	r3, [pc, #460]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 800824e:	2104      	movs	r1, #4
 8008250:	430a      	orrs	r2, r1
 8008252:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8008254:	4b71      	ldr	r3, [pc, #452]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 8008256:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008258:	4b70      	ldr	r3, [pc, #448]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 800825a:	2101      	movs	r1, #1
 800825c:	438a      	bics	r2, r1
 800825e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008260:	f7fd feb0 	bl	8005fc4 <HAL_GetTick>
 8008264:	0003      	movs	r3, r0
 8008266:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8008268:	e008      	b.n	800827c <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800826a:	f7fd feab 	bl	8005fc4 <HAL_GetTick>
 800826e:	0002      	movs	r2, r0
 8008270:	69bb      	ldr	r3, [r7, #24]
 8008272:	1ad3      	subs	r3, r2, r3
 8008274:	2b02      	cmp	r3, #2
 8008276:	d901      	bls.n	800827c <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8008278:	2303      	movs	r3, #3
 800827a:	e111      	b.n	80084a0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800827c:	4b67      	ldr	r3, [pc, #412]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 800827e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008280:	2202      	movs	r2, #2
 8008282:	4013      	ands	r3, r2
 8008284:	d1f1      	bne.n	800826a <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	2220      	movs	r2, #32
 800828c:	4013      	ands	r3, r2
 800828e:	d05c      	beq.n	800834a <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8008290:	4b62      	ldr	r3, [pc, #392]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 8008292:	685b      	ldr	r3, [r3, #4]
 8008294:	220c      	movs	r2, #12
 8008296:	4013      	ands	r3, r2
 8008298:	2b0c      	cmp	r3, #12
 800829a:	d00e      	beq.n	80082ba <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800829c:	4b5f      	ldr	r3, [pc, #380]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 800829e:	685b      	ldr	r3, [r3, #4]
 80082a0:	220c      	movs	r2, #12
 80082a2:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80082a4:	2b08      	cmp	r3, #8
 80082a6:	d114      	bne.n	80082d2 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80082a8:	4b5c      	ldr	r3, [pc, #368]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 80082aa:	685a      	ldr	r2, [r3, #4]
 80082ac:	23c0      	movs	r3, #192	; 0xc0
 80082ae:	025b      	lsls	r3, r3, #9
 80082b0:	401a      	ands	r2, r3
 80082b2:	23c0      	movs	r3, #192	; 0xc0
 80082b4:	025b      	lsls	r3, r3, #9
 80082b6:	429a      	cmp	r2, r3
 80082b8:	d10b      	bne.n	80082d2 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80082ba:	4b58      	ldr	r3, [pc, #352]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 80082bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80082be:	2380      	movs	r3, #128	; 0x80
 80082c0:	025b      	lsls	r3, r3, #9
 80082c2:	4013      	ands	r3, r2
 80082c4:	d040      	beq.n	8008348 <HAL_RCC_OscConfig+0x5a8>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6a1b      	ldr	r3, [r3, #32]
 80082ca:	2b01      	cmp	r3, #1
 80082cc:	d03c      	beq.n	8008348 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80082ce:	2301      	movs	r3, #1
 80082d0:	e0e6      	b.n	80084a0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	6a1b      	ldr	r3, [r3, #32]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d01b      	beq.n	8008312 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80082da:	4b50      	ldr	r3, [pc, #320]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 80082dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80082de:	4b4f      	ldr	r3, [pc, #316]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 80082e0:	2180      	movs	r1, #128	; 0x80
 80082e2:	0249      	lsls	r1, r1, #9
 80082e4:	430a      	orrs	r2, r1
 80082e6:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80082e8:	f7fd fe6c 	bl	8005fc4 <HAL_GetTick>
 80082ec:	0003      	movs	r3, r0
 80082ee:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80082f0:	e008      	b.n	8008304 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80082f2:	f7fd fe67 	bl	8005fc4 <HAL_GetTick>
 80082f6:	0002      	movs	r2, r0
 80082f8:	69bb      	ldr	r3, [r7, #24]
 80082fa:	1ad3      	subs	r3, r2, r3
 80082fc:	2b02      	cmp	r3, #2
 80082fe:	d901      	bls.n	8008304 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8008300:	2303      	movs	r3, #3
 8008302:	e0cd      	b.n	80084a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8008304:	4b45      	ldr	r3, [pc, #276]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 8008306:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008308:	2380      	movs	r3, #128	; 0x80
 800830a:	025b      	lsls	r3, r3, #9
 800830c:	4013      	ands	r3, r2
 800830e:	d0f0      	beq.n	80082f2 <HAL_RCC_OscConfig+0x552>
 8008310:	e01b      	b.n	800834a <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8008312:	4b42      	ldr	r3, [pc, #264]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 8008314:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008316:	4b41      	ldr	r3, [pc, #260]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 8008318:	4943      	ldr	r1, [pc, #268]	; (8008428 <HAL_RCC_OscConfig+0x688>)
 800831a:	400a      	ands	r2, r1
 800831c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800831e:	f7fd fe51 	bl	8005fc4 <HAL_GetTick>
 8008322:	0003      	movs	r3, r0
 8008324:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8008326:	e008      	b.n	800833a <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008328:	f7fd fe4c 	bl	8005fc4 <HAL_GetTick>
 800832c:	0002      	movs	r2, r0
 800832e:	69bb      	ldr	r3, [r7, #24]
 8008330:	1ad3      	subs	r3, r2, r3
 8008332:	2b02      	cmp	r3, #2
 8008334:	d901      	bls.n	800833a <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8008336:	2303      	movs	r3, #3
 8008338:	e0b2      	b.n	80084a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800833a:	4b38      	ldr	r3, [pc, #224]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 800833c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800833e:	2380      	movs	r3, #128	; 0x80
 8008340:	025b      	lsls	r3, r3, #9
 8008342:	4013      	ands	r3, r2
 8008344:	d1f0      	bne.n	8008328 <HAL_RCC_OscConfig+0x588>
 8008346:	e000      	b.n	800834a <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8008348:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800834e:	2b00      	cmp	r3, #0
 8008350:	d100      	bne.n	8008354 <HAL_RCC_OscConfig+0x5b4>
 8008352:	e0a4      	b.n	800849e <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008354:	4b31      	ldr	r3, [pc, #196]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 8008356:	685b      	ldr	r3, [r3, #4]
 8008358:	220c      	movs	r2, #12
 800835a:	4013      	ands	r3, r2
 800835c:	2b08      	cmp	r3, #8
 800835e:	d100      	bne.n	8008362 <HAL_RCC_OscConfig+0x5c2>
 8008360:	e078      	b.n	8008454 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008366:	2b02      	cmp	r3, #2
 8008368:	d14c      	bne.n	8008404 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800836a:	4b2c      	ldr	r3, [pc, #176]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 800836c:	681a      	ldr	r2, [r3, #0]
 800836e:	4b2b      	ldr	r3, [pc, #172]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 8008370:	492e      	ldr	r1, [pc, #184]	; (800842c <HAL_RCC_OscConfig+0x68c>)
 8008372:	400a      	ands	r2, r1
 8008374:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008376:	f7fd fe25 	bl	8005fc4 <HAL_GetTick>
 800837a:	0003      	movs	r3, r0
 800837c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800837e:	e008      	b.n	8008392 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008380:	f7fd fe20 	bl	8005fc4 <HAL_GetTick>
 8008384:	0002      	movs	r2, r0
 8008386:	69bb      	ldr	r3, [r7, #24]
 8008388:	1ad3      	subs	r3, r2, r3
 800838a:	2b02      	cmp	r3, #2
 800838c:	d901      	bls.n	8008392 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 800838e:	2303      	movs	r3, #3
 8008390:	e086      	b.n	80084a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008392:	4b22      	ldr	r3, [pc, #136]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 8008394:	681a      	ldr	r2, [r3, #0]
 8008396:	2380      	movs	r3, #128	; 0x80
 8008398:	049b      	lsls	r3, r3, #18
 800839a:	4013      	ands	r3, r2
 800839c:	d1f0      	bne.n	8008380 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800839e:	4b1f      	ldr	r3, [pc, #124]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 80083a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083a2:	220f      	movs	r2, #15
 80083a4:	4393      	bics	r3, r2
 80083a6:	0019      	movs	r1, r3
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80083ac:	4b1b      	ldr	r3, [pc, #108]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 80083ae:	430a      	orrs	r2, r1
 80083b0:	62da      	str	r2, [r3, #44]	; 0x2c
 80083b2:	4b1a      	ldr	r3, [pc, #104]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 80083b4:	685b      	ldr	r3, [r3, #4]
 80083b6:	4a1e      	ldr	r2, [pc, #120]	; (8008430 <HAL_RCC_OscConfig+0x690>)
 80083b8:	4013      	ands	r3, r2
 80083ba:	0019      	movs	r1, r3
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083c4:	431a      	orrs	r2, r3
 80083c6:	4b15      	ldr	r3, [pc, #84]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 80083c8:	430a      	orrs	r2, r1
 80083ca:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80083cc:	4b13      	ldr	r3, [pc, #76]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 80083ce:	681a      	ldr	r2, [r3, #0]
 80083d0:	4b12      	ldr	r3, [pc, #72]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 80083d2:	2180      	movs	r1, #128	; 0x80
 80083d4:	0449      	lsls	r1, r1, #17
 80083d6:	430a      	orrs	r2, r1
 80083d8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80083da:	f7fd fdf3 	bl	8005fc4 <HAL_GetTick>
 80083de:	0003      	movs	r3, r0
 80083e0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80083e2:	e008      	b.n	80083f6 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80083e4:	f7fd fdee 	bl	8005fc4 <HAL_GetTick>
 80083e8:	0002      	movs	r2, r0
 80083ea:	69bb      	ldr	r3, [r7, #24]
 80083ec:	1ad3      	subs	r3, r2, r3
 80083ee:	2b02      	cmp	r3, #2
 80083f0:	d901      	bls.n	80083f6 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80083f2:	2303      	movs	r3, #3
 80083f4:	e054      	b.n	80084a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80083f6:	4b09      	ldr	r3, [pc, #36]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 80083f8:	681a      	ldr	r2, [r3, #0]
 80083fa:	2380      	movs	r3, #128	; 0x80
 80083fc:	049b      	lsls	r3, r3, #18
 80083fe:	4013      	ands	r3, r2
 8008400:	d0f0      	beq.n	80083e4 <HAL_RCC_OscConfig+0x644>
 8008402:	e04c      	b.n	800849e <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008404:	4b05      	ldr	r3, [pc, #20]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 8008406:	681a      	ldr	r2, [r3, #0]
 8008408:	4b04      	ldr	r3, [pc, #16]	; (800841c <HAL_RCC_OscConfig+0x67c>)
 800840a:	4908      	ldr	r1, [pc, #32]	; (800842c <HAL_RCC_OscConfig+0x68c>)
 800840c:	400a      	ands	r2, r1
 800840e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008410:	f7fd fdd8 	bl	8005fc4 <HAL_GetTick>
 8008414:	0003      	movs	r3, r0
 8008416:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008418:	e015      	b.n	8008446 <HAL_RCC_OscConfig+0x6a6>
 800841a:	46c0      	nop			; (mov r8, r8)
 800841c:	40021000 	.word	0x40021000
 8008420:	00001388 	.word	0x00001388
 8008424:	efffffff 	.word	0xefffffff
 8008428:	fffeffff 	.word	0xfffeffff
 800842c:	feffffff 	.word	0xfeffffff
 8008430:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008434:	f7fd fdc6 	bl	8005fc4 <HAL_GetTick>
 8008438:	0002      	movs	r2, r0
 800843a:	69bb      	ldr	r3, [r7, #24]
 800843c:	1ad3      	subs	r3, r2, r3
 800843e:	2b02      	cmp	r3, #2
 8008440:	d901      	bls.n	8008446 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8008442:	2303      	movs	r3, #3
 8008444:	e02c      	b.n	80084a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008446:	4b18      	ldr	r3, [pc, #96]	; (80084a8 <HAL_RCC_OscConfig+0x708>)
 8008448:	681a      	ldr	r2, [r3, #0]
 800844a:	2380      	movs	r3, #128	; 0x80
 800844c:	049b      	lsls	r3, r3, #18
 800844e:	4013      	ands	r3, r2
 8008450:	d1f0      	bne.n	8008434 <HAL_RCC_OscConfig+0x694>
 8008452:	e024      	b.n	800849e <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008458:	2b01      	cmp	r3, #1
 800845a:	d101      	bne.n	8008460 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 800845c:	2301      	movs	r3, #1
 800845e:	e01f      	b.n	80084a0 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8008460:	4b11      	ldr	r3, [pc, #68]	; (80084a8 <HAL_RCC_OscConfig+0x708>)
 8008462:	685b      	ldr	r3, [r3, #4]
 8008464:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8008466:	4b10      	ldr	r3, [pc, #64]	; (80084a8 <HAL_RCC_OscConfig+0x708>)
 8008468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800846a:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800846c:	697a      	ldr	r2, [r7, #20]
 800846e:	23c0      	movs	r3, #192	; 0xc0
 8008470:	025b      	lsls	r3, r3, #9
 8008472:	401a      	ands	r2, r3
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008478:	429a      	cmp	r2, r3
 800847a:	d10e      	bne.n	800849a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800847c:	693b      	ldr	r3, [r7, #16]
 800847e:	220f      	movs	r2, #15
 8008480:	401a      	ands	r2, r3
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8008486:	429a      	cmp	r2, r3
 8008488:	d107      	bne.n	800849a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800848a:	697a      	ldr	r2, [r7, #20]
 800848c:	23f0      	movs	r3, #240	; 0xf0
 800848e:	039b      	lsls	r3, r3, #14
 8008490:	401a      	ands	r2, r3
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8008496:	429a      	cmp	r2, r3
 8008498:	d001      	beq.n	800849e <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 800849a:	2301      	movs	r3, #1
 800849c:	e000      	b.n	80084a0 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 800849e:	2300      	movs	r3, #0
}
 80084a0:	0018      	movs	r0, r3
 80084a2:	46bd      	mov	sp, r7
 80084a4:	b008      	add	sp, #32
 80084a6:	bd80      	pop	{r7, pc}
 80084a8:	40021000 	.word	0x40021000

080084ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b084      	sub	sp, #16
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
 80084b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d101      	bne.n	80084c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80084bc:	2301      	movs	r3, #1
 80084be:	e0bf      	b.n	8008640 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80084c0:	4b61      	ldr	r3, [pc, #388]	; (8008648 <HAL_RCC_ClockConfig+0x19c>)
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	2201      	movs	r2, #1
 80084c6:	4013      	ands	r3, r2
 80084c8:	683a      	ldr	r2, [r7, #0]
 80084ca:	429a      	cmp	r2, r3
 80084cc:	d911      	bls.n	80084f2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80084ce:	4b5e      	ldr	r3, [pc, #376]	; (8008648 <HAL_RCC_ClockConfig+0x19c>)
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	2201      	movs	r2, #1
 80084d4:	4393      	bics	r3, r2
 80084d6:	0019      	movs	r1, r3
 80084d8:	4b5b      	ldr	r3, [pc, #364]	; (8008648 <HAL_RCC_ClockConfig+0x19c>)
 80084da:	683a      	ldr	r2, [r7, #0]
 80084dc:	430a      	orrs	r2, r1
 80084de:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80084e0:	4b59      	ldr	r3, [pc, #356]	; (8008648 <HAL_RCC_ClockConfig+0x19c>)
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	2201      	movs	r2, #1
 80084e6:	4013      	ands	r3, r2
 80084e8:	683a      	ldr	r2, [r7, #0]
 80084ea:	429a      	cmp	r2, r3
 80084ec:	d001      	beq.n	80084f2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80084ee:	2301      	movs	r3, #1
 80084f0:	e0a6      	b.n	8008640 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	2202      	movs	r2, #2
 80084f8:	4013      	ands	r3, r2
 80084fa:	d015      	beq.n	8008528 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	2204      	movs	r2, #4
 8008502:	4013      	ands	r3, r2
 8008504:	d006      	beq.n	8008514 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8008506:	4b51      	ldr	r3, [pc, #324]	; (800864c <HAL_RCC_ClockConfig+0x1a0>)
 8008508:	685a      	ldr	r2, [r3, #4]
 800850a:	4b50      	ldr	r3, [pc, #320]	; (800864c <HAL_RCC_ClockConfig+0x1a0>)
 800850c:	21e0      	movs	r1, #224	; 0xe0
 800850e:	00c9      	lsls	r1, r1, #3
 8008510:	430a      	orrs	r2, r1
 8008512:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008514:	4b4d      	ldr	r3, [pc, #308]	; (800864c <HAL_RCC_ClockConfig+0x1a0>)
 8008516:	685b      	ldr	r3, [r3, #4]
 8008518:	22f0      	movs	r2, #240	; 0xf0
 800851a:	4393      	bics	r3, r2
 800851c:	0019      	movs	r1, r3
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	689a      	ldr	r2, [r3, #8]
 8008522:	4b4a      	ldr	r3, [pc, #296]	; (800864c <HAL_RCC_ClockConfig+0x1a0>)
 8008524:	430a      	orrs	r2, r1
 8008526:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	2201      	movs	r2, #1
 800852e:	4013      	ands	r3, r2
 8008530:	d04c      	beq.n	80085cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	685b      	ldr	r3, [r3, #4]
 8008536:	2b01      	cmp	r3, #1
 8008538:	d107      	bne.n	800854a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800853a:	4b44      	ldr	r3, [pc, #272]	; (800864c <HAL_RCC_ClockConfig+0x1a0>)
 800853c:	681a      	ldr	r2, [r3, #0]
 800853e:	2380      	movs	r3, #128	; 0x80
 8008540:	029b      	lsls	r3, r3, #10
 8008542:	4013      	ands	r3, r2
 8008544:	d120      	bne.n	8008588 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8008546:	2301      	movs	r3, #1
 8008548:	e07a      	b.n	8008640 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	685b      	ldr	r3, [r3, #4]
 800854e:	2b02      	cmp	r3, #2
 8008550:	d107      	bne.n	8008562 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008552:	4b3e      	ldr	r3, [pc, #248]	; (800864c <HAL_RCC_ClockConfig+0x1a0>)
 8008554:	681a      	ldr	r2, [r3, #0]
 8008556:	2380      	movs	r3, #128	; 0x80
 8008558:	049b      	lsls	r3, r3, #18
 800855a:	4013      	ands	r3, r2
 800855c:	d114      	bne.n	8008588 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800855e:	2301      	movs	r3, #1
 8008560:	e06e      	b.n	8008640 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	685b      	ldr	r3, [r3, #4]
 8008566:	2b03      	cmp	r3, #3
 8008568:	d107      	bne.n	800857a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800856a:	4b38      	ldr	r3, [pc, #224]	; (800864c <HAL_RCC_ClockConfig+0x1a0>)
 800856c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800856e:	2380      	movs	r3, #128	; 0x80
 8008570:	025b      	lsls	r3, r3, #9
 8008572:	4013      	ands	r3, r2
 8008574:	d108      	bne.n	8008588 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8008576:	2301      	movs	r3, #1
 8008578:	e062      	b.n	8008640 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800857a:	4b34      	ldr	r3, [pc, #208]	; (800864c <HAL_RCC_ClockConfig+0x1a0>)
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	2202      	movs	r2, #2
 8008580:	4013      	ands	r3, r2
 8008582:	d101      	bne.n	8008588 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8008584:	2301      	movs	r3, #1
 8008586:	e05b      	b.n	8008640 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008588:	4b30      	ldr	r3, [pc, #192]	; (800864c <HAL_RCC_ClockConfig+0x1a0>)
 800858a:	685b      	ldr	r3, [r3, #4]
 800858c:	2203      	movs	r2, #3
 800858e:	4393      	bics	r3, r2
 8008590:	0019      	movs	r1, r3
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	685a      	ldr	r2, [r3, #4]
 8008596:	4b2d      	ldr	r3, [pc, #180]	; (800864c <HAL_RCC_ClockConfig+0x1a0>)
 8008598:	430a      	orrs	r2, r1
 800859a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800859c:	f7fd fd12 	bl	8005fc4 <HAL_GetTick>
 80085a0:	0003      	movs	r3, r0
 80085a2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80085a4:	e009      	b.n	80085ba <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80085a6:	f7fd fd0d 	bl	8005fc4 <HAL_GetTick>
 80085aa:	0002      	movs	r2, r0
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	1ad3      	subs	r3, r2, r3
 80085b0:	4a27      	ldr	r2, [pc, #156]	; (8008650 <HAL_RCC_ClockConfig+0x1a4>)
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d901      	bls.n	80085ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80085b6:	2303      	movs	r3, #3
 80085b8:	e042      	b.n	8008640 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80085ba:	4b24      	ldr	r3, [pc, #144]	; (800864c <HAL_RCC_ClockConfig+0x1a0>)
 80085bc:	685b      	ldr	r3, [r3, #4]
 80085be:	220c      	movs	r2, #12
 80085c0:	401a      	ands	r2, r3
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	685b      	ldr	r3, [r3, #4]
 80085c6:	009b      	lsls	r3, r3, #2
 80085c8:	429a      	cmp	r2, r3
 80085ca:	d1ec      	bne.n	80085a6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80085cc:	4b1e      	ldr	r3, [pc, #120]	; (8008648 <HAL_RCC_ClockConfig+0x19c>)
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	2201      	movs	r2, #1
 80085d2:	4013      	ands	r3, r2
 80085d4:	683a      	ldr	r2, [r7, #0]
 80085d6:	429a      	cmp	r2, r3
 80085d8:	d211      	bcs.n	80085fe <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80085da:	4b1b      	ldr	r3, [pc, #108]	; (8008648 <HAL_RCC_ClockConfig+0x19c>)
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	2201      	movs	r2, #1
 80085e0:	4393      	bics	r3, r2
 80085e2:	0019      	movs	r1, r3
 80085e4:	4b18      	ldr	r3, [pc, #96]	; (8008648 <HAL_RCC_ClockConfig+0x19c>)
 80085e6:	683a      	ldr	r2, [r7, #0]
 80085e8:	430a      	orrs	r2, r1
 80085ea:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80085ec:	4b16      	ldr	r3, [pc, #88]	; (8008648 <HAL_RCC_ClockConfig+0x19c>)
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	2201      	movs	r2, #1
 80085f2:	4013      	ands	r3, r2
 80085f4:	683a      	ldr	r2, [r7, #0]
 80085f6:	429a      	cmp	r2, r3
 80085f8:	d001      	beq.n	80085fe <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80085fa:	2301      	movs	r3, #1
 80085fc:	e020      	b.n	8008640 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	2204      	movs	r2, #4
 8008604:	4013      	ands	r3, r2
 8008606:	d009      	beq.n	800861c <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8008608:	4b10      	ldr	r3, [pc, #64]	; (800864c <HAL_RCC_ClockConfig+0x1a0>)
 800860a:	685b      	ldr	r3, [r3, #4]
 800860c:	4a11      	ldr	r2, [pc, #68]	; (8008654 <HAL_RCC_ClockConfig+0x1a8>)
 800860e:	4013      	ands	r3, r2
 8008610:	0019      	movs	r1, r3
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	68da      	ldr	r2, [r3, #12]
 8008616:	4b0d      	ldr	r3, [pc, #52]	; (800864c <HAL_RCC_ClockConfig+0x1a0>)
 8008618:	430a      	orrs	r2, r1
 800861a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800861c:	f000 f820 	bl	8008660 <HAL_RCC_GetSysClockFreq>
 8008620:	0001      	movs	r1, r0
 8008622:	4b0a      	ldr	r3, [pc, #40]	; (800864c <HAL_RCC_ClockConfig+0x1a0>)
 8008624:	685b      	ldr	r3, [r3, #4]
 8008626:	091b      	lsrs	r3, r3, #4
 8008628:	220f      	movs	r2, #15
 800862a:	4013      	ands	r3, r2
 800862c:	4a0a      	ldr	r2, [pc, #40]	; (8008658 <HAL_RCC_ClockConfig+0x1ac>)
 800862e:	5cd3      	ldrb	r3, [r2, r3]
 8008630:	000a      	movs	r2, r1
 8008632:	40da      	lsrs	r2, r3
 8008634:	4b09      	ldr	r3, [pc, #36]	; (800865c <HAL_RCC_ClockConfig+0x1b0>)
 8008636:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8008638:	2003      	movs	r0, #3
 800863a:	f7fd fc7d 	bl	8005f38 <HAL_InitTick>
  
  return HAL_OK;
 800863e:	2300      	movs	r3, #0
}
 8008640:	0018      	movs	r0, r3
 8008642:	46bd      	mov	sp, r7
 8008644:	b004      	add	sp, #16
 8008646:	bd80      	pop	{r7, pc}
 8008648:	40022000 	.word	0x40022000
 800864c:	40021000 	.word	0x40021000
 8008650:	00001388 	.word	0x00001388
 8008654:	fffff8ff 	.word	0xfffff8ff
 8008658:	0800ef0c 	.word	0x0800ef0c
 800865c:	200000ac 	.word	0x200000ac

08008660 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008660:	b590      	push	{r4, r7, lr}
 8008662:	b08f      	sub	sp, #60	; 0x3c
 8008664:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8008666:	2314      	movs	r3, #20
 8008668:	18fb      	adds	r3, r7, r3
 800866a:	4a38      	ldr	r2, [pc, #224]	; (800874c <HAL_RCC_GetSysClockFreq+0xec>)
 800866c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800866e:	c313      	stmia	r3!, {r0, r1, r4}
 8008670:	6812      	ldr	r2, [r2, #0]
 8008672:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8008674:	1d3b      	adds	r3, r7, #4
 8008676:	4a36      	ldr	r2, [pc, #216]	; (8008750 <HAL_RCC_GetSysClockFreq+0xf0>)
 8008678:	ca13      	ldmia	r2!, {r0, r1, r4}
 800867a:	c313      	stmia	r3!, {r0, r1, r4}
 800867c:	6812      	ldr	r2, [r2, #0]
 800867e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8008680:	2300      	movs	r3, #0
 8008682:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008684:	2300      	movs	r3, #0
 8008686:	62bb      	str	r3, [r7, #40]	; 0x28
 8008688:	2300      	movs	r3, #0
 800868a:	637b      	str	r3, [r7, #52]	; 0x34
 800868c:	2300      	movs	r3, #0
 800868e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8008690:	2300      	movs	r3, #0
 8008692:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8008694:	4b2f      	ldr	r3, [pc, #188]	; (8008754 <HAL_RCC_GetSysClockFreq+0xf4>)
 8008696:	685b      	ldr	r3, [r3, #4]
 8008698:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800869a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800869c:	220c      	movs	r2, #12
 800869e:	4013      	ands	r3, r2
 80086a0:	2b0c      	cmp	r3, #12
 80086a2:	d047      	beq.n	8008734 <HAL_RCC_GetSysClockFreq+0xd4>
 80086a4:	d849      	bhi.n	800873a <HAL_RCC_GetSysClockFreq+0xda>
 80086a6:	2b04      	cmp	r3, #4
 80086a8:	d002      	beq.n	80086b0 <HAL_RCC_GetSysClockFreq+0x50>
 80086aa:	2b08      	cmp	r3, #8
 80086ac:	d003      	beq.n	80086b6 <HAL_RCC_GetSysClockFreq+0x56>
 80086ae:	e044      	b.n	800873a <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80086b0:	4b29      	ldr	r3, [pc, #164]	; (8008758 <HAL_RCC_GetSysClockFreq+0xf8>)
 80086b2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80086b4:	e044      	b.n	8008740 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80086b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086b8:	0c9b      	lsrs	r3, r3, #18
 80086ba:	220f      	movs	r2, #15
 80086bc:	4013      	ands	r3, r2
 80086be:	2214      	movs	r2, #20
 80086c0:	18ba      	adds	r2, r7, r2
 80086c2:	5cd3      	ldrb	r3, [r2, r3]
 80086c4:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80086c6:	4b23      	ldr	r3, [pc, #140]	; (8008754 <HAL_RCC_GetSysClockFreq+0xf4>)
 80086c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086ca:	220f      	movs	r2, #15
 80086cc:	4013      	ands	r3, r2
 80086ce:	1d3a      	adds	r2, r7, #4
 80086d0:	5cd3      	ldrb	r3, [r2, r3]
 80086d2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80086d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80086d6:	23c0      	movs	r3, #192	; 0xc0
 80086d8:	025b      	lsls	r3, r3, #9
 80086da:	401a      	ands	r2, r3
 80086dc:	2380      	movs	r3, #128	; 0x80
 80086de:	025b      	lsls	r3, r3, #9
 80086e0:	429a      	cmp	r2, r3
 80086e2:	d109      	bne.n	80086f8 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80086e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80086e6:	481c      	ldr	r0, [pc, #112]	; (8008758 <HAL_RCC_GetSysClockFreq+0xf8>)
 80086e8:	f7f7 fd0c 	bl	8000104 <__udivsi3>
 80086ec:	0003      	movs	r3, r0
 80086ee:	001a      	movs	r2, r3
 80086f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086f2:	4353      	muls	r3, r2
 80086f4:	637b      	str	r3, [r7, #52]	; 0x34
 80086f6:	e01a      	b.n	800872e <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80086f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80086fa:	23c0      	movs	r3, #192	; 0xc0
 80086fc:	025b      	lsls	r3, r3, #9
 80086fe:	401a      	ands	r2, r3
 8008700:	23c0      	movs	r3, #192	; 0xc0
 8008702:	025b      	lsls	r3, r3, #9
 8008704:	429a      	cmp	r2, r3
 8008706:	d109      	bne.n	800871c <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8008708:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800870a:	4814      	ldr	r0, [pc, #80]	; (800875c <HAL_RCC_GetSysClockFreq+0xfc>)
 800870c:	f7f7 fcfa 	bl	8000104 <__udivsi3>
 8008710:	0003      	movs	r3, r0
 8008712:	001a      	movs	r2, r3
 8008714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008716:	4353      	muls	r3, r2
 8008718:	637b      	str	r3, [r7, #52]	; 0x34
 800871a:	e008      	b.n	800872e <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800871c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800871e:	480e      	ldr	r0, [pc, #56]	; (8008758 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008720:	f7f7 fcf0 	bl	8000104 <__udivsi3>
 8008724:	0003      	movs	r3, r0
 8008726:	001a      	movs	r2, r3
 8008728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800872a:	4353      	muls	r3, r2
 800872c:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800872e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008730:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8008732:	e005      	b.n	8008740 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8008734:	4b09      	ldr	r3, [pc, #36]	; (800875c <HAL_RCC_GetSysClockFreq+0xfc>)
 8008736:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8008738:	e002      	b.n	8008740 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800873a:	4b07      	ldr	r3, [pc, #28]	; (8008758 <HAL_RCC_GetSysClockFreq+0xf8>)
 800873c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800873e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8008740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8008742:	0018      	movs	r0, r3
 8008744:	46bd      	mov	sp, r7
 8008746:	b00f      	add	sp, #60	; 0x3c
 8008748:	bd90      	pop	{r4, r7, pc}
 800874a:	46c0      	nop			; (mov r8, r8)
 800874c:	0800e348 	.word	0x0800e348
 8008750:	0800e358 	.word	0x0800e358
 8008754:	40021000 	.word	0x40021000
 8008758:	007a1200 	.word	0x007a1200
 800875c:	02dc6c00 	.word	0x02dc6c00

08008760 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b086      	sub	sp, #24
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008768:	2300      	movs	r3, #0
 800876a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800876c:	2300      	movs	r3, #0
 800876e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681a      	ldr	r2, [r3, #0]
 8008774:	2380      	movs	r3, #128	; 0x80
 8008776:	025b      	lsls	r3, r3, #9
 8008778:	4013      	ands	r3, r2
 800877a:	d100      	bne.n	800877e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800877c:	e08e      	b.n	800889c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800877e:	2017      	movs	r0, #23
 8008780:	183b      	adds	r3, r7, r0
 8008782:	2200      	movs	r2, #0
 8008784:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008786:	4b6e      	ldr	r3, [pc, #440]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8008788:	69da      	ldr	r2, [r3, #28]
 800878a:	2380      	movs	r3, #128	; 0x80
 800878c:	055b      	lsls	r3, r3, #21
 800878e:	4013      	ands	r3, r2
 8008790:	d110      	bne.n	80087b4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8008792:	4b6b      	ldr	r3, [pc, #428]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8008794:	69da      	ldr	r2, [r3, #28]
 8008796:	4b6a      	ldr	r3, [pc, #424]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8008798:	2180      	movs	r1, #128	; 0x80
 800879a:	0549      	lsls	r1, r1, #21
 800879c:	430a      	orrs	r2, r1
 800879e:	61da      	str	r2, [r3, #28]
 80087a0:	4b67      	ldr	r3, [pc, #412]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80087a2:	69da      	ldr	r2, [r3, #28]
 80087a4:	2380      	movs	r3, #128	; 0x80
 80087a6:	055b      	lsls	r3, r3, #21
 80087a8:	4013      	ands	r3, r2
 80087aa:	60bb      	str	r3, [r7, #8]
 80087ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80087ae:	183b      	adds	r3, r7, r0
 80087b0:	2201      	movs	r2, #1
 80087b2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80087b4:	4b63      	ldr	r3, [pc, #396]	; (8008944 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80087b6:	681a      	ldr	r2, [r3, #0]
 80087b8:	2380      	movs	r3, #128	; 0x80
 80087ba:	005b      	lsls	r3, r3, #1
 80087bc:	4013      	ands	r3, r2
 80087be:	d11a      	bne.n	80087f6 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80087c0:	4b60      	ldr	r3, [pc, #384]	; (8008944 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80087c2:	681a      	ldr	r2, [r3, #0]
 80087c4:	4b5f      	ldr	r3, [pc, #380]	; (8008944 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80087c6:	2180      	movs	r1, #128	; 0x80
 80087c8:	0049      	lsls	r1, r1, #1
 80087ca:	430a      	orrs	r2, r1
 80087cc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80087ce:	f7fd fbf9 	bl	8005fc4 <HAL_GetTick>
 80087d2:	0003      	movs	r3, r0
 80087d4:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80087d6:	e008      	b.n	80087ea <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80087d8:	f7fd fbf4 	bl	8005fc4 <HAL_GetTick>
 80087dc:	0002      	movs	r2, r0
 80087de:	693b      	ldr	r3, [r7, #16]
 80087e0:	1ad3      	subs	r3, r2, r3
 80087e2:	2b64      	cmp	r3, #100	; 0x64
 80087e4:	d901      	bls.n	80087ea <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80087e6:	2303      	movs	r3, #3
 80087e8:	e0a6      	b.n	8008938 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80087ea:	4b56      	ldr	r3, [pc, #344]	; (8008944 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80087ec:	681a      	ldr	r2, [r3, #0]
 80087ee:	2380      	movs	r3, #128	; 0x80
 80087f0:	005b      	lsls	r3, r3, #1
 80087f2:	4013      	ands	r3, r2
 80087f4:	d0f0      	beq.n	80087d8 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80087f6:	4b52      	ldr	r3, [pc, #328]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80087f8:	6a1a      	ldr	r2, [r3, #32]
 80087fa:	23c0      	movs	r3, #192	; 0xc0
 80087fc:	009b      	lsls	r3, r3, #2
 80087fe:	4013      	ands	r3, r2
 8008800:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d034      	beq.n	8008872 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	685a      	ldr	r2, [r3, #4]
 800880c:	23c0      	movs	r3, #192	; 0xc0
 800880e:	009b      	lsls	r3, r3, #2
 8008810:	4013      	ands	r3, r2
 8008812:	68fa      	ldr	r2, [r7, #12]
 8008814:	429a      	cmp	r2, r3
 8008816:	d02c      	beq.n	8008872 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008818:	4b49      	ldr	r3, [pc, #292]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800881a:	6a1b      	ldr	r3, [r3, #32]
 800881c:	4a4a      	ldr	r2, [pc, #296]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800881e:	4013      	ands	r3, r2
 8008820:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008822:	4b47      	ldr	r3, [pc, #284]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8008824:	6a1a      	ldr	r2, [r3, #32]
 8008826:	4b46      	ldr	r3, [pc, #280]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8008828:	2180      	movs	r1, #128	; 0x80
 800882a:	0249      	lsls	r1, r1, #9
 800882c:	430a      	orrs	r2, r1
 800882e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008830:	4b43      	ldr	r3, [pc, #268]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8008832:	6a1a      	ldr	r2, [r3, #32]
 8008834:	4b42      	ldr	r3, [pc, #264]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8008836:	4945      	ldr	r1, [pc, #276]	; (800894c <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8008838:	400a      	ands	r2, r1
 800883a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800883c:	4b40      	ldr	r3, [pc, #256]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800883e:	68fa      	ldr	r2, [r7, #12]
 8008840:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	2201      	movs	r2, #1
 8008846:	4013      	ands	r3, r2
 8008848:	d013      	beq.n	8008872 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800884a:	f7fd fbbb 	bl	8005fc4 <HAL_GetTick>
 800884e:	0003      	movs	r3, r0
 8008850:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008852:	e009      	b.n	8008868 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008854:	f7fd fbb6 	bl	8005fc4 <HAL_GetTick>
 8008858:	0002      	movs	r2, r0
 800885a:	693b      	ldr	r3, [r7, #16]
 800885c:	1ad3      	subs	r3, r2, r3
 800885e:	4a3c      	ldr	r2, [pc, #240]	; (8008950 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d901      	bls.n	8008868 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8008864:	2303      	movs	r3, #3
 8008866:	e067      	b.n	8008938 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008868:	4b35      	ldr	r3, [pc, #212]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800886a:	6a1b      	ldr	r3, [r3, #32]
 800886c:	2202      	movs	r2, #2
 800886e:	4013      	ands	r3, r2
 8008870:	d0f0      	beq.n	8008854 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008872:	4b33      	ldr	r3, [pc, #204]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8008874:	6a1b      	ldr	r3, [r3, #32]
 8008876:	4a34      	ldr	r2, [pc, #208]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8008878:	4013      	ands	r3, r2
 800887a:	0019      	movs	r1, r3
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	685a      	ldr	r2, [r3, #4]
 8008880:	4b2f      	ldr	r3, [pc, #188]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8008882:	430a      	orrs	r2, r1
 8008884:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8008886:	2317      	movs	r3, #23
 8008888:	18fb      	adds	r3, r7, r3
 800888a:	781b      	ldrb	r3, [r3, #0]
 800888c:	2b01      	cmp	r3, #1
 800888e:	d105      	bne.n	800889c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008890:	4b2b      	ldr	r3, [pc, #172]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8008892:	69da      	ldr	r2, [r3, #28]
 8008894:	4b2a      	ldr	r3, [pc, #168]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8008896:	492f      	ldr	r1, [pc, #188]	; (8008954 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8008898:	400a      	ands	r2, r1
 800889a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	2201      	movs	r2, #1
 80088a2:	4013      	ands	r3, r2
 80088a4:	d009      	beq.n	80088ba <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80088a6:	4b26      	ldr	r3, [pc, #152]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80088a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088aa:	2203      	movs	r2, #3
 80088ac:	4393      	bics	r3, r2
 80088ae:	0019      	movs	r1, r3
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	689a      	ldr	r2, [r3, #8]
 80088b4:	4b22      	ldr	r3, [pc, #136]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80088b6:	430a      	orrs	r2, r1
 80088b8:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	2202      	movs	r2, #2
 80088c0:	4013      	ands	r3, r2
 80088c2:	d009      	beq.n	80088d8 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80088c4:	4b1e      	ldr	r3, [pc, #120]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80088c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088c8:	4a23      	ldr	r2, [pc, #140]	; (8008958 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80088ca:	4013      	ands	r3, r2
 80088cc:	0019      	movs	r1, r3
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	68da      	ldr	r2, [r3, #12]
 80088d2:	4b1b      	ldr	r3, [pc, #108]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80088d4:	430a      	orrs	r2, r1
 80088d6:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */

#if defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART3 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681a      	ldr	r2, [r3, #0]
 80088dc:	2380      	movs	r3, #128	; 0x80
 80088de:	02db      	lsls	r3, r3, #11
 80088e0:	4013      	ands	r3, r2
 80088e2:	d009      	beq.n	80088f8 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80088e4:	4b16      	ldr	r3, [pc, #88]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80088e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088e8:	4a1c      	ldr	r2, [pc, #112]	; (800895c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80088ea:	4013      	ands	r3, r2
 80088ec:	0019      	movs	r1, r3
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	691a      	ldr	r2, [r3, #16]
 80088f2:	4b13      	ldr	r3, [pc, #76]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80088f4:	430a      	orrs	r2, r1
 80088f6:	631a      	str	r2, [r3, #48]	; 0x30
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	2220      	movs	r2, #32
 80088fe:	4013      	ands	r3, r2
 8008900:	d009      	beq.n	8008916 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008902:	4b0f      	ldr	r3, [pc, #60]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8008904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008906:	2210      	movs	r2, #16
 8008908:	4393      	bics	r3, r2
 800890a:	0019      	movs	r1, r3
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	695a      	ldr	r2, [r3, #20]
 8008910:	4b0b      	ldr	r3, [pc, #44]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8008912:	430a      	orrs	r2, r1
 8008914:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681a      	ldr	r2, [r3, #0]
 800891a:	2380      	movs	r3, #128	; 0x80
 800891c:	00db      	lsls	r3, r3, #3
 800891e:	4013      	ands	r3, r2
 8008920:	d009      	beq.n	8008936 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008922:	4b07      	ldr	r3, [pc, #28]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8008924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008926:	2240      	movs	r2, #64	; 0x40
 8008928:	4393      	bics	r3, r2
 800892a:	0019      	movs	r1, r3
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	699a      	ldr	r2, [r3, #24]
 8008930:	4b03      	ldr	r3, [pc, #12]	; (8008940 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8008932:	430a      	orrs	r2, r1
 8008934:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8008936:	2300      	movs	r3, #0
}
 8008938:	0018      	movs	r0, r3
 800893a:	46bd      	mov	sp, r7
 800893c:	b006      	add	sp, #24
 800893e:	bd80      	pop	{r7, pc}
 8008940:	40021000 	.word	0x40021000
 8008944:	40007000 	.word	0x40007000
 8008948:	fffffcff 	.word	0xfffffcff
 800894c:	fffeffff 	.word	0xfffeffff
 8008950:	00001388 	.word	0x00001388
 8008954:	efffffff 	.word	0xefffffff
 8008958:	fffcffff 	.word	0xfffcffff
 800895c:	fff3ffff 	.word	0xfff3ffff

08008960 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b084      	sub	sp, #16
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d101      	bne.n	8008972 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800896e:	2301      	movs	r3, #1
 8008970:	e0a8      	b.n	8008ac4 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008976:	2b00      	cmp	r3, #0
 8008978:	d109      	bne.n	800898e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	685a      	ldr	r2, [r3, #4]
 800897e:	2382      	movs	r3, #130	; 0x82
 8008980:	005b      	lsls	r3, r3, #1
 8008982:	429a      	cmp	r2, r3
 8008984:	d009      	beq.n	800899a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	2200      	movs	r2, #0
 800898a:	61da      	str	r2, [r3, #28]
 800898c:	e005      	b.n	800899a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	2200      	movs	r2, #0
 8008992:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2200      	movs	r2, #0
 8008998:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2200      	movs	r2, #0
 800899e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	225d      	movs	r2, #93	; 0x5d
 80089a4:	5c9b      	ldrb	r3, [r3, r2]
 80089a6:	b2db      	uxtb	r3, r3
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d107      	bne.n	80089bc <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	225c      	movs	r2, #92	; 0x5c
 80089b0:	2100      	movs	r1, #0
 80089b2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	0018      	movs	r0, r3
 80089b8:	f7fd f8dc 	bl	8005b74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	225d      	movs	r2, #93	; 0x5d
 80089c0:	2102      	movs	r1, #2
 80089c2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	681a      	ldr	r2, [r3, #0]
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	2140      	movs	r1, #64	; 0x40
 80089d0:	438a      	bics	r2, r1
 80089d2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	68da      	ldr	r2, [r3, #12]
 80089d8:	23e0      	movs	r3, #224	; 0xe0
 80089da:	00db      	lsls	r3, r3, #3
 80089dc:	429a      	cmp	r2, r3
 80089de:	d902      	bls.n	80089e6 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80089e0:	2300      	movs	r3, #0
 80089e2:	60fb      	str	r3, [r7, #12]
 80089e4:	e002      	b.n	80089ec <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80089e6:	2380      	movs	r3, #128	; 0x80
 80089e8:	015b      	lsls	r3, r3, #5
 80089ea:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	68da      	ldr	r2, [r3, #12]
 80089f0:	23f0      	movs	r3, #240	; 0xf0
 80089f2:	011b      	lsls	r3, r3, #4
 80089f4:	429a      	cmp	r2, r3
 80089f6:	d008      	beq.n	8008a0a <HAL_SPI_Init+0xaa>
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	68da      	ldr	r2, [r3, #12]
 80089fc:	23e0      	movs	r3, #224	; 0xe0
 80089fe:	00db      	lsls	r3, r3, #3
 8008a00:	429a      	cmp	r2, r3
 8008a02:	d002      	beq.n	8008a0a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2200      	movs	r2, #0
 8008a08:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	685a      	ldr	r2, [r3, #4]
 8008a0e:	2382      	movs	r3, #130	; 0x82
 8008a10:	005b      	lsls	r3, r3, #1
 8008a12:	401a      	ands	r2, r3
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	6899      	ldr	r1, [r3, #8]
 8008a18:	2384      	movs	r3, #132	; 0x84
 8008a1a:	021b      	lsls	r3, r3, #8
 8008a1c:	400b      	ands	r3, r1
 8008a1e:	431a      	orrs	r2, r3
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	691b      	ldr	r3, [r3, #16]
 8008a24:	2102      	movs	r1, #2
 8008a26:	400b      	ands	r3, r1
 8008a28:	431a      	orrs	r2, r3
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	695b      	ldr	r3, [r3, #20]
 8008a2e:	2101      	movs	r1, #1
 8008a30:	400b      	ands	r3, r1
 8008a32:	431a      	orrs	r2, r3
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	6999      	ldr	r1, [r3, #24]
 8008a38:	2380      	movs	r3, #128	; 0x80
 8008a3a:	009b      	lsls	r3, r3, #2
 8008a3c:	400b      	ands	r3, r1
 8008a3e:	431a      	orrs	r2, r3
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	69db      	ldr	r3, [r3, #28]
 8008a44:	2138      	movs	r1, #56	; 0x38
 8008a46:	400b      	ands	r3, r1
 8008a48:	431a      	orrs	r2, r3
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6a1b      	ldr	r3, [r3, #32]
 8008a4e:	2180      	movs	r1, #128	; 0x80
 8008a50:	400b      	ands	r3, r1
 8008a52:	431a      	orrs	r2, r3
 8008a54:	0011      	movs	r1, r2
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008a5a:	2380      	movs	r3, #128	; 0x80
 8008a5c:	019b      	lsls	r3, r3, #6
 8008a5e:	401a      	ands	r2, r3
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	430a      	orrs	r2, r1
 8008a66:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	699b      	ldr	r3, [r3, #24]
 8008a6c:	0c1b      	lsrs	r3, r3, #16
 8008a6e:	2204      	movs	r2, #4
 8008a70:	401a      	ands	r2, r3
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a76:	2110      	movs	r1, #16
 8008a78:	400b      	ands	r3, r1
 8008a7a:	431a      	orrs	r2, r3
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a80:	2108      	movs	r1, #8
 8008a82:	400b      	ands	r3, r1
 8008a84:	431a      	orrs	r2, r3
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	68d9      	ldr	r1, [r3, #12]
 8008a8a:	23f0      	movs	r3, #240	; 0xf0
 8008a8c:	011b      	lsls	r3, r3, #4
 8008a8e:	400b      	ands	r3, r1
 8008a90:	431a      	orrs	r2, r3
 8008a92:	0011      	movs	r1, r2
 8008a94:	68fa      	ldr	r2, [r7, #12]
 8008a96:	2380      	movs	r3, #128	; 0x80
 8008a98:	015b      	lsls	r3, r3, #5
 8008a9a:	401a      	ands	r2, r3
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	430a      	orrs	r2, r1
 8008aa2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	69da      	ldr	r2, [r3, #28]
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	4907      	ldr	r1, [pc, #28]	; (8008acc <HAL_SPI_Init+0x16c>)
 8008ab0:	400a      	ands	r2, r1
 8008ab2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	225d      	movs	r2, #93	; 0x5d
 8008abe:	2101      	movs	r1, #1
 8008ac0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008ac2:	2300      	movs	r3, #0
}
 8008ac4:	0018      	movs	r0, r3
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	b004      	add	sp, #16
 8008aca:	bd80      	pop	{r7, pc}
 8008acc:	fffff7ff 	.word	0xfffff7ff

08008ad0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b082      	sub	sp, #8
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d101      	bne.n	8008ae2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008ade:	2301      	movs	r3, #1
 8008ae0:	e042      	b.n	8008b68 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	223d      	movs	r2, #61	; 0x3d
 8008ae6:	5c9b      	ldrb	r3, [r3, r2]
 8008ae8:	b2db      	uxtb	r3, r3
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d107      	bne.n	8008afe <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	223c      	movs	r2, #60	; 0x3c
 8008af2:	2100      	movs	r1, #0
 8008af4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	0018      	movs	r0, r3
 8008afa:	f7fd f887 	bl	8005c0c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	223d      	movs	r2, #61	; 0x3d
 8008b02:	2102      	movs	r1, #2
 8008b04:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681a      	ldr	r2, [r3, #0]
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	3304      	adds	r3, #4
 8008b0e:	0019      	movs	r1, r3
 8008b10:	0010      	movs	r0, r2
 8008b12:	f000 fa27 	bl	8008f64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2246      	movs	r2, #70	; 0x46
 8008b1a:	2101      	movs	r1, #1
 8008b1c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	223e      	movs	r2, #62	; 0x3e
 8008b22:	2101      	movs	r1, #1
 8008b24:	5499      	strb	r1, [r3, r2]
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	223f      	movs	r2, #63	; 0x3f
 8008b2a:	2101      	movs	r1, #1
 8008b2c:	5499      	strb	r1, [r3, r2]
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2240      	movs	r2, #64	; 0x40
 8008b32:	2101      	movs	r1, #1
 8008b34:	5499      	strb	r1, [r3, r2]
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2241      	movs	r2, #65	; 0x41
 8008b3a:	2101      	movs	r1, #1
 8008b3c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2242      	movs	r2, #66	; 0x42
 8008b42:	2101      	movs	r1, #1
 8008b44:	5499      	strb	r1, [r3, r2]
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2243      	movs	r2, #67	; 0x43
 8008b4a:	2101      	movs	r1, #1
 8008b4c:	5499      	strb	r1, [r3, r2]
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2244      	movs	r2, #68	; 0x44
 8008b52:	2101      	movs	r1, #1
 8008b54:	5499      	strb	r1, [r3, r2]
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2245      	movs	r2, #69	; 0x45
 8008b5a:	2101      	movs	r1, #1
 8008b5c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	223d      	movs	r2, #61	; 0x3d
 8008b62:	2101      	movs	r1, #1
 8008b64:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008b66:	2300      	movs	r3, #0
}
 8008b68:	0018      	movs	r0, r3
 8008b6a:	46bd      	mov	sp, r7
 8008b6c:	b002      	add	sp, #8
 8008b6e:	bd80      	pop	{r7, pc}

08008b70 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b084      	sub	sp, #16
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
 8008b78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d108      	bne.n	8008b92 <HAL_TIM_PWM_Start+0x22>
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	223e      	movs	r2, #62	; 0x3e
 8008b84:	5c9b      	ldrb	r3, [r3, r2]
 8008b86:	b2db      	uxtb	r3, r3
 8008b88:	3b01      	subs	r3, #1
 8008b8a:	1e5a      	subs	r2, r3, #1
 8008b8c:	4193      	sbcs	r3, r2
 8008b8e:	b2db      	uxtb	r3, r3
 8008b90:	e01f      	b.n	8008bd2 <HAL_TIM_PWM_Start+0x62>
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	2b04      	cmp	r3, #4
 8008b96:	d108      	bne.n	8008baa <HAL_TIM_PWM_Start+0x3a>
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	223f      	movs	r2, #63	; 0x3f
 8008b9c:	5c9b      	ldrb	r3, [r3, r2]
 8008b9e:	b2db      	uxtb	r3, r3
 8008ba0:	3b01      	subs	r3, #1
 8008ba2:	1e5a      	subs	r2, r3, #1
 8008ba4:	4193      	sbcs	r3, r2
 8008ba6:	b2db      	uxtb	r3, r3
 8008ba8:	e013      	b.n	8008bd2 <HAL_TIM_PWM_Start+0x62>
 8008baa:	683b      	ldr	r3, [r7, #0]
 8008bac:	2b08      	cmp	r3, #8
 8008bae:	d108      	bne.n	8008bc2 <HAL_TIM_PWM_Start+0x52>
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2240      	movs	r2, #64	; 0x40
 8008bb4:	5c9b      	ldrb	r3, [r3, r2]
 8008bb6:	b2db      	uxtb	r3, r3
 8008bb8:	3b01      	subs	r3, #1
 8008bba:	1e5a      	subs	r2, r3, #1
 8008bbc:	4193      	sbcs	r3, r2
 8008bbe:	b2db      	uxtb	r3, r3
 8008bc0:	e007      	b.n	8008bd2 <HAL_TIM_PWM_Start+0x62>
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2241      	movs	r2, #65	; 0x41
 8008bc6:	5c9b      	ldrb	r3, [r3, r2]
 8008bc8:	b2db      	uxtb	r3, r3
 8008bca:	3b01      	subs	r3, #1
 8008bcc:	1e5a      	subs	r2, r3, #1
 8008bce:	4193      	sbcs	r3, r2
 8008bd0:	b2db      	uxtb	r3, r3
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d001      	beq.n	8008bda <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8008bd6:	2301      	movs	r3, #1
 8008bd8:	e074      	b.n	8008cc4 <HAL_TIM_PWM_Start+0x154>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d104      	bne.n	8008bea <HAL_TIM_PWM_Start+0x7a>
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	223e      	movs	r2, #62	; 0x3e
 8008be4:	2102      	movs	r1, #2
 8008be6:	5499      	strb	r1, [r3, r2]
 8008be8:	e013      	b.n	8008c12 <HAL_TIM_PWM_Start+0xa2>
 8008bea:	683b      	ldr	r3, [r7, #0]
 8008bec:	2b04      	cmp	r3, #4
 8008bee:	d104      	bne.n	8008bfa <HAL_TIM_PWM_Start+0x8a>
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	223f      	movs	r2, #63	; 0x3f
 8008bf4:	2102      	movs	r1, #2
 8008bf6:	5499      	strb	r1, [r3, r2]
 8008bf8:	e00b      	b.n	8008c12 <HAL_TIM_PWM_Start+0xa2>
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	2b08      	cmp	r3, #8
 8008bfe:	d104      	bne.n	8008c0a <HAL_TIM_PWM_Start+0x9a>
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2240      	movs	r2, #64	; 0x40
 8008c04:	2102      	movs	r1, #2
 8008c06:	5499      	strb	r1, [r3, r2]
 8008c08:	e003      	b.n	8008c12 <HAL_TIM_PWM_Start+0xa2>
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2241      	movs	r2, #65	; 0x41
 8008c0e:	2102      	movs	r1, #2
 8008c10:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	6839      	ldr	r1, [r7, #0]
 8008c18:	2201      	movs	r2, #1
 8008c1a:	0018      	movs	r0, r3
 8008c1c:	f000 fc1e 	bl	800945c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	4a29      	ldr	r2, [pc, #164]	; (8008ccc <HAL_TIM_PWM_Start+0x15c>)
 8008c26:	4293      	cmp	r3, r2
 8008c28:	d00e      	beq.n	8008c48 <HAL_TIM_PWM_Start+0xd8>
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	4a28      	ldr	r2, [pc, #160]	; (8008cd0 <HAL_TIM_PWM_Start+0x160>)
 8008c30:	4293      	cmp	r3, r2
 8008c32:	d009      	beq.n	8008c48 <HAL_TIM_PWM_Start+0xd8>
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	4a26      	ldr	r2, [pc, #152]	; (8008cd4 <HAL_TIM_PWM_Start+0x164>)
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	d004      	beq.n	8008c48 <HAL_TIM_PWM_Start+0xd8>
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	4a25      	ldr	r2, [pc, #148]	; (8008cd8 <HAL_TIM_PWM_Start+0x168>)
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d101      	bne.n	8008c4c <HAL_TIM_PWM_Start+0xdc>
 8008c48:	2301      	movs	r3, #1
 8008c4a:	e000      	b.n	8008c4e <HAL_TIM_PWM_Start+0xde>
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d008      	beq.n	8008c64 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	2180      	movs	r1, #128	; 0x80
 8008c5e:	0209      	lsls	r1, r1, #8
 8008c60:	430a      	orrs	r2, r1
 8008c62:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	4a18      	ldr	r2, [pc, #96]	; (8008ccc <HAL_TIM_PWM_Start+0x15c>)
 8008c6a:	4293      	cmp	r3, r2
 8008c6c:	d00f      	beq.n	8008c8e <HAL_TIM_PWM_Start+0x11e>
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681a      	ldr	r2, [r3, #0]
 8008c72:	2380      	movs	r3, #128	; 0x80
 8008c74:	05db      	lsls	r3, r3, #23
 8008c76:	429a      	cmp	r2, r3
 8008c78:	d009      	beq.n	8008c8e <HAL_TIM_PWM_Start+0x11e>
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	4a17      	ldr	r2, [pc, #92]	; (8008cdc <HAL_TIM_PWM_Start+0x16c>)
 8008c80:	4293      	cmp	r3, r2
 8008c82:	d004      	beq.n	8008c8e <HAL_TIM_PWM_Start+0x11e>
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4a11      	ldr	r2, [pc, #68]	; (8008cd0 <HAL_TIM_PWM_Start+0x160>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d111      	bne.n	8008cb2 <HAL_TIM_PWM_Start+0x142>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	689b      	ldr	r3, [r3, #8]
 8008c94:	2207      	movs	r2, #7
 8008c96:	4013      	ands	r3, r2
 8008c98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	2b06      	cmp	r3, #6
 8008c9e:	d010      	beq.n	8008cc2 <HAL_TIM_PWM_Start+0x152>
    {
      __HAL_TIM_ENABLE(htim);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	681a      	ldr	r2, [r3, #0]
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	2101      	movs	r1, #1
 8008cac:	430a      	orrs	r2, r1
 8008cae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008cb0:	e007      	b.n	8008cc2 <HAL_TIM_PWM_Start+0x152>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	681a      	ldr	r2, [r3, #0]
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	2101      	movs	r1, #1
 8008cbe:	430a      	orrs	r2, r1
 8008cc0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008cc2:	2300      	movs	r3, #0
}
 8008cc4:	0018      	movs	r0, r3
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	b004      	add	sp, #16
 8008cca:	bd80      	pop	{r7, pc}
 8008ccc:	40012c00 	.word	0x40012c00
 8008cd0:	40014000 	.word	0x40014000
 8008cd4:	40014400 	.word	0x40014400
 8008cd8:	40014800 	.word	0x40014800
 8008cdc:	40000400 	.word	0x40000400

08008ce0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b082      	sub	sp, #8
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
 8008ce8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	6839      	ldr	r1, [r7, #0]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	0018      	movs	r0, r3
 8008cf4:	f000 fbb2 	bl	800945c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	4a2f      	ldr	r2, [pc, #188]	; (8008dbc <HAL_TIM_PWM_Stop+0xdc>)
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	d00e      	beq.n	8008d20 <HAL_TIM_PWM_Stop+0x40>
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	4a2e      	ldr	r2, [pc, #184]	; (8008dc0 <HAL_TIM_PWM_Stop+0xe0>)
 8008d08:	4293      	cmp	r3, r2
 8008d0a:	d009      	beq.n	8008d20 <HAL_TIM_PWM_Stop+0x40>
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	4a2c      	ldr	r2, [pc, #176]	; (8008dc4 <HAL_TIM_PWM_Stop+0xe4>)
 8008d12:	4293      	cmp	r3, r2
 8008d14:	d004      	beq.n	8008d20 <HAL_TIM_PWM_Stop+0x40>
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	4a2b      	ldr	r2, [pc, #172]	; (8008dc8 <HAL_TIM_PWM_Stop+0xe8>)
 8008d1c:	4293      	cmp	r3, r2
 8008d1e:	d101      	bne.n	8008d24 <HAL_TIM_PWM_Stop+0x44>
 8008d20:	2301      	movs	r3, #1
 8008d22:	e000      	b.n	8008d26 <HAL_TIM_PWM_Stop+0x46>
 8008d24:	2300      	movs	r3, #0
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d013      	beq.n	8008d52 <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	6a1b      	ldr	r3, [r3, #32]
 8008d30:	4a26      	ldr	r2, [pc, #152]	; (8008dcc <HAL_TIM_PWM_Stop+0xec>)
 8008d32:	4013      	ands	r3, r2
 8008d34:	d10d      	bne.n	8008d52 <HAL_TIM_PWM_Stop+0x72>
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	6a1b      	ldr	r3, [r3, #32]
 8008d3c:	4a24      	ldr	r2, [pc, #144]	; (8008dd0 <HAL_TIM_PWM_Stop+0xf0>)
 8008d3e:	4013      	ands	r3, r2
 8008d40:	d107      	bne.n	8008d52 <HAL_TIM_PWM_Stop+0x72>
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	4921      	ldr	r1, [pc, #132]	; (8008dd4 <HAL_TIM_PWM_Stop+0xf4>)
 8008d4e:	400a      	ands	r2, r1
 8008d50:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	6a1b      	ldr	r3, [r3, #32]
 8008d58:	4a1c      	ldr	r2, [pc, #112]	; (8008dcc <HAL_TIM_PWM_Stop+0xec>)
 8008d5a:	4013      	ands	r3, r2
 8008d5c:	d10d      	bne.n	8008d7a <HAL_TIM_PWM_Stop+0x9a>
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	6a1b      	ldr	r3, [r3, #32]
 8008d64:	4a1a      	ldr	r2, [pc, #104]	; (8008dd0 <HAL_TIM_PWM_Stop+0xf0>)
 8008d66:	4013      	ands	r3, r2
 8008d68:	d107      	bne.n	8008d7a <HAL_TIM_PWM_Stop+0x9a>
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	681a      	ldr	r2, [r3, #0]
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	2101      	movs	r1, #1
 8008d76:	438a      	bics	r2, r1
 8008d78:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d104      	bne.n	8008d8a <HAL_TIM_PWM_Stop+0xaa>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	223e      	movs	r2, #62	; 0x3e
 8008d84:	2101      	movs	r1, #1
 8008d86:	5499      	strb	r1, [r3, r2]
 8008d88:	e013      	b.n	8008db2 <HAL_TIM_PWM_Stop+0xd2>
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	2b04      	cmp	r3, #4
 8008d8e:	d104      	bne.n	8008d9a <HAL_TIM_PWM_Stop+0xba>
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	223f      	movs	r2, #63	; 0x3f
 8008d94:	2101      	movs	r1, #1
 8008d96:	5499      	strb	r1, [r3, r2]
 8008d98:	e00b      	b.n	8008db2 <HAL_TIM_PWM_Stop+0xd2>
 8008d9a:	683b      	ldr	r3, [r7, #0]
 8008d9c:	2b08      	cmp	r3, #8
 8008d9e:	d104      	bne.n	8008daa <HAL_TIM_PWM_Stop+0xca>
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2240      	movs	r2, #64	; 0x40
 8008da4:	2101      	movs	r1, #1
 8008da6:	5499      	strb	r1, [r3, r2]
 8008da8:	e003      	b.n	8008db2 <HAL_TIM_PWM_Stop+0xd2>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2241      	movs	r2, #65	; 0x41
 8008dae:	2101      	movs	r1, #1
 8008db0:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8008db2:	2300      	movs	r3, #0
}
 8008db4:	0018      	movs	r0, r3
 8008db6:	46bd      	mov	sp, r7
 8008db8:	b002      	add	sp, #8
 8008dba:	bd80      	pop	{r7, pc}
 8008dbc:	40012c00 	.word	0x40012c00
 8008dc0:	40014000 	.word	0x40014000
 8008dc4:	40014400 	.word	0x40014400
 8008dc8:	40014800 	.word	0x40014800
 8008dcc:	00001111 	.word	0x00001111
 8008dd0:	00000444 	.word	0x00000444
 8008dd4:	ffff7fff 	.word	0xffff7fff

08008dd8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b086      	sub	sp, #24
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	60f8      	str	r0, [r7, #12]
 8008de0:	60b9      	str	r1, [r7, #8]
 8008de2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008de4:	2317      	movs	r3, #23
 8008de6:	18fb      	adds	r3, r7, r3
 8008de8:	2200      	movs	r2, #0
 8008dea:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	223c      	movs	r2, #60	; 0x3c
 8008df0:	5c9b      	ldrb	r3, [r3, r2]
 8008df2:	2b01      	cmp	r3, #1
 8008df4:	d101      	bne.n	8008dfa <HAL_TIM_PWM_ConfigChannel+0x22>
 8008df6:	2302      	movs	r3, #2
 8008df8:	e0ad      	b.n	8008f56 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	223c      	movs	r2, #60	; 0x3c
 8008dfe:	2101      	movs	r1, #1
 8008e00:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2b0c      	cmp	r3, #12
 8008e06:	d100      	bne.n	8008e0a <HAL_TIM_PWM_ConfigChannel+0x32>
 8008e08:	e076      	b.n	8008ef8 <HAL_TIM_PWM_ConfigChannel+0x120>
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2b0c      	cmp	r3, #12
 8008e0e:	d900      	bls.n	8008e12 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8008e10:	e095      	b.n	8008f3e <HAL_TIM_PWM_ConfigChannel+0x166>
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2b08      	cmp	r3, #8
 8008e16:	d04e      	beq.n	8008eb6 <HAL_TIM_PWM_ConfigChannel+0xde>
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2b08      	cmp	r3, #8
 8008e1c:	d900      	bls.n	8008e20 <HAL_TIM_PWM_ConfigChannel+0x48>
 8008e1e:	e08e      	b.n	8008f3e <HAL_TIM_PWM_ConfigChannel+0x166>
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d003      	beq.n	8008e2e <HAL_TIM_PWM_ConfigChannel+0x56>
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2b04      	cmp	r3, #4
 8008e2a:	d021      	beq.n	8008e70 <HAL_TIM_PWM_ConfigChannel+0x98>
 8008e2c:	e087      	b.n	8008f3e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	68ba      	ldr	r2, [r7, #8]
 8008e34:	0011      	movs	r1, r2
 8008e36:	0018      	movs	r0, r3
 8008e38:	f000 f914 	bl	8009064 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	699a      	ldr	r2, [r3, #24]
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	2108      	movs	r1, #8
 8008e48:	430a      	orrs	r2, r1
 8008e4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	699a      	ldr	r2, [r3, #24]
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	2104      	movs	r1, #4
 8008e58:	438a      	bics	r2, r1
 8008e5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	6999      	ldr	r1, [r3, #24]
 8008e62:	68bb      	ldr	r3, [r7, #8]
 8008e64:	691a      	ldr	r2, [r3, #16]
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	430a      	orrs	r2, r1
 8008e6c:	619a      	str	r2, [r3, #24]
      break;
 8008e6e:	e06b      	b.n	8008f48 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	68ba      	ldr	r2, [r7, #8]
 8008e76:	0011      	movs	r1, r2
 8008e78:	0018      	movs	r0, r3
 8008e7a:	f000 f97b 	bl	8009174 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	699a      	ldr	r2, [r3, #24]
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	2180      	movs	r1, #128	; 0x80
 8008e8a:	0109      	lsls	r1, r1, #4
 8008e8c:	430a      	orrs	r2, r1
 8008e8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	699a      	ldr	r2, [r3, #24]
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	4931      	ldr	r1, [pc, #196]	; (8008f60 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8008e9c:	400a      	ands	r2, r1
 8008e9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	6999      	ldr	r1, [r3, #24]
 8008ea6:	68bb      	ldr	r3, [r7, #8]
 8008ea8:	691b      	ldr	r3, [r3, #16]
 8008eaa:	021a      	lsls	r2, r3, #8
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	430a      	orrs	r2, r1
 8008eb2:	619a      	str	r2, [r3, #24]
      break;
 8008eb4:	e048      	b.n	8008f48 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	68ba      	ldr	r2, [r7, #8]
 8008ebc:	0011      	movs	r1, r2
 8008ebe:	0018      	movs	r0, r3
 8008ec0:	f000 f9dc 	bl	800927c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	69da      	ldr	r2, [r3, #28]
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	2108      	movs	r1, #8
 8008ed0:	430a      	orrs	r2, r1
 8008ed2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	69da      	ldr	r2, [r3, #28]
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	2104      	movs	r1, #4
 8008ee0:	438a      	bics	r2, r1
 8008ee2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	69d9      	ldr	r1, [r3, #28]
 8008eea:	68bb      	ldr	r3, [r7, #8]
 8008eec:	691a      	ldr	r2, [r3, #16]
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	430a      	orrs	r2, r1
 8008ef4:	61da      	str	r2, [r3, #28]
      break;
 8008ef6:	e027      	b.n	8008f48 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	68ba      	ldr	r2, [r7, #8]
 8008efe:	0011      	movs	r1, r2
 8008f00:	0018      	movs	r0, r3
 8008f02:	f000 fa41 	bl	8009388 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	69da      	ldr	r2, [r3, #28]
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	2180      	movs	r1, #128	; 0x80
 8008f12:	0109      	lsls	r1, r1, #4
 8008f14:	430a      	orrs	r2, r1
 8008f16:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	69da      	ldr	r2, [r3, #28]
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	490f      	ldr	r1, [pc, #60]	; (8008f60 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8008f24:	400a      	ands	r2, r1
 8008f26:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	69d9      	ldr	r1, [r3, #28]
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	691b      	ldr	r3, [r3, #16]
 8008f32:	021a      	lsls	r2, r3, #8
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	430a      	orrs	r2, r1
 8008f3a:	61da      	str	r2, [r3, #28]
      break;
 8008f3c:	e004      	b.n	8008f48 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8008f3e:	2317      	movs	r3, #23
 8008f40:	18fb      	adds	r3, r7, r3
 8008f42:	2201      	movs	r2, #1
 8008f44:	701a      	strb	r2, [r3, #0]
      break;
 8008f46:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	223c      	movs	r2, #60	; 0x3c
 8008f4c:	2100      	movs	r1, #0
 8008f4e:	5499      	strb	r1, [r3, r2]

  return status;
 8008f50:	2317      	movs	r3, #23
 8008f52:	18fb      	adds	r3, r7, r3
 8008f54:	781b      	ldrb	r3, [r3, #0]
}
 8008f56:	0018      	movs	r0, r3
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	b006      	add	sp, #24
 8008f5c:	bd80      	pop	{r7, pc}
 8008f5e:	46c0      	nop			; (mov r8, r8)
 8008f60:	fffffbff 	.word	0xfffffbff

08008f64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b084      	sub	sp, #16
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
 8008f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	4a34      	ldr	r2, [pc, #208]	; (8009048 <TIM_Base_SetConfig+0xe4>)
 8008f78:	4293      	cmp	r3, r2
 8008f7a:	d008      	beq.n	8008f8e <TIM_Base_SetConfig+0x2a>
 8008f7c:	687a      	ldr	r2, [r7, #4]
 8008f7e:	2380      	movs	r3, #128	; 0x80
 8008f80:	05db      	lsls	r3, r3, #23
 8008f82:	429a      	cmp	r2, r3
 8008f84:	d003      	beq.n	8008f8e <TIM_Base_SetConfig+0x2a>
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	4a30      	ldr	r2, [pc, #192]	; (800904c <TIM_Base_SetConfig+0xe8>)
 8008f8a:	4293      	cmp	r3, r2
 8008f8c:	d108      	bne.n	8008fa0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	2270      	movs	r2, #112	; 0x70
 8008f92:	4393      	bics	r3, r2
 8008f94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	685b      	ldr	r3, [r3, #4]
 8008f9a:	68fa      	ldr	r2, [r7, #12]
 8008f9c:	4313      	orrs	r3, r2
 8008f9e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	4a29      	ldr	r2, [pc, #164]	; (8009048 <TIM_Base_SetConfig+0xe4>)
 8008fa4:	4293      	cmp	r3, r2
 8008fa6:	d018      	beq.n	8008fda <TIM_Base_SetConfig+0x76>
 8008fa8:	687a      	ldr	r2, [r7, #4]
 8008faa:	2380      	movs	r3, #128	; 0x80
 8008fac:	05db      	lsls	r3, r3, #23
 8008fae:	429a      	cmp	r2, r3
 8008fb0:	d013      	beq.n	8008fda <TIM_Base_SetConfig+0x76>
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	4a25      	ldr	r2, [pc, #148]	; (800904c <TIM_Base_SetConfig+0xe8>)
 8008fb6:	4293      	cmp	r3, r2
 8008fb8:	d00f      	beq.n	8008fda <TIM_Base_SetConfig+0x76>
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	4a24      	ldr	r2, [pc, #144]	; (8009050 <TIM_Base_SetConfig+0xec>)
 8008fbe:	4293      	cmp	r3, r2
 8008fc0:	d00b      	beq.n	8008fda <TIM_Base_SetConfig+0x76>
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	4a23      	ldr	r2, [pc, #140]	; (8009054 <TIM_Base_SetConfig+0xf0>)
 8008fc6:	4293      	cmp	r3, r2
 8008fc8:	d007      	beq.n	8008fda <TIM_Base_SetConfig+0x76>
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	4a22      	ldr	r2, [pc, #136]	; (8009058 <TIM_Base_SetConfig+0xf4>)
 8008fce:	4293      	cmp	r3, r2
 8008fd0:	d003      	beq.n	8008fda <TIM_Base_SetConfig+0x76>
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	4a21      	ldr	r2, [pc, #132]	; (800905c <TIM_Base_SetConfig+0xf8>)
 8008fd6:	4293      	cmp	r3, r2
 8008fd8:	d108      	bne.n	8008fec <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	4a20      	ldr	r2, [pc, #128]	; (8009060 <TIM_Base_SetConfig+0xfc>)
 8008fde:	4013      	ands	r3, r2
 8008fe0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	68db      	ldr	r3, [r3, #12]
 8008fe6:	68fa      	ldr	r2, [r7, #12]
 8008fe8:	4313      	orrs	r3, r2
 8008fea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	2280      	movs	r2, #128	; 0x80
 8008ff0:	4393      	bics	r3, r2
 8008ff2:	001a      	movs	r2, r3
 8008ff4:	683b      	ldr	r3, [r7, #0]
 8008ff6:	695b      	ldr	r3, [r3, #20]
 8008ff8:	4313      	orrs	r3, r2
 8008ffa:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	68fa      	ldr	r2, [r7, #12]
 8009000:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	689a      	ldr	r2, [r3, #8]
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	681a      	ldr	r2, [r3, #0]
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	4a0c      	ldr	r2, [pc, #48]	; (8009048 <TIM_Base_SetConfig+0xe4>)
 8009016:	4293      	cmp	r3, r2
 8009018:	d00b      	beq.n	8009032 <TIM_Base_SetConfig+0xce>
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	4a0d      	ldr	r2, [pc, #52]	; (8009054 <TIM_Base_SetConfig+0xf0>)
 800901e:	4293      	cmp	r3, r2
 8009020:	d007      	beq.n	8009032 <TIM_Base_SetConfig+0xce>
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	4a0c      	ldr	r2, [pc, #48]	; (8009058 <TIM_Base_SetConfig+0xf4>)
 8009026:	4293      	cmp	r3, r2
 8009028:	d003      	beq.n	8009032 <TIM_Base_SetConfig+0xce>
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	4a0b      	ldr	r2, [pc, #44]	; (800905c <TIM_Base_SetConfig+0xf8>)
 800902e:	4293      	cmp	r3, r2
 8009030:	d103      	bne.n	800903a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	691a      	ldr	r2, [r3, #16]
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	2201      	movs	r2, #1
 800903e:	615a      	str	r2, [r3, #20]
}
 8009040:	46c0      	nop			; (mov r8, r8)
 8009042:	46bd      	mov	sp, r7
 8009044:	b004      	add	sp, #16
 8009046:	bd80      	pop	{r7, pc}
 8009048:	40012c00 	.word	0x40012c00
 800904c:	40000400 	.word	0x40000400
 8009050:	40002000 	.word	0x40002000
 8009054:	40014000 	.word	0x40014000
 8009058:	40014400 	.word	0x40014400
 800905c:	40014800 	.word	0x40014800
 8009060:	fffffcff 	.word	0xfffffcff

08009064 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009064:	b580      	push	{r7, lr}
 8009066:	b086      	sub	sp, #24
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
 800906c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	6a1b      	ldr	r3, [r3, #32]
 8009072:	2201      	movs	r2, #1
 8009074:	4393      	bics	r3, r2
 8009076:	001a      	movs	r2, r3
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	6a1b      	ldr	r3, [r3, #32]
 8009080:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	685b      	ldr	r3, [r3, #4]
 8009086:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	699b      	ldr	r3, [r3, #24]
 800908c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	2270      	movs	r2, #112	; 0x70
 8009092:	4393      	bics	r3, r2
 8009094:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	2203      	movs	r2, #3
 800909a:	4393      	bics	r3, r2
 800909c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	68fa      	ldr	r2, [r7, #12]
 80090a4:	4313      	orrs	r3, r2
 80090a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80090a8:	697b      	ldr	r3, [r7, #20]
 80090aa:	2202      	movs	r2, #2
 80090ac:	4393      	bics	r3, r2
 80090ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80090b0:	683b      	ldr	r3, [r7, #0]
 80090b2:	689b      	ldr	r3, [r3, #8]
 80090b4:	697a      	ldr	r2, [r7, #20]
 80090b6:	4313      	orrs	r3, r2
 80090b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	4a27      	ldr	r2, [pc, #156]	; (800915c <TIM_OC1_SetConfig+0xf8>)
 80090be:	4293      	cmp	r3, r2
 80090c0:	d00b      	beq.n	80090da <TIM_OC1_SetConfig+0x76>
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	4a26      	ldr	r2, [pc, #152]	; (8009160 <TIM_OC1_SetConfig+0xfc>)
 80090c6:	4293      	cmp	r3, r2
 80090c8:	d007      	beq.n	80090da <TIM_OC1_SetConfig+0x76>
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	4a25      	ldr	r2, [pc, #148]	; (8009164 <TIM_OC1_SetConfig+0x100>)
 80090ce:	4293      	cmp	r3, r2
 80090d0:	d003      	beq.n	80090da <TIM_OC1_SetConfig+0x76>
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	4a24      	ldr	r2, [pc, #144]	; (8009168 <TIM_OC1_SetConfig+0x104>)
 80090d6:	4293      	cmp	r3, r2
 80090d8:	d10c      	bne.n	80090f4 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80090da:	697b      	ldr	r3, [r7, #20]
 80090dc:	2208      	movs	r2, #8
 80090de:	4393      	bics	r3, r2
 80090e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	68db      	ldr	r3, [r3, #12]
 80090e6:	697a      	ldr	r2, [r7, #20]
 80090e8:	4313      	orrs	r3, r2
 80090ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80090ec:	697b      	ldr	r3, [r7, #20]
 80090ee:	2204      	movs	r2, #4
 80090f0:	4393      	bics	r3, r2
 80090f2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	4a19      	ldr	r2, [pc, #100]	; (800915c <TIM_OC1_SetConfig+0xf8>)
 80090f8:	4293      	cmp	r3, r2
 80090fa:	d00b      	beq.n	8009114 <TIM_OC1_SetConfig+0xb0>
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	4a18      	ldr	r2, [pc, #96]	; (8009160 <TIM_OC1_SetConfig+0xfc>)
 8009100:	4293      	cmp	r3, r2
 8009102:	d007      	beq.n	8009114 <TIM_OC1_SetConfig+0xb0>
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	4a17      	ldr	r2, [pc, #92]	; (8009164 <TIM_OC1_SetConfig+0x100>)
 8009108:	4293      	cmp	r3, r2
 800910a:	d003      	beq.n	8009114 <TIM_OC1_SetConfig+0xb0>
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	4a16      	ldr	r2, [pc, #88]	; (8009168 <TIM_OC1_SetConfig+0x104>)
 8009110:	4293      	cmp	r3, r2
 8009112:	d111      	bne.n	8009138 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009114:	693b      	ldr	r3, [r7, #16]
 8009116:	4a15      	ldr	r2, [pc, #84]	; (800916c <TIM_OC1_SetConfig+0x108>)
 8009118:	4013      	ands	r3, r2
 800911a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800911c:	693b      	ldr	r3, [r7, #16]
 800911e:	4a14      	ldr	r2, [pc, #80]	; (8009170 <TIM_OC1_SetConfig+0x10c>)
 8009120:	4013      	ands	r3, r2
 8009122:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	695b      	ldr	r3, [r3, #20]
 8009128:	693a      	ldr	r2, [r7, #16]
 800912a:	4313      	orrs	r3, r2
 800912c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	699b      	ldr	r3, [r3, #24]
 8009132:	693a      	ldr	r2, [r7, #16]
 8009134:	4313      	orrs	r3, r2
 8009136:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	693a      	ldr	r2, [r7, #16]
 800913c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	68fa      	ldr	r2, [r7, #12]
 8009142:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009144:	683b      	ldr	r3, [r7, #0]
 8009146:	685a      	ldr	r2, [r3, #4]
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	697a      	ldr	r2, [r7, #20]
 8009150:	621a      	str	r2, [r3, #32]
}
 8009152:	46c0      	nop			; (mov r8, r8)
 8009154:	46bd      	mov	sp, r7
 8009156:	b006      	add	sp, #24
 8009158:	bd80      	pop	{r7, pc}
 800915a:	46c0      	nop			; (mov r8, r8)
 800915c:	40012c00 	.word	0x40012c00
 8009160:	40014000 	.word	0x40014000
 8009164:	40014400 	.word	0x40014400
 8009168:	40014800 	.word	0x40014800
 800916c:	fffffeff 	.word	0xfffffeff
 8009170:	fffffdff 	.word	0xfffffdff

08009174 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b086      	sub	sp, #24
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
 800917c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	6a1b      	ldr	r3, [r3, #32]
 8009182:	2210      	movs	r2, #16
 8009184:	4393      	bics	r3, r2
 8009186:	001a      	movs	r2, r3
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	6a1b      	ldr	r3, [r3, #32]
 8009190:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	685b      	ldr	r3, [r3, #4]
 8009196:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	699b      	ldr	r3, [r3, #24]
 800919c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	4a2e      	ldr	r2, [pc, #184]	; (800925c <TIM_OC2_SetConfig+0xe8>)
 80091a2:	4013      	ands	r3, r2
 80091a4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	4a2d      	ldr	r2, [pc, #180]	; (8009260 <TIM_OC2_SetConfig+0xec>)
 80091aa:	4013      	ands	r3, r2
 80091ac:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80091ae:	683b      	ldr	r3, [r7, #0]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	021b      	lsls	r3, r3, #8
 80091b4:	68fa      	ldr	r2, [r7, #12]
 80091b6:	4313      	orrs	r3, r2
 80091b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80091ba:	697b      	ldr	r3, [r7, #20]
 80091bc:	2220      	movs	r2, #32
 80091be:	4393      	bics	r3, r2
 80091c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	689b      	ldr	r3, [r3, #8]
 80091c6:	011b      	lsls	r3, r3, #4
 80091c8:	697a      	ldr	r2, [r7, #20]
 80091ca:	4313      	orrs	r3, r2
 80091cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	4a24      	ldr	r2, [pc, #144]	; (8009264 <TIM_OC2_SetConfig+0xf0>)
 80091d2:	4293      	cmp	r3, r2
 80091d4:	d10d      	bne.n	80091f2 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80091d6:	697b      	ldr	r3, [r7, #20]
 80091d8:	2280      	movs	r2, #128	; 0x80
 80091da:	4393      	bics	r3, r2
 80091dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	68db      	ldr	r3, [r3, #12]
 80091e2:	011b      	lsls	r3, r3, #4
 80091e4:	697a      	ldr	r2, [r7, #20]
 80091e6:	4313      	orrs	r3, r2
 80091e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80091ea:	697b      	ldr	r3, [r7, #20]
 80091ec:	2240      	movs	r2, #64	; 0x40
 80091ee:	4393      	bics	r3, r2
 80091f0:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	4a1b      	ldr	r2, [pc, #108]	; (8009264 <TIM_OC2_SetConfig+0xf0>)
 80091f6:	4293      	cmp	r3, r2
 80091f8:	d00b      	beq.n	8009212 <TIM_OC2_SetConfig+0x9e>
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	4a1a      	ldr	r2, [pc, #104]	; (8009268 <TIM_OC2_SetConfig+0xf4>)
 80091fe:	4293      	cmp	r3, r2
 8009200:	d007      	beq.n	8009212 <TIM_OC2_SetConfig+0x9e>
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	4a19      	ldr	r2, [pc, #100]	; (800926c <TIM_OC2_SetConfig+0xf8>)
 8009206:	4293      	cmp	r3, r2
 8009208:	d003      	beq.n	8009212 <TIM_OC2_SetConfig+0x9e>
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	4a18      	ldr	r2, [pc, #96]	; (8009270 <TIM_OC2_SetConfig+0xfc>)
 800920e:	4293      	cmp	r3, r2
 8009210:	d113      	bne.n	800923a <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009212:	693b      	ldr	r3, [r7, #16]
 8009214:	4a17      	ldr	r2, [pc, #92]	; (8009274 <TIM_OC2_SetConfig+0x100>)
 8009216:	4013      	ands	r3, r2
 8009218:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800921a:	693b      	ldr	r3, [r7, #16]
 800921c:	4a16      	ldr	r2, [pc, #88]	; (8009278 <TIM_OC2_SetConfig+0x104>)
 800921e:	4013      	ands	r3, r2
 8009220:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009222:	683b      	ldr	r3, [r7, #0]
 8009224:	695b      	ldr	r3, [r3, #20]
 8009226:	009b      	lsls	r3, r3, #2
 8009228:	693a      	ldr	r2, [r7, #16]
 800922a:	4313      	orrs	r3, r2
 800922c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800922e:	683b      	ldr	r3, [r7, #0]
 8009230:	699b      	ldr	r3, [r3, #24]
 8009232:	009b      	lsls	r3, r3, #2
 8009234:	693a      	ldr	r2, [r7, #16]
 8009236:	4313      	orrs	r3, r2
 8009238:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	693a      	ldr	r2, [r7, #16]
 800923e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	68fa      	ldr	r2, [r7, #12]
 8009244:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	685a      	ldr	r2, [r3, #4]
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	697a      	ldr	r2, [r7, #20]
 8009252:	621a      	str	r2, [r3, #32]
}
 8009254:	46c0      	nop			; (mov r8, r8)
 8009256:	46bd      	mov	sp, r7
 8009258:	b006      	add	sp, #24
 800925a:	bd80      	pop	{r7, pc}
 800925c:	ffff8fff 	.word	0xffff8fff
 8009260:	fffffcff 	.word	0xfffffcff
 8009264:	40012c00 	.word	0x40012c00
 8009268:	40014000 	.word	0x40014000
 800926c:	40014400 	.word	0x40014400
 8009270:	40014800 	.word	0x40014800
 8009274:	fffffbff 	.word	0xfffffbff
 8009278:	fffff7ff 	.word	0xfffff7ff

0800927c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800927c:	b580      	push	{r7, lr}
 800927e:	b086      	sub	sp, #24
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
 8009284:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	6a1b      	ldr	r3, [r3, #32]
 800928a:	4a35      	ldr	r2, [pc, #212]	; (8009360 <TIM_OC3_SetConfig+0xe4>)
 800928c:	401a      	ands	r2, r3
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	6a1b      	ldr	r3, [r3, #32]
 8009296:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	685b      	ldr	r3, [r3, #4]
 800929c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	69db      	ldr	r3, [r3, #28]
 80092a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	2270      	movs	r2, #112	; 0x70
 80092a8:	4393      	bics	r3, r2
 80092aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	2203      	movs	r2, #3
 80092b0:	4393      	bics	r3, r2
 80092b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	68fa      	ldr	r2, [r7, #12]
 80092ba:	4313      	orrs	r3, r2
 80092bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80092be:	697b      	ldr	r3, [r7, #20]
 80092c0:	4a28      	ldr	r2, [pc, #160]	; (8009364 <TIM_OC3_SetConfig+0xe8>)
 80092c2:	4013      	ands	r3, r2
 80092c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	689b      	ldr	r3, [r3, #8]
 80092ca:	021b      	lsls	r3, r3, #8
 80092cc:	697a      	ldr	r2, [r7, #20]
 80092ce:	4313      	orrs	r3, r2
 80092d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	4a24      	ldr	r2, [pc, #144]	; (8009368 <TIM_OC3_SetConfig+0xec>)
 80092d6:	4293      	cmp	r3, r2
 80092d8:	d10d      	bne.n	80092f6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80092da:	697b      	ldr	r3, [r7, #20]
 80092dc:	4a23      	ldr	r2, [pc, #140]	; (800936c <TIM_OC3_SetConfig+0xf0>)
 80092de:	4013      	ands	r3, r2
 80092e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80092e2:	683b      	ldr	r3, [r7, #0]
 80092e4:	68db      	ldr	r3, [r3, #12]
 80092e6:	021b      	lsls	r3, r3, #8
 80092e8:	697a      	ldr	r2, [r7, #20]
 80092ea:	4313      	orrs	r3, r2
 80092ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80092ee:	697b      	ldr	r3, [r7, #20]
 80092f0:	4a1f      	ldr	r2, [pc, #124]	; (8009370 <TIM_OC3_SetConfig+0xf4>)
 80092f2:	4013      	ands	r3, r2
 80092f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	4a1b      	ldr	r2, [pc, #108]	; (8009368 <TIM_OC3_SetConfig+0xec>)
 80092fa:	4293      	cmp	r3, r2
 80092fc:	d00b      	beq.n	8009316 <TIM_OC3_SetConfig+0x9a>
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	4a1c      	ldr	r2, [pc, #112]	; (8009374 <TIM_OC3_SetConfig+0xf8>)
 8009302:	4293      	cmp	r3, r2
 8009304:	d007      	beq.n	8009316 <TIM_OC3_SetConfig+0x9a>
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	4a1b      	ldr	r2, [pc, #108]	; (8009378 <TIM_OC3_SetConfig+0xfc>)
 800930a:	4293      	cmp	r3, r2
 800930c:	d003      	beq.n	8009316 <TIM_OC3_SetConfig+0x9a>
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	4a1a      	ldr	r2, [pc, #104]	; (800937c <TIM_OC3_SetConfig+0x100>)
 8009312:	4293      	cmp	r3, r2
 8009314:	d113      	bne.n	800933e <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009316:	693b      	ldr	r3, [r7, #16]
 8009318:	4a19      	ldr	r2, [pc, #100]	; (8009380 <TIM_OC3_SetConfig+0x104>)
 800931a:	4013      	ands	r3, r2
 800931c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800931e:	693b      	ldr	r3, [r7, #16]
 8009320:	4a18      	ldr	r2, [pc, #96]	; (8009384 <TIM_OC3_SetConfig+0x108>)
 8009322:	4013      	ands	r3, r2
 8009324:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	695b      	ldr	r3, [r3, #20]
 800932a:	011b      	lsls	r3, r3, #4
 800932c:	693a      	ldr	r2, [r7, #16]
 800932e:	4313      	orrs	r3, r2
 8009330:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	699b      	ldr	r3, [r3, #24]
 8009336:	011b      	lsls	r3, r3, #4
 8009338:	693a      	ldr	r2, [r7, #16]
 800933a:	4313      	orrs	r3, r2
 800933c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	693a      	ldr	r2, [r7, #16]
 8009342:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	68fa      	ldr	r2, [r7, #12]
 8009348:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800934a:	683b      	ldr	r3, [r7, #0]
 800934c:	685a      	ldr	r2, [r3, #4]
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	697a      	ldr	r2, [r7, #20]
 8009356:	621a      	str	r2, [r3, #32]
}
 8009358:	46c0      	nop			; (mov r8, r8)
 800935a:	46bd      	mov	sp, r7
 800935c:	b006      	add	sp, #24
 800935e:	bd80      	pop	{r7, pc}
 8009360:	fffffeff 	.word	0xfffffeff
 8009364:	fffffdff 	.word	0xfffffdff
 8009368:	40012c00 	.word	0x40012c00
 800936c:	fffff7ff 	.word	0xfffff7ff
 8009370:	fffffbff 	.word	0xfffffbff
 8009374:	40014000 	.word	0x40014000
 8009378:	40014400 	.word	0x40014400
 800937c:	40014800 	.word	0x40014800
 8009380:	ffffefff 	.word	0xffffefff
 8009384:	ffffdfff 	.word	0xffffdfff

08009388 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009388:	b580      	push	{r7, lr}
 800938a:	b086      	sub	sp, #24
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
 8009390:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	6a1b      	ldr	r3, [r3, #32]
 8009396:	4a28      	ldr	r2, [pc, #160]	; (8009438 <TIM_OC4_SetConfig+0xb0>)
 8009398:	401a      	ands	r2, r3
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	6a1b      	ldr	r3, [r3, #32]
 80093a2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	685b      	ldr	r3, [r3, #4]
 80093a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	69db      	ldr	r3, [r3, #28]
 80093ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	4a22      	ldr	r2, [pc, #136]	; (800943c <TIM_OC4_SetConfig+0xb4>)
 80093b4:	4013      	ands	r3, r2
 80093b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	4a21      	ldr	r2, [pc, #132]	; (8009440 <TIM_OC4_SetConfig+0xb8>)
 80093bc:	4013      	ands	r3, r2
 80093be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80093c0:	683b      	ldr	r3, [r7, #0]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	021b      	lsls	r3, r3, #8
 80093c6:	68fa      	ldr	r2, [r7, #12]
 80093c8:	4313      	orrs	r3, r2
 80093ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80093cc:	693b      	ldr	r3, [r7, #16]
 80093ce:	4a1d      	ldr	r2, [pc, #116]	; (8009444 <TIM_OC4_SetConfig+0xbc>)
 80093d0:	4013      	ands	r3, r2
 80093d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80093d4:	683b      	ldr	r3, [r7, #0]
 80093d6:	689b      	ldr	r3, [r3, #8]
 80093d8:	031b      	lsls	r3, r3, #12
 80093da:	693a      	ldr	r2, [r7, #16]
 80093dc:	4313      	orrs	r3, r2
 80093de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	4a19      	ldr	r2, [pc, #100]	; (8009448 <TIM_OC4_SetConfig+0xc0>)
 80093e4:	4293      	cmp	r3, r2
 80093e6:	d00b      	beq.n	8009400 <TIM_OC4_SetConfig+0x78>
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	4a18      	ldr	r2, [pc, #96]	; (800944c <TIM_OC4_SetConfig+0xc4>)
 80093ec:	4293      	cmp	r3, r2
 80093ee:	d007      	beq.n	8009400 <TIM_OC4_SetConfig+0x78>
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	4a17      	ldr	r2, [pc, #92]	; (8009450 <TIM_OC4_SetConfig+0xc8>)
 80093f4:	4293      	cmp	r3, r2
 80093f6:	d003      	beq.n	8009400 <TIM_OC4_SetConfig+0x78>
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	4a16      	ldr	r2, [pc, #88]	; (8009454 <TIM_OC4_SetConfig+0xcc>)
 80093fc:	4293      	cmp	r3, r2
 80093fe:	d109      	bne.n	8009414 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009400:	697b      	ldr	r3, [r7, #20]
 8009402:	4a15      	ldr	r2, [pc, #84]	; (8009458 <TIM_OC4_SetConfig+0xd0>)
 8009404:	4013      	ands	r3, r2
 8009406:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	695b      	ldr	r3, [r3, #20]
 800940c:	019b      	lsls	r3, r3, #6
 800940e:	697a      	ldr	r2, [r7, #20]
 8009410:	4313      	orrs	r3, r2
 8009412:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	697a      	ldr	r2, [r7, #20]
 8009418:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	68fa      	ldr	r2, [r7, #12]
 800941e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009420:	683b      	ldr	r3, [r7, #0]
 8009422:	685a      	ldr	r2, [r3, #4]
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	693a      	ldr	r2, [r7, #16]
 800942c:	621a      	str	r2, [r3, #32]
}
 800942e:	46c0      	nop			; (mov r8, r8)
 8009430:	46bd      	mov	sp, r7
 8009432:	b006      	add	sp, #24
 8009434:	bd80      	pop	{r7, pc}
 8009436:	46c0      	nop			; (mov r8, r8)
 8009438:	ffffefff 	.word	0xffffefff
 800943c:	ffff8fff 	.word	0xffff8fff
 8009440:	fffffcff 	.word	0xfffffcff
 8009444:	ffffdfff 	.word	0xffffdfff
 8009448:	40012c00 	.word	0x40012c00
 800944c:	40014000 	.word	0x40014000
 8009450:	40014400 	.word	0x40014400
 8009454:	40014800 	.word	0x40014800
 8009458:	ffffbfff 	.word	0xffffbfff

0800945c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800945c:	b580      	push	{r7, lr}
 800945e:	b086      	sub	sp, #24
 8009460:	af00      	add	r7, sp, #0
 8009462:	60f8      	str	r0, [r7, #12]
 8009464:	60b9      	str	r1, [r7, #8]
 8009466:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009468:	68bb      	ldr	r3, [r7, #8]
 800946a:	221f      	movs	r2, #31
 800946c:	4013      	ands	r3, r2
 800946e:	2201      	movs	r2, #1
 8009470:	409a      	lsls	r2, r3
 8009472:	0013      	movs	r3, r2
 8009474:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	6a1b      	ldr	r3, [r3, #32]
 800947a:	697a      	ldr	r2, [r7, #20]
 800947c:	43d2      	mvns	r2, r2
 800947e:	401a      	ands	r2, r3
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	6a1a      	ldr	r2, [r3, #32]
 8009488:	68bb      	ldr	r3, [r7, #8]
 800948a:	211f      	movs	r1, #31
 800948c:	400b      	ands	r3, r1
 800948e:	6879      	ldr	r1, [r7, #4]
 8009490:	4099      	lsls	r1, r3
 8009492:	000b      	movs	r3, r1
 8009494:	431a      	orrs	r2, r3
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	621a      	str	r2, [r3, #32]
}
 800949a:	46c0      	nop			; (mov r8, r8)
 800949c:	46bd      	mov	sp, r7
 800949e:	b006      	add	sp, #24
 80094a0:	bd80      	pop	{r7, pc}
	...

080094a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	b084      	sub	sp, #16
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
 80094ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	223c      	movs	r2, #60	; 0x3c
 80094b2:	5c9b      	ldrb	r3, [r3, r2]
 80094b4:	2b01      	cmp	r3, #1
 80094b6:	d101      	bne.n	80094bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80094b8:	2302      	movs	r3, #2
 80094ba:	e047      	b.n	800954c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	223c      	movs	r2, #60	; 0x3c
 80094c0:	2101      	movs	r1, #1
 80094c2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	223d      	movs	r2, #61	; 0x3d
 80094c8:	2102      	movs	r1, #2
 80094ca:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	685b      	ldr	r3, [r3, #4]
 80094d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	689b      	ldr	r3, [r3, #8]
 80094da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	2270      	movs	r2, #112	; 0x70
 80094e0:	4393      	bics	r3, r2
 80094e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80094e4:	683b      	ldr	r3, [r7, #0]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	68fa      	ldr	r2, [r7, #12]
 80094ea:	4313      	orrs	r3, r2
 80094ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	68fa      	ldr	r2, [r7, #12]
 80094f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	4a16      	ldr	r2, [pc, #88]	; (8009554 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80094fc:	4293      	cmp	r3, r2
 80094fe:	d00f      	beq.n	8009520 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681a      	ldr	r2, [r3, #0]
 8009504:	2380      	movs	r3, #128	; 0x80
 8009506:	05db      	lsls	r3, r3, #23
 8009508:	429a      	cmp	r2, r3
 800950a:	d009      	beq.n	8009520 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	4a11      	ldr	r2, [pc, #68]	; (8009558 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8009512:	4293      	cmp	r3, r2
 8009514:	d004      	beq.n	8009520 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	4a10      	ldr	r2, [pc, #64]	; (800955c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800951c:	4293      	cmp	r3, r2
 800951e:	d10c      	bne.n	800953a <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009520:	68bb      	ldr	r3, [r7, #8]
 8009522:	2280      	movs	r2, #128	; 0x80
 8009524:	4393      	bics	r3, r2
 8009526:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	685b      	ldr	r3, [r3, #4]
 800952c:	68ba      	ldr	r2, [r7, #8]
 800952e:	4313      	orrs	r3, r2
 8009530:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	68ba      	ldr	r2, [r7, #8]
 8009538:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	223d      	movs	r2, #61	; 0x3d
 800953e:	2101      	movs	r1, #1
 8009540:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	223c      	movs	r2, #60	; 0x3c
 8009546:	2100      	movs	r1, #0
 8009548:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800954a:	2300      	movs	r3, #0
}
 800954c:	0018      	movs	r0, r3
 800954e:	46bd      	mov	sp, r7
 8009550:	b004      	add	sp, #16
 8009552:	bd80      	pop	{r7, pc}
 8009554:	40012c00 	.word	0x40012c00
 8009558:	40000400 	.word	0x40000400
 800955c:	40014000 	.word	0x40014000

08009560 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b084      	sub	sp, #16
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
 8009568:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800956a:	2300      	movs	r3, #0
 800956c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	223c      	movs	r2, #60	; 0x3c
 8009572:	5c9b      	ldrb	r3, [r3, r2]
 8009574:	2b01      	cmp	r3, #1
 8009576:	d101      	bne.n	800957c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009578:	2302      	movs	r3, #2
 800957a:	e03e      	b.n	80095fa <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	223c      	movs	r2, #60	; 0x3c
 8009580:	2101      	movs	r1, #1
 8009582:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	22ff      	movs	r2, #255	; 0xff
 8009588:	4393      	bics	r3, r2
 800958a:	001a      	movs	r2, r3
 800958c:	683b      	ldr	r3, [r7, #0]
 800958e:	68db      	ldr	r3, [r3, #12]
 8009590:	4313      	orrs	r3, r2
 8009592:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	4a1b      	ldr	r2, [pc, #108]	; (8009604 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8009598:	401a      	ands	r2, r3
 800959a:	683b      	ldr	r3, [r7, #0]
 800959c:	689b      	ldr	r3, [r3, #8]
 800959e:	4313      	orrs	r3, r2
 80095a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	4a18      	ldr	r2, [pc, #96]	; (8009608 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 80095a6:	401a      	ands	r2, r3
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	685b      	ldr	r3, [r3, #4]
 80095ac:	4313      	orrs	r3, r2
 80095ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	4a16      	ldr	r2, [pc, #88]	; (800960c <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 80095b4:	401a      	ands	r2, r3
 80095b6:	683b      	ldr	r3, [r7, #0]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	4313      	orrs	r3, r2
 80095bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	4a13      	ldr	r2, [pc, #76]	; (8009610 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 80095c2:	401a      	ands	r2, r3
 80095c4:	683b      	ldr	r3, [r7, #0]
 80095c6:	691b      	ldr	r3, [r3, #16]
 80095c8:	4313      	orrs	r3, r2
 80095ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	4a11      	ldr	r2, [pc, #68]	; (8009614 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 80095d0:	401a      	ands	r2, r3
 80095d2:	683b      	ldr	r3, [r7, #0]
 80095d4:	695b      	ldr	r3, [r3, #20]
 80095d6:	4313      	orrs	r3, r2
 80095d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	4a0e      	ldr	r2, [pc, #56]	; (8009618 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 80095de:	401a      	ands	r2, r3
 80095e0:	683b      	ldr	r3, [r7, #0]
 80095e2:	69db      	ldr	r3, [r3, #28]
 80095e4:	4313      	orrs	r3, r2
 80095e6:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	68fa      	ldr	r2, [r7, #12]
 80095ee:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	223c      	movs	r2, #60	; 0x3c
 80095f4:	2100      	movs	r1, #0
 80095f6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80095f8:	2300      	movs	r3, #0
}
 80095fa:	0018      	movs	r0, r3
 80095fc:	46bd      	mov	sp, r7
 80095fe:	b004      	add	sp, #16
 8009600:	bd80      	pop	{r7, pc}
 8009602:	46c0      	nop			; (mov r8, r8)
 8009604:	fffffcff 	.word	0xfffffcff
 8009608:	fffffbff 	.word	0xfffffbff
 800960c:	fffff7ff 	.word	0xfffff7ff
 8009610:	ffffefff 	.word	0xffffefff
 8009614:	ffffdfff 	.word	0xffffdfff
 8009618:	ffffbfff 	.word	0xffffbfff

0800961c <gcvt>:
 800961c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800961e:	001c      	movs	r4, r3
 8009620:	0015      	movs	r5, r2
 8009622:	2300      	movs	r3, #0
 8009624:	2200      	movs	r2, #0
 8009626:	b085      	sub	sp, #20
 8009628:	0006      	movs	r6, r0
 800962a:	000f      	movs	r7, r1
 800962c:	f7f9 fbd6 	bl	8002ddc <__aeabi_dcmplt>
 8009630:	0023      	movs	r3, r4
 8009632:	2800      	cmp	r0, #0
 8009634:	d003      	beq.n	800963e <gcvt+0x22>
 8009636:	232d      	movs	r3, #45	; 0x2d
 8009638:	3d01      	subs	r5, #1
 800963a:	7023      	strb	r3, [r4, #0]
 800963c:	1c63      	adds	r3, r4, #1
 800963e:	2200      	movs	r2, #0
 8009640:	4908      	ldr	r1, [pc, #32]	; (8009664 <gcvt+0x48>)
 8009642:	9203      	str	r2, [sp, #12]
 8009644:	3267      	adds	r2, #103	; 0x67
 8009646:	9202      	str	r2, [sp, #8]
 8009648:	9301      	str	r3, [sp, #4]
 800964a:	9500      	str	r5, [sp, #0]
 800964c:	003b      	movs	r3, r7
 800964e:	0032      	movs	r2, r6
 8009650:	6808      	ldr	r0, [r1, #0]
 8009652:	f000 f9bf 	bl	80099d4 <_gcvt>
 8009656:	1e43      	subs	r3, r0, #1
 8009658:	4198      	sbcs	r0, r3
 800965a:	4240      	negs	r0, r0
 800965c:	4004      	ands	r4, r0
 800965e:	0020      	movs	r0, r4
 8009660:	b005      	add	sp, #20
 8009662:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009664:	200000b8 	.word	0x200000b8

08009668 <__errno>:
 8009668:	4b01      	ldr	r3, [pc, #4]	; (8009670 <__errno+0x8>)
 800966a:	6818      	ldr	r0, [r3, #0]
 800966c:	4770      	bx	lr
 800966e:	46c0      	nop			; (mov r8, r8)
 8009670:	200000b8 	.word	0x200000b8

08009674 <__libc_init_array>:
 8009674:	b570      	push	{r4, r5, r6, lr}
 8009676:	2600      	movs	r6, #0
 8009678:	4d0c      	ldr	r5, [pc, #48]	; (80096ac <__libc_init_array+0x38>)
 800967a:	4c0d      	ldr	r4, [pc, #52]	; (80096b0 <__libc_init_array+0x3c>)
 800967c:	1b64      	subs	r4, r4, r5
 800967e:	10a4      	asrs	r4, r4, #2
 8009680:	42a6      	cmp	r6, r4
 8009682:	d109      	bne.n	8009698 <__libc_init_array+0x24>
 8009684:	2600      	movs	r6, #0
 8009686:	f004 fd47 	bl	800e118 <_init>
 800968a:	4d0a      	ldr	r5, [pc, #40]	; (80096b4 <__libc_init_array+0x40>)
 800968c:	4c0a      	ldr	r4, [pc, #40]	; (80096b8 <__libc_init_array+0x44>)
 800968e:	1b64      	subs	r4, r4, r5
 8009690:	10a4      	asrs	r4, r4, #2
 8009692:	42a6      	cmp	r6, r4
 8009694:	d105      	bne.n	80096a2 <__libc_init_array+0x2e>
 8009696:	bd70      	pop	{r4, r5, r6, pc}
 8009698:	00b3      	lsls	r3, r6, #2
 800969a:	58eb      	ldr	r3, [r5, r3]
 800969c:	4798      	blx	r3
 800969e:	3601      	adds	r6, #1
 80096a0:	e7ee      	b.n	8009680 <__libc_init_array+0xc>
 80096a2:	00b3      	lsls	r3, r6, #2
 80096a4:	58eb      	ldr	r3, [r5, r3]
 80096a6:	4798      	blx	r3
 80096a8:	3601      	adds	r6, #1
 80096aa:	e7f2      	b.n	8009692 <__libc_init_array+0x1e>
 80096ac:	0800f400 	.word	0x0800f400
 80096b0:	0800f400 	.word	0x0800f400
 80096b4:	0800f400 	.word	0x0800f400
 80096b8:	0800f404 	.word	0x0800f404

080096bc <malloc>:
 80096bc:	b510      	push	{r4, lr}
 80096be:	4b03      	ldr	r3, [pc, #12]	; (80096cc <malloc+0x10>)
 80096c0:	0001      	movs	r1, r0
 80096c2:	6818      	ldr	r0, [r3, #0]
 80096c4:	f000 f856 	bl	8009774 <_malloc_r>
 80096c8:	bd10      	pop	{r4, pc}
 80096ca:	46c0      	nop			; (mov r8, r8)
 80096cc:	200000b8 	.word	0x200000b8

080096d0 <memset>:
 80096d0:	0003      	movs	r3, r0
 80096d2:	1882      	adds	r2, r0, r2
 80096d4:	4293      	cmp	r3, r2
 80096d6:	d100      	bne.n	80096da <memset+0xa>
 80096d8:	4770      	bx	lr
 80096da:	7019      	strb	r1, [r3, #0]
 80096dc:	3301      	adds	r3, #1
 80096de:	e7f9      	b.n	80096d4 <memset+0x4>

080096e0 <_free_r>:
 80096e0:	b570      	push	{r4, r5, r6, lr}
 80096e2:	0005      	movs	r5, r0
 80096e4:	2900      	cmp	r1, #0
 80096e6:	d010      	beq.n	800970a <_free_r+0x2a>
 80096e8:	1f0c      	subs	r4, r1, #4
 80096ea:	6823      	ldr	r3, [r4, #0]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	da00      	bge.n	80096f2 <_free_r+0x12>
 80096f0:	18e4      	adds	r4, r4, r3
 80096f2:	0028      	movs	r0, r5
 80096f4:	f000 fa4a 	bl	8009b8c <__malloc_lock>
 80096f8:	4a1d      	ldr	r2, [pc, #116]	; (8009770 <_free_r+0x90>)
 80096fa:	6813      	ldr	r3, [r2, #0]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d105      	bne.n	800970c <_free_r+0x2c>
 8009700:	6063      	str	r3, [r4, #4]
 8009702:	6014      	str	r4, [r2, #0]
 8009704:	0028      	movs	r0, r5
 8009706:	f000 fa49 	bl	8009b9c <__malloc_unlock>
 800970a:	bd70      	pop	{r4, r5, r6, pc}
 800970c:	42a3      	cmp	r3, r4
 800970e:	d908      	bls.n	8009722 <_free_r+0x42>
 8009710:	6821      	ldr	r1, [r4, #0]
 8009712:	1860      	adds	r0, r4, r1
 8009714:	4283      	cmp	r3, r0
 8009716:	d1f3      	bne.n	8009700 <_free_r+0x20>
 8009718:	6818      	ldr	r0, [r3, #0]
 800971a:	685b      	ldr	r3, [r3, #4]
 800971c:	1841      	adds	r1, r0, r1
 800971e:	6021      	str	r1, [r4, #0]
 8009720:	e7ee      	b.n	8009700 <_free_r+0x20>
 8009722:	001a      	movs	r2, r3
 8009724:	685b      	ldr	r3, [r3, #4]
 8009726:	2b00      	cmp	r3, #0
 8009728:	d001      	beq.n	800972e <_free_r+0x4e>
 800972a:	42a3      	cmp	r3, r4
 800972c:	d9f9      	bls.n	8009722 <_free_r+0x42>
 800972e:	6811      	ldr	r1, [r2, #0]
 8009730:	1850      	adds	r0, r2, r1
 8009732:	42a0      	cmp	r0, r4
 8009734:	d10b      	bne.n	800974e <_free_r+0x6e>
 8009736:	6820      	ldr	r0, [r4, #0]
 8009738:	1809      	adds	r1, r1, r0
 800973a:	1850      	adds	r0, r2, r1
 800973c:	6011      	str	r1, [r2, #0]
 800973e:	4283      	cmp	r3, r0
 8009740:	d1e0      	bne.n	8009704 <_free_r+0x24>
 8009742:	6818      	ldr	r0, [r3, #0]
 8009744:	685b      	ldr	r3, [r3, #4]
 8009746:	1841      	adds	r1, r0, r1
 8009748:	6011      	str	r1, [r2, #0]
 800974a:	6053      	str	r3, [r2, #4]
 800974c:	e7da      	b.n	8009704 <_free_r+0x24>
 800974e:	42a0      	cmp	r0, r4
 8009750:	d902      	bls.n	8009758 <_free_r+0x78>
 8009752:	230c      	movs	r3, #12
 8009754:	602b      	str	r3, [r5, #0]
 8009756:	e7d5      	b.n	8009704 <_free_r+0x24>
 8009758:	6821      	ldr	r1, [r4, #0]
 800975a:	1860      	adds	r0, r4, r1
 800975c:	4283      	cmp	r3, r0
 800975e:	d103      	bne.n	8009768 <_free_r+0x88>
 8009760:	6818      	ldr	r0, [r3, #0]
 8009762:	685b      	ldr	r3, [r3, #4]
 8009764:	1841      	adds	r1, r0, r1
 8009766:	6021      	str	r1, [r4, #0]
 8009768:	6063      	str	r3, [r4, #4]
 800976a:	6054      	str	r4, [r2, #4]
 800976c:	e7ca      	b.n	8009704 <_free_r+0x24>
 800976e:	46c0      	nop			; (mov r8, r8)
 8009770:	20000160 	.word	0x20000160

08009774 <_malloc_r>:
 8009774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009776:	2303      	movs	r3, #3
 8009778:	1ccd      	adds	r5, r1, #3
 800977a:	439d      	bics	r5, r3
 800977c:	3508      	adds	r5, #8
 800977e:	0006      	movs	r6, r0
 8009780:	2d0c      	cmp	r5, #12
 8009782:	d21f      	bcs.n	80097c4 <_malloc_r+0x50>
 8009784:	250c      	movs	r5, #12
 8009786:	42a9      	cmp	r1, r5
 8009788:	d81e      	bhi.n	80097c8 <_malloc_r+0x54>
 800978a:	0030      	movs	r0, r6
 800978c:	f000 f9fe 	bl	8009b8c <__malloc_lock>
 8009790:	4925      	ldr	r1, [pc, #148]	; (8009828 <_malloc_r+0xb4>)
 8009792:	680a      	ldr	r2, [r1, #0]
 8009794:	0014      	movs	r4, r2
 8009796:	2c00      	cmp	r4, #0
 8009798:	d11a      	bne.n	80097d0 <_malloc_r+0x5c>
 800979a:	4f24      	ldr	r7, [pc, #144]	; (800982c <_malloc_r+0xb8>)
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d104      	bne.n	80097ac <_malloc_r+0x38>
 80097a2:	0021      	movs	r1, r4
 80097a4:	0030      	movs	r0, r6
 80097a6:	f000 f843 	bl	8009830 <_sbrk_r>
 80097aa:	6038      	str	r0, [r7, #0]
 80097ac:	0029      	movs	r1, r5
 80097ae:	0030      	movs	r0, r6
 80097b0:	f000 f83e 	bl	8009830 <_sbrk_r>
 80097b4:	1c43      	adds	r3, r0, #1
 80097b6:	d12b      	bne.n	8009810 <_malloc_r+0x9c>
 80097b8:	230c      	movs	r3, #12
 80097ba:	0030      	movs	r0, r6
 80097bc:	6033      	str	r3, [r6, #0]
 80097be:	f000 f9ed 	bl	8009b9c <__malloc_unlock>
 80097c2:	e003      	b.n	80097cc <_malloc_r+0x58>
 80097c4:	2d00      	cmp	r5, #0
 80097c6:	dade      	bge.n	8009786 <_malloc_r+0x12>
 80097c8:	230c      	movs	r3, #12
 80097ca:	6033      	str	r3, [r6, #0]
 80097cc:	2000      	movs	r0, #0
 80097ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097d0:	6823      	ldr	r3, [r4, #0]
 80097d2:	1b5b      	subs	r3, r3, r5
 80097d4:	d419      	bmi.n	800980a <_malloc_r+0x96>
 80097d6:	2b0b      	cmp	r3, #11
 80097d8:	d903      	bls.n	80097e2 <_malloc_r+0x6e>
 80097da:	6023      	str	r3, [r4, #0]
 80097dc:	18e4      	adds	r4, r4, r3
 80097de:	6025      	str	r5, [r4, #0]
 80097e0:	e003      	b.n	80097ea <_malloc_r+0x76>
 80097e2:	6863      	ldr	r3, [r4, #4]
 80097e4:	42a2      	cmp	r2, r4
 80097e6:	d10e      	bne.n	8009806 <_malloc_r+0x92>
 80097e8:	600b      	str	r3, [r1, #0]
 80097ea:	0030      	movs	r0, r6
 80097ec:	f000 f9d6 	bl	8009b9c <__malloc_unlock>
 80097f0:	0020      	movs	r0, r4
 80097f2:	2207      	movs	r2, #7
 80097f4:	300b      	adds	r0, #11
 80097f6:	1d23      	adds	r3, r4, #4
 80097f8:	4390      	bics	r0, r2
 80097fa:	1ac2      	subs	r2, r0, r3
 80097fc:	4298      	cmp	r0, r3
 80097fe:	d0e6      	beq.n	80097ce <_malloc_r+0x5a>
 8009800:	1a1b      	subs	r3, r3, r0
 8009802:	50a3      	str	r3, [r4, r2]
 8009804:	e7e3      	b.n	80097ce <_malloc_r+0x5a>
 8009806:	6053      	str	r3, [r2, #4]
 8009808:	e7ef      	b.n	80097ea <_malloc_r+0x76>
 800980a:	0022      	movs	r2, r4
 800980c:	6864      	ldr	r4, [r4, #4]
 800980e:	e7c2      	b.n	8009796 <_malloc_r+0x22>
 8009810:	2303      	movs	r3, #3
 8009812:	1cc4      	adds	r4, r0, #3
 8009814:	439c      	bics	r4, r3
 8009816:	42a0      	cmp	r0, r4
 8009818:	d0e1      	beq.n	80097de <_malloc_r+0x6a>
 800981a:	1a21      	subs	r1, r4, r0
 800981c:	0030      	movs	r0, r6
 800981e:	f000 f807 	bl	8009830 <_sbrk_r>
 8009822:	1c43      	adds	r3, r0, #1
 8009824:	d1db      	bne.n	80097de <_malloc_r+0x6a>
 8009826:	e7c7      	b.n	80097b8 <_malloc_r+0x44>
 8009828:	20000160 	.word	0x20000160
 800982c:	20000164 	.word	0x20000164

08009830 <_sbrk_r>:
 8009830:	2300      	movs	r3, #0
 8009832:	b570      	push	{r4, r5, r6, lr}
 8009834:	4d06      	ldr	r5, [pc, #24]	; (8009850 <_sbrk_r+0x20>)
 8009836:	0004      	movs	r4, r0
 8009838:	0008      	movs	r0, r1
 800983a:	602b      	str	r3, [r5, #0]
 800983c:	f7fc fb02 	bl	8005e44 <_sbrk>
 8009840:	1c43      	adds	r3, r0, #1
 8009842:	d103      	bne.n	800984c <_sbrk_r+0x1c>
 8009844:	682b      	ldr	r3, [r5, #0]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d000      	beq.n	800984c <_sbrk_r+0x1c>
 800984a:	6023      	str	r3, [r4, #0]
 800984c:	bd70      	pop	{r4, r5, r6, pc}
 800984e:	46c0      	nop			; (mov r8, r8)
 8009850:	20001304 	.word	0x20001304

08009854 <siprintf>:
 8009854:	b40e      	push	{r1, r2, r3}
 8009856:	b500      	push	{lr}
 8009858:	490b      	ldr	r1, [pc, #44]	; (8009888 <siprintf+0x34>)
 800985a:	b09c      	sub	sp, #112	; 0x70
 800985c:	ab1d      	add	r3, sp, #116	; 0x74
 800985e:	9002      	str	r0, [sp, #8]
 8009860:	9006      	str	r0, [sp, #24]
 8009862:	9107      	str	r1, [sp, #28]
 8009864:	9104      	str	r1, [sp, #16]
 8009866:	4809      	ldr	r0, [pc, #36]	; (800988c <siprintf+0x38>)
 8009868:	4909      	ldr	r1, [pc, #36]	; (8009890 <siprintf+0x3c>)
 800986a:	cb04      	ldmia	r3!, {r2}
 800986c:	9105      	str	r1, [sp, #20]
 800986e:	6800      	ldr	r0, [r0, #0]
 8009870:	a902      	add	r1, sp, #8
 8009872:	9301      	str	r3, [sp, #4]
 8009874:	f000 fde8 	bl	800a448 <_svfiprintf_r>
 8009878:	2300      	movs	r3, #0
 800987a:	9a02      	ldr	r2, [sp, #8]
 800987c:	7013      	strb	r3, [r2, #0]
 800987e:	b01c      	add	sp, #112	; 0x70
 8009880:	bc08      	pop	{r3}
 8009882:	b003      	add	sp, #12
 8009884:	4718      	bx	r3
 8009886:	46c0      	nop			; (mov r8, r8)
 8009888:	7fffffff 	.word	0x7fffffff
 800988c:	200000b8 	.word	0x200000b8
 8009890:	ffff0208 	.word	0xffff0208

08009894 <__assert_func>:
 8009894:	b530      	push	{r4, r5, lr}
 8009896:	0014      	movs	r4, r2
 8009898:	001a      	movs	r2, r3
 800989a:	4b09      	ldr	r3, [pc, #36]	; (80098c0 <__assert_func+0x2c>)
 800989c:	0005      	movs	r5, r0
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	b085      	sub	sp, #20
 80098a2:	68d8      	ldr	r0, [r3, #12]
 80098a4:	4b07      	ldr	r3, [pc, #28]	; (80098c4 <__assert_func+0x30>)
 80098a6:	2c00      	cmp	r4, #0
 80098a8:	d101      	bne.n	80098ae <__assert_func+0x1a>
 80098aa:	4b07      	ldr	r3, [pc, #28]	; (80098c8 <__assert_func+0x34>)
 80098ac:	001c      	movs	r4, r3
 80098ae:	9301      	str	r3, [sp, #4]
 80098b0:	9100      	str	r1, [sp, #0]
 80098b2:	002b      	movs	r3, r5
 80098b4:	4905      	ldr	r1, [pc, #20]	; (80098cc <__assert_func+0x38>)
 80098b6:	9402      	str	r4, [sp, #8]
 80098b8:	f000 f958 	bl	8009b6c <fiprintf>
 80098bc:	f001 fa7e 	bl	800adbc <abort>
 80098c0:	200000b8 	.word	0x200000b8
 80098c4:	0800ef20 	.word	0x0800ef20
 80098c8:	0800ef5b 	.word	0x0800ef5b
 80098cc:	0800ef2d 	.word	0x0800ef2d

080098d0 <print_e>:
 80098d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098d2:	b08b      	sub	sp, #44	; 0x2c
 80098d4:	000f      	movs	r7, r1
 80098d6:	a910      	add	r1, sp, #64	; 0x40
 80098d8:	c920      	ldmia	r1!, {r5}
 80098da:	780e      	ldrb	r6, [r1, #0]
 80098dc:	a908      	add	r1, sp, #32
 80098de:	9104      	str	r1, [sp, #16]
 80098e0:	a907      	add	r1, sp, #28
 80098e2:	9103      	str	r1, [sp, #12]
 80098e4:	a909      	add	r1, sp, #36	; 0x24
 80098e6:	9102      	str	r1, [sp, #8]
 80098e8:	1c69      	adds	r1, r5, #1
 80098ea:	9101      	str	r1, [sp, #4]
 80098ec:	2102      	movs	r1, #2
 80098ee:	9100      	str	r1, [sp, #0]
 80098f0:	f001 faf6 	bl	800aee0 <_dtoa_r>
 80098f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80098f6:	4b36      	ldr	r3, [pc, #216]	; (80099d0 <print_e+0x100>)
 80098f8:	0001      	movs	r1, r0
 80098fa:	429a      	cmp	r2, r3
 80098fc:	d104      	bne.n	8009908 <print_e+0x38>
 80098fe:	0038      	movs	r0, r7
 8009900:	f001 f986 	bl	800ac10 <strcpy>
 8009904:	b00b      	add	sp, #44	; 0x2c
 8009906:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009908:	7801      	ldrb	r1, [r0, #0]
 800990a:	1c43      	adds	r3, r0, #1
 800990c:	1c7c      	adds	r4, r7, #1
 800990e:	7039      	strb	r1, [r7, #0]
 8009910:	2d00      	cmp	r5, #0
 8009912:	dd01      	ble.n	8009918 <print_e+0x48>
 8009914:	2101      	movs	r1, #1
 8009916:	9112      	str	r1, [sp, #72]	; 0x48
 8009918:	212e      	movs	r1, #46	; 0x2e
 800991a:	7818      	ldrb	r0, [r3, #0]
 800991c:	2800      	cmp	r0, #0
 800991e:	d001      	beq.n	8009924 <print_e+0x54>
 8009920:	2d00      	cmp	r5, #0
 8009922:	dc35      	bgt.n	8009990 <print_e+0xc0>
 8009924:	2e67      	cmp	r6, #103	; 0x67
 8009926:	d04b      	beq.n	80099c0 <print_e+0xf0>
 8009928:	2e47      	cmp	r6, #71	; 0x47
 800992a:	d04b      	beq.n	80099c4 <print_e+0xf4>
 800992c:	232e      	movs	r3, #46	; 0x2e
 800992e:	2130      	movs	r1, #48	; 0x30
 8009930:	2d00      	cmp	r5, #0
 8009932:	dc3a      	bgt.n	80099aa <print_e+0xda>
 8009934:	1e53      	subs	r3, r2, #1
 8009936:	7026      	strb	r6, [r4, #0]
 8009938:	9309      	str	r3, [sp, #36]	; 0x24
 800993a:	1ca5      	adds	r5, r4, #2
 800993c:	2b00      	cmp	r3, #0
 800993e:	da43      	bge.n	80099c8 <print_e+0xf8>
 8009940:	232d      	movs	r3, #45	; 0x2d
 8009942:	7063      	strb	r3, [r4, #1]
 8009944:	3b2c      	subs	r3, #44	; 0x2c
 8009946:	1a9b      	subs	r3, r3, r2
 8009948:	9309      	str	r3, [sp, #36]	; 0x24
 800994a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800994c:	2e63      	cmp	r6, #99	; 0x63
 800994e:	dd0d      	ble.n	800996c <print_e+0x9c>
 8009950:	2164      	movs	r1, #100	; 0x64
 8009952:	0030      	movs	r0, r6
 8009954:	f7f6 fc60 	bl	8000218 <__divsi3>
 8009958:	0003      	movs	r3, r0
 800995a:	0002      	movs	r2, r0
 800995c:	2064      	movs	r0, #100	; 0x64
 800995e:	4240      	negs	r0, r0
 8009960:	4358      	muls	r0, r3
 8009962:	3230      	adds	r2, #48	; 0x30
 8009964:	1980      	adds	r0, r0, r6
 8009966:	1ce5      	adds	r5, r4, #3
 8009968:	70a2      	strb	r2, [r4, #2]
 800996a:	9009      	str	r0, [sp, #36]	; 0x24
 800996c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800996e:	210a      	movs	r1, #10
 8009970:	0020      	movs	r0, r4
 8009972:	f7f6 fc51 	bl	8000218 <__divsi3>
 8009976:	0003      	movs	r3, r0
 8009978:	0002      	movs	r2, r0
 800997a:	200a      	movs	r0, #10
 800997c:	4240      	negs	r0, r0
 800997e:	4358      	muls	r0, r3
 8009980:	2300      	movs	r3, #0
 8009982:	1900      	adds	r0, r0, r4
 8009984:	3230      	adds	r2, #48	; 0x30
 8009986:	3030      	adds	r0, #48	; 0x30
 8009988:	702a      	strb	r2, [r5, #0]
 800998a:	7068      	strb	r0, [r5, #1]
 800998c:	70ab      	strb	r3, [r5, #2]
 800998e:	e7b9      	b.n	8009904 <print_e+0x34>
 8009990:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009992:	2800      	cmp	r0, #0
 8009994:	d001      	beq.n	800999a <print_e+0xca>
 8009996:	7021      	strb	r1, [r4, #0]
 8009998:	3401      	adds	r4, #1
 800999a:	7818      	ldrb	r0, [r3, #0]
 800999c:	3d01      	subs	r5, #1
 800999e:	7020      	strb	r0, [r4, #0]
 80099a0:	2000      	movs	r0, #0
 80099a2:	3301      	adds	r3, #1
 80099a4:	3401      	adds	r4, #1
 80099a6:	9012      	str	r0, [sp, #72]	; 0x48
 80099a8:	e7b7      	b.n	800991a <print_e+0x4a>
 80099aa:	9812      	ldr	r0, [sp, #72]	; 0x48
 80099ac:	2800      	cmp	r0, #0
 80099ae:	d001      	beq.n	80099b4 <print_e+0xe4>
 80099b0:	7023      	strb	r3, [r4, #0]
 80099b2:	3401      	adds	r4, #1
 80099b4:	2000      	movs	r0, #0
 80099b6:	7021      	strb	r1, [r4, #0]
 80099b8:	3d01      	subs	r5, #1
 80099ba:	3401      	adds	r4, #1
 80099bc:	9012      	str	r0, [sp, #72]	; 0x48
 80099be:	e7b7      	b.n	8009930 <print_e+0x60>
 80099c0:	2665      	movs	r6, #101	; 0x65
 80099c2:	e7b7      	b.n	8009934 <print_e+0x64>
 80099c4:	2645      	movs	r6, #69	; 0x45
 80099c6:	e7b5      	b.n	8009934 <print_e+0x64>
 80099c8:	232b      	movs	r3, #43	; 0x2b
 80099ca:	7063      	strb	r3, [r4, #1]
 80099cc:	e7bd      	b.n	800994a <print_e+0x7a>
 80099ce:	46c0      	nop			; (mov r8, r8)
 80099d0:	0000270f 	.word	0x0000270f

080099d4 <_gcvt>:
 80099d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80099d6:	0016      	movs	r6, r2
 80099d8:	001d      	movs	r5, r3
 80099da:	b08d      	sub	sp, #52	; 0x34
 80099dc:	ab14      	add	r3, sp, #80	; 0x50
 80099de:	781b      	ldrb	r3, [r3, #0]
 80099e0:	0007      	movs	r7, r0
 80099e2:	9307      	str	r3, [sp, #28]
 80099e4:	2200      	movs	r2, #0
 80099e6:	2300      	movs	r3, #0
 80099e8:	0030      	movs	r0, r6
 80099ea:	0029      	movs	r1, r5
 80099ec:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 80099ee:	f7f9 f9f5 	bl	8002ddc <__aeabi_dcmplt>
 80099f2:	2800      	cmp	r0, #0
 80099f4:	d002      	beq.n	80099fc <_gcvt+0x28>
 80099f6:	2380      	movs	r3, #128	; 0x80
 80099f8:	061b      	lsls	r3, r3, #24
 80099fa:	18ed      	adds	r5, r5, r3
 80099fc:	2200      	movs	r2, #0
 80099fe:	2300      	movs	r3, #0
 8009a00:	0030      	movs	r0, r6
 8009a02:	0029      	movs	r1, r5
 8009a04:	f7f9 f9e4 	bl	8002dd0 <__aeabi_dcmpeq>
 8009a08:	2800      	cmp	r0, #0
 8009a0a:	d006      	beq.n	8009a1a <_gcvt+0x46>
 8009a0c:	2330      	movs	r3, #48	; 0x30
 8009a0e:	7023      	strb	r3, [r4, #0]
 8009a10:	2300      	movs	r3, #0
 8009a12:	7063      	strb	r3, [r4, #1]
 8009a14:	0020      	movs	r0, r4
 8009a16:	b00d      	add	sp, #52	; 0x34
 8009a18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a1a:	0030      	movs	r0, r6
 8009a1c:	0029      	movs	r1, r5
 8009a1e:	4a50      	ldr	r2, [pc, #320]	; (8009b60 <_gcvt+0x18c>)
 8009a20:	4b50      	ldr	r3, [pc, #320]	; (8009b64 <_gcvt+0x190>)
 8009a22:	f7f9 f9e5 	bl	8002df0 <__aeabi_dcmple>
 8009a26:	2800      	cmp	r0, #0
 8009a28:	d00d      	beq.n	8009a46 <_gcvt+0x72>
 8009a2a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009a2c:	0032      	movs	r2, r6
 8009a2e:	9302      	str	r3, [sp, #8]
 8009a30:	9b07      	ldr	r3, [sp, #28]
 8009a32:	0021      	movs	r1, r4
 8009a34:	9301      	str	r3, [sp, #4]
 8009a36:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009a38:	0038      	movs	r0, r7
 8009a3a:	3b01      	subs	r3, #1
 8009a3c:	9300      	str	r3, [sp, #0]
 8009a3e:	002b      	movs	r3, r5
 8009a40:	f7ff ff46 	bl	80098d0 <print_e>
 8009a44:	e7e6      	b.n	8009a14 <_gcvt+0x40>
 8009a46:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009a48:	f000 fc4e 	bl	800a2e8 <_mprec_log10>
 8009a4c:	0032      	movs	r2, r6
 8009a4e:	002b      	movs	r3, r5
 8009a50:	f7f9 f9ce 	bl	8002df0 <__aeabi_dcmple>
 8009a54:	2800      	cmp	r0, #0
 8009a56:	d1e8      	bne.n	8009a2a <_gcvt+0x56>
 8009a58:	ab0b      	add	r3, sp, #44	; 0x2c
 8009a5a:	9304      	str	r3, [sp, #16]
 8009a5c:	ab0a      	add	r3, sp, #40	; 0x28
 8009a5e:	9303      	str	r3, [sp, #12]
 8009a60:	ab09      	add	r3, sp, #36	; 0x24
 8009a62:	9302      	str	r3, [sp, #8]
 8009a64:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009a66:	0032      	movs	r2, r6
 8009a68:	9301      	str	r3, [sp, #4]
 8009a6a:	2302      	movs	r3, #2
 8009a6c:	0038      	movs	r0, r7
 8009a6e:	9300      	str	r3, [sp, #0]
 8009a70:	002b      	movs	r3, r5
 8009a72:	f001 fa35 	bl	800aee0 <_dtoa_r>
 8009a76:	4b3c      	ldr	r3, [pc, #240]	; (8009b68 <_gcvt+0x194>)
 8009a78:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a7a:	0001      	movs	r1, r0
 8009a7c:	0020      	movs	r0, r4
 8009a7e:	429a      	cmp	r2, r3
 8009a80:	d00d      	beq.n	8009a9e <_gcvt+0xca>
 8009a82:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009a84:	18e2      	adds	r2, r4, r3
 8009a86:	780e      	ldrb	r6, [r1, #0]
 8009a88:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009a8a:	1a13      	subs	r3, r2, r0
 8009a8c:	2e00      	cmp	r6, #0
 8009a8e:	d002      	beq.n	8009a96 <_gcvt+0xc2>
 8009a90:	2d00      	cmp	r5, #0
 8009a92:	dc07      	bgt.n	8009aa4 <_gcvt+0xd0>
 8009a94:	2600      	movs	r6, #0
 8009a96:	2201      	movs	r2, #1
 8009a98:	2730      	movs	r7, #48	; 0x30
 8009a9a:	4694      	mov	ip, r2
 8009a9c:	e00f      	b.n	8009abe <_gcvt+0xea>
 8009a9e:	f001 f8b7 	bl	800ac10 <strcpy>
 8009aa2:	e7b7      	b.n	8009a14 <_gcvt+0x40>
 8009aa4:	3d01      	subs	r5, #1
 8009aa6:	7006      	strb	r6, [r0, #0]
 8009aa8:	3101      	adds	r1, #1
 8009aaa:	9509      	str	r5, [sp, #36]	; 0x24
 8009aac:	3001      	adds	r0, #1
 8009aae:	e7ea      	b.n	8009a86 <_gcvt+0xb2>
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	dd07      	ble.n	8009ac4 <_gcvt+0xf0>
 8009ab4:	4666      	mov	r6, ip
 8009ab6:	7007      	strb	r7, [r0, #0]
 8009ab8:	3d01      	subs	r5, #1
 8009aba:	3b01      	subs	r3, #1
 8009abc:	3001      	adds	r0, #1
 8009abe:	0002      	movs	r2, r0
 8009ac0:	2d00      	cmp	r5, #0
 8009ac2:	dcf5      	bgt.n	8009ab0 <_gcvt+0xdc>
 8009ac4:	2e00      	cmp	r6, #0
 8009ac6:	d000      	beq.n	8009aca <_gcvt+0xf6>
 8009ac8:	9509      	str	r5, [sp, #36]	; 0x24
 8009aca:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8009acc:	2d00      	cmp	r5, #0
 8009ace:	d102      	bne.n	8009ad6 <_gcvt+0x102>
 8009ad0:	780d      	ldrb	r5, [r1, #0]
 8009ad2:	2d00      	cmp	r5, #0
 8009ad4:	d029      	beq.n	8009b2a <_gcvt+0x156>
 8009ad6:	4284      	cmp	r4, r0
 8009ad8:	d102      	bne.n	8009ae0 <_gcvt+0x10c>
 8009ada:	2230      	movs	r2, #48	; 0x30
 8009adc:	7022      	strb	r2, [r4, #0]
 8009ade:	1c62      	adds	r2, r4, #1
 8009ae0:	202e      	movs	r0, #46	; 0x2e
 8009ae2:	7010      	strb	r0, [r2, #0]
 8009ae4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009ae6:	0015      	movs	r5, r2
 8009ae8:	1a87      	subs	r7, r0, r2
 8009aea:	9707      	str	r7, [sp, #28]
 8009aec:	2701      	movs	r7, #1
 8009aee:	2600      	movs	r6, #0
 8009af0:	46bc      	mov	ip, r7
 8009af2:	9f07      	ldr	r7, [sp, #28]
 8009af4:	42ef      	cmn	r7, r5
 8009af6:	d41b      	bmi.n	8009b30 <_gcvt+0x15c>
 8009af8:	2500      	movs	r5, #0
 8009afa:	4247      	negs	r7, r0
 8009afc:	42a8      	cmp	r0, r5
 8009afe:	dc00      	bgt.n	8009b02 <_gcvt+0x12e>
 8009b00:	003d      	movs	r5, r7
 8009b02:	3501      	adds	r5, #1
 8009b04:	1952      	adds	r2, r2, r5
 8009b06:	2500      	movs	r5, #0
 8009b08:	42a8      	cmp	r0, r5
 8009b0a:	dc00      	bgt.n	8009b0e <_gcvt+0x13a>
 8009b0c:	003d      	movs	r5, r7
 8009b0e:	1945      	adds	r5, r0, r5
 8009b10:	2e00      	cmp	r6, #0
 8009b12:	d000      	beq.n	8009b16 <_gcvt+0x142>
 8009b14:	9509      	str	r5, [sp, #36]	; 0x24
 8009b16:	0010      	movs	r0, r2
 8009b18:	780d      	ldrb	r5, [r1, #0]
 8009b1a:	0002      	movs	r2, r0
 8009b1c:	2d00      	cmp	r5, #0
 8009b1e:	d001      	beq.n	8009b24 <_gcvt+0x150>
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	dc0a      	bgt.n	8009b3a <_gcvt+0x166>
 8009b24:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009b26:	2900      	cmp	r1, #0
 8009b28:	d116      	bne.n	8009b58 <_gcvt+0x184>
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	7013      	strb	r3, [r2, #0]
 8009b2e:	e771      	b.n	8009a14 <_gcvt+0x40>
 8009b30:	2630      	movs	r6, #48	; 0x30
 8009b32:	3501      	adds	r5, #1
 8009b34:	702e      	strb	r6, [r5, #0]
 8009b36:	4666      	mov	r6, ip
 8009b38:	e7db      	b.n	8009af2 <_gcvt+0x11e>
 8009b3a:	7005      	strb	r5, [r0, #0]
 8009b3c:	3101      	adds	r1, #1
 8009b3e:	3b01      	subs	r3, #1
 8009b40:	3001      	adds	r0, #1
 8009b42:	e7e9      	b.n	8009b18 <_gcvt+0x144>
 8009b44:	7016      	strb	r6, [r2, #0]
 8009b46:	3201      	adds	r2, #1
 8009b48:	1aa9      	subs	r1, r5, r2
 8009b4a:	2900      	cmp	r1, #0
 8009b4c:	dcfa      	bgt.n	8009b44 <_gcvt+0x170>
 8009b4e:	43da      	mvns	r2, r3
 8009b50:	17d2      	asrs	r2, r2, #31
 8009b52:	401a      	ands	r2, r3
 8009b54:	1882      	adds	r2, r0, r2
 8009b56:	e7e8      	b.n	8009b2a <_gcvt+0x156>
 8009b58:	0002      	movs	r2, r0
 8009b5a:	2630      	movs	r6, #48	; 0x30
 8009b5c:	181d      	adds	r5, r3, r0
 8009b5e:	e7f3      	b.n	8009b48 <_gcvt+0x174>
 8009b60:	eb1c432d 	.word	0xeb1c432d
 8009b64:	3f1a36e2 	.word	0x3f1a36e2
 8009b68:	0000270f 	.word	0x0000270f

08009b6c <fiprintf>:
 8009b6c:	b40e      	push	{r1, r2, r3}
 8009b6e:	b503      	push	{r0, r1, lr}
 8009b70:	0001      	movs	r1, r0
 8009b72:	ab03      	add	r3, sp, #12
 8009b74:	4804      	ldr	r0, [pc, #16]	; (8009b88 <fiprintf+0x1c>)
 8009b76:	cb04      	ldmia	r3!, {r2}
 8009b78:	6800      	ldr	r0, [r0, #0]
 8009b7a:	9301      	str	r3, [sp, #4]
 8009b7c:	f000 fd8c 	bl	800a698 <_vfiprintf_r>
 8009b80:	b002      	add	sp, #8
 8009b82:	bc08      	pop	{r3}
 8009b84:	b003      	add	sp, #12
 8009b86:	4718      	bx	r3
 8009b88:	200000b8 	.word	0x200000b8

08009b8c <__malloc_lock>:
 8009b8c:	b510      	push	{r4, lr}
 8009b8e:	4802      	ldr	r0, [pc, #8]	; (8009b98 <__malloc_lock+0xc>)
 8009b90:	f002 f993 	bl	800beba <__retarget_lock_acquire_recursive>
 8009b94:	bd10      	pop	{r4, pc}
 8009b96:	46c0      	nop			; (mov r8, r8)
 8009b98:	2000130c 	.word	0x2000130c

08009b9c <__malloc_unlock>:
 8009b9c:	b510      	push	{r4, lr}
 8009b9e:	4802      	ldr	r0, [pc, #8]	; (8009ba8 <__malloc_unlock+0xc>)
 8009ba0:	f002 f98c 	bl	800bebc <__retarget_lock_release_recursive>
 8009ba4:	bd10      	pop	{r4, pc}
 8009ba6:	46c0      	nop			; (mov r8, r8)
 8009ba8:	2000130c 	.word	0x2000130c

08009bac <_Balloc>:
 8009bac:	b570      	push	{r4, r5, r6, lr}
 8009bae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009bb0:	0006      	movs	r6, r0
 8009bb2:	000c      	movs	r4, r1
 8009bb4:	2d00      	cmp	r5, #0
 8009bb6:	d10e      	bne.n	8009bd6 <_Balloc+0x2a>
 8009bb8:	2010      	movs	r0, #16
 8009bba:	f7ff fd7f 	bl	80096bc <malloc>
 8009bbe:	1e02      	subs	r2, r0, #0
 8009bc0:	6270      	str	r0, [r6, #36]	; 0x24
 8009bc2:	d104      	bne.n	8009bce <_Balloc+0x22>
 8009bc4:	2166      	movs	r1, #102	; 0x66
 8009bc6:	4b19      	ldr	r3, [pc, #100]	; (8009c2c <_Balloc+0x80>)
 8009bc8:	4819      	ldr	r0, [pc, #100]	; (8009c30 <_Balloc+0x84>)
 8009bca:	f7ff fe63 	bl	8009894 <__assert_func>
 8009bce:	6045      	str	r5, [r0, #4]
 8009bd0:	6085      	str	r5, [r0, #8]
 8009bd2:	6005      	str	r5, [r0, #0]
 8009bd4:	60c5      	str	r5, [r0, #12]
 8009bd6:	6a75      	ldr	r5, [r6, #36]	; 0x24
 8009bd8:	68eb      	ldr	r3, [r5, #12]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d013      	beq.n	8009c06 <_Balloc+0x5a>
 8009bde:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009be0:	00a2      	lsls	r2, r4, #2
 8009be2:	68db      	ldr	r3, [r3, #12]
 8009be4:	189b      	adds	r3, r3, r2
 8009be6:	6818      	ldr	r0, [r3, #0]
 8009be8:	2800      	cmp	r0, #0
 8009bea:	d118      	bne.n	8009c1e <_Balloc+0x72>
 8009bec:	2101      	movs	r1, #1
 8009bee:	000d      	movs	r5, r1
 8009bf0:	40a5      	lsls	r5, r4
 8009bf2:	1d6a      	adds	r2, r5, #5
 8009bf4:	0030      	movs	r0, r6
 8009bf6:	0092      	lsls	r2, r2, #2
 8009bf8:	f000 fb90 	bl	800a31c <_calloc_r>
 8009bfc:	2800      	cmp	r0, #0
 8009bfe:	d00c      	beq.n	8009c1a <_Balloc+0x6e>
 8009c00:	6044      	str	r4, [r0, #4]
 8009c02:	6085      	str	r5, [r0, #8]
 8009c04:	e00d      	b.n	8009c22 <_Balloc+0x76>
 8009c06:	2221      	movs	r2, #33	; 0x21
 8009c08:	2104      	movs	r1, #4
 8009c0a:	0030      	movs	r0, r6
 8009c0c:	f000 fb86 	bl	800a31c <_calloc_r>
 8009c10:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009c12:	60e8      	str	r0, [r5, #12]
 8009c14:	68db      	ldr	r3, [r3, #12]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d1e1      	bne.n	8009bde <_Balloc+0x32>
 8009c1a:	2000      	movs	r0, #0
 8009c1c:	bd70      	pop	{r4, r5, r6, pc}
 8009c1e:	6802      	ldr	r2, [r0, #0]
 8009c20:	601a      	str	r2, [r3, #0]
 8009c22:	2300      	movs	r3, #0
 8009c24:	6103      	str	r3, [r0, #16]
 8009c26:	60c3      	str	r3, [r0, #12]
 8009c28:	e7f8      	b.n	8009c1c <_Balloc+0x70>
 8009c2a:	46c0      	nop			; (mov r8, r8)
 8009c2c:	0800ef5c 	.word	0x0800ef5c
 8009c30:	0800ef73 	.word	0x0800ef73

08009c34 <_Bfree>:
 8009c34:	b570      	push	{r4, r5, r6, lr}
 8009c36:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009c38:	0005      	movs	r5, r0
 8009c3a:	000c      	movs	r4, r1
 8009c3c:	2e00      	cmp	r6, #0
 8009c3e:	d10e      	bne.n	8009c5e <_Bfree+0x2a>
 8009c40:	2010      	movs	r0, #16
 8009c42:	f7ff fd3b 	bl	80096bc <malloc>
 8009c46:	1e02      	subs	r2, r0, #0
 8009c48:	6268      	str	r0, [r5, #36]	; 0x24
 8009c4a:	d104      	bne.n	8009c56 <_Bfree+0x22>
 8009c4c:	218a      	movs	r1, #138	; 0x8a
 8009c4e:	4b09      	ldr	r3, [pc, #36]	; (8009c74 <_Bfree+0x40>)
 8009c50:	4809      	ldr	r0, [pc, #36]	; (8009c78 <_Bfree+0x44>)
 8009c52:	f7ff fe1f 	bl	8009894 <__assert_func>
 8009c56:	6046      	str	r6, [r0, #4]
 8009c58:	6086      	str	r6, [r0, #8]
 8009c5a:	6006      	str	r6, [r0, #0]
 8009c5c:	60c6      	str	r6, [r0, #12]
 8009c5e:	2c00      	cmp	r4, #0
 8009c60:	d007      	beq.n	8009c72 <_Bfree+0x3e>
 8009c62:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009c64:	6862      	ldr	r2, [r4, #4]
 8009c66:	68db      	ldr	r3, [r3, #12]
 8009c68:	0092      	lsls	r2, r2, #2
 8009c6a:	189b      	adds	r3, r3, r2
 8009c6c:	681a      	ldr	r2, [r3, #0]
 8009c6e:	6022      	str	r2, [r4, #0]
 8009c70:	601c      	str	r4, [r3, #0]
 8009c72:	bd70      	pop	{r4, r5, r6, pc}
 8009c74:	0800ef5c 	.word	0x0800ef5c
 8009c78:	0800ef73 	.word	0x0800ef73

08009c7c <__multadd>:
 8009c7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c7e:	000e      	movs	r6, r1
 8009c80:	9001      	str	r0, [sp, #4]
 8009c82:	000c      	movs	r4, r1
 8009c84:	001d      	movs	r5, r3
 8009c86:	2000      	movs	r0, #0
 8009c88:	690f      	ldr	r7, [r1, #16]
 8009c8a:	3614      	adds	r6, #20
 8009c8c:	6833      	ldr	r3, [r6, #0]
 8009c8e:	3001      	adds	r0, #1
 8009c90:	b299      	uxth	r1, r3
 8009c92:	4351      	muls	r1, r2
 8009c94:	0c1b      	lsrs	r3, r3, #16
 8009c96:	4353      	muls	r3, r2
 8009c98:	1949      	adds	r1, r1, r5
 8009c9a:	0c0d      	lsrs	r5, r1, #16
 8009c9c:	195b      	adds	r3, r3, r5
 8009c9e:	0c1d      	lsrs	r5, r3, #16
 8009ca0:	b289      	uxth	r1, r1
 8009ca2:	041b      	lsls	r3, r3, #16
 8009ca4:	185b      	adds	r3, r3, r1
 8009ca6:	c608      	stmia	r6!, {r3}
 8009ca8:	4287      	cmp	r7, r0
 8009caa:	dcef      	bgt.n	8009c8c <__multadd+0x10>
 8009cac:	2d00      	cmp	r5, #0
 8009cae:	d022      	beq.n	8009cf6 <__multadd+0x7a>
 8009cb0:	68a3      	ldr	r3, [r4, #8]
 8009cb2:	42bb      	cmp	r3, r7
 8009cb4:	dc19      	bgt.n	8009cea <__multadd+0x6e>
 8009cb6:	6863      	ldr	r3, [r4, #4]
 8009cb8:	9801      	ldr	r0, [sp, #4]
 8009cba:	1c59      	adds	r1, r3, #1
 8009cbc:	f7ff ff76 	bl	8009bac <_Balloc>
 8009cc0:	1e06      	subs	r6, r0, #0
 8009cc2:	d105      	bne.n	8009cd0 <__multadd+0x54>
 8009cc4:	0002      	movs	r2, r0
 8009cc6:	21b5      	movs	r1, #181	; 0xb5
 8009cc8:	4b0c      	ldr	r3, [pc, #48]	; (8009cfc <__multadd+0x80>)
 8009cca:	480d      	ldr	r0, [pc, #52]	; (8009d00 <__multadd+0x84>)
 8009ccc:	f7ff fde2 	bl	8009894 <__assert_func>
 8009cd0:	0021      	movs	r1, r4
 8009cd2:	6923      	ldr	r3, [r4, #16]
 8009cd4:	310c      	adds	r1, #12
 8009cd6:	1c9a      	adds	r2, r3, #2
 8009cd8:	0092      	lsls	r2, r2, #2
 8009cda:	300c      	adds	r0, #12
 8009cdc:	f002 f967 	bl	800bfae <memcpy>
 8009ce0:	0021      	movs	r1, r4
 8009ce2:	9801      	ldr	r0, [sp, #4]
 8009ce4:	f7ff ffa6 	bl	8009c34 <_Bfree>
 8009ce8:	0034      	movs	r4, r6
 8009cea:	1d3b      	adds	r3, r7, #4
 8009cec:	009b      	lsls	r3, r3, #2
 8009cee:	18e3      	adds	r3, r4, r3
 8009cf0:	605d      	str	r5, [r3, #4]
 8009cf2:	1c7b      	adds	r3, r7, #1
 8009cf4:	6123      	str	r3, [r4, #16]
 8009cf6:	0020      	movs	r0, r4
 8009cf8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009cfa:	46c0      	nop			; (mov r8, r8)
 8009cfc:	0800efd3 	.word	0x0800efd3
 8009d00:	0800ef73 	.word	0x0800ef73

08009d04 <__hi0bits>:
 8009d04:	0003      	movs	r3, r0
 8009d06:	0c02      	lsrs	r2, r0, #16
 8009d08:	2000      	movs	r0, #0
 8009d0a:	4282      	cmp	r2, r0
 8009d0c:	d101      	bne.n	8009d12 <__hi0bits+0xe>
 8009d0e:	041b      	lsls	r3, r3, #16
 8009d10:	3010      	adds	r0, #16
 8009d12:	0e1a      	lsrs	r2, r3, #24
 8009d14:	d101      	bne.n	8009d1a <__hi0bits+0x16>
 8009d16:	3008      	adds	r0, #8
 8009d18:	021b      	lsls	r3, r3, #8
 8009d1a:	0f1a      	lsrs	r2, r3, #28
 8009d1c:	d101      	bne.n	8009d22 <__hi0bits+0x1e>
 8009d1e:	3004      	adds	r0, #4
 8009d20:	011b      	lsls	r3, r3, #4
 8009d22:	0f9a      	lsrs	r2, r3, #30
 8009d24:	d101      	bne.n	8009d2a <__hi0bits+0x26>
 8009d26:	3002      	adds	r0, #2
 8009d28:	009b      	lsls	r3, r3, #2
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	db03      	blt.n	8009d36 <__hi0bits+0x32>
 8009d2e:	3001      	adds	r0, #1
 8009d30:	005b      	lsls	r3, r3, #1
 8009d32:	d400      	bmi.n	8009d36 <__hi0bits+0x32>
 8009d34:	2020      	movs	r0, #32
 8009d36:	4770      	bx	lr

08009d38 <__lo0bits>:
 8009d38:	6803      	ldr	r3, [r0, #0]
 8009d3a:	0002      	movs	r2, r0
 8009d3c:	2107      	movs	r1, #7
 8009d3e:	0018      	movs	r0, r3
 8009d40:	4008      	ands	r0, r1
 8009d42:	420b      	tst	r3, r1
 8009d44:	d00d      	beq.n	8009d62 <__lo0bits+0x2a>
 8009d46:	3906      	subs	r1, #6
 8009d48:	2000      	movs	r0, #0
 8009d4a:	420b      	tst	r3, r1
 8009d4c:	d105      	bne.n	8009d5a <__lo0bits+0x22>
 8009d4e:	3002      	adds	r0, #2
 8009d50:	4203      	tst	r3, r0
 8009d52:	d003      	beq.n	8009d5c <__lo0bits+0x24>
 8009d54:	40cb      	lsrs	r3, r1
 8009d56:	0008      	movs	r0, r1
 8009d58:	6013      	str	r3, [r2, #0]
 8009d5a:	4770      	bx	lr
 8009d5c:	089b      	lsrs	r3, r3, #2
 8009d5e:	6013      	str	r3, [r2, #0]
 8009d60:	e7fb      	b.n	8009d5a <__lo0bits+0x22>
 8009d62:	b299      	uxth	r1, r3
 8009d64:	2900      	cmp	r1, #0
 8009d66:	d101      	bne.n	8009d6c <__lo0bits+0x34>
 8009d68:	2010      	movs	r0, #16
 8009d6a:	0c1b      	lsrs	r3, r3, #16
 8009d6c:	b2d9      	uxtb	r1, r3
 8009d6e:	2900      	cmp	r1, #0
 8009d70:	d101      	bne.n	8009d76 <__lo0bits+0x3e>
 8009d72:	3008      	adds	r0, #8
 8009d74:	0a1b      	lsrs	r3, r3, #8
 8009d76:	0719      	lsls	r1, r3, #28
 8009d78:	d101      	bne.n	8009d7e <__lo0bits+0x46>
 8009d7a:	3004      	adds	r0, #4
 8009d7c:	091b      	lsrs	r3, r3, #4
 8009d7e:	0799      	lsls	r1, r3, #30
 8009d80:	d101      	bne.n	8009d86 <__lo0bits+0x4e>
 8009d82:	3002      	adds	r0, #2
 8009d84:	089b      	lsrs	r3, r3, #2
 8009d86:	07d9      	lsls	r1, r3, #31
 8009d88:	d4e9      	bmi.n	8009d5e <__lo0bits+0x26>
 8009d8a:	3001      	adds	r0, #1
 8009d8c:	085b      	lsrs	r3, r3, #1
 8009d8e:	d1e6      	bne.n	8009d5e <__lo0bits+0x26>
 8009d90:	2020      	movs	r0, #32
 8009d92:	e7e2      	b.n	8009d5a <__lo0bits+0x22>

08009d94 <__i2b>:
 8009d94:	b510      	push	{r4, lr}
 8009d96:	000c      	movs	r4, r1
 8009d98:	2101      	movs	r1, #1
 8009d9a:	f7ff ff07 	bl	8009bac <_Balloc>
 8009d9e:	2800      	cmp	r0, #0
 8009da0:	d106      	bne.n	8009db0 <__i2b+0x1c>
 8009da2:	21a0      	movs	r1, #160	; 0xa0
 8009da4:	0002      	movs	r2, r0
 8009da6:	4b04      	ldr	r3, [pc, #16]	; (8009db8 <__i2b+0x24>)
 8009da8:	4804      	ldr	r0, [pc, #16]	; (8009dbc <__i2b+0x28>)
 8009daa:	0049      	lsls	r1, r1, #1
 8009dac:	f7ff fd72 	bl	8009894 <__assert_func>
 8009db0:	2301      	movs	r3, #1
 8009db2:	6144      	str	r4, [r0, #20]
 8009db4:	6103      	str	r3, [r0, #16]
 8009db6:	bd10      	pop	{r4, pc}
 8009db8:	0800efd3 	.word	0x0800efd3
 8009dbc:	0800ef73 	.word	0x0800ef73

08009dc0 <__multiply>:
 8009dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009dc2:	690b      	ldr	r3, [r1, #16]
 8009dc4:	0014      	movs	r4, r2
 8009dc6:	6912      	ldr	r2, [r2, #16]
 8009dc8:	000d      	movs	r5, r1
 8009dca:	b089      	sub	sp, #36	; 0x24
 8009dcc:	4293      	cmp	r3, r2
 8009dce:	da01      	bge.n	8009dd4 <__multiply+0x14>
 8009dd0:	0025      	movs	r5, r4
 8009dd2:	000c      	movs	r4, r1
 8009dd4:	692f      	ldr	r7, [r5, #16]
 8009dd6:	6926      	ldr	r6, [r4, #16]
 8009dd8:	6869      	ldr	r1, [r5, #4]
 8009dda:	19bb      	adds	r3, r7, r6
 8009ddc:	9302      	str	r3, [sp, #8]
 8009dde:	68ab      	ldr	r3, [r5, #8]
 8009de0:	19ba      	adds	r2, r7, r6
 8009de2:	4293      	cmp	r3, r2
 8009de4:	da00      	bge.n	8009de8 <__multiply+0x28>
 8009de6:	3101      	adds	r1, #1
 8009de8:	f7ff fee0 	bl	8009bac <_Balloc>
 8009dec:	9001      	str	r0, [sp, #4]
 8009dee:	2800      	cmp	r0, #0
 8009df0:	d106      	bne.n	8009e00 <__multiply+0x40>
 8009df2:	215e      	movs	r1, #94	; 0x5e
 8009df4:	0002      	movs	r2, r0
 8009df6:	4b48      	ldr	r3, [pc, #288]	; (8009f18 <__multiply+0x158>)
 8009df8:	4848      	ldr	r0, [pc, #288]	; (8009f1c <__multiply+0x15c>)
 8009dfa:	31ff      	adds	r1, #255	; 0xff
 8009dfc:	f7ff fd4a 	bl	8009894 <__assert_func>
 8009e00:	9b01      	ldr	r3, [sp, #4]
 8009e02:	2200      	movs	r2, #0
 8009e04:	3314      	adds	r3, #20
 8009e06:	469c      	mov	ip, r3
 8009e08:	19bb      	adds	r3, r7, r6
 8009e0a:	009b      	lsls	r3, r3, #2
 8009e0c:	4463      	add	r3, ip
 8009e0e:	9303      	str	r3, [sp, #12]
 8009e10:	4663      	mov	r3, ip
 8009e12:	9903      	ldr	r1, [sp, #12]
 8009e14:	428b      	cmp	r3, r1
 8009e16:	d32c      	bcc.n	8009e72 <__multiply+0xb2>
 8009e18:	002b      	movs	r3, r5
 8009e1a:	0022      	movs	r2, r4
 8009e1c:	3314      	adds	r3, #20
 8009e1e:	00bf      	lsls	r7, r7, #2
 8009e20:	3214      	adds	r2, #20
 8009e22:	9306      	str	r3, [sp, #24]
 8009e24:	00b6      	lsls	r6, r6, #2
 8009e26:	19db      	adds	r3, r3, r7
 8009e28:	9304      	str	r3, [sp, #16]
 8009e2a:	1993      	adds	r3, r2, r6
 8009e2c:	9307      	str	r3, [sp, #28]
 8009e2e:	2304      	movs	r3, #4
 8009e30:	9305      	str	r3, [sp, #20]
 8009e32:	002b      	movs	r3, r5
 8009e34:	9904      	ldr	r1, [sp, #16]
 8009e36:	3315      	adds	r3, #21
 8009e38:	9200      	str	r2, [sp, #0]
 8009e3a:	4299      	cmp	r1, r3
 8009e3c:	d305      	bcc.n	8009e4a <__multiply+0x8a>
 8009e3e:	1b4b      	subs	r3, r1, r5
 8009e40:	3b15      	subs	r3, #21
 8009e42:	089b      	lsrs	r3, r3, #2
 8009e44:	3301      	adds	r3, #1
 8009e46:	009b      	lsls	r3, r3, #2
 8009e48:	9305      	str	r3, [sp, #20]
 8009e4a:	9b07      	ldr	r3, [sp, #28]
 8009e4c:	9a00      	ldr	r2, [sp, #0]
 8009e4e:	429a      	cmp	r2, r3
 8009e50:	d311      	bcc.n	8009e76 <__multiply+0xb6>
 8009e52:	9b02      	ldr	r3, [sp, #8]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	dd06      	ble.n	8009e66 <__multiply+0xa6>
 8009e58:	9b03      	ldr	r3, [sp, #12]
 8009e5a:	3b04      	subs	r3, #4
 8009e5c:	9303      	str	r3, [sp, #12]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	9300      	str	r3, [sp, #0]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d054      	beq.n	8009f10 <__multiply+0x150>
 8009e66:	9b01      	ldr	r3, [sp, #4]
 8009e68:	9a02      	ldr	r2, [sp, #8]
 8009e6a:	0018      	movs	r0, r3
 8009e6c:	611a      	str	r2, [r3, #16]
 8009e6e:	b009      	add	sp, #36	; 0x24
 8009e70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e72:	c304      	stmia	r3!, {r2}
 8009e74:	e7cd      	b.n	8009e12 <__multiply+0x52>
 8009e76:	9b00      	ldr	r3, [sp, #0]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	b298      	uxth	r0, r3
 8009e7c:	2800      	cmp	r0, #0
 8009e7e:	d01c      	beq.n	8009eba <__multiply+0xfa>
 8009e80:	4667      	mov	r7, ip
 8009e82:	2400      	movs	r4, #0
 8009e84:	9e06      	ldr	r6, [sp, #24]
 8009e86:	ce02      	ldmia	r6!, {r1}
 8009e88:	683a      	ldr	r2, [r7, #0]
 8009e8a:	b28b      	uxth	r3, r1
 8009e8c:	4343      	muls	r3, r0
 8009e8e:	0c09      	lsrs	r1, r1, #16
 8009e90:	4341      	muls	r1, r0
 8009e92:	b292      	uxth	r2, r2
 8009e94:	189b      	adds	r3, r3, r2
 8009e96:	191b      	adds	r3, r3, r4
 8009e98:	000c      	movs	r4, r1
 8009e9a:	683a      	ldr	r2, [r7, #0]
 8009e9c:	0c11      	lsrs	r1, r2, #16
 8009e9e:	1861      	adds	r1, r4, r1
 8009ea0:	0c1c      	lsrs	r4, r3, #16
 8009ea2:	1909      	adds	r1, r1, r4
 8009ea4:	0c0c      	lsrs	r4, r1, #16
 8009ea6:	b29b      	uxth	r3, r3
 8009ea8:	0409      	lsls	r1, r1, #16
 8009eaa:	430b      	orrs	r3, r1
 8009eac:	c708      	stmia	r7!, {r3}
 8009eae:	9b04      	ldr	r3, [sp, #16]
 8009eb0:	42b3      	cmp	r3, r6
 8009eb2:	d8e8      	bhi.n	8009e86 <__multiply+0xc6>
 8009eb4:	4663      	mov	r3, ip
 8009eb6:	9a05      	ldr	r2, [sp, #20]
 8009eb8:	509c      	str	r4, [r3, r2]
 8009eba:	9b00      	ldr	r3, [sp, #0]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	0c1e      	lsrs	r6, r3, #16
 8009ec0:	d020      	beq.n	8009f04 <__multiply+0x144>
 8009ec2:	4663      	mov	r3, ip
 8009ec4:	002c      	movs	r4, r5
 8009ec6:	4660      	mov	r0, ip
 8009ec8:	2700      	movs	r7, #0
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	3414      	adds	r4, #20
 8009ece:	6822      	ldr	r2, [r4, #0]
 8009ed0:	b29b      	uxth	r3, r3
 8009ed2:	b291      	uxth	r1, r2
 8009ed4:	4371      	muls	r1, r6
 8009ed6:	6802      	ldr	r2, [r0, #0]
 8009ed8:	0c12      	lsrs	r2, r2, #16
 8009eda:	1889      	adds	r1, r1, r2
 8009edc:	19cf      	adds	r7, r1, r7
 8009ede:	0439      	lsls	r1, r7, #16
 8009ee0:	430b      	orrs	r3, r1
 8009ee2:	6003      	str	r3, [r0, #0]
 8009ee4:	cc02      	ldmia	r4!, {r1}
 8009ee6:	6843      	ldr	r3, [r0, #4]
 8009ee8:	0c09      	lsrs	r1, r1, #16
 8009eea:	4371      	muls	r1, r6
 8009eec:	b29b      	uxth	r3, r3
 8009eee:	0c3f      	lsrs	r7, r7, #16
 8009ef0:	18cb      	adds	r3, r1, r3
 8009ef2:	9a04      	ldr	r2, [sp, #16]
 8009ef4:	19db      	adds	r3, r3, r7
 8009ef6:	0c1f      	lsrs	r7, r3, #16
 8009ef8:	3004      	adds	r0, #4
 8009efa:	42a2      	cmp	r2, r4
 8009efc:	d8e7      	bhi.n	8009ece <__multiply+0x10e>
 8009efe:	4662      	mov	r2, ip
 8009f00:	9905      	ldr	r1, [sp, #20]
 8009f02:	5053      	str	r3, [r2, r1]
 8009f04:	9b00      	ldr	r3, [sp, #0]
 8009f06:	3304      	adds	r3, #4
 8009f08:	9300      	str	r3, [sp, #0]
 8009f0a:	2304      	movs	r3, #4
 8009f0c:	449c      	add	ip, r3
 8009f0e:	e79c      	b.n	8009e4a <__multiply+0x8a>
 8009f10:	9b02      	ldr	r3, [sp, #8]
 8009f12:	3b01      	subs	r3, #1
 8009f14:	9302      	str	r3, [sp, #8]
 8009f16:	e79c      	b.n	8009e52 <__multiply+0x92>
 8009f18:	0800efd3 	.word	0x0800efd3
 8009f1c:	0800ef73 	.word	0x0800ef73

08009f20 <__pow5mult>:
 8009f20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f22:	2303      	movs	r3, #3
 8009f24:	0015      	movs	r5, r2
 8009f26:	0007      	movs	r7, r0
 8009f28:	000e      	movs	r6, r1
 8009f2a:	401a      	ands	r2, r3
 8009f2c:	421d      	tst	r5, r3
 8009f2e:	d008      	beq.n	8009f42 <__pow5mult+0x22>
 8009f30:	4925      	ldr	r1, [pc, #148]	; (8009fc8 <__pow5mult+0xa8>)
 8009f32:	3a01      	subs	r2, #1
 8009f34:	0092      	lsls	r2, r2, #2
 8009f36:	5852      	ldr	r2, [r2, r1]
 8009f38:	2300      	movs	r3, #0
 8009f3a:	0031      	movs	r1, r6
 8009f3c:	f7ff fe9e 	bl	8009c7c <__multadd>
 8009f40:	0006      	movs	r6, r0
 8009f42:	10ad      	asrs	r5, r5, #2
 8009f44:	d03d      	beq.n	8009fc2 <__pow5mult+0xa2>
 8009f46:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8009f48:	2c00      	cmp	r4, #0
 8009f4a:	d10f      	bne.n	8009f6c <__pow5mult+0x4c>
 8009f4c:	2010      	movs	r0, #16
 8009f4e:	f7ff fbb5 	bl	80096bc <malloc>
 8009f52:	1e02      	subs	r2, r0, #0
 8009f54:	6278      	str	r0, [r7, #36]	; 0x24
 8009f56:	d105      	bne.n	8009f64 <__pow5mult+0x44>
 8009f58:	21d7      	movs	r1, #215	; 0xd7
 8009f5a:	4b1c      	ldr	r3, [pc, #112]	; (8009fcc <__pow5mult+0xac>)
 8009f5c:	481c      	ldr	r0, [pc, #112]	; (8009fd0 <__pow5mult+0xb0>)
 8009f5e:	0049      	lsls	r1, r1, #1
 8009f60:	f7ff fc98 	bl	8009894 <__assert_func>
 8009f64:	6044      	str	r4, [r0, #4]
 8009f66:	6084      	str	r4, [r0, #8]
 8009f68:	6004      	str	r4, [r0, #0]
 8009f6a:	60c4      	str	r4, [r0, #12]
 8009f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f6e:	689c      	ldr	r4, [r3, #8]
 8009f70:	9301      	str	r3, [sp, #4]
 8009f72:	2c00      	cmp	r4, #0
 8009f74:	d108      	bne.n	8009f88 <__pow5mult+0x68>
 8009f76:	0038      	movs	r0, r7
 8009f78:	4916      	ldr	r1, [pc, #88]	; (8009fd4 <__pow5mult+0xb4>)
 8009f7a:	f7ff ff0b 	bl	8009d94 <__i2b>
 8009f7e:	9b01      	ldr	r3, [sp, #4]
 8009f80:	0004      	movs	r4, r0
 8009f82:	6098      	str	r0, [r3, #8]
 8009f84:	2300      	movs	r3, #0
 8009f86:	6003      	str	r3, [r0, #0]
 8009f88:	2301      	movs	r3, #1
 8009f8a:	421d      	tst	r5, r3
 8009f8c:	d00a      	beq.n	8009fa4 <__pow5mult+0x84>
 8009f8e:	0031      	movs	r1, r6
 8009f90:	0022      	movs	r2, r4
 8009f92:	0038      	movs	r0, r7
 8009f94:	f7ff ff14 	bl	8009dc0 <__multiply>
 8009f98:	0031      	movs	r1, r6
 8009f9a:	9001      	str	r0, [sp, #4]
 8009f9c:	0038      	movs	r0, r7
 8009f9e:	f7ff fe49 	bl	8009c34 <_Bfree>
 8009fa2:	9e01      	ldr	r6, [sp, #4]
 8009fa4:	106d      	asrs	r5, r5, #1
 8009fa6:	d00c      	beq.n	8009fc2 <__pow5mult+0xa2>
 8009fa8:	6820      	ldr	r0, [r4, #0]
 8009faa:	2800      	cmp	r0, #0
 8009fac:	d107      	bne.n	8009fbe <__pow5mult+0x9e>
 8009fae:	0022      	movs	r2, r4
 8009fb0:	0021      	movs	r1, r4
 8009fb2:	0038      	movs	r0, r7
 8009fb4:	f7ff ff04 	bl	8009dc0 <__multiply>
 8009fb8:	2300      	movs	r3, #0
 8009fba:	6020      	str	r0, [r4, #0]
 8009fbc:	6003      	str	r3, [r0, #0]
 8009fbe:	0004      	movs	r4, r0
 8009fc0:	e7e2      	b.n	8009f88 <__pow5mult+0x68>
 8009fc2:	0030      	movs	r0, r6
 8009fc4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009fc6:	46c0      	nop			; (mov r8, r8)
 8009fc8:	0800f0d8 	.word	0x0800f0d8
 8009fcc:	0800ef5c 	.word	0x0800ef5c
 8009fd0:	0800ef73 	.word	0x0800ef73
 8009fd4:	00000271 	.word	0x00000271

08009fd8 <__lshift>:
 8009fd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009fda:	000c      	movs	r4, r1
 8009fdc:	0017      	movs	r7, r2
 8009fde:	6923      	ldr	r3, [r4, #16]
 8009fe0:	1155      	asrs	r5, r2, #5
 8009fe2:	b087      	sub	sp, #28
 8009fe4:	18eb      	adds	r3, r5, r3
 8009fe6:	9302      	str	r3, [sp, #8]
 8009fe8:	3301      	adds	r3, #1
 8009fea:	9301      	str	r3, [sp, #4]
 8009fec:	6849      	ldr	r1, [r1, #4]
 8009fee:	68a3      	ldr	r3, [r4, #8]
 8009ff0:	9004      	str	r0, [sp, #16]
 8009ff2:	9a01      	ldr	r2, [sp, #4]
 8009ff4:	4293      	cmp	r3, r2
 8009ff6:	db11      	blt.n	800a01c <__lshift+0x44>
 8009ff8:	9804      	ldr	r0, [sp, #16]
 8009ffa:	f7ff fdd7 	bl	8009bac <_Balloc>
 8009ffe:	0002      	movs	r2, r0
 800a000:	2300      	movs	r3, #0
 800a002:	3214      	adds	r2, #20
 800a004:	0006      	movs	r6, r0
 800a006:	0011      	movs	r1, r2
 800a008:	9203      	str	r2, [sp, #12]
 800a00a:	4298      	cmp	r0, r3
 800a00c:	d10d      	bne.n	800a02a <__lshift+0x52>
 800a00e:	21da      	movs	r1, #218	; 0xda
 800a010:	0002      	movs	r2, r0
 800a012:	4b27      	ldr	r3, [pc, #156]	; (800a0b0 <__lshift+0xd8>)
 800a014:	4827      	ldr	r0, [pc, #156]	; (800a0b4 <__lshift+0xdc>)
 800a016:	31ff      	adds	r1, #255	; 0xff
 800a018:	f7ff fc3c 	bl	8009894 <__assert_func>
 800a01c:	3101      	adds	r1, #1
 800a01e:	005b      	lsls	r3, r3, #1
 800a020:	e7e7      	b.n	8009ff2 <__lshift+0x1a>
 800a022:	2200      	movs	r2, #0
 800a024:	0098      	lsls	r0, r3, #2
 800a026:	500a      	str	r2, [r1, r0]
 800a028:	3301      	adds	r3, #1
 800a02a:	42ab      	cmp	r3, r5
 800a02c:	dbf9      	blt.n	800a022 <__lshift+0x4a>
 800a02e:	43eb      	mvns	r3, r5
 800a030:	17db      	asrs	r3, r3, #31
 800a032:	401d      	ands	r5, r3
 800a034:	9b03      	ldr	r3, [sp, #12]
 800a036:	00ad      	lsls	r5, r5, #2
 800a038:	211f      	movs	r1, #31
 800a03a:	0038      	movs	r0, r7
 800a03c:	195d      	adds	r5, r3, r5
 800a03e:	0023      	movs	r3, r4
 800a040:	6922      	ldr	r2, [r4, #16]
 800a042:	3314      	adds	r3, #20
 800a044:	0092      	lsls	r2, r2, #2
 800a046:	4008      	ands	r0, r1
 800a048:	4684      	mov	ip, r0
 800a04a:	189a      	adds	r2, r3, r2
 800a04c:	420f      	tst	r7, r1
 800a04e:	d02a      	beq.n	800a0a6 <__lshift+0xce>
 800a050:	3101      	adds	r1, #1
 800a052:	1a09      	subs	r1, r1, r0
 800a054:	9105      	str	r1, [sp, #20]
 800a056:	2100      	movs	r1, #0
 800a058:	9503      	str	r5, [sp, #12]
 800a05a:	4667      	mov	r7, ip
 800a05c:	6818      	ldr	r0, [r3, #0]
 800a05e:	40b8      	lsls	r0, r7
 800a060:	4301      	orrs	r1, r0
 800a062:	9803      	ldr	r0, [sp, #12]
 800a064:	c002      	stmia	r0!, {r1}
 800a066:	cb02      	ldmia	r3!, {r1}
 800a068:	9003      	str	r0, [sp, #12]
 800a06a:	9805      	ldr	r0, [sp, #20]
 800a06c:	40c1      	lsrs	r1, r0
 800a06e:	429a      	cmp	r2, r3
 800a070:	d8f3      	bhi.n	800a05a <__lshift+0x82>
 800a072:	0020      	movs	r0, r4
 800a074:	3015      	adds	r0, #21
 800a076:	2304      	movs	r3, #4
 800a078:	4282      	cmp	r2, r0
 800a07a:	d304      	bcc.n	800a086 <__lshift+0xae>
 800a07c:	1b13      	subs	r3, r2, r4
 800a07e:	3b15      	subs	r3, #21
 800a080:	089b      	lsrs	r3, r3, #2
 800a082:	3301      	adds	r3, #1
 800a084:	009b      	lsls	r3, r3, #2
 800a086:	50e9      	str	r1, [r5, r3]
 800a088:	2900      	cmp	r1, #0
 800a08a:	d002      	beq.n	800a092 <__lshift+0xba>
 800a08c:	9b02      	ldr	r3, [sp, #8]
 800a08e:	3302      	adds	r3, #2
 800a090:	9301      	str	r3, [sp, #4]
 800a092:	9b01      	ldr	r3, [sp, #4]
 800a094:	9804      	ldr	r0, [sp, #16]
 800a096:	3b01      	subs	r3, #1
 800a098:	0021      	movs	r1, r4
 800a09a:	6133      	str	r3, [r6, #16]
 800a09c:	f7ff fdca 	bl	8009c34 <_Bfree>
 800a0a0:	0030      	movs	r0, r6
 800a0a2:	b007      	add	sp, #28
 800a0a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a0a6:	cb02      	ldmia	r3!, {r1}
 800a0a8:	c502      	stmia	r5!, {r1}
 800a0aa:	429a      	cmp	r2, r3
 800a0ac:	d8fb      	bhi.n	800a0a6 <__lshift+0xce>
 800a0ae:	e7f0      	b.n	800a092 <__lshift+0xba>
 800a0b0:	0800efd3 	.word	0x0800efd3
 800a0b4:	0800ef73 	.word	0x0800ef73

0800a0b8 <__mcmp>:
 800a0b8:	6902      	ldr	r2, [r0, #16]
 800a0ba:	690b      	ldr	r3, [r1, #16]
 800a0bc:	b530      	push	{r4, r5, lr}
 800a0be:	0004      	movs	r4, r0
 800a0c0:	1ad0      	subs	r0, r2, r3
 800a0c2:	429a      	cmp	r2, r3
 800a0c4:	d10d      	bne.n	800a0e2 <__mcmp+0x2a>
 800a0c6:	009b      	lsls	r3, r3, #2
 800a0c8:	3414      	adds	r4, #20
 800a0ca:	3114      	adds	r1, #20
 800a0cc:	18e2      	adds	r2, r4, r3
 800a0ce:	18c9      	adds	r1, r1, r3
 800a0d0:	3a04      	subs	r2, #4
 800a0d2:	3904      	subs	r1, #4
 800a0d4:	6815      	ldr	r5, [r2, #0]
 800a0d6:	680b      	ldr	r3, [r1, #0]
 800a0d8:	429d      	cmp	r5, r3
 800a0da:	d003      	beq.n	800a0e4 <__mcmp+0x2c>
 800a0dc:	2001      	movs	r0, #1
 800a0de:	429d      	cmp	r5, r3
 800a0e0:	d303      	bcc.n	800a0ea <__mcmp+0x32>
 800a0e2:	bd30      	pop	{r4, r5, pc}
 800a0e4:	4294      	cmp	r4, r2
 800a0e6:	d3f3      	bcc.n	800a0d0 <__mcmp+0x18>
 800a0e8:	e7fb      	b.n	800a0e2 <__mcmp+0x2a>
 800a0ea:	4240      	negs	r0, r0
 800a0ec:	e7f9      	b.n	800a0e2 <__mcmp+0x2a>
	...

0800a0f0 <__mdiff>:
 800a0f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0f2:	000e      	movs	r6, r1
 800a0f4:	0007      	movs	r7, r0
 800a0f6:	0011      	movs	r1, r2
 800a0f8:	0030      	movs	r0, r6
 800a0fa:	b087      	sub	sp, #28
 800a0fc:	0014      	movs	r4, r2
 800a0fe:	f7ff ffdb 	bl	800a0b8 <__mcmp>
 800a102:	1e05      	subs	r5, r0, #0
 800a104:	d110      	bne.n	800a128 <__mdiff+0x38>
 800a106:	0001      	movs	r1, r0
 800a108:	0038      	movs	r0, r7
 800a10a:	f7ff fd4f 	bl	8009bac <_Balloc>
 800a10e:	1e02      	subs	r2, r0, #0
 800a110:	d104      	bne.n	800a11c <__mdiff+0x2c>
 800a112:	4b40      	ldr	r3, [pc, #256]	; (800a214 <__mdiff+0x124>)
 800a114:	4940      	ldr	r1, [pc, #256]	; (800a218 <__mdiff+0x128>)
 800a116:	4841      	ldr	r0, [pc, #260]	; (800a21c <__mdiff+0x12c>)
 800a118:	f7ff fbbc 	bl	8009894 <__assert_func>
 800a11c:	2301      	movs	r3, #1
 800a11e:	6145      	str	r5, [r0, #20]
 800a120:	6103      	str	r3, [r0, #16]
 800a122:	0010      	movs	r0, r2
 800a124:	b007      	add	sp, #28
 800a126:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a128:	2301      	movs	r3, #1
 800a12a:	9301      	str	r3, [sp, #4]
 800a12c:	2800      	cmp	r0, #0
 800a12e:	db04      	blt.n	800a13a <__mdiff+0x4a>
 800a130:	0023      	movs	r3, r4
 800a132:	0034      	movs	r4, r6
 800a134:	001e      	movs	r6, r3
 800a136:	2300      	movs	r3, #0
 800a138:	9301      	str	r3, [sp, #4]
 800a13a:	0038      	movs	r0, r7
 800a13c:	6861      	ldr	r1, [r4, #4]
 800a13e:	f7ff fd35 	bl	8009bac <_Balloc>
 800a142:	1e02      	subs	r2, r0, #0
 800a144:	d103      	bne.n	800a14e <__mdiff+0x5e>
 800a146:	2190      	movs	r1, #144	; 0x90
 800a148:	4b32      	ldr	r3, [pc, #200]	; (800a214 <__mdiff+0x124>)
 800a14a:	0089      	lsls	r1, r1, #2
 800a14c:	e7e3      	b.n	800a116 <__mdiff+0x26>
 800a14e:	9b01      	ldr	r3, [sp, #4]
 800a150:	2700      	movs	r7, #0
 800a152:	60c3      	str	r3, [r0, #12]
 800a154:	6920      	ldr	r0, [r4, #16]
 800a156:	3414      	adds	r4, #20
 800a158:	9401      	str	r4, [sp, #4]
 800a15a:	9b01      	ldr	r3, [sp, #4]
 800a15c:	0084      	lsls	r4, r0, #2
 800a15e:	191b      	adds	r3, r3, r4
 800a160:	0034      	movs	r4, r6
 800a162:	9302      	str	r3, [sp, #8]
 800a164:	6933      	ldr	r3, [r6, #16]
 800a166:	3414      	adds	r4, #20
 800a168:	0099      	lsls	r1, r3, #2
 800a16a:	1863      	adds	r3, r4, r1
 800a16c:	9303      	str	r3, [sp, #12]
 800a16e:	0013      	movs	r3, r2
 800a170:	3314      	adds	r3, #20
 800a172:	469c      	mov	ip, r3
 800a174:	9305      	str	r3, [sp, #20]
 800a176:	9b01      	ldr	r3, [sp, #4]
 800a178:	9304      	str	r3, [sp, #16]
 800a17a:	9b04      	ldr	r3, [sp, #16]
 800a17c:	cc02      	ldmia	r4!, {r1}
 800a17e:	cb20      	ldmia	r3!, {r5}
 800a180:	9304      	str	r3, [sp, #16]
 800a182:	b2ab      	uxth	r3, r5
 800a184:	19df      	adds	r7, r3, r7
 800a186:	b28b      	uxth	r3, r1
 800a188:	1afb      	subs	r3, r7, r3
 800a18a:	0c2d      	lsrs	r5, r5, #16
 800a18c:	0c09      	lsrs	r1, r1, #16
 800a18e:	1a69      	subs	r1, r5, r1
 800a190:	141d      	asrs	r5, r3, #16
 800a192:	1949      	adds	r1, r1, r5
 800a194:	140f      	asrs	r7, r1, #16
 800a196:	b29b      	uxth	r3, r3
 800a198:	0409      	lsls	r1, r1, #16
 800a19a:	430b      	orrs	r3, r1
 800a19c:	4661      	mov	r1, ip
 800a19e:	c108      	stmia	r1!, {r3}
 800a1a0:	9b03      	ldr	r3, [sp, #12]
 800a1a2:	468c      	mov	ip, r1
 800a1a4:	42a3      	cmp	r3, r4
 800a1a6:	d8e8      	bhi.n	800a17a <__mdiff+0x8a>
 800a1a8:	0031      	movs	r1, r6
 800a1aa:	9c03      	ldr	r4, [sp, #12]
 800a1ac:	3115      	adds	r1, #21
 800a1ae:	2304      	movs	r3, #4
 800a1b0:	428c      	cmp	r4, r1
 800a1b2:	d304      	bcc.n	800a1be <__mdiff+0xce>
 800a1b4:	1ba3      	subs	r3, r4, r6
 800a1b6:	3b15      	subs	r3, #21
 800a1b8:	089b      	lsrs	r3, r3, #2
 800a1ba:	3301      	adds	r3, #1
 800a1bc:	009b      	lsls	r3, r3, #2
 800a1be:	9901      	ldr	r1, [sp, #4]
 800a1c0:	18cc      	adds	r4, r1, r3
 800a1c2:	9905      	ldr	r1, [sp, #20]
 800a1c4:	0026      	movs	r6, r4
 800a1c6:	18cb      	adds	r3, r1, r3
 800a1c8:	469c      	mov	ip, r3
 800a1ca:	9902      	ldr	r1, [sp, #8]
 800a1cc:	428e      	cmp	r6, r1
 800a1ce:	d310      	bcc.n	800a1f2 <__mdiff+0x102>
 800a1d0:	9e02      	ldr	r6, [sp, #8]
 800a1d2:	1ee5      	subs	r5, r4, #3
 800a1d4:	2100      	movs	r1, #0
 800a1d6:	42ae      	cmp	r6, r5
 800a1d8:	d304      	bcc.n	800a1e4 <__mdiff+0xf4>
 800a1da:	0031      	movs	r1, r6
 800a1dc:	3103      	adds	r1, #3
 800a1de:	1b09      	subs	r1, r1, r4
 800a1e0:	0889      	lsrs	r1, r1, #2
 800a1e2:	0089      	lsls	r1, r1, #2
 800a1e4:	185b      	adds	r3, r3, r1
 800a1e6:	3b04      	subs	r3, #4
 800a1e8:	6819      	ldr	r1, [r3, #0]
 800a1ea:	2900      	cmp	r1, #0
 800a1ec:	d00f      	beq.n	800a20e <__mdiff+0x11e>
 800a1ee:	6110      	str	r0, [r2, #16]
 800a1f0:	e797      	b.n	800a122 <__mdiff+0x32>
 800a1f2:	ce02      	ldmia	r6!, {r1}
 800a1f4:	b28d      	uxth	r5, r1
 800a1f6:	19ed      	adds	r5, r5, r7
 800a1f8:	0c0f      	lsrs	r7, r1, #16
 800a1fa:	1429      	asrs	r1, r5, #16
 800a1fc:	1879      	adds	r1, r7, r1
 800a1fe:	140f      	asrs	r7, r1, #16
 800a200:	b2ad      	uxth	r5, r5
 800a202:	0409      	lsls	r1, r1, #16
 800a204:	430d      	orrs	r5, r1
 800a206:	4661      	mov	r1, ip
 800a208:	c120      	stmia	r1!, {r5}
 800a20a:	468c      	mov	ip, r1
 800a20c:	e7dd      	b.n	800a1ca <__mdiff+0xda>
 800a20e:	3801      	subs	r0, #1
 800a210:	e7e9      	b.n	800a1e6 <__mdiff+0xf6>
 800a212:	46c0      	nop			; (mov r8, r8)
 800a214:	0800efd3 	.word	0x0800efd3
 800a218:	00000232 	.word	0x00000232
 800a21c:	0800ef73 	.word	0x0800ef73

0800a220 <__d2b>:
 800a220:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a222:	2101      	movs	r1, #1
 800a224:	0014      	movs	r4, r2
 800a226:	001e      	movs	r6, r3
 800a228:	9f08      	ldr	r7, [sp, #32]
 800a22a:	f7ff fcbf 	bl	8009bac <_Balloc>
 800a22e:	1e05      	subs	r5, r0, #0
 800a230:	d105      	bne.n	800a23e <__d2b+0x1e>
 800a232:	0002      	movs	r2, r0
 800a234:	4b26      	ldr	r3, [pc, #152]	; (800a2d0 <__d2b+0xb0>)
 800a236:	4927      	ldr	r1, [pc, #156]	; (800a2d4 <__d2b+0xb4>)
 800a238:	4827      	ldr	r0, [pc, #156]	; (800a2d8 <__d2b+0xb8>)
 800a23a:	f7ff fb2b 	bl	8009894 <__assert_func>
 800a23e:	0333      	lsls	r3, r6, #12
 800a240:	0076      	lsls	r6, r6, #1
 800a242:	0b1b      	lsrs	r3, r3, #12
 800a244:	0d76      	lsrs	r6, r6, #21
 800a246:	d124      	bne.n	800a292 <__d2b+0x72>
 800a248:	9301      	str	r3, [sp, #4]
 800a24a:	2c00      	cmp	r4, #0
 800a24c:	d027      	beq.n	800a29e <__d2b+0x7e>
 800a24e:	4668      	mov	r0, sp
 800a250:	9400      	str	r4, [sp, #0]
 800a252:	f7ff fd71 	bl	8009d38 <__lo0bits>
 800a256:	9c00      	ldr	r4, [sp, #0]
 800a258:	2800      	cmp	r0, #0
 800a25a:	d01e      	beq.n	800a29a <__d2b+0x7a>
 800a25c:	9b01      	ldr	r3, [sp, #4]
 800a25e:	2120      	movs	r1, #32
 800a260:	001a      	movs	r2, r3
 800a262:	1a09      	subs	r1, r1, r0
 800a264:	408a      	lsls	r2, r1
 800a266:	40c3      	lsrs	r3, r0
 800a268:	4322      	orrs	r2, r4
 800a26a:	616a      	str	r2, [r5, #20]
 800a26c:	9301      	str	r3, [sp, #4]
 800a26e:	9c01      	ldr	r4, [sp, #4]
 800a270:	61ac      	str	r4, [r5, #24]
 800a272:	1e63      	subs	r3, r4, #1
 800a274:	419c      	sbcs	r4, r3
 800a276:	3401      	adds	r4, #1
 800a278:	612c      	str	r4, [r5, #16]
 800a27a:	2e00      	cmp	r6, #0
 800a27c:	d018      	beq.n	800a2b0 <__d2b+0x90>
 800a27e:	4b17      	ldr	r3, [pc, #92]	; (800a2dc <__d2b+0xbc>)
 800a280:	18f6      	adds	r6, r6, r3
 800a282:	2335      	movs	r3, #53	; 0x35
 800a284:	1836      	adds	r6, r6, r0
 800a286:	1a18      	subs	r0, r3, r0
 800a288:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a28a:	603e      	str	r6, [r7, #0]
 800a28c:	6018      	str	r0, [r3, #0]
 800a28e:	0028      	movs	r0, r5
 800a290:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a292:	2280      	movs	r2, #128	; 0x80
 800a294:	0352      	lsls	r2, r2, #13
 800a296:	4313      	orrs	r3, r2
 800a298:	e7d6      	b.n	800a248 <__d2b+0x28>
 800a29a:	616c      	str	r4, [r5, #20]
 800a29c:	e7e7      	b.n	800a26e <__d2b+0x4e>
 800a29e:	a801      	add	r0, sp, #4
 800a2a0:	f7ff fd4a 	bl	8009d38 <__lo0bits>
 800a2a4:	2401      	movs	r4, #1
 800a2a6:	9b01      	ldr	r3, [sp, #4]
 800a2a8:	612c      	str	r4, [r5, #16]
 800a2aa:	616b      	str	r3, [r5, #20]
 800a2ac:	3020      	adds	r0, #32
 800a2ae:	e7e4      	b.n	800a27a <__d2b+0x5a>
 800a2b0:	4b0b      	ldr	r3, [pc, #44]	; (800a2e0 <__d2b+0xc0>)
 800a2b2:	18c0      	adds	r0, r0, r3
 800a2b4:	4b0b      	ldr	r3, [pc, #44]	; (800a2e4 <__d2b+0xc4>)
 800a2b6:	6038      	str	r0, [r7, #0]
 800a2b8:	18e3      	adds	r3, r4, r3
 800a2ba:	009b      	lsls	r3, r3, #2
 800a2bc:	18eb      	adds	r3, r5, r3
 800a2be:	6958      	ldr	r0, [r3, #20]
 800a2c0:	f7ff fd20 	bl	8009d04 <__hi0bits>
 800a2c4:	0164      	lsls	r4, r4, #5
 800a2c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2c8:	1a24      	subs	r4, r4, r0
 800a2ca:	601c      	str	r4, [r3, #0]
 800a2cc:	e7df      	b.n	800a28e <__d2b+0x6e>
 800a2ce:	46c0      	nop			; (mov r8, r8)
 800a2d0:	0800efd3 	.word	0x0800efd3
 800a2d4:	0000030a 	.word	0x0000030a
 800a2d8:	0800ef73 	.word	0x0800ef73
 800a2dc:	fffffbcd 	.word	0xfffffbcd
 800a2e0:	fffffbce 	.word	0xfffffbce
 800a2e4:	3fffffff 	.word	0x3fffffff

0800a2e8 <_mprec_log10>:
 800a2e8:	b510      	push	{r4, lr}
 800a2ea:	0004      	movs	r4, r0
 800a2ec:	2817      	cmp	r0, #23
 800a2ee:	dc05      	bgt.n	800a2fc <_mprec_log10+0x14>
 800a2f0:	4b07      	ldr	r3, [pc, #28]	; (800a310 <_mprec_log10+0x28>)
 800a2f2:	00c4      	lsls	r4, r0, #3
 800a2f4:	191c      	adds	r4, r3, r4
 800a2f6:	6820      	ldr	r0, [r4, #0]
 800a2f8:	6861      	ldr	r1, [r4, #4]
 800a2fa:	bd10      	pop	{r4, pc}
 800a2fc:	2000      	movs	r0, #0
 800a2fe:	4905      	ldr	r1, [pc, #20]	; (800a314 <_mprec_log10+0x2c>)
 800a300:	2200      	movs	r2, #0
 800a302:	4b05      	ldr	r3, [pc, #20]	; (800a318 <_mprec_log10+0x30>)
 800a304:	3c01      	subs	r4, #1
 800a306:	f7f7 fe1f 	bl	8001f48 <__aeabi_dmul>
 800a30a:	2c00      	cmp	r4, #0
 800a30c:	d1f8      	bne.n	800a300 <_mprec_log10+0x18>
 800a30e:	e7f4      	b.n	800a2fa <_mprec_log10+0x12>
 800a310:	0800f010 	.word	0x0800f010
 800a314:	3ff00000 	.word	0x3ff00000
 800a318:	40240000 	.word	0x40240000

0800a31c <_calloc_r>:
 800a31c:	434a      	muls	r2, r1
 800a31e:	b570      	push	{r4, r5, r6, lr}
 800a320:	0011      	movs	r1, r2
 800a322:	0015      	movs	r5, r2
 800a324:	f7ff fa26 	bl	8009774 <_malloc_r>
 800a328:	1e04      	subs	r4, r0, #0
 800a32a:	d003      	beq.n	800a334 <_calloc_r+0x18>
 800a32c:	002a      	movs	r2, r5
 800a32e:	2100      	movs	r1, #0
 800a330:	f7ff f9ce 	bl	80096d0 <memset>
 800a334:	0020      	movs	r0, r4
 800a336:	bd70      	pop	{r4, r5, r6, pc}

0800a338 <_realloc_r>:
 800a338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a33a:	0007      	movs	r7, r0
 800a33c:	000d      	movs	r5, r1
 800a33e:	0016      	movs	r6, r2
 800a340:	2900      	cmp	r1, #0
 800a342:	d105      	bne.n	800a350 <_realloc_r+0x18>
 800a344:	0011      	movs	r1, r2
 800a346:	f7ff fa15 	bl	8009774 <_malloc_r>
 800a34a:	0004      	movs	r4, r0
 800a34c:	0020      	movs	r0, r4
 800a34e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a350:	2a00      	cmp	r2, #0
 800a352:	d103      	bne.n	800a35c <_realloc_r+0x24>
 800a354:	f7ff f9c4 	bl	80096e0 <_free_r>
 800a358:	0034      	movs	r4, r6
 800a35a:	e7f7      	b.n	800a34c <_realloc_r+0x14>
 800a35c:	f001 fe43 	bl	800bfe6 <_malloc_usable_size_r>
 800a360:	002c      	movs	r4, r5
 800a362:	42b0      	cmp	r0, r6
 800a364:	d2f2      	bcs.n	800a34c <_realloc_r+0x14>
 800a366:	0031      	movs	r1, r6
 800a368:	0038      	movs	r0, r7
 800a36a:	f7ff fa03 	bl	8009774 <_malloc_r>
 800a36e:	1e04      	subs	r4, r0, #0
 800a370:	d0ec      	beq.n	800a34c <_realloc_r+0x14>
 800a372:	0029      	movs	r1, r5
 800a374:	0032      	movs	r2, r6
 800a376:	f001 fe1a 	bl	800bfae <memcpy>
 800a37a:	0029      	movs	r1, r5
 800a37c:	0038      	movs	r0, r7
 800a37e:	f7ff f9af 	bl	80096e0 <_free_r>
 800a382:	e7e3      	b.n	800a34c <_realloc_r+0x14>

0800a384 <__ssputs_r>:
 800a384:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a386:	688e      	ldr	r6, [r1, #8]
 800a388:	b085      	sub	sp, #20
 800a38a:	0007      	movs	r7, r0
 800a38c:	000c      	movs	r4, r1
 800a38e:	9203      	str	r2, [sp, #12]
 800a390:	9301      	str	r3, [sp, #4]
 800a392:	429e      	cmp	r6, r3
 800a394:	d83c      	bhi.n	800a410 <__ssputs_r+0x8c>
 800a396:	2390      	movs	r3, #144	; 0x90
 800a398:	898a      	ldrh	r2, [r1, #12]
 800a39a:	00db      	lsls	r3, r3, #3
 800a39c:	421a      	tst	r2, r3
 800a39e:	d034      	beq.n	800a40a <__ssputs_r+0x86>
 800a3a0:	2503      	movs	r5, #3
 800a3a2:	6909      	ldr	r1, [r1, #16]
 800a3a4:	6823      	ldr	r3, [r4, #0]
 800a3a6:	1a5b      	subs	r3, r3, r1
 800a3a8:	9302      	str	r3, [sp, #8]
 800a3aa:	6963      	ldr	r3, [r4, #20]
 800a3ac:	9802      	ldr	r0, [sp, #8]
 800a3ae:	435d      	muls	r5, r3
 800a3b0:	0feb      	lsrs	r3, r5, #31
 800a3b2:	195d      	adds	r5, r3, r5
 800a3b4:	9b01      	ldr	r3, [sp, #4]
 800a3b6:	106d      	asrs	r5, r5, #1
 800a3b8:	3301      	adds	r3, #1
 800a3ba:	181b      	adds	r3, r3, r0
 800a3bc:	42ab      	cmp	r3, r5
 800a3be:	d900      	bls.n	800a3c2 <__ssputs_r+0x3e>
 800a3c0:	001d      	movs	r5, r3
 800a3c2:	0553      	lsls	r3, r2, #21
 800a3c4:	d532      	bpl.n	800a42c <__ssputs_r+0xa8>
 800a3c6:	0029      	movs	r1, r5
 800a3c8:	0038      	movs	r0, r7
 800a3ca:	f7ff f9d3 	bl	8009774 <_malloc_r>
 800a3ce:	1e06      	subs	r6, r0, #0
 800a3d0:	d109      	bne.n	800a3e6 <__ssputs_r+0x62>
 800a3d2:	230c      	movs	r3, #12
 800a3d4:	603b      	str	r3, [r7, #0]
 800a3d6:	2340      	movs	r3, #64	; 0x40
 800a3d8:	2001      	movs	r0, #1
 800a3da:	89a2      	ldrh	r2, [r4, #12]
 800a3dc:	4240      	negs	r0, r0
 800a3de:	4313      	orrs	r3, r2
 800a3e0:	81a3      	strh	r3, [r4, #12]
 800a3e2:	b005      	add	sp, #20
 800a3e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3e6:	9a02      	ldr	r2, [sp, #8]
 800a3e8:	6921      	ldr	r1, [r4, #16]
 800a3ea:	f001 fde0 	bl	800bfae <memcpy>
 800a3ee:	89a3      	ldrh	r3, [r4, #12]
 800a3f0:	4a14      	ldr	r2, [pc, #80]	; (800a444 <__ssputs_r+0xc0>)
 800a3f2:	401a      	ands	r2, r3
 800a3f4:	2380      	movs	r3, #128	; 0x80
 800a3f6:	4313      	orrs	r3, r2
 800a3f8:	81a3      	strh	r3, [r4, #12]
 800a3fa:	9b02      	ldr	r3, [sp, #8]
 800a3fc:	6126      	str	r6, [r4, #16]
 800a3fe:	18f6      	adds	r6, r6, r3
 800a400:	6026      	str	r6, [r4, #0]
 800a402:	6165      	str	r5, [r4, #20]
 800a404:	9e01      	ldr	r6, [sp, #4]
 800a406:	1aed      	subs	r5, r5, r3
 800a408:	60a5      	str	r5, [r4, #8]
 800a40a:	9b01      	ldr	r3, [sp, #4]
 800a40c:	429e      	cmp	r6, r3
 800a40e:	d900      	bls.n	800a412 <__ssputs_r+0x8e>
 800a410:	9e01      	ldr	r6, [sp, #4]
 800a412:	0032      	movs	r2, r6
 800a414:	9903      	ldr	r1, [sp, #12]
 800a416:	6820      	ldr	r0, [r4, #0]
 800a418:	f001 fdd2 	bl	800bfc0 <memmove>
 800a41c:	68a3      	ldr	r3, [r4, #8]
 800a41e:	2000      	movs	r0, #0
 800a420:	1b9b      	subs	r3, r3, r6
 800a422:	60a3      	str	r3, [r4, #8]
 800a424:	6823      	ldr	r3, [r4, #0]
 800a426:	199e      	adds	r6, r3, r6
 800a428:	6026      	str	r6, [r4, #0]
 800a42a:	e7da      	b.n	800a3e2 <__ssputs_r+0x5e>
 800a42c:	002a      	movs	r2, r5
 800a42e:	0038      	movs	r0, r7
 800a430:	f7ff ff82 	bl	800a338 <_realloc_r>
 800a434:	1e06      	subs	r6, r0, #0
 800a436:	d1e0      	bne.n	800a3fa <__ssputs_r+0x76>
 800a438:	0038      	movs	r0, r7
 800a43a:	6921      	ldr	r1, [r4, #16]
 800a43c:	f7ff f950 	bl	80096e0 <_free_r>
 800a440:	e7c7      	b.n	800a3d2 <__ssputs_r+0x4e>
 800a442:	46c0      	nop			; (mov r8, r8)
 800a444:	fffffb7f 	.word	0xfffffb7f

0800a448 <_svfiprintf_r>:
 800a448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a44a:	b0a1      	sub	sp, #132	; 0x84
 800a44c:	9003      	str	r0, [sp, #12]
 800a44e:	001d      	movs	r5, r3
 800a450:	898b      	ldrh	r3, [r1, #12]
 800a452:	000f      	movs	r7, r1
 800a454:	0016      	movs	r6, r2
 800a456:	061b      	lsls	r3, r3, #24
 800a458:	d511      	bpl.n	800a47e <_svfiprintf_r+0x36>
 800a45a:	690b      	ldr	r3, [r1, #16]
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d10e      	bne.n	800a47e <_svfiprintf_r+0x36>
 800a460:	2140      	movs	r1, #64	; 0x40
 800a462:	f7ff f987 	bl	8009774 <_malloc_r>
 800a466:	6038      	str	r0, [r7, #0]
 800a468:	6138      	str	r0, [r7, #16]
 800a46a:	2800      	cmp	r0, #0
 800a46c:	d105      	bne.n	800a47a <_svfiprintf_r+0x32>
 800a46e:	230c      	movs	r3, #12
 800a470:	9a03      	ldr	r2, [sp, #12]
 800a472:	3801      	subs	r0, #1
 800a474:	6013      	str	r3, [r2, #0]
 800a476:	b021      	add	sp, #132	; 0x84
 800a478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a47a:	2340      	movs	r3, #64	; 0x40
 800a47c:	617b      	str	r3, [r7, #20]
 800a47e:	2300      	movs	r3, #0
 800a480:	ac08      	add	r4, sp, #32
 800a482:	6163      	str	r3, [r4, #20]
 800a484:	3320      	adds	r3, #32
 800a486:	7663      	strb	r3, [r4, #25]
 800a488:	3310      	adds	r3, #16
 800a48a:	76a3      	strb	r3, [r4, #26]
 800a48c:	9507      	str	r5, [sp, #28]
 800a48e:	0035      	movs	r5, r6
 800a490:	782b      	ldrb	r3, [r5, #0]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d001      	beq.n	800a49a <_svfiprintf_r+0x52>
 800a496:	2b25      	cmp	r3, #37	; 0x25
 800a498:	d147      	bne.n	800a52a <_svfiprintf_r+0xe2>
 800a49a:	1bab      	subs	r3, r5, r6
 800a49c:	9305      	str	r3, [sp, #20]
 800a49e:	42b5      	cmp	r5, r6
 800a4a0:	d00c      	beq.n	800a4bc <_svfiprintf_r+0x74>
 800a4a2:	0032      	movs	r2, r6
 800a4a4:	0039      	movs	r1, r7
 800a4a6:	9803      	ldr	r0, [sp, #12]
 800a4a8:	f7ff ff6c 	bl	800a384 <__ssputs_r>
 800a4ac:	1c43      	adds	r3, r0, #1
 800a4ae:	d100      	bne.n	800a4b2 <_svfiprintf_r+0x6a>
 800a4b0:	e0ae      	b.n	800a610 <_svfiprintf_r+0x1c8>
 800a4b2:	6962      	ldr	r2, [r4, #20]
 800a4b4:	9b05      	ldr	r3, [sp, #20]
 800a4b6:	4694      	mov	ip, r2
 800a4b8:	4463      	add	r3, ip
 800a4ba:	6163      	str	r3, [r4, #20]
 800a4bc:	782b      	ldrb	r3, [r5, #0]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d100      	bne.n	800a4c4 <_svfiprintf_r+0x7c>
 800a4c2:	e0a5      	b.n	800a610 <_svfiprintf_r+0x1c8>
 800a4c4:	2201      	movs	r2, #1
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	4252      	negs	r2, r2
 800a4ca:	6062      	str	r2, [r4, #4]
 800a4cc:	a904      	add	r1, sp, #16
 800a4ce:	3254      	adds	r2, #84	; 0x54
 800a4d0:	1852      	adds	r2, r2, r1
 800a4d2:	1c6e      	adds	r6, r5, #1
 800a4d4:	6023      	str	r3, [r4, #0]
 800a4d6:	60e3      	str	r3, [r4, #12]
 800a4d8:	60a3      	str	r3, [r4, #8]
 800a4da:	7013      	strb	r3, [r2, #0]
 800a4dc:	65a3      	str	r3, [r4, #88]	; 0x58
 800a4de:	2205      	movs	r2, #5
 800a4e0:	7831      	ldrb	r1, [r6, #0]
 800a4e2:	4854      	ldr	r0, [pc, #336]	; (800a634 <_svfiprintf_r+0x1ec>)
 800a4e4:	f001 fd58 	bl	800bf98 <memchr>
 800a4e8:	1c75      	adds	r5, r6, #1
 800a4ea:	2800      	cmp	r0, #0
 800a4ec:	d11f      	bne.n	800a52e <_svfiprintf_r+0xe6>
 800a4ee:	6822      	ldr	r2, [r4, #0]
 800a4f0:	06d3      	lsls	r3, r2, #27
 800a4f2:	d504      	bpl.n	800a4fe <_svfiprintf_r+0xb6>
 800a4f4:	2353      	movs	r3, #83	; 0x53
 800a4f6:	a904      	add	r1, sp, #16
 800a4f8:	185b      	adds	r3, r3, r1
 800a4fa:	2120      	movs	r1, #32
 800a4fc:	7019      	strb	r1, [r3, #0]
 800a4fe:	0713      	lsls	r3, r2, #28
 800a500:	d504      	bpl.n	800a50c <_svfiprintf_r+0xc4>
 800a502:	2353      	movs	r3, #83	; 0x53
 800a504:	a904      	add	r1, sp, #16
 800a506:	185b      	adds	r3, r3, r1
 800a508:	212b      	movs	r1, #43	; 0x2b
 800a50a:	7019      	strb	r1, [r3, #0]
 800a50c:	7833      	ldrb	r3, [r6, #0]
 800a50e:	2b2a      	cmp	r3, #42	; 0x2a
 800a510:	d016      	beq.n	800a540 <_svfiprintf_r+0xf8>
 800a512:	0035      	movs	r5, r6
 800a514:	2100      	movs	r1, #0
 800a516:	200a      	movs	r0, #10
 800a518:	68e3      	ldr	r3, [r4, #12]
 800a51a:	782a      	ldrb	r2, [r5, #0]
 800a51c:	1c6e      	adds	r6, r5, #1
 800a51e:	3a30      	subs	r2, #48	; 0x30
 800a520:	2a09      	cmp	r2, #9
 800a522:	d94e      	bls.n	800a5c2 <_svfiprintf_r+0x17a>
 800a524:	2900      	cmp	r1, #0
 800a526:	d111      	bne.n	800a54c <_svfiprintf_r+0x104>
 800a528:	e017      	b.n	800a55a <_svfiprintf_r+0x112>
 800a52a:	3501      	adds	r5, #1
 800a52c:	e7b0      	b.n	800a490 <_svfiprintf_r+0x48>
 800a52e:	4b41      	ldr	r3, [pc, #260]	; (800a634 <_svfiprintf_r+0x1ec>)
 800a530:	6822      	ldr	r2, [r4, #0]
 800a532:	1ac0      	subs	r0, r0, r3
 800a534:	2301      	movs	r3, #1
 800a536:	4083      	lsls	r3, r0
 800a538:	4313      	orrs	r3, r2
 800a53a:	002e      	movs	r6, r5
 800a53c:	6023      	str	r3, [r4, #0]
 800a53e:	e7ce      	b.n	800a4de <_svfiprintf_r+0x96>
 800a540:	9b07      	ldr	r3, [sp, #28]
 800a542:	1d19      	adds	r1, r3, #4
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	9107      	str	r1, [sp, #28]
 800a548:	2b00      	cmp	r3, #0
 800a54a:	db01      	blt.n	800a550 <_svfiprintf_r+0x108>
 800a54c:	930b      	str	r3, [sp, #44]	; 0x2c
 800a54e:	e004      	b.n	800a55a <_svfiprintf_r+0x112>
 800a550:	425b      	negs	r3, r3
 800a552:	60e3      	str	r3, [r4, #12]
 800a554:	2302      	movs	r3, #2
 800a556:	4313      	orrs	r3, r2
 800a558:	6023      	str	r3, [r4, #0]
 800a55a:	782b      	ldrb	r3, [r5, #0]
 800a55c:	2b2e      	cmp	r3, #46	; 0x2e
 800a55e:	d10a      	bne.n	800a576 <_svfiprintf_r+0x12e>
 800a560:	786b      	ldrb	r3, [r5, #1]
 800a562:	2b2a      	cmp	r3, #42	; 0x2a
 800a564:	d135      	bne.n	800a5d2 <_svfiprintf_r+0x18a>
 800a566:	9b07      	ldr	r3, [sp, #28]
 800a568:	3502      	adds	r5, #2
 800a56a:	1d1a      	adds	r2, r3, #4
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	9207      	str	r2, [sp, #28]
 800a570:	2b00      	cmp	r3, #0
 800a572:	db2b      	blt.n	800a5cc <_svfiprintf_r+0x184>
 800a574:	9309      	str	r3, [sp, #36]	; 0x24
 800a576:	4e30      	ldr	r6, [pc, #192]	; (800a638 <_svfiprintf_r+0x1f0>)
 800a578:	2203      	movs	r2, #3
 800a57a:	0030      	movs	r0, r6
 800a57c:	7829      	ldrb	r1, [r5, #0]
 800a57e:	f001 fd0b 	bl	800bf98 <memchr>
 800a582:	2800      	cmp	r0, #0
 800a584:	d006      	beq.n	800a594 <_svfiprintf_r+0x14c>
 800a586:	2340      	movs	r3, #64	; 0x40
 800a588:	1b80      	subs	r0, r0, r6
 800a58a:	4083      	lsls	r3, r0
 800a58c:	6822      	ldr	r2, [r4, #0]
 800a58e:	3501      	adds	r5, #1
 800a590:	4313      	orrs	r3, r2
 800a592:	6023      	str	r3, [r4, #0]
 800a594:	7829      	ldrb	r1, [r5, #0]
 800a596:	2206      	movs	r2, #6
 800a598:	4828      	ldr	r0, [pc, #160]	; (800a63c <_svfiprintf_r+0x1f4>)
 800a59a:	1c6e      	adds	r6, r5, #1
 800a59c:	7621      	strb	r1, [r4, #24]
 800a59e:	f001 fcfb 	bl	800bf98 <memchr>
 800a5a2:	2800      	cmp	r0, #0
 800a5a4:	d03c      	beq.n	800a620 <_svfiprintf_r+0x1d8>
 800a5a6:	4b26      	ldr	r3, [pc, #152]	; (800a640 <_svfiprintf_r+0x1f8>)
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d125      	bne.n	800a5f8 <_svfiprintf_r+0x1b0>
 800a5ac:	2207      	movs	r2, #7
 800a5ae:	9b07      	ldr	r3, [sp, #28]
 800a5b0:	3307      	adds	r3, #7
 800a5b2:	4393      	bics	r3, r2
 800a5b4:	3308      	adds	r3, #8
 800a5b6:	9307      	str	r3, [sp, #28]
 800a5b8:	6963      	ldr	r3, [r4, #20]
 800a5ba:	9a04      	ldr	r2, [sp, #16]
 800a5bc:	189b      	adds	r3, r3, r2
 800a5be:	6163      	str	r3, [r4, #20]
 800a5c0:	e765      	b.n	800a48e <_svfiprintf_r+0x46>
 800a5c2:	4343      	muls	r3, r0
 800a5c4:	0035      	movs	r5, r6
 800a5c6:	2101      	movs	r1, #1
 800a5c8:	189b      	adds	r3, r3, r2
 800a5ca:	e7a6      	b.n	800a51a <_svfiprintf_r+0xd2>
 800a5cc:	2301      	movs	r3, #1
 800a5ce:	425b      	negs	r3, r3
 800a5d0:	e7d0      	b.n	800a574 <_svfiprintf_r+0x12c>
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	200a      	movs	r0, #10
 800a5d6:	001a      	movs	r2, r3
 800a5d8:	3501      	adds	r5, #1
 800a5da:	6063      	str	r3, [r4, #4]
 800a5dc:	7829      	ldrb	r1, [r5, #0]
 800a5de:	1c6e      	adds	r6, r5, #1
 800a5e0:	3930      	subs	r1, #48	; 0x30
 800a5e2:	2909      	cmp	r1, #9
 800a5e4:	d903      	bls.n	800a5ee <_svfiprintf_r+0x1a6>
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d0c5      	beq.n	800a576 <_svfiprintf_r+0x12e>
 800a5ea:	9209      	str	r2, [sp, #36]	; 0x24
 800a5ec:	e7c3      	b.n	800a576 <_svfiprintf_r+0x12e>
 800a5ee:	4342      	muls	r2, r0
 800a5f0:	0035      	movs	r5, r6
 800a5f2:	2301      	movs	r3, #1
 800a5f4:	1852      	adds	r2, r2, r1
 800a5f6:	e7f1      	b.n	800a5dc <_svfiprintf_r+0x194>
 800a5f8:	ab07      	add	r3, sp, #28
 800a5fa:	9300      	str	r3, [sp, #0]
 800a5fc:	003a      	movs	r2, r7
 800a5fe:	0021      	movs	r1, r4
 800a600:	4b10      	ldr	r3, [pc, #64]	; (800a644 <_svfiprintf_r+0x1fc>)
 800a602:	9803      	ldr	r0, [sp, #12]
 800a604:	e000      	b.n	800a608 <_svfiprintf_r+0x1c0>
 800a606:	bf00      	nop
 800a608:	9004      	str	r0, [sp, #16]
 800a60a:	9b04      	ldr	r3, [sp, #16]
 800a60c:	3301      	adds	r3, #1
 800a60e:	d1d3      	bne.n	800a5b8 <_svfiprintf_r+0x170>
 800a610:	89bb      	ldrh	r3, [r7, #12]
 800a612:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a614:	065b      	lsls	r3, r3, #25
 800a616:	d400      	bmi.n	800a61a <_svfiprintf_r+0x1d2>
 800a618:	e72d      	b.n	800a476 <_svfiprintf_r+0x2e>
 800a61a:	2001      	movs	r0, #1
 800a61c:	4240      	negs	r0, r0
 800a61e:	e72a      	b.n	800a476 <_svfiprintf_r+0x2e>
 800a620:	ab07      	add	r3, sp, #28
 800a622:	9300      	str	r3, [sp, #0]
 800a624:	003a      	movs	r2, r7
 800a626:	0021      	movs	r1, r4
 800a628:	4b06      	ldr	r3, [pc, #24]	; (800a644 <_svfiprintf_r+0x1fc>)
 800a62a:	9803      	ldr	r0, [sp, #12]
 800a62c:	f000 f9de 	bl	800a9ec <_printf_i>
 800a630:	e7ea      	b.n	800a608 <_svfiprintf_r+0x1c0>
 800a632:	46c0      	nop			; (mov r8, r8)
 800a634:	0800f0e4 	.word	0x0800f0e4
 800a638:	0800f0ea 	.word	0x0800f0ea
 800a63c:	0800f0ee 	.word	0x0800f0ee
 800a640:	00000000 	.word	0x00000000
 800a644:	0800a385 	.word	0x0800a385

0800a648 <__sfputc_r>:
 800a648:	6893      	ldr	r3, [r2, #8]
 800a64a:	b510      	push	{r4, lr}
 800a64c:	3b01      	subs	r3, #1
 800a64e:	6093      	str	r3, [r2, #8]
 800a650:	2b00      	cmp	r3, #0
 800a652:	da04      	bge.n	800a65e <__sfputc_r+0x16>
 800a654:	6994      	ldr	r4, [r2, #24]
 800a656:	42a3      	cmp	r3, r4
 800a658:	db07      	blt.n	800a66a <__sfputc_r+0x22>
 800a65a:	290a      	cmp	r1, #10
 800a65c:	d005      	beq.n	800a66a <__sfputc_r+0x22>
 800a65e:	6813      	ldr	r3, [r2, #0]
 800a660:	1c58      	adds	r0, r3, #1
 800a662:	6010      	str	r0, [r2, #0]
 800a664:	7019      	strb	r1, [r3, #0]
 800a666:	0008      	movs	r0, r1
 800a668:	bd10      	pop	{r4, pc}
 800a66a:	f000 fad9 	bl	800ac20 <__swbuf_r>
 800a66e:	0001      	movs	r1, r0
 800a670:	e7f9      	b.n	800a666 <__sfputc_r+0x1e>

0800a672 <__sfputs_r>:
 800a672:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a674:	0006      	movs	r6, r0
 800a676:	000f      	movs	r7, r1
 800a678:	0014      	movs	r4, r2
 800a67a:	18d5      	adds	r5, r2, r3
 800a67c:	42ac      	cmp	r4, r5
 800a67e:	d101      	bne.n	800a684 <__sfputs_r+0x12>
 800a680:	2000      	movs	r0, #0
 800a682:	e007      	b.n	800a694 <__sfputs_r+0x22>
 800a684:	7821      	ldrb	r1, [r4, #0]
 800a686:	003a      	movs	r2, r7
 800a688:	0030      	movs	r0, r6
 800a68a:	f7ff ffdd 	bl	800a648 <__sfputc_r>
 800a68e:	3401      	adds	r4, #1
 800a690:	1c43      	adds	r3, r0, #1
 800a692:	d1f3      	bne.n	800a67c <__sfputs_r+0xa>
 800a694:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a698 <_vfiprintf_r>:
 800a698:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a69a:	b0a1      	sub	sp, #132	; 0x84
 800a69c:	0006      	movs	r6, r0
 800a69e:	000c      	movs	r4, r1
 800a6a0:	001f      	movs	r7, r3
 800a6a2:	9203      	str	r2, [sp, #12]
 800a6a4:	2800      	cmp	r0, #0
 800a6a6:	d004      	beq.n	800a6b2 <_vfiprintf_r+0x1a>
 800a6a8:	6983      	ldr	r3, [r0, #24]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d101      	bne.n	800a6b2 <_vfiprintf_r+0x1a>
 800a6ae:	f001 fb63 	bl	800bd78 <__sinit>
 800a6b2:	4b8e      	ldr	r3, [pc, #568]	; (800a8ec <_vfiprintf_r+0x254>)
 800a6b4:	429c      	cmp	r4, r3
 800a6b6:	d11c      	bne.n	800a6f2 <_vfiprintf_r+0x5a>
 800a6b8:	6874      	ldr	r4, [r6, #4]
 800a6ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a6bc:	07db      	lsls	r3, r3, #31
 800a6be:	d405      	bmi.n	800a6cc <_vfiprintf_r+0x34>
 800a6c0:	89a3      	ldrh	r3, [r4, #12]
 800a6c2:	059b      	lsls	r3, r3, #22
 800a6c4:	d402      	bmi.n	800a6cc <_vfiprintf_r+0x34>
 800a6c6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a6c8:	f001 fbf7 	bl	800beba <__retarget_lock_acquire_recursive>
 800a6cc:	89a3      	ldrh	r3, [r4, #12]
 800a6ce:	071b      	lsls	r3, r3, #28
 800a6d0:	d502      	bpl.n	800a6d8 <_vfiprintf_r+0x40>
 800a6d2:	6923      	ldr	r3, [r4, #16]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d11d      	bne.n	800a714 <_vfiprintf_r+0x7c>
 800a6d8:	0021      	movs	r1, r4
 800a6da:	0030      	movs	r0, r6
 800a6dc:	f000 faf6 	bl	800accc <__swsetup_r>
 800a6e0:	2800      	cmp	r0, #0
 800a6e2:	d017      	beq.n	800a714 <_vfiprintf_r+0x7c>
 800a6e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a6e6:	07db      	lsls	r3, r3, #31
 800a6e8:	d50d      	bpl.n	800a706 <_vfiprintf_r+0x6e>
 800a6ea:	2001      	movs	r0, #1
 800a6ec:	4240      	negs	r0, r0
 800a6ee:	b021      	add	sp, #132	; 0x84
 800a6f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a6f2:	4b7f      	ldr	r3, [pc, #508]	; (800a8f0 <_vfiprintf_r+0x258>)
 800a6f4:	429c      	cmp	r4, r3
 800a6f6:	d101      	bne.n	800a6fc <_vfiprintf_r+0x64>
 800a6f8:	68b4      	ldr	r4, [r6, #8]
 800a6fa:	e7de      	b.n	800a6ba <_vfiprintf_r+0x22>
 800a6fc:	4b7d      	ldr	r3, [pc, #500]	; (800a8f4 <_vfiprintf_r+0x25c>)
 800a6fe:	429c      	cmp	r4, r3
 800a700:	d1db      	bne.n	800a6ba <_vfiprintf_r+0x22>
 800a702:	68f4      	ldr	r4, [r6, #12]
 800a704:	e7d9      	b.n	800a6ba <_vfiprintf_r+0x22>
 800a706:	89a3      	ldrh	r3, [r4, #12]
 800a708:	059b      	lsls	r3, r3, #22
 800a70a:	d4ee      	bmi.n	800a6ea <_vfiprintf_r+0x52>
 800a70c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a70e:	f001 fbd5 	bl	800bebc <__retarget_lock_release_recursive>
 800a712:	e7ea      	b.n	800a6ea <_vfiprintf_r+0x52>
 800a714:	2300      	movs	r3, #0
 800a716:	ad08      	add	r5, sp, #32
 800a718:	616b      	str	r3, [r5, #20]
 800a71a:	3320      	adds	r3, #32
 800a71c:	766b      	strb	r3, [r5, #25]
 800a71e:	3310      	adds	r3, #16
 800a720:	76ab      	strb	r3, [r5, #26]
 800a722:	9707      	str	r7, [sp, #28]
 800a724:	9f03      	ldr	r7, [sp, #12]
 800a726:	783b      	ldrb	r3, [r7, #0]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d001      	beq.n	800a730 <_vfiprintf_r+0x98>
 800a72c:	2b25      	cmp	r3, #37	; 0x25
 800a72e:	d14e      	bne.n	800a7ce <_vfiprintf_r+0x136>
 800a730:	9b03      	ldr	r3, [sp, #12]
 800a732:	1afb      	subs	r3, r7, r3
 800a734:	9305      	str	r3, [sp, #20]
 800a736:	9b03      	ldr	r3, [sp, #12]
 800a738:	429f      	cmp	r7, r3
 800a73a:	d00d      	beq.n	800a758 <_vfiprintf_r+0xc0>
 800a73c:	9b05      	ldr	r3, [sp, #20]
 800a73e:	0021      	movs	r1, r4
 800a740:	0030      	movs	r0, r6
 800a742:	9a03      	ldr	r2, [sp, #12]
 800a744:	f7ff ff95 	bl	800a672 <__sfputs_r>
 800a748:	1c43      	adds	r3, r0, #1
 800a74a:	d100      	bne.n	800a74e <_vfiprintf_r+0xb6>
 800a74c:	e0b5      	b.n	800a8ba <_vfiprintf_r+0x222>
 800a74e:	696a      	ldr	r2, [r5, #20]
 800a750:	9b05      	ldr	r3, [sp, #20]
 800a752:	4694      	mov	ip, r2
 800a754:	4463      	add	r3, ip
 800a756:	616b      	str	r3, [r5, #20]
 800a758:	783b      	ldrb	r3, [r7, #0]
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d100      	bne.n	800a760 <_vfiprintf_r+0xc8>
 800a75e:	e0ac      	b.n	800a8ba <_vfiprintf_r+0x222>
 800a760:	2201      	movs	r2, #1
 800a762:	1c7b      	adds	r3, r7, #1
 800a764:	9303      	str	r3, [sp, #12]
 800a766:	2300      	movs	r3, #0
 800a768:	4252      	negs	r2, r2
 800a76a:	606a      	str	r2, [r5, #4]
 800a76c:	a904      	add	r1, sp, #16
 800a76e:	3254      	adds	r2, #84	; 0x54
 800a770:	1852      	adds	r2, r2, r1
 800a772:	602b      	str	r3, [r5, #0]
 800a774:	60eb      	str	r3, [r5, #12]
 800a776:	60ab      	str	r3, [r5, #8]
 800a778:	7013      	strb	r3, [r2, #0]
 800a77a:	65ab      	str	r3, [r5, #88]	; 0x58
 800a77c:	9b03      	ldr	r3, [sp, #12]
 800a77e:	2205      	movs	r2, #5
 800a780:	7819      	ldrb	r1, [r3, #0]
 800a782:	485d      	ldr	r0, [pc, #372]	; (800a8f8 <_vfiprintf_r+0x260>)
 800a784:	f001 fc08 	bl	800bf98 <memchr>
 800a788:	9b03      	ldr	r3, [sp, #12]
 800a78a:	1c5f      	adds	r7, r3, #1
 800a78c:	2800      	cmp	r0, #0
 800a78e:	d120      	bne.n	800a7d2 <_vfiprintf_r+0x13a>
 800a790:	682a      	ldr	r2, [r5, #0]
 800a792:	06d3      	lsls	r3, r2, #27
 800a794:	d504      	bpl.n	800a7a0 <_vfiprintf_r+0x108>
 800a796:	2353      	movs	r3, #83	; 0x53
 800a798:	a904      	add	r1, sp, #16
 800a79a:	185b      	adds	r3, r3, r1
 800a79c:	2120      	movs	r1, #32
 800a79e:	7019      	strb	r1, [r3, #0]
 800a7a0:	0713      	lsls	r3, r2, #28
 800a7a2:	d504      	bpl.n	800a7ae <_vfiprintf_r+0x116>
 800a7a4:	2353      	movs	r3, #83	; 0x53
 800a7a6:	a904      	add	r1, sp, #16
 800a7a8:	185b      	adds	r3, r3, r1
 800a7aa:	212b      	movs	r1, #43	; 0x2b
 800a7ac:	7019      	strb	r1, [r3, #0]
 800a7ae:	9b03      	ldr	r3, [sp, #12]
 800a7b0:	781b      	ldrb	r3, [r3, #0]
 800a7b2:	2b2a      	cmp	r3, #42	; 0x2a
 800a7b4:	d016      	beq.n	800a7e4 <_vfiprintf_r+0x14c>
 800a7b6:	2100      	movs	r1, #0
 800a7b8:	68eb      	ldr	r3, [r5, #12]
 800a7ba:	9f03      	ldr	r7, [sp, #12]
 800a7bc:	783a      	ldrb	r2, [r7, #0]
 800a7be:	1c78      	adds	r0, r7, #1
 800a7c0:	3a30      	subs	r2, #48	; 0x30
 800a7c2:	4684      	mov	ip, r0
 800a7c4:	2a09      	cmp	r2, #9
 800a7c6:	d94f      	bls.n	800a868 <_vfiprintf_r+0x1d0>
 800a7c8:	2900      	cmp	r1, #0
 800a7ca:	d111      	bne.n	800a7f0 <_vfiprintf_r+0x158>
 800a7cc:	e017      	b.n	800a7fe <_vfiprintf_r+0x166>
 800a7ce:	3701      	adds	r7, #1
 800a7d0:	e7a9      	b.n	800a726 <_vfiprintf_r+0x8e>
 800a7d2:	4b49      	ldr	r3, [pc, #292]	; (800a8f8 <_vfiprintf_r+0x260>)
 800a7d4:	682a      	ldr	r2, [r5, #0]
 800a7d6:	1ac0      	subs	r0, r0, r3
 800a7d8:	2301      	movs	r3, #1
 800a7da:	4083      	lsls	r3, r0
 800a7dc:	4313      	orrs	r3, r2
 800a7de:	602b      	str	r3, [r5, #0]
 800a7e0:	9703      	str	r7, [sp, #12]
 800a7e2:	e7cb      	b.n	800a77c <_vfiprintf_r+0xe4>
 800a7e4:	9b07      	ldr	r3, [sp, #28]
 800a7e6:	1d19      	adds	r1, r3, #4
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	9107      	str	r1, [sp, #28]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	db01      	blt.n	800a7f4 <_vfiprintf_r+0x15c>
 800a7f0:	930b      	str	r3, [sp, #44]	; 0x2c
 800a7f2:	e004      	b.n	800a7fe <_vfiprintf_r+0x166>
 800a7f4:	425b      	negs	r3, r3
 800a7f6:	60eb      	str	r3, [r5, #12]
 800a7f8:	2302      	movs	r3, #2
 800a7fa:	4313      	orrs	r3, r2
 800a7fc:	602b      	str	r3, [r5, #0]
 800a7fe:	783b      	ldrb	r3, [r7, #0]
 800a800:	2b2e      	cmp	r3, #46	; 0x2e
 800a802:	d10a      	bne.n	800a81a <_vfiprintf_r+0x182>
 800a804:	787b      	ldrb	r3, [r7, #1]
 800a806:	2b2a      	cmp	r3, #42	; 0x2a
 800a808:	d137      	bne.n	800a87a <_vfiprintf_r+0x1e2>
 800a80a:	9b07      	ldr	r3, [sp, #28]
 800a80c:	3702      	adds	r7, #2
 800a80e:	1d1a      	adds	r2, r3, #4
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	9207      	str	r2, [sp, #28]
 800a814:	2b00      	cmp	r3, #0
 800a816:	db2d      	blt.n	800a874 <_vfiprintf_r+0x1dc>
 800a818:	9309      	str	r3, [sp, #36]	; 0x24
 800a81a:	2203      	movs	r2, #3
 800a81c:	7839      	ldrb	r1, [r7, #0]
 800a81e:	4837      	ldr	r0, [pc, #220]	; (800a8fc <_vfiprintf_r+0x264>)
 800a820:	f001 fbba 	bl	800bf98 <memchr>
 800a824:	2800      	cmp	r0, #0
 800a826:	d007      	beq.n	800a838 <_vfiprintf_r+0x1a0>
 800a828:	4b34      	ldr	r3, [pc, #208]	; (800a8fc <_vfiprintf_r+0x264>)
 800a82a:	682a      	ldr	r2, [r5, #0]
 800a82c:	1ac0      	subs	r0, r0, r3
 800a82e:	2340      	movs	r3, #64	; 0x40
 800a830:	4083      	lsls	r3, r0
 800a832:	4313      	orrs	r3, r2
 800a834:	3701      	adds	r7, #1
 800a836:	602b      	str	r3, [r5, #0]
 800a838:	7839      	ldrb	r1, [r7, #0]
 800a83a:	1c7b      	adds	r3, r7, #1
 800a83c:	2206      	movs	r2, #6
 800a83e:	4830      	ldr	r0, [pc, #192]	; (800a900 <_vfiprintf_r+0x268>)
 800a840:	9303      	str	r3, [sp, #12]
 800a842:	7629      	strb	r1, [r5, #24]
 800a844:	f001 fba8 	bl	800bf98 <memchr>
 800a848:	2800      	cmp	r0, #0
 800a84a:	d045      	beq.n	800a8d8 <_vfiprintf_r+0x240>
 800a84c:	4b2d      	ldr	r3, [pc, #180]	; (800a904 <_vfiprintf_r+0x26c>)
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d127      	bne.n	800a8a2 <_vfiprintf_r+0x20a>
 800a852:	2207      	movs	r2, #7
 800a854:	9b07      	ldr	r3, [sp, #28]
 800a856:	3307      	adds	r3, #7
 800a858:	4393      	bics	r3, r2
 800a85a:	3308      	adds	r3, #8
 800a85c:	9307      	str	r3, [sp, #28]
 800a85e:	696b      	ldr	r3, [r5, #20]
 800a860:	9a04      	ldr	r2, [sp, #16]
 800a862:	189b      	adds	r3, r3, r2
 800a864:	616b      	str	r3, [r5, #20]
 800a866:	e75d      	b.n	800a724 <_vfiprintf_r+0x8c>
 800a868:	210a      	movs	r1, #10
 800a86a:	434b      	muls	r3, r1
 800a86c:	4667      	mov	r7, ip
 800a86e:	189b      	adds	r3, r3, r2
 800a870:	3909      	subs	r1, #9
 800a872:	e7a3      	b.n	800a7bc <_vfiprintf_r+0x124>
 800a874:	2301      	movs	r3, #1
 800a876:	425b      	negs	r3, r3
 800a878:	e7ce      	b.n	800a818 <_vfiprintf_r+0x180>
 800a87a:	2300      	movs	r3, #0
 800a87c:	001a      	movs	r2, r3
 800a87e:	3701      	adds	r7, #1
 800a880:	606b      	str	r3, [r5, #4]
 800a882:	7839      	ldrb	r1, [r7, #0]
 800a884:	1c78      	adds	r0, r7, #1
 800a886:	3930      	subs	r1, #48	; 0x30
 800a888:	4684      	mov	ip, r0
 800a88a:	2909      	cmp	r1, #9
 800a88c:	d903      	bls.n	800a896 <_vfiprintf_r+0x1fe>
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d0c3      	beq.n	800a81a <_vfiprintf_r+0x182>
 800a892:	9209      	str	r2, [sp, #36]	; 0x24
 800a894:	e7c1      	b.n	800a81a <_vfiprintf_r+0x182>
 800a896:	230a      	movs	r3, #10
 800a898:	435a      	muls	r2, r3
 800a89a:	4667      	mov	r7, ip
 800a89c:	1852      	adds	r2, r2, r1
 800a89e:	3b09      	subs	r3, #9
 800a8a0:	e7ef      	b.n	800a882 <_vfiprintf_r+0x1ea>
 800a8a2:	ab07      	add	r3, sp, #28
 800a8a4:	9300      	str	r3, [sp, #0]
 800a8a6:	0022      	movs	r2, r4
 800a8a8:	0029      	movs	r1, r5
 800a8aa:	0030      	movs	r0, r6
 800a8ac:	4b16      	ldr	r3, [pc, #88]	; (800a908 <_vfiprintf_r+0x270>)
 800a8ae:	e000      	b.n	800a8b2 <_vfiprintf_r+0x21a>
 800a8b0:	bf00      	nop
 800a8b2:	9004      	str	r0, [sp, #16]
 800a8b4:	9b04      	ldr	r3, [sp, #16]
 800a8b6:	3301      	adds	r3, #1
 800a8b8:	d1d1      	bne.n	800a85e <_vfiprintf_r+0x1c6>
 800a8ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a8bc:	07db      	lsls	r3, r3, #31
 800a8be:	d405      	bmi.n	800a8cc <_vfiprintf_r+0x234>
 800a8c0:	89a3      	ldrh	r3, [r4, #12]
 800a8c2:	059b      	lsls	r3, r3, #22
 800a8c4:	d402      	bmi.n	800a8cc <_vfiprintf_r+0x234>
 800a8c6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a8c8:	f001 faf8 	bl	800bebc <__retarget_lock_release_recursive>
 800a8cc:	89a3      	ldrh	r3, [r4, #12]
 800a8ce:	065b      	lsls	r3, r3, #25
 800a8d0:	d500      	bpl.n	800a8d4 <_vfiprintf_r+0x23c>
 800a8d2:	e70a      	b.n	800a6ea <_vfiprintf_r+0x52>
 800a8d4:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a8d6:	e70a      	b.n	800a6ee <_vfiprintf_r+0x56>
 800a8d8:	ab07      	add	r3, sp, #28
 800a8da:	9300      	str	r3, [sp, #0]
 800a8dc:	0022      	movs	r2, r4
 800a8de:	0029      	movs	r1, r5
 800a8e0:	0030      	movs	r0, r6
 800a8e2:	4b09      	ldr	r3, [pc, #36]	; (800a908 <_vfiprintf_r+0x270>)
 800a8e4:	f000 f882 	bl	800a9ec <_printf_i>
 800a8e8:	e7e3      	b.n	800a8b2 <_vfiprintf_r+0x21a>
 800a8ea:	46c0      	nop			; (mov r8, r8)
 800a8ec:	0800f1a8 	.word	0x0800f1a8
 800a8f0:	0800f1c8 	.word	0x0800f1c8
 800a8f4:	0800f188 	.word	0x0800f188
 800a8f8:	0800f0e4 	.word	0x0800f0e4
 800a8fc:	0800f0ea 	.word	0x0800f0ea
 800a900:	0800f0ee 	.word	0x0800f0ee
 800a904:	00000000 	.word	0x00000000
 800a908:	0800a673 	.word	0x0800a673

0800a90c <_printf_common>:
 800a90c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a90e:	0015      	movs	r5, r2
 800a910:	9301      	str	r3, [sp, #4]
 800a912:	688a      	ldr	r2, [r1, #8]
 800a914:	690b      	ldr	r3, [r1, #16]
 800a916:	000c      	movs	r4, r1
 800a918:	9000      	str	r0, [sp, #0]
 800a91a:	4293      	cmp	r3, r2
 800a91c:	da00      	bge.n	800a920 <_printf_common+0x14>
 800a91e:	0013      	movs	r3, r2
 800a920:	0022      	movs	r2, r4
 800a922:	602b      	str	r3, [r5, #0]
 800a924:	3243      	adds	r2, #67	; 0x43
 800a926:	7812      	ldrb	r2, [r2, #0]
 800a928:	2a00      	cmp	r2, #0
 800a92a:	d001      	beq.n	800a930 <_printf_common+0x24>
 800a92c:	3301      	adds	r3, #1
 800a92e:	602b      	str	r3, [r5, #0]
 800a930:	6823      	ldr	r3, [r4, #0]
 800a932:	069b      	lsls	r3, r3, #26
 800a934:	d502      	bpl.n	800a93c <_printf_common+0x30>
 800a936:	682b      	ldr	r3, [r5, #0]
 800a938:	3302      	adds	r3, #2
 800a93a:	602b      	str	r3, [r5, #0]
 800a93c:	6822      	ldr	r2, [r4, #0]
 800a93e:	2306      	movs	r3, #6
 800a940:	0017      	movs	r7, r2
 800a942:	401f      	ands	r7, r3
 800a944:	421a      	tst	r2, r3
 800a946:	d027      	beq.n	800a998 <_printf_common+0x8c>
 800a948:	0023      	movs	r3, r4
 800a94a:	3343      	adds	r3, #67	; 0x43
 800a94c:	781b      	ldrb	r3, [r3, #0]
 800a94e:	1e5a      	subs	r2, r3, #1
 800a950:	4193      	sbcs	r3, r2
 800a952:	6822      	ldr	r2, [r4, #0]
 800a954:	0692      	lsls	r2, r2, #26
 800a956:	d430      	bmi.n	800a9ba <_printf_common+0xae>
 800a958:	0022      	movs	r2, r4
 800a95a:	9901      	ldr	r1, [sp, #4]
 800a95c:	9800      	ldr	r0, [sp, #0]
 800a95e:	9e08      	ldr	r6, [sp, #32]
 800a960:	3243      	adds	r2, #67	; 0x43
 800a962:	47b0      	blx	r6
 800a964:	1c43      	adds	r3, r0, #1
 800a966:	d025      	beq.n	800a9b4 <_printf_common+0xa8>
 800a968:	2306      	movs	r3, #6
 800a96a:	6820      	ldr	r0, [r4, #0]
 800a96c:	682a      	ldr	r2, [r5, #0]
 800a96e:	68e1      	ldr	r1, [r4, #12]
 800a970:	2500      	movs	r5, #0
 800a972:	4003      	ands	r3, r0
 800a974:	2b04      	cmp	r3, #4
 800a976:	d103      	bne.n	800a980 <_printf_common+0x74>
 800a978:	1a8d      	subs	r5, r1, r2
 800a97a:	43eb      	mvns	r3, r5
 800a97c:	17db      	asrs	r3, r3, #31
 800a97e:	401d      	ands	r5, r3
 800a980:	68a3      	ldr	r3, [r4, #8]
 800a982:	6922      	ldr	r2, [r4, #16]
 800a984:	4293      	cmp	r3, r2
 800a986:	dd01      	ble.n	800a98c <_printf_common+0x80>
 800a988:	1a9b      	subs	r3, r3, r2
 800a98a:	18ed      	adds	r5, r5, r3
 800a98c:	2700      	movs	r7, #0
 800a98e:	42bd      	cmp	r5, r7
 800a990:	d120      	bne.n	800a9d4 <_printf_common+0xc8>
 800a992:	2000      	movs	r0, #0
 800a994:	e010      	b.n	800a9b8 <_printf_common+0xac>
 800a996:	3701      	adds	r7, #1
 800a998:	68e3      	ldr	r3, [r4, #12]
 800a99a:	682a      	ldr	r2, [r5, #0]
 800a99c:	1a9b      	subs	r3, r3, r2
 800a99e:	42bb      	cmp	r3, r7
 800a9a0:	ddd2      	ble.n	800a948 <_printf_common+0x3c>
 800a9a2:	0022      	movs	r2, r4
 800a9a4:	2301      	movs	r3, #1
 800a9a6:	9901      	ldr	r1, [sp, #4]
 800a9a8:	9800      	ldr	r0, [sp, #0]
 800a9aa:	9e08      	ldr	r6, [sp, #32]
 800a9ac:	3219      	adds	r2, #25
 800a9ae:	47b0      	blx	r6
 800a9b0:	1c43      	adds	r3, r0, #1
 800a9b2:	d1f0      	bne.n	800a996 <_printf_common+0x8a>
 800a9b4:	2001      	movs	r0, #1
 800a9b6:	4240      	negs	r0, r0
 800a9b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a9ba:	2030      	movs	r0, #48	; 0x30
 800a9bc:	18e1      	adds	r1, r4, r3
 800a9be:	3143      	adds	r1, #67	; 0x43
 800a9c0:	7008      	strb	r0, [r1, #0]
 800a9c2:	0021      	movs	r1, r4
 800a9c4:	1c5a      	adds	r2, r3, #1
 800a9c6:	3145      	adds	r1, #69	; 0x45
 800a9c8:	7809      	ldrb	r1, [r1, #0]
 800a9ca:	18a2      	adds	r2, r4, r2
 800a9cc:	3243      	adds	r2, #67	; 0x43
 800a9ce:	3302      	adds	r3, #2
 800a9d0:	7011      	strb	r1, [r2, #0]
 800a9d2:	e7c1      	b.n	800a958 <_printf_common+0x4c>
 800a9d4:	0022      	movs	r2, r4
 800a9d6:	2301      	movs	r3, #1
 800a9d8:	9901      	ldr	r1, [sp, #4]
 800a9da:	9800      	ldr	r0, [sp, #0]
 800a9dc:	9e08      	ldr	r6, [sp, #32]
 800a9de:	321a      	adds	r2, #26
 800a9e0:	47b0      	blx	r6
 800a9e2:	1c43      	adds	r3, r0, #1
 800a9e4:	d0e6      	beq.n	800a9b4 <_printf_common+0xa8>
 800a9e6:	3701      	adds	r7, #1
 800a9e8:	e7d1      	b.n	800a98e <_printf_common+0x82>
	...

0800a9ec <_printf_i>:
 800a9ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a9ee:	b08b      	sub	sp, #44	; 0x2c
 800a9f0:	9206      	str	r2, [sp, #24]
 800a9f2:	000a      	movs	r2, r1
 800a9f4:	3243      	adds	r2, #67	; 0x43
 800a9f6:	9307      	str	r3, [sp, #28]
 800a9f8:	9005      	str	r0, [sp, #20]
 800a9fa:	9204      	str	r2, [sp, #16]
 800a9fc:	7e0a      	ldrb	r2, [r1, #24]
 800a9fe:	000c      	movs	r4, r1
 800aa00:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aa02:	2a78      	cmp	r2, #120	; 0x78
 800aa04:	d806      	bhi.n	800aa14 <_printf_i+0x28>
 800aa06:	2a62      	cmp	r2, #98	; 0x62
 800aa08:	d808      	bhi.n	800aa1c <_printf_i+0x30>
 800aa0a:	2a00      	cmp	r2, #0
 800aa0c:	d100      	bne.n	800aa10 <_printf_i+0x24>
 800aa0e:	e0c0      	b.n	800ab92 <_printf_i+0x1a6>
 800aa10:	2a58      	cmp	r2, #88	; 0x58
 800aa12:	d052      	beq.n	800aaba <_printf_i+0xce>
 800aa14:	0026      	movs	r6, r4
 800aa16:	3642      	adds	r6, #66	; 0x42
 800aa18:	7032      	strb	r2, [r6, #0]
 800aa1a:	e022      	b.n	800aa62 <_printf_i+0x76>
 800aa1c:	0010      	movs	r0, r2
 800aa1e:	3863      	subs	r0, #99	; 0x63
 800aa20:	2815      	cmp	r0, #21
 800aa22:	d8f7      	bhi.n	800aa14 <_printf_i+0x28>
 800aa24:	f7f8 fb48 	bl	80030b8 <__gnu_thumb1_case_shi>
 800aa28:	001f0016 	.word	0x001f0016
 800aa2c:	fff6fff6 	.word	0xfff6fff6
 800aa30:	fff6fff6 	.word	0xfff6fff6
 800aa34:	fff6001f 	.word	0xfff6001f
 800aa38:	fff6fff6 	.word	0xfff6fff6
 800aa3c:	00a8fff6 	.word	0x00a8fff6
 800aa40:	009a0036 	.word	0x009a0036
 800aa44:	fff6fff6 	.word	0xfff6fff6
 800aa48:	fff600b9 	.word	0xfff600b9
 800aa4c:	fff60036 	.word	0xfff60036
 800aa50:	009efff6 	.word	0x009efff6
 800aa54:	0026      	movs	r6, r4
 800aa56:	681a      	ldr	r2, [r3, #0]
 800aa58:	3642      	adds	r6, #66	; 0x42
 800aa5a:	1d11      	adds	r1, r2, #4
 800aa5c:	6019      	str	r1, [r3, #0]
 800aa5e:	6813      	ldr	r3, [r2, #0]
 800aa60:	7033      	strb	r3, [r6, #0]
 800aa62:	2301      	movs	r3, #1
 800aa64:	e0a7      	b.n	800abb6 <_printf_i+0x1ca>
 800aa66:	6808      	ldr	r0, [r1, #0]
 800aa68:	6819      	ldr	r1, [r3, #0]
 800aa6a:	1d0a      	adds	r2, r1, #4
 800aa6c:	0605      	lsls	r5, r0, #24
 800aa6e:	d50b      	bpl.n	800aa88 <_printf_i+0x9c>
 800aa70:	680d      	ldr	r5, [r1, #0]
 800aa72:	601a      	str	r2, [r3, #0]
 800aa74:	2d00      	cmp	r5, #0
 800aa76:	da03      	bge.n	800aa80 <_printf_i+0x94>
 800aa78:	232d      	movs	r3, #45	; 0x2d
 800aa7a:	9a04      	ldr	r2, [sp, #16]
 800aa7c:	426d      	negs	r5, r5
 800aa7e:	7013      	strb	r3, [r2, #0]
 800aa80:	4b61      	ldr	r3, [pc, #388]	; (800ac08 <_printf_i+0x21c>)
 800aa82:	270a      	movs	r7, #10
 800aa84:	9303      	str	r3, [sp, #12]
 800aa86:	e032      	b.n	800aaee <_printf_i+0x102>
 800aa88:	680d      	ldr	r5, [r1, #0]
 800aa8a:	601a      	str	r2, [r3, #0]
 800aa8c:	0641      	lsls	r1, r0, #25
 800aa8e:	d5f1      	bpl.n	800aa74 <_printf_i+0x88>
 800aa90:	b22d      	sxth	r5, r5
 800aa92:	e7ef      	b.n	800aa74 <_printf_i+0x88>
 800aa94:	680d      	ldr	r5, [r1, #0]
 800aa96:	6819      	ldr	r1, [r3, #0]
 800aa98:	1d08      	adds	r0, r1, #4
 800aa9a:	6018      	str	r0, [r3, #0]
 800aa9c:	062e      	lsls	r6, r5, #24
 800aa9e:	d501      	bpl.n	800aaa4 <_printf_i+0xb8>
 800aaa0:	680d      	ldr	r5, [r1, #0]
 800aaa2:	e003      	b.n	800aaac <_printf_i+0xc0>
 800aaa4:	066d      	lsls	r5, r5, #25
 800aaa6:	d5fb      	bpl.n	800aaa0 <_printf_i+0xb4>
 800aaa8:	680d      	ldr	r5, [r1, #0]
 800aaaa:	b2ad      	uxth	r5, r5
 800aaac:	4b56      	ldr	r3, [pc, #344]	; (800ac08 <_printf_i+0x21c>)
 800aaae:	270a      	movs	r7, #10
 800aab0:	9303      	str	r3, [sp, #12]
 800aab2:	2a6f      	cmp	r2, #111	; 0x6f
 800aab4:	d117      	bne.n	800aae6 <_printf_i+0xfa>
 800aab6:	2708      	movs	r7, #8
 800aab8:	e015      	b.n	800aae6 <_printf_i+0xfa>
 800aaba:	3145      	adds	r1, #69	; 0x45
 800aabc:	700a      	strb	r2, [r1, #0]
 800aabe:	4a52      	ldr	r2, [pc, #328]	; (800ac08 <_printf_i+0x21c>)
 800aac0:	9203      	str	r2, [sp, #12]
 800aac2:	681a      	ldr	r2, [r3, #0]
 800aac4:	6821      	ldr	r1, [r4, #0]
 800aac6:	ca20      	ldmia	r2!, {r5}
 800aac8:	601a      	str	r2, [r3, #0]
 800aaca:	0608      	lsls	r0, r1, #24
 800aacc:	d550      	bpl.n	800ab70 <_printf_i+0x184>
 800aace:	07cb      	lsls	r3, r1, #31
 800aad0:	d502      	bpl.n	800aad8 <_printf_i+0xec>
 800aad2:	2320      	movs	r3, #32
 800aad4:	4319      	orrs	r1, r3
 800aad6:	6021      	str	r1, [r4, #0]
 800aad8:	2710      	movs	r7, #16
 800aada:	2d00      	cmp	r5, #0
 800aadc:	d103      	bne.n	800aae6 <_printf_i+0xfa>
 800aade:	2320      	movs	r3, #32
 800aae0:	6822      	ldr	r2, [r4, #0]
 800aae2:	439a      	bics	r2, r3
 800aae4:	6022      	str	r2, [r4, #0]
 800aae6:	0023      	movs	r3, r4
 800aae8:	2200      	movs	r2, #0
 800aaea:	3343      	adds	r3, #67	; 0x43
 800aaec:	701a      	strb	r2, [r3, #0]
 800aaee:	6863      	ldr	r3, [r4, #4]
 800aaf0:	60a3      	str	r3, [r4, #8]
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	db03      	blt.n	800aafe <_printf_i+0x112>
 800aaf6:	2204      	movs	r2, #4
 800aaf8:	6821      	ldr	r1, [r4, #0]
 800aafa:	4391      	bics	r1, r2
 800aafc:	6021      	str	r1, [r4, #0]
 800aafe:	2d00      	cmp	r5, #0
 800ab00:	d102      	bne.n	800ab08 <_printf_i+0x11c>
 800ab02:	9e04      	ldr	r6, [sp, #16]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d00c      	beq.n	800ab22 <_printf_i+0x136>
 800ab08:	9e04      	ldr	r6, [sp, #16]
 800ab0a:	0028      	movs	r0, r5
 800ab0c:	0039      	movs	r1, r7
 800ab0e:	f7f5 fb7f 	bl	8000210 <__aeabi_uidivmod>
 800ab12:	9b03      	ldr	r3, [sp, #12]
 800ab14:	3e01      	subs	r6, #1
 800ab16:	5c5b      	ldrb	r3, [r3, r1]
 800ab18:	7033      	strb	r3, [r6, #0]
 800ab1a:	002b      	movs	r3, r5
 800ab1c:	0005      	movs	r5, r0
 800ab1e:	429f      	cmp	r7, r3
 800ab20:	d9f3      	bls.n	800ab0a <_printf_i+0x11e>
 800ab22:	2f08      	cmp	r7, #8
 800ab24:	d109      	bne.n	800ab3a <_printf_i+0x14e>
 800ab26:	6823      	ldr	r3, [r4, #0]
 800ab28:	07db      	lsls	r3, r3, #31
 800ab2a:	d506      	bpl.n	800ab3a <_printf_i+0x14e>
 800ab2c:	6863      	ldr	r3, [r4, #4]
 800ab2e:	6922      	ldr	r2, [r4, #16]
 800ab30:	4293      	cmp	r3, r2
 800ab32:	dc02      	bgt.n	800ab3a <_printf_i+0x14e>
 800ab34:	2330      	movs	r3, #48	; 0x30
 800ab36:	3e01      	subs	r6, #1
 800ab38:	7033      	strb	r3, [r6, #0]
 800ab3a:	9b04      	ldr	r3, [sp, #16]
 800ab3c:	1b9b      	subs	r3, r3, r6
 800ab3e:	6123      	str	r3, [r4, #16]
 800ab40:	9b07      	ldr	r3, [sp, #28]
 800ab42:	0021      	movs	r1, r4
 800ab44:	9300      	str	r3, [sp, #0]
 800ab46:	9805      	ldr	r0, [sp, #20]
 800ab48:	9b06      	ldr	r3, [sp, #24]
 800ab4a:	aa09      	add	r2, sp, #36	; 0x24
 800ab4c:	f7ff fede 	bl	800a90c <_printf_common>
 800ab50:	1c43      	adds	r3, r0, #1
 800ab52:	d135      	bne.n	800abc0 <_printf_i+0x1d4>
 800ab54:	2001      	movs	r0, #1
 800ab56:	4240      	negs	r0, r0
 800ab58:	b00b      	add	sp, #44	; 0x2c
 800ab5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab5c:	2220      	movs	r2, #32
 800ab5e:	6809      	ldr	r1, [r1, #0]
 800ab60:	430a      	orrs	r2, r1
 800ab62:	6022      	str	r2, [r4, #0]
 800ab64:	0022      	movs	r2, r4
 800ab66:	2178      	movs	r1, #120	; 0x78
 800ab68:	3245      	adds	r2, #69	; 0x45
 800ab6a:	7011      	strb	r1, [r2, #0]
 800ab6c:	4a27      	ldr	r2, [pc, #156]	; (800ac0c <_printf_i+0x220>)
 800ab6e:	e7a7      	b.n	800aac0 <_printf_i+0xd4>
 800ab70:	0648      	lsls	r0, r1, #25
 800ab72:	d5ac      	bpl.n	800aace <_printf_i+0xe2>
 800ab74:	b2ad      	uxth	r5, r5
 800ab76:	e7aa      	b.n	800aace <_printf_i+0xe2>
 800ab78:	681a      	ldr	r2, [r3, #0]
 800ab7a:	680d      	ldr	r5, [r1, #0]
 800ab7c:	1d10      	adds	r0, r2, #4
 800ab7e:	6949      	ldr	r1, [r1, #20]
 800ab80:	6018      	str	r0, [r3, #0]
 800ab82:	6813      	ldr	r3, [r2, #0]
 800ab84:	062e      	lsls	r6, r5, #24
 800ab86:	d501      	bpl.n	800ab8c <_printf_i+0x1a0>
 800ab88:	6019      	str	r1, [r3, #0]
 800ab8a:	e002      	b.n	800ab92 <_printf_i+0x1a6>
 800ab8c:	066d      	lsls	r5, r5, #25
 800ab8e:	d5fb      	bpl.n	800ab88 <_printf_i+0x19c>
 800ab90:	8019      	strh	r1, [r3, #0]
 800ab92:	2300      	movs	r3, #0
 800ab94:	9e04      	ldr	r6, [sp, #16]
 800ab96:	6123      	str	r3, [r4, #16]
 800ab98:	e7d2      	b.n	800ab40 <_printf_i+0x154>
 800ab9a:	681a      	ldr	r2, [r3, #0]
 800ab9c:	1d11      	adds	r1, r2, #4
 800ab9e:	6019      	str	r1, [r3, #0]
 800aba0:	6816      	ldr	r6, [r2, #0]
 800aba2:	2100      	movs	r1, #0
 800aba4:	0030      	movs	r0, r6
 800aba6:	6862      	ldr	r2, [r4, #4]
 800aba8:	f001 f9f6 	bl	800bf98 <memchr>
 800abac:	2800      	cmp	r0, #0
 800abae:	d001      	beq.n	800abb4 <_printf_i+0x1c8>
 800abb0:	1b80      	subs	r0, r0, r6
 800abb2:	6060      	str	r0, [r4, #4]
 800abb4:	6863      	ldr	r3, [r4, #4]
 800abb6:	6123      	str	r3, [r4, #16]
 800abb8:	2300      	movs	r3, #0
 800abba:	9a04      	ldr	r2, [sp, #16]
 800abbc:	7013      	strb	r3, [r2, #0]
 800abbe:	e7bf      	b.n	800ab40 <_printf_i+0x154>
 800abc0:	6923      	ldr	r3, [r4, #16]
 800abc2:	0032      	movs	r2, r6
 800abc4:	9906      	ldr	r1, [sp, #24]
 800abc6:	9805      	ldr	r0, [sp, #20]
 800abc8:	9d07      	ldr	r5, [sp, #28]
 800abca:	47a8      	blx	r5
 800abcc:	1c43      	adds	r3, r0, #1
 800abce:	d0c1      	beq.n	800ab54 <_printf_i+0x168>
 800abd0:	6823      	ldr	r3, [r4, #0]
 800abd2:	079b      	lsls	r3, r3, #30
 800abd4:	d415      	bmi.n	800ac02 <_printf_i+0x216>
 800abd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abd8:	68e0      	ldr	r0, [r4, #12]
 800abda:	4298      	cmp	r0, r3
 800abdc:	dabc      	bge.n	800ab58 <_printf_i+0x16c>
 800abde:	0018      	movs	r0, r3
 800abe0:	e7ba      	b.n	800ab58 <_printf_i+0x16c>
 800abe2:	0022      	movs	r2, r4
 800abe4:	2301      	movs	r3, #1
 800abe6:	9906      	ldr	r1, [sp, #24]
 800abe8:	9805      	ldr	r0, [sp, #20]
 800abea:	9e07      	ldr	r6, [sp, #28]
 800abec:	3219      	adds	r2, #25
 800abee:	47b0      	blx	r6
 800abf0:	1c43      	adds	r3, r0, #1
 800abf2:	d0af      	beq.n	800ab54 <_printf_i+0x168>
 800abf4:	3501      	adds	r5, #1
 800abf6:	68e3      	ldr	r3, [r4, #12]
 800abf8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800abfa:	1a9b      	subs	r3, r3, r2
 800abfc:	42ab      	cmp	r3, r5
 800abfe:	dcf0      	bgt.n	800abe2 <_printf_i+0x1f6>
 800ac00:	e7e9      	b.n	800abd6 <_printf_i+0x1ea>
 800ac02:	2500      	movs	r5, #0
 800ac04:	e7f7      	b.n	800abf6 <_printf_i+0x20a>
 800ac06:	46c0      	nop			; (mov r8, r8)
 800ac08:	0800f0f5 	.word	0x0800f0f5
 800ac0c:	0800f106 	.word	0x0800f106

0800ac10 <strcpy>:
 800ac10:	0003      	movs	r3, r0
 800ac12:	780a      	ldrb	r2, [r1, #0]
 800ac14:	3101      	adds	r1, #1
 800ac16:	701a      	strb	r2, [r3, #0]
 800ac18:	3301      	adds	r3, #1
 800ac1a:	2a00      	cmp	r2, #0
 800ac1c:	d1f9      	bne.n	800ac12 <strcpy+0x2>
 800ac1e:	4770      	bx	lr

0800ac20 <__swbuf_r>:
 800ac20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac22:	0005      	movs	r5, r0
 800ac24:	000e      	movs	r6, r1
 800ac26:	0014      	movs	r4, r2
 800ac28:	2800      	cmp	r0, #0
 800ac2a:	d004      	beq.n	800ac36 <__swbuf_r+0x16>
 800ac2c:	6983      	ldr	r3, [r0, #24]
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d101      	bne.n	800ac36 <__swbuf_r+0x16>
 800ac32:	f001 f8a1 	bl	800bd78 <__sinit>
 800ac36:	4b22      	ldr	r3, [pc, #136]	; (800acc0 <__swbuf_r+0xa0>)
 800ac38:	429c      	cmp	r4, r3
 800ac3a:	d12e      	bne.n	800ac9a <__swbuf_r+0x7a>
 800ac3c:	686c      	ldr	r4, [r5, #4]
 800ac3e:	69a3      	ldr	r3, [r4, #24]
 800ac40:	60a3      	str	r3, [r4, #8]
 800ac42:	89a3      	ldrh	r3, [r4, #12]
 800ac44:	071b      	lsls	r3, r3, #28
 800ac46:	d532      	bpl.n	800acae <__swbuf_r+0x8e>
 800ac48:	6923      	ldr	r3, [r4, #16]
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d02f      	beq.n	800acae <__swbuf_r+0x8e>
 800ac4e:	6823      	ldr	r3, [r4, #0]
 800ac50:	6922      	ldr	r2, [r4, #16]
 800ac52:	b2f7      	uxtb	r7, r6
 800ac54:	1a98      	subs	r0, r3, r2
 800ac56:	6963      	ldr	r3, [r4, #20]
 800ac58:	b2f6      	uxtb	r6, r6
 800ac5a:	4283      	cmp	r3, r0
 800ac5c:	dc05      	bgt.n	800ac6a <__swbuf_r+0x4a>
 800ac5e:	0021      	movs	r1, r4
 800ac60:	0028      	movs	r0, r5
 800ac62:	f000 ffe7 	bl	800bc34 <_fflush_r>
 800ac66:	2800      	cmp	r0, #0
 800ac68:	d127      	bne.n	800acba <__swbuf_r+0x9a>
 800ac6a:	68a3      	ldr	r3, [r4, #8]
 800ac6c:	3001      	adds	r0, #1
 800ac6e:	3b01      	subs	r3, #1
 800ac70:	60a3      	str	r3, [r4, #8]
 800ac72:	6823      	ldr	r3, [r4, #0]
 800ac74:	1c5a      	adds	r2, r3, #1
 800ac76:	6022      	str	r2, [r4, #0]
 800ac78:	701f      	strb	r7, [r3, #0]
 800ac7a:	6963      	ldr	r3, [r4, #20]
 800ac7c:	4283      	cmp	r3, r0
 800ac7e:	d004      	beq.n	800ac8a <__swbuf_r+0x6a>
 800ac80:	89a3      	ldrh	r3, [r4, #12]
 800ac82:	07db      	lsls	r3, r3, #31
 800ac84:	d507      	bpl.n	800ac96 <__swbuf_r+0x76>
 800ac86:	2e0a      	cmp	r6, #10
 800ac88:	d105      	bne.n	800ac96 <__swbuf_r+0x76>
 800ac8a:	0021      	movs	r1, r4
 800ac8c:	0028      	movs	r0, r5
 800ac8e:	f000 ffd1 	bl	800bc34 <_fflush_r>
 800ac92:	2800      	cmp	r0, #0
 800ac94:	d111      	bne.n	800acba <__swbuf_r+0x9a>
 800ac96:	0030      	movs	r0, r6
 800ac98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac9a:	4b0a      	ldr	r3, [pc, #40]	; (800acc4 <__swbuf_r+0xa4>)
 800ac9c:	429c      	cmp	r4, r3
 800ac9e:	d101      	bne.n	800aca4 <__swbuf_r+0x84>
 800aca0:	68ac      	ldr	r4, [r5, #8]
 800aca2:	e7cc      	b.n	800ac3e <__swbuf_r+0x1e>
 800aca4:	4b08      	ldr	r3, [pc, #32]	; (800acc8 <__swbuf_r+0xa8>)
 800aca6:	429c      	cmp	r4, r3
 800aca8:	d1c9      	bne.n	800ac3e <__swbuf_r+0x1e>
 800acaa:	68ec      	ldr	r4, [r5, #12]
 800acac:	e7c7      	b.n	800ac3e <__swbuf_r+0x1e>
 800acae:	0021      	movs	r1, r4
 800acb0:	0028      	movs	r0, r5
 800acb2:	f000 f80b 	bl	800accc <__swsetup_r>
 800acb6:	2800      	cmp	r0, #0
 800acb8:	d0c9      	beq.n	800ac4e <__swbuf_r+0x2e>
 800acba:	2601      	movs	r6, #1
 800acbc:	4276      	negs	r6, r6
 800acbe:	e7ea      	b.n	800ac96 <__swbuf_r+0x76>
 800acc0:	0800f1a8 	.word	0x0800f1a8
 800acc4:	0800f1c8 	.word	0x0800f1c8
 800acc8:	0800f188 	.word	0x0800f188

0800accc <__swsetup_r>:
 800accc:	4b37      	ldr	r3, [pc, #220]	; (800adac <__swsetup_r+0xe0>)
 800acce:	b570      	push	{r4, r5, r6, lr}
 800acd0:	681d      	ldr	r5, [r3, #0]
 800acd2:	0006      	movs	r6, r0
 800acd4:	000c      	movs	r4, r1
 800acd6:	2d00      	cmp	r5, #0
 800acd8:	d005      	beq.n	800ace6 <__swsetup_r+0x1a>
 800acda:	69ab      	ldr	r3, [r5, #24]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d102      	bne.n	800ace6 <__swsetup_r+0x1a>
 800ace0:	0028      	movs	r0, r5
 800ace2:	f001 f849 	bl	800bd78 <__sinit>
 800ace6:	4b32      	ldr	r3, [pc, #200]	; (800adb0 <__swsetup_r+0xe4>)
 800ace8:	429c      	cmp	r4, r3
 800acea:	d10f      	bne.n	800ad0c <__swsetup_r+0x40>
 800acec:	686c      	ldr	r4, [r5, #4]
 800acee:	230c      	movs	r3, #12
 800acf0:	5ee2      	ldrsh	r2, [r4, r3]
 800acf2:	b293      	uxth	r3, r2
 800acf4:	0711      	lsls	r1, r2, #28
 800acf6:	d42d      	bmi.n	800ad54 <__swsetup_r+0x88>
 800acf8:	06d9      	lsls	r1, r3, #27
 800acfa:	d411      	bmi.n	800ad20 <__swsetup_r+0x54>
 800acfc:	2309      	movs	r3, #9
 800acfe:	2001      	movs	r0, #1
 800ad00:	6033      	str	r3, [r6, #0]
 800ad02:	3337      	adds	r3, #55	; 0x37
 800ad04:	4313      	orrs	r3, r2
 800ad06:	81a3      	strh	r3, [r4, #12]
 800ad08:	4240      	negs	r0, r0
 800ad0a:	bd70      	pop	{r4, r5, r6, pc}
 800ad0c:	4b29      	ldr	r3, [pc, #164]	; (800adb4 <__swsetup_r+0xe8>)
 800ad0e:	429c      	cmp	r4, r3
 800ad10:	d101      	bne.n	800ad16 <__swsetup_r+0x4a>
 800ad12:	68ac      	ldr	r4, [r5, #8]
 800ad14:	e7eb      	b.n	800acee <__swsetup_r+0x22>
 800ad16:	4b28      	ldr	r3, [pc, #160]	; (800adb8 <__swsetup_r+0xec>)
 800ad18:	429c      	cmp	r4, r3
 800ad1a:	d1e8      	bne.n	800acee <__swsetup_r+0x22>
 800ad1c:	68ec      	ldr	r4, [r5, #12]
 800ad1e:	e7e6      	b.n	800acee <__swsetup_r+0x22>
 800ad20:	075b      	lsls	r3, r3, #29
 800ad22:	d513      	bpl.n	800ad4c <__swsetup_r+0x80>
 800ad24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ad26:	2900      	cmp	r1, #0
 800ad28:	d008      	beq.n	800ad3c <__swsetup_r+0x70>
 800ad2a:	0023      	movs	r3, r4
 800ad2c:	3344      	adds	r3, #68	; 0x44
 800ad2e:	4299      	cmp	r1, r3
 800ad30:	d002      	beq.n	800ad38 <__swsetup_r+0x6c>
 800ad32:	0030      	movs	r0, r6
 800ad34:	f7fe fcd4 	bl	80096e0 <_free_r>
 800ad38:	2300      	movs	r3, #0
 800ad3a:	6363      	str	r3, [r4, #52]	; 0x34
 800ad3c:	2224      	movs	r2, #36	; 0x24
 800ad3e:	89a3      	ldrh	r3, [r4, #12]
 800ad40:	4393      	bics	r3, r2
 800ad42:	81a3      	strh	r3, [r4, #12]
 800ad44:	2300      	movs	r3, #0
 800ad46:	6063      	str	r3, [r4, #4]
 800ad48:	6923      	ldr	r3, [r4, #16]
 800ad4a:	6023      	str	r3, [r4, #0]
 800ad4c:	2308      	movs	r3, #8
 800ad4e:	89a2      	ldrh	r2, [r4, #12]
 800ad50:	4313      	orrs	r3, r2
 800ad52:	81a3      	strh	r3, [r4, #12]
 800ad54:	6923      	ldr	r3, [r4, #16]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d10b      	bne.n	800ad72 <__swsetup_r+0xa6>
 800ad5a:	21a0      	movs	r1, #160	; 0xa0
 800ad5c:	2280      	movs	r2, #128	; 0x80
 800ad5e:	89a3      	ldrh	r3, [r4, #12]
 800ad60:	0089      	lsls	r1, r1, #2
 800ad62:	0092      	lsls	r2, r2, #2
 800ad64:	400b      	ands	r3, r1
 800ad66:	4293      	cmp	r3, r2
 800ad68:	d003      	beq.n	800ad72 <__swsetup_r+0xa6>
 800ad6a:	0021      	movs	r1, r4
 800ad6c:	0030      	movs	r0, r6
 800ad6e:	f001 f8cf 	bl	800bf10 <__smakebuf_r>
 800ad72:	220c      	movs	r2, #12
 800ad74:	5ea3      	ldrsh	r3, [r4, r2]
 800ad76:	2001      	movs	r0, #1
 800ad78:	001a      	movs	r2, r3
 800ad7a:	b299      	uxth	r1, r3
 800ad7c:	4002      	ands	r2, r0
 800ad7e:	4203      	tst	r3, r0
 800ad80:	d00f      	beq.n	800ada2 <__swsetup_r+0xd6>
 800ad82:	2200      	movs	r2, #0
 800ad84:	60a2      	str	r2, [r4, #8]
 800ad86:	6962      	ldr	r2, [r4, #20]
 800ad88:	4252      	negs	r2, r2
 800ad8a:	61a2      	str	r2, [r4, #24]
 800ad8c:	2000      	movs	r0, #0
 800ad8e:	6922      	ldr	r2, [r4, #16]
 800ad90:	4282      	cmp	r2, r0
 800ad92:	d1ba      	bne.n	800ad0a <__swsetup_r+0x3e>
 800ad94:	060a      	lsls	r2, r1, #24
 800ad96:	d5b8      	bpl.n	800ad0a <__swsetup_r+0x3e>
 800ad98:	2240      	movs	r2, #64	; 0x40
 800ad9a:	4313      	orrs	r3, r2
 800ad9c:	81a3      	strh	r3, [r4, #12]
 800ad9e:	3801      	subs	r0, #1
 800ada0:	e7b3      	b.n	800ad0a <__swsetup_r+0x3e>
 800ada2:	0788      	lsls	r0, r1, #30
 800ada4:	d400      	bmi.n	800ada8 <__swsetup_r+0xdc>
 800ada6:	6962      	ldr	r2, [r4, #20]
 800ada8:	60a2      	str	r2, [r4, #8]
 800adaa:	e7ef      	b.n	800ad8c <__swsetup_r+0xc0>
 800adac:	200000b8 	.word	0x200000b8
 800adb0:	0800f1a8 	.word	0x0800f1a8
 800adb4:	0800f1c8 	.word	0x0800f1c8
 800adb8:	0800f188 	.word	0x0800f188

0800adbc <abort>:
 800adbc:	2006      	movs	r0, #6
 800adbe:	b510      	push	{r4, lr}
 800adc0:	f001 f944 	bl	800c04c <raise>
 800adc4:	2001      	movs	r0, #1
 800adc6:	f7fa ffcb 	bl	8005d60 <_exit>

0800adca <quorem>:
 800adca:	b5f0      	push	{r4, r5, r6, r7, lr}
 800adcc:	0006      	movs	r6, r0
 800adce:	690d      	ldr	r5, [r1, #16]
 800add0:	6933      	ldr	r3, [r6, #16]
 800add2:	b087      	sub	sp, #28
 800add4:	2000      	movs	r0, #0
 800add6:	9102      	str	r1, [sp, #8]
 800add8:	42ab      	cmp	r3, r5
 800adda:	db6b      	blt.n	800aeb4 <quorem+0xea>
 800addc:	000b      	movs	r3, r1
 800adde:	3d01      	subs	r5, #1
 800ade0:	00ac      	lsls	r4, r5, #2
 800ade2:	3314      	adds	r3, #20
 800ade4:	9305      	str	r3, [sp, #20]
 800ade6:	191b      	adds	r3, r3, r4
 800ade8:	9303      	str	r3, [sp, #12]
 800adea:	0033      	movs	r3, r6
 800adec:	3314      	adds	r3, #20
 800adee:	9301      	str	r3, [sp, #4]
 800adf0:	191c      	adds	r4, r3, r4
 800adf2:	9b03      	ldr	r3, [sp, #12]
 800adf4:	6827      	ldr	r7, [r4, #0]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	0038      	movs	r0, r7
 800adfa:	9300      	str	r3, [sp, #0]
 800adfc:	3301      	adds	r3, #1
 800adfe:	0019      	movs	r1, r3
 800ae00:	9304      	str	r3, [sp, #16]
 800ae02:	f7f5 f97f 	bl	8000104 <__udivsi3>
 800ae06:	9b04      	ldr	r3, [sp, #16]
 800ae08:	9000      	str	r0, [sp, #0]
 800ae0a:	429f      	cmp	r7, r3
 800ae0c:	d329      	bcc.n	800ae62 <quorem+0x98>
 800ae0e:	2300      	movs	r3, #0
 800ae10:	469c      	mov	ip, r3
 800ae12:	9801      	ldr	r0, [sp, #4]
 800ae14:	9f05      	ldr	r7, [sp, #20]
 800ae16:	9304      	str	r3, [sp, #16]
 800ae18:	cf08      	ldmia	r7!, {r3}
 800ae1a:	9a00      	ldr	r2, [sp, #0]
 800ae1c:	b299      	uxth	r1, r3
 800ae1e:	4351      	muls	r1, r2
 800ae20:	0c1b      	lsrs	r3, r3, #16
 800ae22:	4353      	muls	r3, r2
 800ae24:	4461      	add	r1, ip
 800ae26:	0c0a      	lsrs	r2, r1, #16
 800ae28:	189b      	adds	r3, r3, r2
 800ae2a:	0c1a      	lsrs	r2, r3, #16
 800ae2c:	9305      	str	r3, [sp, #20]
 800ae2e:	6803      	ldr	r3, [r0, #0]
 800ae30:	4694      	mov	ip, r2
 800ae32:	b29a      	uxth	r2, r3
 800ae34:	9b04      	ldr	r3, [sp, #16]
 800ae36:	b289      	uxth	r1, r1
 800ae38:	18d2      	adds	r2, r2, r3
 800ae3a:	6803      	ldr	r3, [r0, #0]
 800ae3c:	1a52      	subs	r2, r2, r1
 800ae3e:	0c19      	lsrs	r1, r3, #16
 800ae40:	466b      	mov	r3, sp
 800ae42:	8a9b      	ldrh	r3, [r3, #20]
 800ae44:	1acb      	subs	r3, r1, r3
 800ae46:	1411      	asrs	r1, r2, #16
 800ae48:	185b      	adds	r3, r3, r1
 800ae4a:	1419      	asrs	r1, r3, #16
 800ae4c:	b292      	uxth	r2, r2
 800ae4e:	041b      	lsls	r3, r3, #16
 800ae50:	431a      	orrs	r2, r3
 800ae52:	9b03      	ldr	r3, [sp, #12]
 800ae54:	9104      	str	r1, [sp, #16]
 800ae56:	c004      	stmia	r0!, {r2}
 800ae58:	42bb      	cmp	r3, r7
 800ae5a:	d2dd      	bcs.n	800ae18 <quorem+0x4e>
 800ae5c:	6823      	ldr	r3, [r4, #0]
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d02e      	beq.n	800aec0 <quorem+0xf6>
 800ae62:	0030      	movs	r0, r6
 800ae64:	9902      	ldr	r1, [sp, #8]
 800ae66:	f7ff f927 	bl	800a0b8 <__mcmp>
 800ae6a:	2800      	cmp	r0, #0
 800ae6c:	db21      	blt.n	800aeb2 <quorem+0xe8>
 800ae6e:	0030      	movs	r0, r6
 800ae70:	2400      	movs	r4, #0
 800ae72:	9b00      	ldr	r3, [sp, #0]
 800ae74:	9902      	ldr	r1, [sp, #8]
 800ae76:	3301      	adds	r3, #1
 800ae78:	9300      	str	r3, [sp, #0]
 800ae7a:	3014      	adds	r0, #20
 800ae7c:	3114      	adds	r1, #20
 800ae7e:	6802      	ldr	r2, [r0, #0]
 800ae80:	c908      	ldmia	r1!, {r3}
 800ae82:	b292      	uxth	r2, r2
 800ae84:	1914      	adds	r4, r2, r4
 800ae86:	b29a      	uxth	r2, r3
 800ae88:	1aa2      	subs	r2, r4, r2
 800ae8a:	6804      	ldr	r4, [r0, #0]
 800ae8c:	0c1b      	lsrs	r3, r3, #16
 800ae8e:	0c24      	lsrs	r4, r4, #16
 800ae90:	1ae3      	subs	r3, r4, r3
 800ae92:	1414      	asrs	r4, r2, #16
 800ae94:	191b      	adds	r3, r3, r4
 800ae96:	141c      	asrs	r4, r3, #16
 800ae98:	b292      	uxth	r2, r2
 800ae9a:	041b      	lsls	r3, r3, #16
 800ae9c:	4313      	orrs	r3, r2
 800ae9e:	c008      	stmia	r0!, {r3}
 800aea0:	9b03      	ldr	r3, [sp, #12]
 800aea2:	428b      	cmp	r3, r1
 800aea4:	d2eb      	bcs.n	800ae7e <quorem+0xb4>
 800aea6:	9a01      	ldr	r2, [sp, #4]
 800aea8:	00ab      	lsls	r3, r5, #2
 800aeaa:	18d3      	adds	r3, r2, r3
 800aeac:	681a      	ldr	r2, [r3, #0]
 800aeae:	2a00      	cmp	r2, #0
 800aeb0:	d010      	beq.n	800aed4 <quorem+0x10a>
 800aeb2:	9800      	ldr	r0, [sp, #0]
 800aeb4:	b007      	add	sp, #28
 800aeb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aeb8:	6823      	ldr	r3, [r4, #0]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d104      	bne.n	800aec8 <quorem+0xfe>
 800aebe:	3d01      	subs	r5, #1
 800aec0:	9b01      	ldr	r3, [sp, #4]
 800aec2:	3c04      	subs	r4, #4
 800aec4:	42a3      	cmp	r3, r4
 800aec6:	d3f7      	bcc.n	800aeb8 <quorem+0xee>
 800aec8:	6135      	str	r5, [r6, #16]
 800aeca:	e7ca      	b.n	800ae62 <quorem+0x98>
 800aecc:	681a      	ldr	r2, [r3, #0]
 800aece:	2a00      	cmp	r2, #0
 800aed0:	d104      	bne.n	800aedc <quorem+0x112>
 800aed2:	3d01      	subs	r5, #1
 800aed4:	9a01      	ldr	r2, [sp, #4]
 800aed6:	3b04      	subs	r3, #4
 800aed8:	429a      	cmp	r2, r3
 800aeda:	d3f7      	bcc.n	800aecc <quorem+0x102>
 800aedc:	6135      	str	r5, [r6, #16]
 800aede:	e7e8      	b.n	800aeb2 <quorem+0xe8>

0800aee0 <_dtoa_r>:
 800aee0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aee2:	b09d      	sub	sp, #116	; 0x74
 800aee4:	9202      	str	r2, [sp, #8]
 800aee6:	9303      	str	r3, [sp, #12]
 800aee8:	9b02      	ldr	r3, [sp, #8]
 800aeea:	9c03      	ldr	r4, [sp, #12]
 800aeec:	930a      	str	r3, [sp, #40]	; 0x28
 800aeee:	940b      	str	r4, [sp, #44]	; 0x2c
 800aef0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800aef2:	0007      	movs	r7, r0
 800aef4:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800aef6:	2c00      	cmp	r4, #0
 800aef8:	d10e      	bne.n	800af18 <_dtoa_r+0x38>
 800aefa:	2010      	movs	r0, #16
 800aefc:	f7fe fbde 	bl	80096bc <malloc>
 800af00:	1e02      	subs	r2, r0, #0
 800af02:	6278      	str	r0, [r7, #36]	; 0x24
 800af04:	d104      	bne.n	800af10 <_dtoa_r+0x30>
 800af06:	21ea      	movs	r1, #234	; 0xea
 800af08:	4bc0      	ldr	r3, [pc, #768]	; (800b20c <_dtoa_r+0x32c>)
 800af0a:	48c1      	ldr	r0, [pc, #772]	; (800b210 <_dtoa_r+0x330>)
 800af0c:	f7fe fcc2 	bl	8009894 <__assert_func>
 800af10:	6044      	str	r4, [r0, #4]
 800af12:	6084      	str	r4, [r0, #8]
 800af14:	6004      	str	r4, [r0, #0]
 800af16:	60c4      	str	r4, [r0, #12]
 800af18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af1a:	6819      	ldr	r1, [r3, #0]
 800af1c:	2900      	cmp	r1, #0
 800af1e:	d00a      	beq.n	800af36 <_dtoa_r+0x56>
 800af20:	685a      	ldr	r2, [r3, #4]
 800af22:	2301      	movs	r3, #1
 800af24:	4093      	lsls	r3, r2
 800af26:	604a      	str	r2, [r1, #4]
 800af28:	608b      	str	r3, [r1, #8]
 800af2a:	0038      	movs	r0, r7
 800af2c:	f7fe fe82 	bl	8009c34 <_Bfree>
 800af30:	2200      	movs	r2, #0
 800af32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af34:	601a      	str	r2, [r3, #0]
 800af36:	9b03      	ldr	r3, [sp, #12]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	da21      	bge.n	800af80 <_dtoa_r+0xa0>
 800af3c:	2301      	movs	r3, #1
 800af3e:	602b      	str	r3, [r5, #0]
 800af40:	9b03      	ldr	r3, [sp, #12]
 800af42:	005b      	lsls	r3, r3, #1
 800af44:	085b      	lsrs	r3, r3, #1
 800af46:	930b      	str	r3, [sp, #44]	; 0x2c
 800af48:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800af4a:	4bb2      	ldr	r3, [pc, #712]	; (800b214 <_dtoa_r+0x334>)
 800af4c:	002a      	movs	r2, r5
 800af4e:	9318      	str	r3, [sp, #96]	; 0x60
 800af50:	401a      	ands	r2, r3
 800af52:	429a      	cmp	r2, r3
 800af54:	d117      	bne.n	800af86 <_dtoa_r+0xa6>
 800af56:	4bb0      	ldr	r3, [pc, #704]	; (800b218 <_dtoa_r+0x338>)
 800af58:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800af5a:	0328      	lsls	r0, r5, #12
 800af5c:	6013      	str	r3, [r2, #0]
 800af5e:	9b02      	ldr	r3, [sp, #8]
 800af60:	0b00      	lsrs	r0, r0, #12
 800af62:	4318      	orrs	r0, r3
 800af64:	d101      	bne.n	800af6a <_dtoa_r+0x8a>
 800af66:	f000 fdc3 	bl	800baf0 <_dtoa_r+0xc10>
 800af6a:	48ac      	ldr	r0, [pc, #688]	; (800b21c <_dtoa_r+0x33c>)
 800af6c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800af6e:	9005      	str	r0, [sp, #20]
 800af70:	2b00      	cmp	r3, #0
 800af72:	d002      	beq.n	800af7a <_dtoa_r+0x9a>
 800af74:	4baa      	ldr	r3, [pc, #680]	; (800b220 <_dtoa_r+0x340>)
 800af76:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800af78:	6013      	str	r3, [r2, #0]
 800af7a:	9805      	ldr	r0, [sp, #20]
 800af7c:	b01d      	add	sp, #116	; 0x74
 800af7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af80:	2300      	movs	r3, #0
 800af82:	602b      	str	r3, [r5, #0]
 800af84:	e7e0      	b.n	800af48 <_dtoa_r+0x68>
 800af86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af88:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800af8a:	9312      	str	r3, [sp, #72]	; 0x48
 800af8c:	9413      	str	r4, [sp, #76]	; 0x4c
 800af8e:	9812      	ldr	r0, [sp, #72]	; 0x48
 800af90:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800af92:	2200      	movs	r2, #0
 800af94:	2300      	movs	r3, #0
 800af96:	f7f7 ff1b 	bl	8002dd0 <__aeabi_dcmpeq>
 800af9a:	1e04      	subs	r4, r0, #0
 800af9c:	d00b      	beq.n	800afb6 <_dtoa_r+0xd6>
 800af9e:	2301      	movs	r3, #1
 800afa0:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800afa2:	6013      	str	r3, [r2, #0]
 800afa4:	4b9f      	ldr	r3, [pc, #636]	; (800b224 <_dtoa_r+0x344>)
 800afa6:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800afa8:	9305      	str	r3, [sp, #20]
 800afaa:	2a00      	cmp	r2, #0
 800afac:	d0e5      	beq.n	800af7a <_dtoa_r+0x9a>
 800afae:	4a9e      	ldr	r2, [pc, #632]	; (800b228 <_dtoa_r+0x348>)
 800afb0:	9926      	ldr	r1, [sp, #152]	; 0x98
 800afb2:	600a      	str	r2, [r1, #0]
 800afb4:	e7e1      	b.n	800af7a <_dtoa_r+0x9a>
 800afb6:	ab1a      	add	r3, sp, #104	; 0x68
 800afb8:	9301      	str	r3, [sp, #4]
 800afba:	ab1b      	add	r3, sp, #108	; 0x6c
 800afbc:	9300      	str	r3, [sp, #0]
 800afbe:	0038      	movs	r0, r7
 800afc0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800afc2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800afc4:	f7ff f92c 	bl	800a220 <__d2b>
 800afc8:	006e      	lsls	r6, r5, #1
 800afca:	9004      	str	r0, [sp, #16]
 800afcc:	0d76      	lsrs	r6, r6, #21
 800afce:	d100      	bne.n	800afd2 <_dtoa_r+0xf2>
 800afd0:	e07c      	b.n	800b0cc <_dtoa_r+0x1ec>
 800afd2:	9812      	ldr	r0, [sp, #72]	; 0x48
 800afd4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800afd6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800afd8:	4a94      	ldr	r2, [pc, #592]	; (800b22c <_dtoa_r+0x34c>)
 800afda:	031b      	lsls	r3, r3, #12
 800afdc:	0b1b      	lsrs	r3, r3, #12
 800afde:	431a      	orrs	r2, r3
 800afe0:	0011      	movs	r1, r2
 800afe2:	4b93      	ldr	r3, [pc, #588]	; (800b230 <_dtoa_r+0x350>)
 800afe4:	9416      	str	r4, [sp, #88]	; 0x58
 800afe6:	18f6      	adds	r6, r6, r3
 800afe8:	2200      	movs	r2, #0
 800afea:	4b92      	ldr	r3, [pc, #584]	; (800b234 <_dtoa_r+0x354>)
 800afec:	f7f7 fa18 	bl	8002420 <__aeabi_dsub>
 800aff0:	4a91      	ldr	r2, [pc, #580]	; (800b238 <_dtoa_r+0x358>)
 800aff2:	4b92      	ldr	r3, [pc, #584]	; (800b23c <_dtoa_r+0x35c>)
 800aff4:	f7f6 ffa8 	bl	8001f48 <__aeabi_dmul>
 800aff8:	4a91      	ldr	r2, [pc, #580]	; (800b240 <_dtoa_r+0x360>)
 800affa:	4b92      	ldr	r3, [pc, #584]	; (800b244 <_dtoa_r+0x364>)
 800affc:	f7f6 f952 	bl	80012a4 <__aeabi_dadd>
 800b000:	0004      	movs	r4, r0
 800b002:	0030      	movs	r0, r6
 800b004:	000d      	movs	r5, r1
 800b006:	f7f7 fdd3 	bl	8002bb0 <__aeabi_i2d>
 800b00a:	4a8f      	ldr	r2, [pc, #572]	; (800b248 <_dtoa_r+0x368>)
 800b00c:	4b8f      	ldr	r3, [pc, #572]	; (800b24c <_dtoa_r+0x36c>)
 800b00e:	f7f6 ff9b 	bl	8001f48 <__aeabi_dmul>
 800b012:	0002      	movs	r2, r0
 800b014:	000b      	movs	r3, r1
 800b016:	0020      	movs	r0, r4
 800b018:	0029      	movs	r1, r5
 800b01a:	f7f6 f943 	bl	80012a4 <__aeabi_dadd>
 800b01e:	0004      	movs	r4, r0
 800b020:	000d      	movs	r5, r1
 800b022:	f7f7 fd8f 	bl	8002b44 <__aeabi_d2iz>
 800b026:	2200      	movs	r2, #0
 800b028:	9002      	str	r0, [sp, #8]
 800b02a:	2300      	movs	r3, #0
 800b02c:	0020      	movs	r0, r4
 800b02e:	0029      	movs	r1, r5
 800b030:	f7f7 fed4 	bl	8002ddc <__aeabi_dcmplt>
 800b034:	2800      	cmp	r0, #0
 800b036:	d00b      	beq.n	800b050 <_dtoa_r+0x170>
 800b038:	9802      	ldr	r0, [sp, #8]
 800b03a:	f7f7 fdb9 	bl	8002bb0 <__aeabi_i2d>
 800b03e:	002b      	movs	r3, r5
 800b040:	0022      	movs	r2, r4
 800b042:	f7f7 fec5 	bl	8002dd0 <__aeabi_dcmpeq>
 800b046:	4243      	negs	r3, r0
 800b048:	4158      	adcs	r0, r3
 800b04a:	9b02      	ldr	r3, [sp, #8]
 800b04c:	1a1b      	subs	r3, r3, r0
 800b04e:	9302      	str	r3, [sp, #8]
 800b050:	2301      	movs	r3, #1
 800b052:	9315      	str	r3, [sp, #84]	; 0x54
 800b054:	9b02      	ldr	r3, [sp, #8]
 800b056:	2b16      	cmp	r3, #22
 800b058:	d80f      	bhi.n	800b07a <_dtoa_r+0x19a>
 800b05a:	9812      	ldr	r0, [sp, #72]	; 0x48
 800b05c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b05e:	00da      	lsls	r2, r3, #3
 800b060:	4b7b      	ldr	r3, [pc, #492]	; (800b250 <_dtoa_r+0x370>)
 800b062:	189b      	adds	r3, r3, r2
 800b064:	681a      	ldr	r2, [r3, #0]
 800b066:	685b      	ldr	r3, [r3, #4]
 800b068:	f7f7 feb8 	bl	8002ddc <__aeabi_dcmplt>
 800b06c:	2800      	cmp	r0, #0
 800b06e:	d049      	beq.n	800b104 <_dtoa_r+0x224>
 800b070:	9b02      	ldr	r3, [sp, #8]
 800b072:	3b01      	subs	r3, #1
 800b074:	9302      	str	r3, [sp, #8]
 800b076:	2300      	movs	r3, #0
 800b078:	9315      	str	r3, [sp, #84]	; 0x54
 800b07a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800b07c:	1b9e      	subs	r6, r3, r6
 800b07e:	2300      	movs	r3, #0
 800b080:	9308      	str	r3, [sp, #32]
 800b082:	0033      	movs	r3, r6
 800b084:	3b01      	subs	r3, #1
 800b086:	930d      	str	r3, [sp, #52]	; 0x34
 800b088:	d504      	bpl.n	800b094 <_dtoa_r+0x1b4>
 800b08a:	2301      	movs	r3, #1
 800b08c:	1b9b      	subs	r3, r3, r6
 800b08e:	9308      	str	r3, [sp, #32]
 800b090:	2300      	movs	r3, #0
 800b092:	930d      	str	r3, [sp, #52]	; 0x34
 800b094:	9b02      	ldr	r3, [sp, #8]
 800b096:	2b00      	cmp	r3, #0
 800b098:	db36      	blt.n	800b108 <_dtoa_r+0x228>
 800b09a:	9a02      	ldr	r2, [sp, #8]
 800b09c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b09e:	4694      	mov	ip, r2
 800b0a0:	4463      	add	r3, ip
 800b0a2:	930d      	str	r3, [sp, #52]	; 0x34
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	9214      	str	r2, [sp, #80]	; 0x50
 800b0a8:	930e      	str	r3, [sp, #56]	; 0x38
 800b0aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b0ac:	2401      	movs	r4, #1
 800b0ae:	2b09      	cmp	r3, #9
 800b0b0:	d862      	bhi.n	800b178 <_dtoa_r+0x298>
 800b0b2:	2b05      	cmp	r3, #5
 800b0b4:	dd02      	ble.n	800b0bc <_dtoa_r+0x1dc>
 800b0b6:	2400      	movs	r4, #0
 800b0b8:	3b04      	subs	r3, #4
 800b0ba:	9322      	str	r3, [sp, #136]	; 0x88
 800b0bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b0be:	1e98      	subs	r0, r3, #2
 800b0c0:	2803      	cmp	r0, #3
 800b0c2:	d862      	bhi.n	800b18a <_dtoa_r+0x2aa>
 800b0c4:	f7f7 ffee 	bl	80030a4 <__gnu_thumb1_case_uqi>
 800b0c8:	56343629 	.word	0x56343629
 800b0cc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800b0ce:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b0d0:	189e      	adds	r6, r3, r2
 800b0d2:	4b60      	ldr	r3, [pc, #384]	; (800b254 <_dtoa_r+0x374>)
 800b0d4:	18f2      	adds	r2, r6, r3
 800b0d6:	2a20      	cmp	r2, #32
 800b0d8:	dd0f      	ble.n	800b0fa <_dtoa_r+0x21a>
 800b0da:	2340      	movs	r3, #64	; 0x40
 800b0dc:	1a9b      	subs	r3, r3, r2
 800b0de:	409d      	lsls	r5, r3
 800b0e0:	4b5d      	ldr	r3, [pc, #372]	; (800b258 <_dtoa_r+0x378>)
 800b0e2:	9802      	ldr	r0, [sp, #8]
 800b0e4:	18f3      	adds	r3, r6, r3
 800b0e6:	40d8      	lsrs	r0, r3
 800b0e8:	4328      	orrs	r0, r5
 800b0ea:	f7f7 ffef 	bl	80030cc <__aeabi_ui2d>
 800b0ee:	2301      	movs	r3, #1
 800b0f0:	4c5a      	ldr	r4, [pc, #360]	; (800b25c <_dtoa_r+0x37c>)
 800b0f2:	3e01      	subs	r6, #1
 800b0f4:	1909      	adds	r1, r1, r4
 800b0f6:	9316      	str	r3, [sp, #88]	; 0x58
 800b0f8:	e776      	b.n	800afe8 <_dtoa_r+0x108>
 800b0fa:	2320      	movs	r3, #32
 800b0fc:	9802      	ldr	r0, [sp, #8]
 800b0fe:	1a9b      	subs	r3, r3, r2
 800b100:	4098      	lsls	r0, r3
 800b102:	e7f2      	b.n	800b0ea <_dtoa_r+0x20a>
 800b104:	9015      	str	r0, [sp, #84]	; 0x54
 800b106:	e7b8      	b.n	800b07a <_dtoa_r+0x19a>
 800b108:	9b08      	ldr	r3, [sp, #32]
 800b10a:	9a02      	ldr	r2, [sp, #8]
 800b10c:	1a9b      	subs	r3, r3, r2
 800b10e:	9308      	str	r3, [sp, #32]
 800b110:	4253      	negs	r3, r2
 800b112:	930e      	str	r3, [sp, #56]	; 0x38
 800b114:	2300      	movs	r3, #0
 800b116:	9314      	str	r3, [sp, #80]	; 0x50
 800b118:	e7c7      	b.n	800b0aa <_dtoa_r+0x1ca>
 800b11a:	2300      	movs	r3, #0
 800b11c:	930f      	str	r3, [sp, #60]	; 0x3c
 800b11e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b120:	2b00      	cmp	r3, #0
 800b122:	dc36      	bgt.n	800b192 <_dtoa_r+0x2b2>
 800b124:	2301      	movs	r3, #1
 800b126:	001a      	movs	r2, r3
 800b128:	930c      	str	r3, [sp, #48]	; 0x30
 800b12a:	9306      	str	r3, [sp, #24]
 800b12c:	9223      	str	r2, [sp, #140]	; 0x8c
 800b12e:	e00d      	b.n	800b14c <_dtoa_r+0x26c>
 800b130:	2301      	movs	r3, #1
 800b132:	e7f3      	b.n	800b11c <_dtoa_r+0x23c>
 800b134:	2300      	movs	r3, #0
 800b136:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800b138:	930f      	str	r3, [sp, #60]	; 0x3c
 800b13a:	4694      	mov	ip, r2
 800b13c:	9b02      	ldr	r3, [sp, #8]
 800b13e:	4463      	add	r3, ip
 800b140:	930c      	str	r3, [sp, #48]	; 0x30
 800b142:	3301      	adds	r3, #1
 800b144:	9306      	str	r3, [sp, #24]
 800b146:	2b00      	cmp	r3, #0
 800b148:	dc00      	bgt.n	800b14c <_dtoa_r+0x26c>
 800b14a:	2301      	movs	r3, #1
 800b14c:	2200      	movs	r2, #0
 800b14e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b150:	6042      	str	r2, [r0, #4]
 800b152:	3204      	adds	r2, #4
 800b154:	0015      	movs	r5, r2
 800b156:	3514      	adds	r5, #20
 800b158:	6841      	ldr	r1, [r0, #4]
 800b15a:	429d      	cmp	r5, r3
 800b15c:	d91d      	bls.n	800b19a <_dtoa_r+0x2ba>
 800b15e:	0038      	movs	r0, r7
 800b160:	f7fe fd24 	bl	8009bac <_Balloc>
 800b164:	9005      	str	r0, [sp, #20]
 800b166:	2800      	cmp	r0, #0
 800b168:	d11b      	bne.n	800b1a2 <_dtoa_r+0x2c2>
 800b16a:	21d5      	movs	r1, #213	; 0xd5
 800b16c:	0002      	movs	r2, r0
 800b16e:	4b3c      	ldr	r3, [pc, #240]	; (800b260 <_dtoa_r+0x380>)
 800b170:	0049      	lsls	r1, r1, #1
 800b172:	e6ca      	b.n	800af0a <_dtoa_r+0x2a>
 800b174:	2301      	movs	r3, #1
 800b176:	e7de      	b.n	800b136 <_dtoa_r+0x256>
 800b178:	2300      	movs	r3, #0
 800b17a:	940f      	str	r4, [sp, #60]	; 0x3c
 800b17c:	9322      	str	r3, [sp, #136]	; 0x88
 800b17e:	3b01      	subs	r3, #1
 800b180:	930c      	str	r3, [sp, #48]	; 0x30
 800b182:	9306      	str	r3, [sp, #24]
 800b184:	2200      	movs	r2, #0
 800b186:	3313      	adds	r3, #19
 800b188:	e7d0      	b.n	800b12c <_dtoa_r+0x24c>
 800b18a:	2301      	movs	r3, #1
 800b18c:	930f      	str	r3, [sp, #60]	; 0x3c
 800b18e:	3b02      	subs	r3, #2
 800b190:	e7f6      	b.n	800b180 <_dtoa_r+0x2a0>
 800b192:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b194:	930c      	str	r3, [sp, #48]	; 0x30
 800b196:	9306      	str	r3, [sp, #24]
 800b198:	e7d8      	b.n	800b14c <_dtoa_r+0x26c>
 800b19a:	3101      	adds	r1, #1
 800b19c:	6041      	str	r1, [r0, #4]
 800b19e:	0052      	lsls	r2, r2, #1
 800b1a0:	e7d8      	b.n	800b154 <_dtoa_r+0x274>
 800b1a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1a4:	9a05      	ldr	r2, [sp, #20]
 800b1a6:	601a      	str	r2, [r3, #0]
 800b1a8:	9b06      	ldr	r3, [sp, #24]
 800b1aa:	2b0e      	cmp	r3, #14
 800b1ac:	d900      	bls.n	800b1b0 <_dtoa_r+0x2d0>
 800b1ae:	e0eb      	b.n	800b388 <_dtoa_r+0x4a8>
 800b1b0:	2c00      	cmp	r4, #0
 800b1b2:	d100      	bne.n	800b1b6 <_dtoa_r+0x2d6>
 800b1b4:	e0e8      	b.n	800b388 <_dtoa_r+0x4a8>
 800b1b6:	9b02      	ldr	r3, [sp, #8]
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	dd68      	ble.n	800b28e <_dtoa_r+0x3ae>
 800b1bc:	001a      	movs	r2, r3
 800b1be:	210f      	movs	r1, #15
 800b1c0:	4b23      	ldr	r3, [pc, #140]	; (800b250 <_dtoa_r+0x370>)
 800b1c2:	400a      	ands	r2, r1
 800b1c4:	00d2      	lsls	r2, r2, #3
 800b1c6:	189b      	adds	r3, r3, r2
 800b1c8:	681d      	ldr	r5, [r3, #0]
 800b1ca:	685e      	ldr	r6, [r3, #4]
 800b1cc:	9b02      	ldr	r3, [sp, #8]
 800b1ce:	111c      	asrs	r4, r3, #4
 800b1d0:	2302      	movs	r3, #2
 800b1d2:	9310      	str	r3, [sp, #64]	; 0x40
 800b1d4:	9b02      	ldr	r3, [sp, #8]
 800b1d6:	05db      	lsls	r3, r3, #23
 800b1d8:	d50b      	bpl.n	800b1f2 <_dtoa_r+0x312>
 800b1da:	4b22      	ldr	r3, [pc, #136]	; (800b264 <_dtoa_r+0x384>)
 800b1dc:	400c      	ands	r4, r1
 800b1de:	6a1a      	ldr	r2, [r3, #32]
 800b1e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1e2:	9812      	ldr	r0, [sp, #72]	; 0x48
 800b1e4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b1e6:	f7f6 fbc7 	bl	8001978 <__aeabi_ddiv>
 800b1ea:	2303      	movs	r3, #3
 800b1ec:	900a      	str	r0, [sp, #40]	; 0x28
 800b1ee:	910b      	str	r1, [sp, #44]	; 0x2c
 800b1f0:	9310      	str	r3, [sp, #64]	; 0x40
 800b1f2:	4b1c      	ldr	r3, [pc, #112]	; (800b264 <_dtoa_r+0x384>)
 800b1f4:	9307      	str	r3, [sp, #28]
 800b1f6:	2c00      	cmp	r4, #0
 800b1f8:	d136      	bne.n	800b268 <_dtoa_r+0x388>
 800b1fa:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b1fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b1fe:	002a      	movs	r2, r5
 800b200:	0033      	movs	r3, r6
 800b202:	f7f6 fbb9 	bl	8001978 <__aeabi_ddiv>
 800b206:	900a      	str	r0, [sp, #40]	; 0x28
 800b208:	910b      	str	r1, [sp, #44]	; 0x2c
 800b20a:	e05c      	b.n	800b2c6 <_dtoa_r+0x3e6>
 800b20c:	0800ef5c 	.word	0x0800ef5c
 800b210:	0800f126 	.word	0x0800f126
 800b214:	7ff00000 	.word	0x7ff00000
 800b218:	0000270f 	.word	0x0000270f
 800b21c:	0800f120 	.word	0x0800f120
 800b220:	0800f123 	.word	0x0800f123
 800b224:	0800f124 	.word	0x0800f124
 800b228:	0800f125 	.word	0x0800f125
 800b22c:	3ff00000 	.word	0x3ff00000
 800b230:	fffffc01 	.word	0xfffffc01
 800b234:	3ff80000 	.word	0x3ff80000
 800b238:	636f4361 	.word	0x636f4361
 800b23c:	3fd287a7 	.word	0x3fd287a7
 800b240:	8b60c8b3 	.word	0x8b60c8b3
 800b244:	3fc68a28 	.word	0x3fc68a28
 800b248:	509f79fb 	.word	0x509f79fb
 800b24c:	3fd34413 	.word	0x3fd34413
 800b250:	0800f010 	.word	0x0800f010
 800b254:	00000432 	.word	0x00000432
 800b258:	00000412 	.word	0x00000412
 800b25c:	fe100000 	.word	0xfe100000
 800b260:	0800efd3 	.word	0x0800efd3
 800b264:	0800efe8 	.word	0x0800efe8
 800b268:	2301      	movs	r3, #1
 800b26a:	421c      	tst	r4, r3
 800b26c:	d00b      	beq.n	800b286 <_dtoa_r+0x3a6>
 800b26e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b270:	0028      	movs	r0, r5
 800b272:	3301      	adds	r3, #1
 800b274:	9310      	str	r3, [sp, #64]	; 0x40
 800b276:	9b07      	ldr	r3, [sp, #28]
 800b278:	0031      	movs	r1, r6
 800b27a:	681a      	ldr	r2, [r3, #0]
 800b27c:	685b      	ldr	r3, [r3, #4]
 800b27e:	f7f6 fe63 	bl	8001f48 <__aeabi_dmul>
 800b282:	0005      	movs	r5, r0
 800b284:	000e      	movs	r6, r1
 800b286:	9b07      	ldr	r3, [sp, #28]
 800b288:	1064      	asrs	r4, r4, #1
 800b28a:	3308      	adds	r3, #8
 800b28c:	e7b2      	b.n	800b1f4 <_dtoa_r+0x314>
 800b28e:	2302      	movs	r3, #2
 800b290:	9310      	str	r3, [sp, #64]	; 0x40
 800b292:	9b02      	ldr	r3, [sp, #8]
 800b294:	2b00      	cmp	r3, #0
 800b296:	d016      	beq.n	800b2c6 <_dtoa_r+0x3e6>
 800b298:	9812      	ldr	r0, [sp, #72]	; 0x48
 800b29a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b29c:	425c      	negs	r4, r3
 800b29e:	230f      	movs	r3, #15
 800b2a0:	4ab5      	ldr	r2, [pc, #724]	; (800b578 <_dtoa_r+0x698>)
 800b2a2:	4023      	ands	r3, r4
 800b2a4:	00db      	lsls	r3, r3, #3
 800b2a6:	18d3      	adds	r3, r2, r3
 800b2a8:	681a      	ldr	r2, [r3, #0]
 800b2aa:	685b      	ldr	r3, [r3, #4]
 800b2ac:	f7f6 fe4c 	bl	8001f48 <__aeabi_dmul>
 800b2b0:	2601      	movs	r6, #1
 800b2b2:	2300      	movs	r3, #0
 800b2b4:	900a      	str	r0, [sp, #40]	; 0x28
 800b2b6:	910b      	str	r1, [sp, #44]	; 0x2c
 800b2b8:	4db0      	ldr	r5, [pc, #704]	; (800b57c <_dtoa_r+0x69c>)
 800b2ba:	1124      	asrs	r4, r4, #4
 800b2bc:	2c00      	cmp	r4, #0
 800b2be:	d000      	beq.n	800b2c2 <_dtoa_r+0x3e2>
 800b2c0:	e094      	b.n	800b3ec <_dtoa_r+0x50c>
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d19f      	bne.n	800b206 <_dtoa_r+0x326>
 800b2c6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d100      	bne.n	800b2ce <_dtoa_r+0x3ee>
 800b2cc:	e09b      	b.n	800b406 <_dtoa_r+0x526>
 800b2ce:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b2d0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800b2d2:	2200      	movs	r2, #0
 800b2d4:	0020      	movs	r0, r4
 800b2d6:	0029      	movs	r1, r5
 800b2d8:	4ba9      	ldr	r3, [pc, #676]	; (800b580 <_dtoa_r+0x6a0>)
 800b2da:	f7f7 fd7f 	bl	8002ddc <__aeabi_dcmplt>
 800b2de:	2800      	cmp	r0, #0
 800b2e0:	d100      	bne.n	800b2e4 <_dtoa_r+0x404>
 800b2e2:	e090      	b.n	800b406 <_dtoa_r+0x526>
 800b2e4:	9b06      	ldr	r3, [sp, #24]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d100      	bne.n	800b2ec <_dtoa_r+0x40c>
 800b2ea:	e08c      	b.n	800b406 <_dtoa_r+0x526>
 800b2ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	dd46      	ble.n	800b380 <_dtoa_r+0x4a0>
 800b2f2:	9b02      	ldr	r3, [sp, #8]
 800b2f4:	2200      	movs	r2, #0
 800b2f6:	0020      	movs	r0, r4
 800b2f8:	0029      	movs	r1, r5
 800b2fa:	1e5e      	subs	r6, r3, #1
 800b2fc:	4ba1      	ldr	r3, [pc, #644]	; (800b584 <_dtoa_r+0x6a4>)
 800b2fe:	f7f6 fe23 	bl	8001f48 <__aeabi_dmul>
 800b302:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b304:	900a      	str	r0, [sp, #40]	; 0x28
 800b306:	910b      	str	r1, [sp, #44]	; 0x2c
 800b308:	3301      	adds	r3, #1
 800b30a:	9310      	str	r3, [sp, #64]	; 0x40
 800b30c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b30e:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b310:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b312:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800b314:	9307      	str	r3, [sp, #28]
 800b316:	f7f7 fc4b 	bl	8002bb0 <__aeabi_i2d>
 800b31a:	0022      	movs	r2, r4
 800b31c:	002b      	movs	r3, r5
 800b31e:	f7f6 fe13 	bl	8001f48 <__aeabi_dmul>
 800b322:	2200      	movs	r2, #0
 800b324:	4b98      	ldr	r3, [pc, #608]	; (800b588 <_dtoa_r+0x6a8>)
 800b326:	f7f5 ffbd 	bl	80012a4 <__aeabi_dadd>
 800b32a:	9010      	str	r0, [sp, #64]	; 0x40
 800b32c:	9111      	str	r1, [sp, #68]	; 0x44
 800b32e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b330:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b332:	920a      	str	r2, [sp, #40]	; 0x28
 800b334:	930b      	str	r3, [sp, #44]	; 0x2c
 800b336:	4a95      	ldr	r2, [pc, #596]	; (800b58c <_dtoa_r+0x6ac>)
 800b338:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b33a:	4694      	mov	ip, r2
 800b33c:	4463      	add	r3, ip
 800b33e:	9317      	str	r3, [sp, #92]	; 0x5c
 800b340:	930b      	str	r3, [sp, #44]	; 0x2c
 800b342:	9b07      	ldr	r3, [sp, #28]
 800b344:	2b00      	cmp	r3, #0
 800b346:	d161      	bne.n	800b40c <_dtoa_r+0x52c>
 800b348:	2200      	movs	r2, #0
 800b34a:	0020      	movs	r0, r4
 800b34c:	0029      	movs	r1, r5
 800b34e:	4b90      	ldr	r3, [pc, #576]	; (800b590 <_dtoa_r+0x6b0>)
 800b350:	f7f7 f866 	bl	8002420 <__aeabi_dsub>
 800b354:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b356:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b358:	0004      	movs	r4, r0
 800b35a:	000d      	movs	r5, r1
 800b35c:	f7f7 fd52 	bl	8002e04 <__aeabi_dcmpgt>
 800b360:	2800      	cmp	r0, #0
 800b362:	d000      	beq.n	800b366 <_dtoa_r+0x486>
 800b364:	e2b5      	b.n	800b8d2 <_dtoa_r+0x9f2>
 800b366:	488b      	ldr	r0, [pc, #556]	; (800b594 <_dtoa_r+0x6b4>)
 800b368:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b36a:	4684      	mov	ip, r0
 800b36c:	4461      	add	r1, ip
 800b36e:	000b      	movs	r3, r1
 800b370:	0020      	movs	r0, r4
 800b372:	0029      	movs	r1, r5
 800b374:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b376:	f7f7 fd31 	bl	8002ddc <__aeabi_dcmplt>
 800b37a:	2800      	cmp	r0, #0
 800b37c:	d000      	beq.n	800b380 <_dtoa_r+0x4a0>
 800b37e:	e2a5      	b.n	800b8cc <_dtoa_r+0x9ec>
 800b380:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b382:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800b384:	930a      	str	r3, [sp, #40]	; 0x28
 800b386:	940b      	str	r4, [sp, #44]	; 0x2c
 800b388:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	da00      	bge.n	800b390 <_dtoa_r+0x4b0>
 800b38e:	e171      	b.n	800b674 <_dtoa_r+0x794>
 800b390:	9a02      	ldr	r2, [sp, #8]
 800b392:	2a0e      	cmp	r2, #14
 800b394:	dd00      	ble.n	800b398 <_dtoa_r+0x4b8>
 800b396:	e16d      	b.n	800b674 <_dtoa_r+0x794>
 800b398:	4b77      	ldr	r3, [pc, #476]	; (800b578 <_dtoa_r+0x698>)
 800b39a:	00d2      	lsls	r2, r2, #3
 800b39c:	189b      	adds	r3, r3, r2
 800b39e:	685c      	ldr	r4, [r3, #4]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	9308      	str	r3, [sp, #32]
 800b3a4:	9409      	str	r4, [sp, #36]	; 0x24
 800b3a6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	db00      	blt.n	800b3ae <_dtoa_r+0x4ce>
 800b3ac:	e0f6      	b.n	800b59c <_dtoa_r+0x6bc>
 800b3ae:	9b06      	ldr	r3, [sp, #24]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	dd00      	ble.n	800b3b6 <_dtoa_r+0x4d6>
 800b3b4:	e0f2      	b.n	800b59c <_dtoa_r+0x6bc>
 800b3b6:	d000      	beq.n	800b3ba <_dtoa_r+0x4da>
 800b3b8:	e288      	b.n	800b8cc <_dtoa_r+0x9ec>
 800b3ba:	9808      	ldr	r0, [sp, #32]
 800b3bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b3be:	2200      	movs	r2, #0
 800b3c0:	4b73      	ldr	r3, [pc, #460]	; (800b590 <_dtoa_r+0x6b0>)
 800b3c2:	f7f6 fdc1 	bl	8001f48 <__aeabi_dmul>
 800b3c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b3c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b3ca:	f7f7 fd25 	bl	8002e18 <__aeabi_dcmpge>
 800b3ce:	9e06      	ldr	r6, [sp, #24]
 800b3d0:	0035      	movs	r5, r6
 800b3d2:	2800      	cmp	r0, #0
 800b3d4:	d000      	beq.n	800b3d8 <_dtoa_r+0x4f8>
 800b3d6:	e25f      	b.n	800b898 <_dtoa_r+0x9b8>
 800b3d8:	9b05      	ldr	r3, [sp, #20]
 800b3da:	9a05      	ldr	r2, [sp, #20]
 800b3dc:	3301      	adds	r3, #1
 800b3de:	9307      	str	r3, [sp, #28]
 800b3e0:	2331      	movs	r3, #49	; 0x31
 800b3e2:	7013      	strb	r3, [r2, #0]
 800b3e4:	9b02      	ldr	r3, [sp, #8]
 800b3e6:	3301      	adds	r3, #1
 800b3e8:	9302      	str	r3, [sp, #8]
 800b3ea:	e25a      	b.n	800b8a2 <_dtoa_r+0x9c2>
 800b3ec:	4234      	tst	r4, r6
 800b3ee:	d007      	beq.n	800b400 <_dtoa_r+0x520>
 800b3f0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b3f2:	3301      	adds	r3, #1
 800b3f4:	9310      	str	r3, [sp, #64]	; 0x40
 800b3f6:	682a      	ldr	r2, [r5, #0]
 800b3f8:	686b      	ldr	r3, [r5, #4]
 800b3fa:	f7f6 fda5 	bl	8001f48 <__aeabi_dmul>
 800b3fe:	0033      	movs	r3, r6
 800b400:	1064      	asrs	r4, r4, #1
 800b402:	3508      	adds	r5, #8
 800b404:	e75a      	b.n	800b2bc <_dtoa_r+0x3dc>
 800b406:	9e02      	ldr	r6, [sp, #8]
 800b408:	9b06      	ldr	r3, [sp, #24]
 800b40a:	e780      	b.n	800b30e <_dtoa_r+0x42e>
 800b40c:	9b07      	ldr	r3, [sp, #28]
 800b40e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b410:	1e5a      	subs	r2, r3, #1
 800b412:	4b59      	ldr	r3, [pc, #356]	; (800b578 <_dtoa_r+0x698>)
 800b414:	00d2      	lsls	r2, r2, #3
 800b416:	189b      	adds	r3, r3, r2
 800b418:	681a      	ldr	r2, [r3, #0]
 800b41a:	685b      	ldr	r3, [r3, #4]
 800b41c:	2900      	cmp	r1, #0
 800b41e:	d051      	beq.n	800b4c4 <_dtoa_r+0x5e4>
 800b420:	2000      	movs	r0, #0
 800b422:	495d      	ldr	r1, [pc, #372]	; (800b598 <_dtoa_r+0x6b8>)
 800b424:	f7f6 faa8 	bl	8001978 <__aeabi_ddiv>
 800b428:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b42a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b42c:	f7f6 fff8 	bl	8002420 <__aeabi_dsub>
 800b430:	9a05      	ldr	r2, [sp, #20]
 800b432:	9b05      	ldr	r3, [sp, #20]
 800b434:	4694      	mov	ip, r2
 800b436:	9310      	str	r3, [sp, #64]	; 0x40
 800b438:	9b07      	ldr	r3, [sp, #28]
 800b43a:	900a      	str	r0, [sp, #40]	; 0x28
 800b43c:	910b      	str	r1, [sp, #44]	; 0x2c
 800b43e:	4463      	add	r3, ip
 800b440:	9319      	str	r3, [sp, #100]	; 0x64
 800b442:	0029      	movs	r1, r5
 800b444:	0020      	movs	r0, r4
 800b446:	f7f7 fb7d 	bl	8002b44 <__aeabi_d2iz>
 800b44a:	9017      	str	r0, [sp, #92]	; 0x5c
 800b44c:	f7f7 fbb0 	bl	8002bb0 <__aeabi_i2d>
 800b450:	0002      	movs	r2, r0
 800b452:	000b      	movs	r3, r1
 800b454:	0020      	movs	r0, r4
 800b456:	0029      	movs	r1, r5
 800b458:	f7f6 ffe2 	bl	8002420 <__aeabi_dsub>
 800b45c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b45e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b460:	3301      	adds	r3, #1
 800b462:	9307      	str	r3, [sp, #28]
 800b464:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b466:	0004      	movs	r4, r0
 800b468:	3330      	adds	r3, #48	; 0x30
 800b46a:	7013      	strb	r3, [r2, #0]
 800b46c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b46e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b470:	000d      	movs	r5, r1
 800b472:	f7f7 fcb3 	bl	8002ddc <__aeabi_dcmplt>
 800b476:	2800      	cmp	r0, #0
 800b478:	d175      	bne.n	800b566 <_dtoa_r+0x686>
 800b47a:	0022      	movs	r2, r4
 800b47c:	002b      	movs	r3, r5
 800b47e:	2000      	movs	r0, #0
 800b480:	493f      	ldr	r1, [pc, #252]	; (800b580 <_dtoa_r+0x6a0>)
 800b482:	f7f6 ffcd 	bl	8002420 <__aeabi_dsub>
 800b486:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b488:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b48a:	f7f7 fca7 	bl	8002ddc <__aeabi_dcmplt>
 800b48e:	2800      	cmp	r0, #0
 800b490:	d000      	beq.n	800b494 <_dtoa_r+0x5b4>
 800b492:	e0d1      	b.n	800b638 <_dtoa_r+0x758>
 800b494:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b496:	9a07      	ldr	r2, [sp, #28]
 800b498:	4293      	cmp	r3, r2
 800b49a:	d100      	bne.n	800b49e <_dtoa_r+0x5be>
 800b49c:	e770      	b.n	800b380 <_dtoa_r+0x4a0>
 800b49e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b4a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b4a2:	2200      	movs	r2, #0
 800b4a4:	4b37      	ldr	r3, [pc, #220]	; (800b584 <_dtoa_r+0x6a4>)
 800b4a6:	f7f6 fd4f 	bl	8001f48 <__aeabi_dmul>
 800b4aa:	4b36      	ldr	r3, [pc, #216]	; (800b584 <_dtoa_r+0x6a4>)
 800b4ac:	900a      	str	r0, [sp, #40]	; 0x28
 800b4ae:	910b      	str	r1, [sp, #44]	; 0x2c
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	0020      	movs	r0, r4
 800b4b4:	0029      	movs	r1, r5
 800b4b6:	f7f6 fd47 	bl	8001f48 <__aeabi_dmul>
 800b4ba:	9b07      	ldr	r3, [sp, #28]
 800b4bc:	0004      	movs	r4, r0
 800b4be:	000d      	movs	r5, r1
 800b4c0:	9310      	str	r3, [sp, #64]	; 0x40
 800b4c2:	e7be      	b.n	800b442 <_dtoa_r+0x562>
 800b4c4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b4c6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b4c8:	f7f6 fd3e 	bl	8001f48 <__aeabi_dmul>
 800b4cc:	9a05      	ldr	r2, [sp, #20]
 800b4ce:	9b05      	ldr	r3, [sp, #20]
 800b4d0:	4694      	mov	ip, r2
 800b4d2:	930a      	str	r3, [sp, #40]	; 0x28
 800b4d4:	9b07      	ldr	r3, [sp, #28]
 800b4d6:	9010      	str	r0, [sp, #64]	; 0x40
 800b4d8:	9111      	str	r1, [sp, #68]	; 0x44
 800b4da:	4463      	add	r3, ip
 800b4dc:	9319      	str	r3, [sp, #100]	; 0x64
 800b4de:	0029      	movs	r1, r5
 800b4e0:	0020      	movs	r0, r4
 800b4e2:	f7f7 fb2f 	bl	8002b44 <__aeabi_d2iz>
 800b4e6:	9017      	str	r0, [sp, #92]	; 0x5c
 800b4e8:	f7f7 fb62 	bl	8002bb0 <__aeabi_i2d>
 800b4ec:	0002      	movs	r2, r0
 800b4ee:	000b      	movs	r3, r1
 800b4f0:	0020      	movs	r0, r4
 800b4f2:	0029      	movs	r1, r5
 800b4f4:	f7f6 ff94 	bl	8002420 <__aeabi_dsub>
 800b4f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b4fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b4fc:	3330      	adds	r3, #48	; 0x30
 800b4fe:	7013      	strb	r3, [r2, #0]
 800b500:	0013      	movs	r3, r2
 800b502:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b504:	3301      	adds	r3, #1
 800b506:	0004      	movs	r4, r0
 800b508:	000d      	movs	r5, r1
 800b50a:	930a      	str	r3, [sp, #40]	; 0x28
 800b50c:	4293      	cmp	r3, r2
 800b50e:	d12c      	bne.n	800b56a <_dtoa_r+0x68a>
 800b510:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b512:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b514:	9a05      	ldr	r2, [sp, #20]
 800b516:	9b07      	ldr	r3, [sp, #28]
 800b518:	4694      	mov	ip, r2
 800b51a:	4463      	add	r3, ip
 800b51c:	2200      	movs	r2, #0
 800b51e:	9307      	str	r3, [sp, #28]
 800b520:	4b1d      	ldr	r3, [pc, #116]	; (800b598 <_dtoa_r+0x6b8>)
 800b522:	f7f5 febf 	bl	80012a4 <__aeabi_dadd>
 800b526:	0002      	movs	r2, r0
 800b528:	000b      	movs	r3, r1
 800b52a:	0020      	movs	r0, r4
 800b52c:	0029      	movs	r1, r5
 800b52e:	f7f7 fc69 	bl	8002e04 <__aeabi_dcmpgt>
 800b532:	2800      	cmp	r0, #0
 800b534:	d000      	beq.n	800b538 <_dtoa_r+0x658>
 800b536:	e07f      	b.n	800b638 <_dtoa_r+0x758>
 800b538:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b53a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b53c:	2000      	movs	r0, #0
 800b53e:	4916      	ldr	r1, [pc, #88]	; (800b598 <_dtoa_r+0x6b8>)
 800b540:	f7f6 ff6e 	bl	8002420 <__aeabi_dsub>
 800b544:	0002      	movs	r2, r0
 800b546:	000b      	movs	r3, r1
 800b548:	0020      	movs	r0, r4
 800b54a:	0029      	movs	r1, r5
 800b54c:	f7f7 fc46 	bl	8002ddc <__aeabi_dcmplt>
 800b550:	2800      	cmp	r0, #0
 800b552:	d100      	bne.n	800b556 <_dtoa_r+0x676>
 800b554:	e714      	b.n	800b380 <_dtoa_r+0x4a0>
 800b556:	9b07      	ldr	r3, [sp, #28]
 800b558:	001a      	movs	r2, r3
 800b55a:	3a01      	subs	r2, #1
 800b55c:	9207      	str	r2, [sp, #28]
 800b55e:	7812      	ldrb	r2, [r2, #0]
 800b560:	2a30      	cmp	r2, #48	; 0x30
 800b562:	d0f8      	beq.n	800b556 <_dtoa_r+0x676>
 800b564:	9307      	str	r3, [sp, #28]
 800b566:	9602      	str	r6, [sp, #8]
 800b568:	e054      	b.n	800b614 <_dtoa_r+0x734>
 800b56a:	2200      	movs	r2, #0
 800b56c:	4b05      	ldr	r3, [pc, #20]	; (800b584 <_dtoa_r+0x6a4>)
 800b56e:	f7f6 fceb 	bl	8001f48 <__aeabi_dmul>
 800b572:	0004      	movs	r4, r0
 800b574:	000d      	movs	r5, r1
 800b576:	e7b2      	b.n	800b4de <_dtoa_r+0x5fe>
 800b578:	0800f010 	.word	0x0800f010
 800b57c:	0800efe8 	.word	0x0800efe8
 800b580:	3ff00000 	.word	0x3ff00000
 800b584:	40240000 	.word	0x40240000
 800b588:	401c0000 	.word	0x401c0000
 800b58c:	fcc00000 	.word	0xfcc00000
 800b590:	40140000 	.word	0x40140000
 800b594:	7cc00000 	.word	0x7cc00000
 800b598:	3fe00000 	.word	0x3fe00000
 800b59c:	9b06      	ldr	r3, [sp, #24]
 800b59e:	9e05      	ldr	r6, [sp, #20]
 800b5a0:	3b01      	subs	r3, #1
 800b5a2:	199b      	adds	r3, r3, r6
 800b5a4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b5a6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800b5a8:	930a      	str	r3, [sp, #40]	; 0x28
 800b5aa:	9a08      	ldr	r2, [sp, #32]
 800b5ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5ae:	0020      	movs	r0, r4
 800b5b0:	0029      	movs	r1, r5
 800b5b2:	f7f6 f9e1 	bl	8001978 <__aeabi_ddiv>
 800b5b6:	f7f7 fac5 	bl	8002b44 <__aeabi_d2iz>
 800b5ba:	9006      	str	r0, [sp, #24]
 800b5bc:	f7f7 faf8 	bl	8002bb0 <__aeabi_i2d>
 800b5c0:	9a08      	ldr	r2, [sp, #32]
 800b5c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5c4:	f7f6 fcc0 	bl	8001f48 <__aeabi_dmul>
 800b5c8:	0002      	movs	r2, r0
 800b5ca:	000b      	movs	r3, r1
 800b5cc:	0020      	movs	r0, r4
 800b5ce:	0029      	movs	r1, r5
 800b5d0:	f7f6 ff26 	bl	8002420 <__aeabi_dsub>
 800b5d4:	0033      	movs	r3, r6
 800b5d6:	9a06      	ldr	r2, [sp, #24]
 800b5d8:	3601      	adds	r6, #1
 800b5da:	3230      	adds	r2, #48	; 0x30
 800b5dc:	701a      	strb	r2, [r3, #0]
 800b5de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b5e0:	9607      	str	r6, [sp, #28]
 800b5e2:	429a      	cmp	r2, r3
 800b5e4:	d139      	bne.n	800b65a <_dtoa_r+0x77a>
 800b5e6:	0002      	movs	r2, r0
 800b5e8:	000b      	movs	r3, r1
 800b5ea:	f7f5 fe5b 	bl	80012a4 <__aeabi_dadd>
 800b5ee:	9a08      	ldr	r2, [sp, #32]
 800b5f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5f2:	0004      	movs	r4, r0
 800b5f4:	000d      	movs	r5, r1
 800b5f6:	f7f7 fc05 	bl	8002e04 <__aeabi_dcmpgt>
 800b5fa:	2800      	cmp	r0, #0
 800b5fc:	d11b      	bne.n	800b636 <_dtoa_r+0x756>
 800b5fe:	9a08      	ldr	r2, [sp, #32]
 800b600:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b602:	0020      	movs	r0, r4
 800b604:	0029      	movs	r1, r5
 800b606:	f7f7 fbe3 	bl	8002dd0 <__aeabi_dcmpeq>
 800b60a:	2800      	cmp	r0, #0
 800b60c:	d002      	beq.n	800b614 <_dtoa_r+0x734>
 800b60e:	9b06      	ldr	r3, [sp, #24]
 800b610:	07db      	lsls	r3, r3, #31
 800b612:	d410      	bmi.n	800b636 <_dtoa_r+0x756>
 800b614:	0038      	movs	r0, r7
 800b616:	9904      	ldr	r1, [sp, #16]
 800b618:	f7fe fb0c 	bl	8009c34 <_Bfree>
 800b61c:	2300      	movs	r3, #0
 800b61e:	9a07      	ldr	r2, [sp, #28]
 800b620:	9802      	ldr	r0, [sp, #8]
 800b622:	7013      	strb	r3, [r2, #0]
 800b624:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b626:	3001      	adds	r0, #1
 800b628:	6018      	str	r0, [r3, #0]
 800b62a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d100      	bne.n	800b632 <_dtoa_r+0x752>
 800b630:	e4a3      	b.n	800af7a <_dtoa_r+0x9a>
 800b632:	601a      	str	r2, [r3, #0]
 800b634:	e4a1      	b.n	800af7a <_dtoa_r+0x9a>
 800b636:	9e02      	ldr	r6, [sp, #8]
 800b638:	9b07      	ldr	r3, [sp, #28]
 800b63a:	9307      	str	r3, [sp, #28]
 800b63c:	3b01      	subs	r3, #1
 800b63e:	781a      	ldrb	r2, [r3, #0]
 800b640:	2a39      	cmp	r2, #57	; 0x39
 800b642:	d106      	bne.n	800b652 <_dtoa_r+0x772>
 800b644:	9a05      	ldr	r2, [sp, #20]
 800b646:	429a      	cmp	r2, r3
 800b648:	d1f7      	bne.n	800b63a <_dtoa_r+0x75a>
 800b64a:	2230      	movs	r2, #48	; 0x30
 800b64c:	9905      	ldr	r1, [sp, #20]
 800b64e:	3601      	adds	r6, #1
 800b650:	700a      	strb	r2, [r1, #0]
 800b652:	781a      	ldrb	r2, [r3, #0]
 800b654:	3201      	adds	r2, #1
 800b656:	701a      	strb	r2, [r3, #0]
 800b658:	e785      	b.n	800b566 <_dtoa_r+0x686>
 800b65a:	2200      	movs	r2, #0
 800b65c:	4bad      	ldr	r3, [pc, #692]	; (800b914 <_dtoa_r+0xa34>)
 800b65e:	f7f6 fc73 	bl	8001f48 <__aeabi_dmul>
 800b662:	2200      	movs	r2, #0
 800b664:	2300      	movs	r3, #0
 800b666:	0004      	movs	r4, r0
 800b668:	000d      	movs	r5, r1
 800b66a:	f7f7 fbb1 	bl	8002dd0 <__aeabi_dcmpeq>
 800b66e:	2800      	cmp	r0, #0
 800b670:	d09b      	beq.n	800b5aa <_dtoa_r+0x6ca>
 800b672:	e7cf      	b.n	800b614 <_dtoa_r+0x734>
 800b674:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b676:	2a00      	cmp	r2, #0
 800b678:	d100      	bne.n	800b67c <_dtoa_r+0x79c>
 800b67a:	e082      	b.n	800b782 <_dtoa_r+0x8a2>
 800b67c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b67e:	2a01      	cmp	r2, #1
 800b680:	dc66      	bgt.n	800b750 <_dtoa_r+0x870>
 800b682:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b684:	2a00      	cmp	r2, #0
 800b686:	d05f      	beq.n	800b748 <_dtoa_r+0x868>
 800b688:	4aa3      	ldr	r2, [pc, #652]	; (800b918 <_dtoa_r+0xa38>)
 800b68a:	189b      	adds	r3, r3, r2
 800b68c:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800b68e:	9c08      	ldr	r4, [sp, #32]
 800b690:	9a08      	ldr	r2, [sp, #32]
 800b692:	2101      	movs	r1, #1
 800b694:	18d2      	adds	r2, r2, r3
 800b696:	9208      	str	r2, [sp, #32]
 800b698:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b69a:	0038      	movs	r0, r7
 800b69c:	18d3      	adds	r3, r2, r3
 800b69e:	930d      	str	r3, [sp, #52]	; 0x34
 800b6a0:	f7fe fb78 	bl	8009d94 <__i2b>
 800b6a4:	0005      	movs	r5, r0
 800b6a6:	2c00      	cmp	r4, #0
 800b6a8:	dd0e      	ble.n	800b6c8 <_dtoa_r+0x7e8>
 800b6aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	dd0b      	ble.n	800b6c8 <_dtoa_r+0x7e8>
 800b6b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b6b2:	0023      	movs	r3, r4
 800b6b4:	4294      	cmp	r4, r2
 800b6b6:	dd00      	ble.n	800b6ba <_dtoa_r+0x7da>
 800b6b8:	0013      	movs	r3, r2
 800b6ba:	9a08      	ldr	r2, [sp, #32]
 800b6bc:	1ae4      	subs	r4, r4, r3
 800b6be:	1ad2      	subs	r2, r2, r3
 800b6c0:	9208      	str	r2, [sp, #32]
 800b6c2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b6c4:	1ad3      	subs	r3, r2, r3
 800b6c6:	930d      	str	r3, [sp, #52]	; 0x34
 800b6c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d01f      	beq.n	800b70e <_dtoa_r+0x82e>
 800b6ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d05a      	beq.n	800b78a <_dtoa_r+0x8aa>
 800b6d4:	2e00      	cmp	r6, #0
 800b6d6:	dd11      	ble.n	800b6fc <_dtoa_r+0x81c>
 800b6d8:	0029      	movs	r1, r5
 800b6da:	0032      	movs	r2, r6
 800b6dc:	0038      	movs	r0, r7
 800b6de:	f7fe fc1f 	bl	8009f20 <__pow5mult>
 800b6e2:	9a04      	ldr	r2, [sp, #16]
 800b6e4:	0001      	movs	r1, r0
 800b6e6:	0005      	movs	r5, r0
 800b6e8:	0038      	movs	r0, r7
 800b6ea:	f7fe fb69 	bl	8009dc0 <__multiply>
 800b6ee:	9904      	ldr	r1, [sp, #16]
 800b6f0:	9007      	str	r0, [sp, #28]
 800b6f2:	0038      	movs	r0, r7
 800b6f4:	f7fe fa9e 	bl	8009c34 <_Bfree>
 800b6f8:	9b07      	ldr	r3, [sp, #28]
 800b6fa:	9304      	str	r3, [sp, #16]
 800b6fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b6fe:	1b9a      	subs	r2, r3, r6
 800b700:	42b3      	cmp	r3, r6
 800b702:	d004      	beq.n	800b70e <_dtoa_r+0x82e>
 800b704:	0038      	movs	r0, r7
 800b706:	9904      	ldr	r1, [sp, #16]
 800b708:	f7fe fc0a 	bl	8009f20 <__pow5mult>
 800b70c:	9004      	str	r0, [sp, #16]
 800b70e:	2101      	movs	r1, #1
 800b710:	0038      	movs	r0, r7
 800b712:	f7fe fb3f 	bl	8009d94 <__i2b>
 800b716:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b718:	0006      	movs	r6, r0
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	dd37      	ble.n	800b78e <_dtoa_r+0x8ae>
 800b71e:	001a      	movs	r2, r3
 800b720:	0001      	movs	r1, r0
 800b722:	0038      	movs	r0, r7
 800b724:	f7fe fbfc 	bl	8009f20 <__pow5mult>
 800b728:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b72a:	0006      	movs	r6, r0
 800b72c:	2b01      	cmp	r3, #1
 800b72e:	dd33      	ble.n	800b798 <_dtoa_r+0x8b8>
 800b730:	2300      	movs	r3, #0
 800b732:	9307      	str	r3, [sp, #28]
 800b734:	6933      	ldr	r3, [r6, #16]
 800b736:	3303      	adds	r3, #3
 800b738:	009b      	lsls	r3, r3, #2
 800b73a:	18f3      	adds	r3, r6, r3
 800b73c:	6858      	ldr	r0, [r3, #4]
 800b73e:	f7fe fae1 	bl	8009d04 <__hi0bits>
 800b742:	2320      	movs	r3, #32
 800b744:	1a18      	subs	r0, r3, r0
 800b746:	e03f      	b.n	800b7c8 <_dtoa_r+0x8e8>
 800b748:	2336      	movs	r3, #54	; 0x36
 800b74a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b74c:	1a9b      	subs	r3, r3, r2
 800b74e:	e79d      	b.n	800b68c <_dtoa_r+0x7ac>
 800b750:	9b06      	ldr	r3, [sp, #24]
 800b752:	1e5e      	subs	r6, r3, #1
 800b754:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b756:	42b3      	cmp	r3, r6
 800b758:	db08      	blt.n	800b76c <_dtoa_r+0x88c>
 800b75a:	1b9e      	subs	r6, r3, r6
 800b75c:	9b06      	ldr	r3, [sp, #24]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	da0c      	bge.n	800b77c <_dtoa_r+0x89c>
 800b762:	9b08      	ldr	r3, [sp, #32]
 800b764:	9a06      	ldr	r2, [sp, #24]
 800b766:	1a9c      	subs	r4, r3, r2
 800b768:	2300      	movs	r3, #0
 800b76a:	e791      	b.n	800b690 <_dtoa_r+0x7b0>
 800b76c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b76e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b770:	1af3      	subs	r3, r6, r3
 800b772:	18d3      	adds	r3, r2, r3
 800b774:	960e      	str	r6, [sp, #56]	; 0x38
 800b776:	9314      	str	r3, [sp, #80]	; 0x50
 800b778:	2600      	movs	r6, #0
 800b77a:	e7ef      	b.n	800b75c <_dtoa_r+0x87c>
 800b77c:	9c08      	ldr	r4, [sp, #32]
 800b77e:	9b06      	ldr	r3, [sp, #24]
 800b780:	e786      	b.n	800b690 <_dtoa_r+0x7b0>
 800b782:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800b784:	9c08      	ldr	r4, [sp, #32]
 800b786:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b788:	e78d      	b.n	800b6a6 <_dtoa_r+0x7c6>
 800b78a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b78c:	e7ba      	b.n	800b704 <_dtoa_r+0x824>
 800b78e:	2300      	movs	r3, #0
 800b790:	9307      	str	r3, [sp, #28]
 800b792:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b794:	2b01      	cmp	r3, #1
 800b796:	dc13      	bgt.n	800b7c0 <_dtoa_r+0x8e0>
 800b798:	2300      	movs	r3, #0
 800b79a:	9307      	str	r3, [sp, #28]
 800b79c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d10e      	bne.n	800b7c0 <_dtoa_r+0x8e0>
 800b7a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b7a4:	031b      	lsls	r3, r3, #12
 800b7a6:	d10b      	bne.n	800b7c0 <_dtoa_r+0x8e0>
 800b7a8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b7aa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b7ac:	4213      	tst	r3, r2
 800b7ae:	d007      	beq.n	800b7c0 <_dtoa_r+0x8e0>
 800b7b0:	9b08      	ldr	r3, [sp, #32]
 800b7b2:	3301      	adds	r3, #1
 800b7b4:	9308      	str	r3, [sp, #32]
 800b7b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b7b8:	3301      	adds	r3, #1
 800b7ba:	930d      	str	r3, [sp, #52]	; 0x34
 800b7bc:	2301      	movs	r3, #1
 800b7be:	9307      	str	r3, [sp, #28]
 800b7c0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b7c2:	2001      	movs	r0, #1
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d1b5      	bne.n	800b734 <_dtoa_r+0x854>
 800b7c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b7ca:	221f      	movs	r2, #31
 800b7cc:	1818      	adds	r0, r3, r0
 800b7ce:	0003      	movs	r3, r0
 800b7d0:	4013      	ands	r3, r2
 800b7d2:	4210      	tst	r0, r2
 800b7d4:	d046      	beq.n	800b864 <_dtoa_r+0x984>
 800b7d6:	3201      	adds	r2, #1
 800b7d8:	1ad2      	subs	r2, r2, r3
 800b7da:	2a04      	cmp	r2, #4
 800b7dc:	dd3f      	ble.n	800b85e <_dtoa_r+0x97e>
 800b7de:	221c      	movs	r2, #28
 800b7e0:	1ad3      	subs	r3, r2, r3
 800b7e2:	9a08      	ldr	r2, [sp, #32]
 800b7e4:	18e4      	adds	r4, r4, r3
 800b7e6:	18d2      	adds	r2, r2, r3
 800b7e8:	9208      	str	r2, [sp, #32]
 800b7ea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b7ec:	18d3      	adds	r3, r2, r3
 800b7ee:	930d      	str	r3, [sp, #52]	; 0x34
 800b7f0:	9b08      	ldr	r3, [sp, #32]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	dd05      	ble.n	800b802 <_dtoa_r+0x922>
 800b7f6:	001a      	movs	r2, r3
 800b7f8:	0038      	movs	r0, r7
 800b7fa:	9904      	ldr	r1, [sp, #16]
 800b7fc:	f7fe fbec 	bl	8009fd8 <__lshift>
 800b800:	9004      	str	r0, [sp, #16]
 800b802:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b804:	2b00      	cmp	r3, #0
 800b806:	dd05      	ble.n	800b814 <_dtoa_r+0x934>
 800b808:	0031      	movs	r1, r6
 800b80a:	001a      	movs	r2, r3
 800b80c:	0038      	movs	r0, r7
 800b80e:	f7fe fbe3 	bl	8009fd8 <__lshift>
 800b812:	0006      	movs	r6, r0
 800b814:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b816:	2b00      	cmp	r3, #0
 800b818:	d026      	beq.n	800b868 <_dtoa_r+0x988>
 800b81a:	0031      	movs	r1, r6
 800b81c:	9804      	ldr	r0, [sp, #16]
 800b81e:	f7fe fc4b 	bl	800a0b8 <__mcmp>
 800b822:	2800      	cmp	r0, #0
 800b824:	da20      	bge.n	800b868 <_dtoa_r+0x988>
 800b826:	9b02      	ldr	r3, [sp, #8]
 800b828:	220a      	movs	r2, #10
 800b82a:	3b01      	subs	r3, #1
 800b82c:	9302      	str	r3, [sp, #8]
 800b82e:	0038      	movs	r0, r7
 800b830:	2300      	movs	r3, #0
 800b832:	9904      	ldr	r1, [sp, #16]
 800b834:	f7fe fa22 	bl	8009c7c <__multadd>
 800b838:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b83a:	9004      	str	r0, [sp, #16]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d100      	bne.n	800b842 <_dtoa_r+0x962>
 800b840:	e160      	b.n	800bb04 <_dtoa_r+0xc24>
 800b842:	2300      	movs	r3, #0
 800b844:	0029      	movs	r1, r5
 800b846:	220a      	movs	r2, #10
 800b848:	0038      	movs	r0, r7
 800b84a:	f7fe fa17 	bl	8009c7c <__multadd>
 800b84e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b850:	0005      	movs	r5, r0
 800b852:	2b00      	cmp	r3, #0
 800b854:	dc47      	bgt.n	800b8e6 <_dtoa_r+0xa06>
 800b856:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b858:	2b02      	cmp	r3, #2
 800b85a:	dc0d      	bgt.n	800b878 <_dtoa_r+0x998>
 800b85c:	e043      	b.n	800b8e6 <_dtoa_r+0xa06>
 800b85e:	2a04      	cmp	r2, #4
 800b860:	d0c6      	beq.n	800b7f0 <_dtoa_r+0x910>
 800b862:	0013      	movs	r3, r2
 800b864:	331c      	adds	r3, #28
 800b866:	e7bc      	b.n	800b7e2 <_dtoa_r+0x902>
 800b868:	9b06      	ldr	r3, [sp, #24]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	dc35      	bgt.n	800b8da <_dtoa_r+0x9fa>
 800b86e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b870:	2b02      	cmp	r3, #2
 800b872:	dd32      	ble.n	800b8da <_dtoa_r+0x9fa>
 800b874:	9b06      	ldr	r3, [sp, #24]
 800b876:	930c      	str	r3, [sp, #48]	; 0x30
 800b878:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d10c      	bne.n	800b898 <_dtoa_r+0x9b8>
 800b87e:	0031      	movs	r1, r6
 800b880:	2205      	movs	r2, #5
 800b882:	0038      	movs	r0, r7
 800b884:	f7fe f9fa 	bl	8009c7c <__multadd>
 800b888:	0006      	movs	r6, r0
 800b88a:	0001      	movs	r1, r0
 800b88c:	9804      	ldr	r0, [sp, #16]
 800b88e:	f7fe fc13 	bl	800a0b8 <__mcmp>
 800b892:	2800      	cmp	r0, #0
 800b894:	dd00      	ble.n	800b898 <_dtoa_r+0x9b8>
 800b896:	e59f      	b.n	800b3d8 <_dtoa_r+0x4f8>
 800b898:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b89a:	43db      	mvns	r3, r3
 800b89c:	9302      	str	r3, [sp, #8]
 800b89e:	9b05      	ldr	r3, [sp, #20]
 800b8a0:	9307      	str	r3, [sp, #28]
 800b8a2:	2400      	movs	r4, #0
 800b8a4:	0031      	movs	r1, r6
 800b8a6:	0038      	movs	r0, r7
 800b8a8:	f7fe f9c4 	bl	8009c34 <_Bfree>
 800b8ac:	2d00      	cmp	r5, #0
 800b8ae:	d100      	bne.n	800b8b2 <_dtoa_r+0x9d2>
 800b8b0:	e6b0      	b.n	800b614 <_dtoa_r+0x734>
 800b8b2:	2c00      	cmp	r4, #0
 800b8b4:	d005      	beq.n	800b8c2 <_dtoa_r+0x9e2>
 800b8b6:	42ac      	cmp	r4, r5
 800b8b8:	d003      	beq.n	800b8c2 <_dtoa_r+0x9e2>
 800b8ba:	0021      	movs	r1, r4
 800b8bc:	0038      	movs	r0, r7
 800b8be:	f7fe f9b9 	bl	8009c34 <_Bfree>
 800b8c2:	0029      	movs	r1, r5
 800b8c4:	0038      	movs	r0, r7
 800b8c6:	f7fe f9b5 	bl	8009c34 <_Bfree>
 800b8ca:	e6a3      	b.n	800b614 <_dtoa_r+0x734>
 800b8cc:	2600      	movs	r6, #0
 800b8ce:	0035      	movs	r5, r6
 800b8d0:	e7e2      	b.n	800b898 <_dtoa_r+0x9b8>
 800b8d2:	9602      	str	r6, [sp, #8]
 800b8d4:	9e07      	ldr	r6, [sp, #28]
 800b8d6:	0035      	movs	r5, r6
 800b8d8:	e57e      	b.n	800b3d8 <_dtoa_r+0x4f8>
 800b8da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d100      	bne.n	800b8e2 <_dtoa_r+0xa02>
 800b8e0:	e0c8      	b.n	800ba74 <_dtoa_r+0xb94>
 800b8e2:	9b06      	ldr	r3, [sp, #24]
 800b8e4:	930c      	str	r3, [sp, #48]	; 0x30
 800b8e6:	2c00      	cmp	r4, #0
 800b8e8:	dd05      	ble.n	800b8f6 <_dtoa_r+0xa16>
 800b8ea:	0029      	movs	r1, r5
 800b8ec:	0022      	movs	r2, r4
 800b8ee:	0038      	movs	r0, r7
 800b8f0:	f7fe fb72 	bl	8009fd8 <__lshift>
 800b8f4:	0005      	movs	r5, r0
 800b8f6:	9b07      	ldr	r3, [sp, #28]
 800b8f8:	0028      	movs	r0, r5
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d01f      	beq.n	800b93e <_dtoa_r+0xa5e>
 800b8fe:	0038      	movs	r0, r7
 800b900:	6869      	ldr	r1, [r5, #4]
 800b902:	f7fe f953 	bl	8009bac <_Balloc>
 800b906:	1e04      	subs	r4, r0, #0
 800b908:	d10c      	bne.n	800b924 <_dtoa_r+0xa44>
 800b90a:	0002      	movs	r2, r0
 800b90c:	4b03      	ldr	r3, [pc, #12]	; (800b91c <_dtoa_r+0xa3c>)
 800b90e:	4904      	ldr	r1, [pc, #16]	; (800b920 <_dtoa_r+0xa40>)
 800b910:	f7ff fafb 	bl	800af0a <_dtoa_r+0x2a>
 800b914:	40240000 	.word	0x40240000
 800b918:	00000433 	.word	0x00000433
 800b91c:	0800efd3 	.word	0x0800efd3
 800b920:	000002ea 	.word	0x000002ea
 800b924:	0029      	movs	r1, r5
 800b926:	692b      	ldr	r3, [r5, #16]
 800b928:	310c      	adds	r1, #12
 800b92a:	1c9a      	adds	r2, r3, #2
 800b92c:	0092      	lsls	r2, r2, #2
 800b92e:	300c      	adds	r0, #12
 800b930:	f000 fb3d 	bl	800bfae <memcpy>
 800b934:	2201      	movs	r2, #1
 800b936:	0021      	movs	r1, r4
 800b938:	0038      	movs	r0, r7
 800b93a:	f7fe fb4d 	bl	8009fd8 <__lshift>
 800b93e:	002c      	movs	r4, r5
 800b940:	0005      	movs	r5, r0
 800b942:	9b05      	ldr	r3, [sp, #20]
 800b944:	9308      	str	r3, [sp, #32]
 800b946:	0031      	movs	r1, r6
 800b948:	9804      	ldr	r0, [sp, #16]
 800b94a:	f7ff fa3e 	bl	800adca <quorem>
 800b94e:	0003      	movs	r3, r0
 800b950:	0021      	movs	r1, r4
 800b952:	3330      	adds	r3, #48	; 0x30
 800b954:	900e      	str	r0, [sp, #56]	; 0x38
 800b956:	9804      	ldr	r0, [sp, #16]
 800b958:	9306      	str	r3, [sp, #24]
 800b95a:	f7fe fbad 	bl	800a0b8 <__mcmp>
 800b95e:	002a      	movs	r2, r5
 800b960:	900f      	str	r0, [sp, #60]	; 0x3c
 800b962:	0031      	movs	r1, r6
 800b964:	0038      	movs	r0, r7
 800b966:	f7fe fbc3 	bl	800a0f0 <__mdiff>
 800b96a:	68c3      	ldr	r3, [r0, #12]
 800b96c:	9007      	str	r0, [sp, #28]
 800b96e:	9310      	str	r3, [sp, #64]	; 0x40
 800b970:	2301      	movs	r3, #1
 800b972:	930d      	str	r3, [sp, #52]	; 0x34
 800b974:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b976:	2b00      	cmp	r3, #0
 800b978:	d104      	bne.n	800b984 <_dtoa_r+0xaa4>
 800b97a:	0001      	movs	r1, r0
 800b97c:	9804      	ldr	r0, [sp, #16]
 800b97e:	f7fe fb9b 	bl	800a0b8 <__mcmp>
 800b982:	900d      	str	r0, [sp, #52]	; 0x34
 800b984:	0038      	movs	r0, r7
 800b986:	9907      	ldr	r1, [sp, #28]
 800b988:	f7fe f954 	bl	8009c34 <_Bfree>
 800b98c:	2301      	movs	r3, #1
 800b98e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b990:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b992:	4018      	ands	r0, r3
 800b994:	9b08      	ldr	r3, [sp, #32]
 800b996:	3301      	adds	r3, #1
 800b998:	9307      	str	r3, [sp, #28]
 800b99a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b99c:	4313      	orrs	r3, r2
 800b99e:	4303      	orrs	r3, r0
 800b9a0:	d10c      	bne.n	800b9bc <_dtoa_r+0xadc>
 800b9a2:	9b06      	ldr	r3, [sp, #24]
 800b9a4:	2b39      	cmp	r3, #57	; 0x39
 800b9a6:	d025      	beq.n	800b9f4 <_dtoa_r+0xb14>
 800b9a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	dd02      	ble.n	800b9b4 <_dtoa_r+0xad4>
 800b9ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b9b0:	3331      	adds	r3, #49	; 0x31
 800b9b2:	9306      	str	r3, [sp, #24]
 800b9b4:	9b08      	ldr	r3, [sp, #32]
 800b9b6:	9a06      	ldr	r2, [sp, #24]
 800b9b8:	701a      	strb	r2, [r3, #0]
 800b9ba:	e773      	b.n	800b8a4 <_dtoa_r+0x9c4>
 800b9bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	db03      	blt.n	800b9ca <_dtoa_r+0xaea>
 800b9c2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b9c4:	4313      	orrs	r3, r2
 800b9c6:	4303      	orrs	r3, r0
 800b9c8:	d11f      	bne.n	800ba0a <_dtoa_r+0xb2a>
 800b9ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	ddf1      	ble.n	800b9b4 <_dtoa_r+0xad4>
 800b9d0:	9904      	ldr	r1, [sp, #16]
 800b9d2:	2201      	movs	r2, #1
 800b9d4:	0038      	movs	r0, r7
 800b9d6:	f7fe faff 	bl	8009fd8 <__lshift>
 800b9da:	0031      	movs	r1, r6
 800b9dc:	9004      	str	r0, [sp, #16]
 800b9de:	f7fe fb6b 	bl	800a0b8 <__mcmp>
 800b9e2:	2800      	cmp	r0, #0
 800b9e4:	dc03      	bgt.n	800b9ee <_dtoa_r+0xb0e>
 800b9e6:	d1e5      	bne.n	800b9b4 <_dtoa_r+0xad4>
 800b9e8:	9b06      	ldr	r3, [sp, #24]
 800b9ea:	07db      	lsls	r3, r3, #31
 800b9ec:	d5e2      	bpl.n	800b9b4 <_dtoa_r+0xad4>
 800b9ee:	9b06      	ldr	r3, [sp, #24]
 800b9f0:	2b39      	cmp	r3, #57	; 0x39
 800b9f2:	d1dc      	bne.n	800b9ae <_dtoa_r+0xace>
 800b9f4:	2339      	movs	r3, #57	; 0x39
 800b9f6:	9a08      	ldr	r2, [sp, #32]
 800b9f8:	7013      	strb	r3, [r2, #0]
 800b9fa:	9b07      	ldr	r3, [sp, #28]
 800b9fc:	9307      	str	r3, [sp, #28]
 800b9fe:	3b01      	subs	r3, #1
 800ba00:	781a      	ldrb	r2, [r3, #0]
 800ba02:	2a39      	cmp	r2, #57	; 0x39
 800ba04:	d06c      	beq.n	800bae0 <_dtoa_r+0xc00>
 800ba06:	3201      	adds	r2, #1
 800ba08:	e7d6      	b.n	800b9b8 <_dtoa_r+0xad8>
 800ba0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	dd07      	ble.n	800ba20 <_dtoa_r+0xb40>
 800ba10:	9b06      	ldr	r3, [sp, #24]
 800ba12:	2b39      	cmp	r3, #57	; 0x39
 800ba14:	d0ee      	beq.n	800b9f4 <_dtoa_r+0xb14>
 800ba16:	9b06      	ldr	r3, [sp, #24]
 800ba18:	9a08      	ldr	r2, [sp, #32]
 800ba1a:	3301      	adds	r3, #1
 800ba1c:	7013      	strb	r3, [r2, #0]
 800ba1e:	e741      	b.n	800b8a4 <_dtoa_r+0x9c4>
 800ba20:	9b08      	ldr	r3, [sp, #32]
 800ba22:	9a06      	ldr	r2, [sp, #24]
 800ba24:	701a      	strb	r2, [r3, #0]
 800ba26:	2301      	movs	r3, #1
 800ba28:	9a05      	ldr	r2, [sp, #20]
 800ba2a:	1a9b      	subs	r3, r3, r2
 800ba2c:	9a08      	ldr	r2, [sp, #32]
 800ba2e:	189b      	adds	r3, r3, r2
 800ba30:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ba32:	429a      	cmp	r2, r3
 800ba34:	d03e      	beq.n	800bab4 <_dtoa_r+0xbd4>
 800ba36:	2300      	movs	r3, #0
 800ba38:	220a      	movs	r2, #10
 800ba3a:	9904      	ldr	r1, [sp, #16]
 800ba3c:	0038      	movs	r0, r7
 800ba3e:	f7fe f91d 	bl	8009c7c <__multadd>
 800ba42:	2300      	movs	r3, #0
 800ba44:	9004      	str	r0, [sp, #16]
 800ba46:	220a      	movs	r2, #10
 800ba48:	0021      	movs	r1, r4
 800ba4a:	0038      	movs	r0, r7
 800ba4c:	42ac      	cmp	r4, r5
 800ba4e:	d106      	bne.n	800ba5e <_dtoa_r+0xb7e>
 800ba50:	f7fe f914 	bl	8009c7c <__multadd>
 800ba54:	0004      	movs	r4, r0
 800ba56:	0005      	movs	r5, r0
 800ba58:	9b07      	ldr	r3, [sp, #28]
 800ba5a:	9308      	str	r3, [sp, #32]
 800ba5c:	e773      	b.n	800b946 <_dtoa_r+0xa66>
 800ba5e:	f7fe f90d 	bl	8009c7c <__multadd>
 800ba62:	0029      	movs	r1, r5
 800ba64:	0004      	movs	r4, r0
 800ba66:	2300      	movs	r3, #0
 800ba68:	220a      	movs	r2, #10
 800ba6a:	0038      	movs	r0, r7
 800ba6c:	f7fe f906 	bl	8009c7c <__multadd>
 800ba70:	0005      	movs	r5, r0
 800ba72:	e7f1      	b.n	800ba58 <_dtoa_r+0xb78>
 800ba74:	9b06      	ldr	r3, [sp, #24]
 800ba76:	930c      	str	r3, [sp, #48]	; 0x30
 800ba78:	2400      	movs	r4, #0
 800ba7a:	0031      	movs	r1, r6
 800ba7c:	9804      	ldr	r0, [sp, #16]
 800ba7e:	f7ff f9a4 	bl	800adca <quorem>
 800ba82:	9b05      	ldr	r3, [sp, #20]
 800ba84:	3030      	adds	r0, #48	; 0x30
 800ba86:	5518      	strb	r0, [r3, r4]
 800ba88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ba8a:	3401      	adds	r4, #1
 800ba8c:	9006      	str	r0, [sp, #24]
 800ba8e:	42a3      	cmp	r3, r4
 800ba90:	dd07      	ble.n	800baa2 <_dtoa_r+0xbc2>
 800ba92:	2300      	movs	r3, #0
 800ba94:	220a      	movs	r2, #10
 800ba96:	0038      	movs	r0, r7
 800ba98:	9904      	ldr	r1, [sp, #16]
 800ba9a:	f7fe f8ef 	bl	8009c7c <__multadd>
 800ba9e:	9004      	str	r0, [sp, #16]
 800baa0:	e7eb      	b.n	800ba7a <_dtoa_r+0xb9a>
 800baa2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800baa4:	2001      	movs	r0, #1
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	dd00      	ble.n	800baac <_dtoa_r+0xbcc>
 800baaa:	0018      	movs	r0, r3
 800baac:	2400      	movs	r4, #0
 800baae:	9b05      	ldr	r3, [sp, #20]
 800bab0:	181b      	adds	r3, r3, r0
 800bab2:	9307      	str	r3, [sp, #28]
 800bab4:	9904      	ldr	r1, [sp, #16]
 800bab6:	2201      	movs	r2, #1
 800bab8:	0038      	movs	r0, r7
 800baba:	f7fe fa8d 	bl	8009fd8 <__lshift>
 800babe:	0031      	movs	r1, r6
 800bac0:	9004      	str	r0, [sp, #16]
 800bac2:	f7fe faf9 	bl	800a0b8 <__mcmp>
 800bac6:	2800      	cmp	r0, #0
 800bac8:	dc97      	bgt.n	800b9fa <_dtoa_r+0xb1a>
 800baca:	d102      	bne.n	800bad2 <_dtoa_r+0xbf2>
 800bacc:	9b06      	ldr	r3, [sp, #24]
 800bace:	07db      	lsls	r3, r3, #31
 800bad0:	d493      	bmi.n	800b9fa <_dtoa_r+0xb1a>
 800bad2:	9b07      	ldr	r3, [sp, #28]
 800bad4:	9307      	str	r3, [sp, #28]
 800bad6:	3b01      	subs	r3, #1
 800bad8:	781a      	ldrb	r2, [r3, #0]
 800bada:	2a30      	cmp	r2, #48	; 0x30
 800badc:	d0fa      	beq.n	800bad4 <_dtoa_r+0xbf4>
 800bade:	e6e1      	b.n	800b8a4 <_dtoa_r+0x9c4>
 800bae0:	9a05      	ldr	r2, [sp, #20]
 800bae2:	429a      	cmp	r2, r3
 800bae4:	d18a      	bne.n	800b9fc <_dtoa_r+0xb1c>
 800bae6:	9b02      	ldr	r3, [sp, #8]
 800bae8:	3301      	adds	r3, #1
 800baea:	9302      	str	r3, [sp, #8]
 800baec:	2331      	movs	r3, #49	; 0x31
 800baee:	e795      	b.n	800ba1c <_dtoa_r+0xb3c>
 800baf0:	4b08      	ldr	r3, [pc, #32]	; (800bb14 <_dtoa_r+0xc34>)
 800baf2:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800baf4:	9305      	str	r3, [sp, #20]
 800baf6:	4b08      	ldr	r3, [pc, #32]	; (800bb18 <_dtoa_r+0xc38>)
 800baf8:	2a00      	cmp	r2, #0
 800bafa:	d001      	beq.n	800bb00 <_dtoa_r+0xc20>
 800bafc:	f7ff fa3b 	bl	800af76 <_dtoa_r+0x96>
 800bb00:	f7ff fa3b 	bl	800af7a <_dtoa_r+0x9a>
 800bb04:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	dcb6      	bgt.n	800ba78 <_dtoa_r+0xb98>
 800bb0a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bb0c:	2b02      	cmp	r3, #2
 800bb0e:	dd00      	ble.n	800bb12 <_dtoa_r+0xc32>
 800bb10:	e6b2      	b.n	800b878 <_dtoa_r+0x998>
 800bb12:	e7b1      	b.n	800ba78 <_dtoa_r+0xb98>
 800bb14:	0800f117 	.word	0x0800f117
 800bb18:	0800f11f 	.word	0x0800f11f

0800bb1c <__sflush_r>:
 800bb1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bb1e:	898b      	ldrh	r3, [r1, #12]
 800bb20:	0005      	movs	r5, r0
 800bb22:	000c      	movs	r4, r1
 800bb24:	071a      	lsls	r2, r3, #28
 800bb26:	d45f      	bmi.n	800bbe8 <__sflush_r+0xcc>
 800bb28:	684a      	ldr	r2, [r1, #4]
 800bb2a:	2a00      	cmp	r2, #0
 800bb2c:	dc04      	bgt.n	800bb38 <__sflush_r+0x1c>
 800bb2e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800bb30:	2a00      	cmp	r2, #0
 800bb32:	dc01      	bgt.n	800bb38 <__sflush_r+0x1c>
 800bb34:	2000      	movs	r0, #0
 800bb36:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bb38:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800bb3a:	2f00      	cmp	r7, #0
 800bb3c:	d0fa      	beq.n	800bb34 <__sflush_r+0x18>
 800bb3e:	2200      	movs	r2, #0
 800bb40:	2180      	movs	r1, #128	; 0x80
 800bb42:	682e      	ldr	r6, [r5, #0]
 800bb44:	602a      	str	r2, [r5, #0]
 800bb46:	001a      	movs	r2, r3
 800bb48:	0149      	lsls	r1, r1, #5
 800bb4a:	400a      	ands	r2, r1
 800bb4c:	420b      	tst	r3, r1
 800bb4e:	d034      	beq.n	800bbba <__sflush_r+0x9e>
 800bb50:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bb52:	89a3      	ldrh	r3, [r4, #12]
 800bb54:	075b      	lsls	r3, r3, #29
 800bb56:	d506      	bpl.n	800bb66 <__sflush_r+0x4a>
 800bb58:	6863      	ldr	r3, [r4, #4]
 800bb5a:	1ac0      	subs	r0, r0, r3
 800bb5c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d001      	beq.n	800bb66 <__sflush_r+0x4a>
 800bb62:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bb64:	1ac0      	subs	r0, r0, r3
 800bb66:	0002      	movs	r2, r0
 800bb68:	6a21      	ldr	r1, [r4, #32]
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	0028      	movs	r0, r5
 800bb6e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800bb70:	47b8      	blx	r7
 800bb72:	89a1      	ldrh	r1, [r4, #12]
 800bb74:	1c43      	adds	r3, r0, #1
 800bb76:	d106      	bne.n	800bb86 <__sflush_r+0x6a>
 800bb78:	682b      	ldr	r3, [r5, #0]
 800bb7a:	2b1d      	cmp	r3, #29
 800bb7c:	d831      	bhi.n	800bbe2 <__sflush_r+0xc6>
 800bb7e:	4a2c      	ldr	r2, [pc, #176]	; (800bc30 <__sflush_r+0x114>)
 800bb80:	40da      	lsrs	r2, r3
 800bb82:	07d3      	lsls	r3, r2, #31
 800bb84:	d52d      	bpl.n	800bbe2 <__sflush_r+0xc6>
 800bb86:	2300      	movs	r3, #0
 800bb88:	6063      	str	r3, [r4, #4]
 800bb8a:	6923      	ldr	r3, [r4, #16]
 800bb8c:	6023      	str	r3, [r4, #0]
 800bb8e:	04cb      	lsls	r3, r1, #19
 800bb90:	d505      	bpl.n	800bb9e <__sflush_r+0x82>
 800bb92:	1c43      	adds	r3, r0, #1
 800bb94:	d102      	bne.n	800bb9c <__sflush_r+0x80>
 800bb96:	682b      	ldr	r3, [r5, #0]
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d100      	bne.n	800bb9e <__sflush_r+0x82>
 800bb9c:	6560      	str	r0, [r4, #84]	; 0x54
 800bb9e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bba0:	602e      	str	r6, [r5, #0]
 800bba2:	2900      	cmp	r1, #0
 800bba4:	d0c6      	beq.n	800bb34 <__sflush_r+0x18>
 800bba6:	0023      	movs	r3, r4
 800bba8:	3344      	adds	r3, #68	; 0x44
 800bbaa:	4299      	cmp	r1, r3
 800bbac:	d002      	beq.n	800bbb4 <__sflush_r+0x98>
 800bbae:	0028      	movs	r0, r5
 800bbb0:	f7fd fd96 	bl	80096e0 <_free_r>
 800bbb4:	2000      	movs	r0, #0
 800bbb6:	6360      	str	r0, [r4, #52]	; 0x34
 800bbb8:	e7bd      	b.n	800bb36 <__sflush_r+0x1a>
 800bbba:	2301      	movs	r3, #1
 800bbbc:	0028      	movs	r0, r5
 800bbbe:	6a21      	ldr	r1, [r4, #32]
 800bbc0:	47b8      	blx	r7
 800bbc2:	1c43      	adds	r3, r0, #1
 800bbc4:	d1c5      	bne.n	800bb52 <__sflush_r+0x36>
 800bbc6:	682b      	ldr	r3, [r5, #0]
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d0c2      	beq.n	800bb52 <__sflush_r+0x36>
 800bbcc:	2b1d      	cmp	r3, #29
 800bbce:	d001      	beq.n	800bbd4 <__sflush_r+0xb8>
 800bbd0:	2b16      	cmp	r3, #22
 800bbd2:	d101      	bne.n	800bbd8 <__sflush_r+0xbc>
 800bbd4:	602e      	str	r6, [r5, #0]
 800bbd6:	e7ad      	b.n	800bb34 <__sflush_r+0x18>
 800bbd8:	2340      	movs	r3, #64	; 0x40
 800bbda:	89a2      	ldrh	r2, [r4, #12]
 800bbdc:	4313      	orrs	r3, r2
 800bbde:	81a3      	strh	r3, [r4, #12]
 800bbe0:	e7a9      	b.n	800bb36 <__sflush_r+0x1a>
 800bbe2:	2340      	movs	r3, #64	; 0x40
 800bbe4:	430b      	orrs	r3, r1
 800bbe6:	e7fa      	b.n	800bbde <__sflush_r+0xc2>
 800bbe8:	690f      	ldr	r7, [r1, #16]
 800bbea:	2f00      	cmp	r7, #0
 800bbec:	d0a2      	beq.n	800bb34 <__sflush_r+0x18>
 800bbee:	680a      	ldr	r2, [r1, #0]
 800bbf0:	600f      	str	r7, [r1, #0]
 800bbf2:	1bd2      	subs	r2, r2, r7
 800bbf4:	9201      	str	r2, [sp, #4]
 800bbf6:	2200      	movs	r2, #0
 800bbf8:	079b      	lsls	r3, r3, #30
 800bbfa:	d100      	bne.n	800bbfe <__sflush_r+0xe2>
 800bbfc:	694a      	ldr	r2, [r1, #20]
 800bbfe:	60a2      	str	r2, [r4, #8]
 800bc00:	9b01      	ldr	r3, [sp, #4]
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	dc00      	bgt.n	800bc08 <__sflush_r+0xec>
 800bc06:	e795      	b.n	800bb34 <__sflush_r+0x18>
 800bc08:	003a      	movs	r2, r7
 800bc0a:	0028      	movs	r0, r5
 800bc0c:	9b01      	ldr	r3, [sp, #4]
 800bc0e:	6a21      	ldr	r1, [r4, #32]
 800bc10:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bc12:	47b0      	blx	r6
 800bc14:	2800      	cmp	r0, #0
 800bc16:	dc06      	bgt.n	800bc26 <__sflush_r+0x10a>
 800bc18:	2340      	movs	r3, #64	; 0x40
 800bc1a:	2001      	movs	r0, #1
 800bc1c:	89a2      	ldrh	r2, [r4, #12]
 800bc1e:	4240      	negs	r0, r0
 800bc20:	4313      	orrs	r3, r2
 800bc22:	81a3      	strh	r3, [r4, #12]
 800bc24:	e787      	b.n	800bb36 <__sflush_r+0x1a>
 800bc26:	9b01      	ldr	r3, [sp, #4]
 800bc28:	183f      	adds	r7, r7, r0
 800bc2a:	1a1b      	subs	r3, r3, r0
 800bc2c:	9301      	str	r3, [sp, #4]
 800bc2e:	e7e7      	b.n	800bc00 <__sflush_r+0xe4>
 800bc30:	20400001 	.word	0x20400001

0800bc34 <_fflush_r>:
 800bc34:	690b      	ldr	r3, [r1, #16]
 800bc36:	b570      	push	{r4, r5, r6, lr}
 800bc38:	0005      	movs	r5, r0
 800bc3a:	000c      	movs	r4, r1
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d102      	bne.n	800bc46 <_fflush_r+0x12>
 800bc40:	2500      	movs	r5, #0
 800bc42:	0028      	movs	r0, r5
 800bc44:	bd70      	pop	{r4, r5, r6, pc}
 800bc46:	2800      	cmp	r0, #0
 800bc48:	d004      	beq.n	800bc54 <_fflush_r+0x20>
 800bc4a:	6983      	ldr	r3, [r0, #24]
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d101      	bne.n	800bc54 <_fflush_r+0x20>
 800bc50:	f000 f892 	bl	800bd78 <__sinit>
 800bc54:	4b14      	ldr	r3, [pc, #80]	; (800bca8 <_fflush_r+0x74>)
 800bc56:	429c      	cmp	r4, r3
 800bc58:	d11b      	bne.n	800bc92 <_fflush_r+0x5e>
 800bc5a:	686c      	ldr	r4, [r5, #4]
 800bc5c:	220c      	movs	r2, #12
 800bc5e:	5ea3      	ldrsh	r3, [r4, r2]
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d0ed      	beq.n	800bc40 <_fflush_r+0xc>
 800bc64:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bc66:	07d2      	lsls	r2, r2, #31
 800bc68:	d404      	bmi.n	800bc74 <_fflush_r+0x40>
 800bc6a:	059b      	lsls	r3, r3, #22
 800bc6c:	d402      	bmi.n	800bc74 <_fflush_r+0x40>
 800bc6e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bc70:	f000 f923 	bl	800beba <__retarget_lock_acquire_recursive>
 800bc74:	0028      	movs	r0, r5
 800bc76:	0021      	movs	r1, r4
 800bc78:	f7ff ff50 	bl	800bb1c <__sflush_r>
 800bc7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bc7e:	0005      	movs	r5, r0
 800bc80:	07db      	lsls	r3, r3, #31
 800bc82:	d4de      	bmi.n	800bc42 <_fflush_r+0xe>
 800bc84:	89a3      	ldrh	r3, [r4, #12]
 800bc86:	059b      	lsls	r3, r3, #22
 800bc88:	d4db      	bmi.n	800bc42 <_fflush_r+0xe>
 800bc8a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bc8c:	f000 f916 	bl	800bebc <__retarget_lock_release_recursive>
 800bc90:	e7d7      	b.n	800bc42 <_fflush_r+0xe>
 800bc92:	4b06      	ldr	r3, [pc, #24]	; (800bcac <_fflush_r+0x78>)
 800bc94:	429c      	cmp	r4, r3
 800bc96:	d101      	bne.n	800bc9c <_fflush_r+0x68>
 800bc98:	68ac      	ldr	r4, [r5, #8]
 800bc9a:	e7df      	b.n	800bc5c <_fflush_r+0x28>
 800bc9c:	4b04      	ldr	r3, [pc, #16]	; (800bcb0 <_fflush_r+0x7c>)
 800bc9e:	429c      	cmp	r4, r3
 800bca0:	d1dc      	bne.n	800bc5c <_fflush_r+0x28>
 800bca2:	68ec      	ldr	r4, [r5, #12]
 800bca4:	e7da      	b.n	800bc5c <_fflush_r+0x28>
 800bca6:	46c0      	nop			; (mov r8, r8)
 800bca8:	0800f1a8 	.word	0x0800f1a8
 800bcac:	0800f1c8 	.word	0x0800f1c8
 800bcb0:	0800f188 	.word	0x0800f188

0800bcb4 <std>:
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	b510      	push	{r4, lr}
 800bcb8:	0004      	movs	r4, r0
 800bcba:	6003      	str	r3, [r0, #0]
 800bcbc:	6043      	str	r3, [r0, #4]
 800bcbe:	6083      	str	r3, [r0, #8]
 800bcc0:	8181      	strh	r1, [r0, #12]
 800bcc2:	6643      	str	r3, [r0, #100]	; 0x64
 800bcc4:	0019      	movs	r1, r3
 800bcc6:	81c2      	strh	r2, [r0, #14]
 800bcc8:	6103      	str	r3, [r0, #16]
 800bcca:	6143      	str	r3, [r0, #20]
 800bccc:	6183      	str	r3, [r0, #24]
 800bcce:	2208      	movs	r2, #8
 800bcd0:	305c      	adds	r0, #92	; 0x5c
 800bcd2:	f7fd fcfd 	bl	80096d0 <memset>
 800bcd6:	4b05      	ldr	r3, [pc, #20]	; (800bcec <std+0x38>)
 800bcd8:	6263      	str	r3, [r4, #36]	; 0x24
 800bcda:	4b05      	ldr	r3, [pc, #20]	; (800bcf0 <std+0x3c>)
 800bcdc:	6224      	str	r4, [r4, #32]
 800bcde:	62a3      	str	r3, [r4, #40]	; 0x28
 800bce0:	4b04      	ldr	r3, [pc, #16]	; (800bcf4 <std+0x40>)
 800bce2:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bce4:	4b04      	ldr	r3, [pc, #16]	; (800bcf8 <std+0x44>)
 800bce6:	6323      	str	r3, [r4, #48]	; 0x30
 800bce8:	bd10      	pop	{r4, pc}
 800bcea:	46c0      	nop			; (mov r8, r8)
 800bcec:	0800c08d 	.word	0x0800c08d
 800bcf0:	0800c0b5 	.word	0x0800c0b5
 800bcf4:	0800c0ed 	.word	0x0800c0ed
 800bcf8:	0800c119 	.word	0x0800c119

0800bcfc <_cleanup_r>:
 800bcfc:	b510      	push	{r4, lr}
 800bcfe:	4902      	ldr	r1, [pc, #8]	; (800bd08 <_cleanup_r+0xc>)
 800bd00:	f000 f8ba 	bl	800be78 <_fwalk_reent>
 800bd04:	bd10      	pop	{r4, pc}
 800bd06:	46c0      	nop			; (mov r8, r8)
 800bd08:	0800bc35 	.word	0x0800bc35

0800bd0c <__sfmoreglue>:
 800bd0c:	b570      	push	{r4, r5, r6, lr}
 800bd0e:	2568      	movs	r5, #104	; 0x68
 800bd10:	1e4a      	subs	r2, r1, #1
 800bd12:	4355      	muls	r5, r2
 800bd14:	000e      	movs	r6, r1
 800bd16:	0029      	movs	r1, r5
 800bd18:	3174      	adds	r1, #116	; 0x74
 800bd1a:	f7fd fd2b 	bl	8009774 <_malloc_r>
 800bd1e:	1e04      	subs	r4, r0, #0
 800bd20:	d008      	beq.n	800bd34 <__sfmoreglue+0x28>
 800bd22:	2100      	movs	r1, #0
 800bd24:	002a      	movs	r2, r5
 800bd26:	6001      	str	r1, [r0, #0]
 800bd28:	6046      	str	r6, [r0, #4]
 800bd2a:	300c      	adds	r0, #12
 800bd2c:	60a0      	str	r0, [r4, #8]
 800bd2e:	3268      	adds	r2, #104	; 0x68
 800bd30:	f7fd fcce 	bl	80096d0 <memset>
 800bd34:	0020      	movs	r0, r4
 800bd36:	bd70      	pop	{r4, r5, r6, pc}

0800bd38 <__sfp_lock_acquire>:
 800bd38:	b510      	push	{r4, lr}
 800bd3a:	4802      	ldr	r0, [pc, #8]	; (800bd44 <__sfp_lock_acquire+0xc>)
 800bd3c:	f000 f8bd 	bl	800beba <__retarget_lock_acquire_recursive>
 800bd40:	bd10      	pop	{r4, pc}
 800bd42:	46c0      	nop			; (mov r8, r8)
 800bd44:	20001310 	.word	0x20001310

0800bd48 <__sfp_lock_release>:
 800bd48:	b510      	push	{r4, lr}
 800bd4a:	4802      	ldr	r0, [pc, #8]	; (800bd54 <__sfp_lock_release+0xc>)
 800bd4c:	f000 f8b6 	bl	800bebc <__retarget_lock_release_recursive>
 800bd50:	bd10      	pop	{r4, pc}
 800bd52:	46c0      	nop			; (mov r8, r8)
 800bd54:	20001310 	.word	0x20001310

0800bd58 <__sinit_lock_acquire>:
 800bd58:	b510      	push	{r4, lr}
 800bd5a:	4802      	ldr	r0, [pc, #8]	; (800bd64 <__sinit_lock_acquire+0xc>)
 800bd5c:	f000 f8ad 	bl	800beba <__retarget_lock_acquire_recursive>
 800bd60:	bd10      	pop	{r4, pc}
 800bd62:	46c0      	nop			; (mov r8, r8)
 800bd64:	2000130b 	.word	0x2000130b

0800bd68 <__sinit_lock_release>:
 800bd68:	b510      	push	{r4, lr}
 800bd6a:	4802      	ldr	r0, [pc, #8]	; (800bd74 <__sinit_lock_release+0xc>)
 800bd6c:	f000 f8a6 	bl	800bebc <__retarget_lock_release_recursive>
 800bd70:	bd10      	pop	{r4, pc}
 800bd72:	46c0      	nop			; (mov r8, r8)
 800bd74:	2000130b 	.word	0x2000130b

0800bd78 <__sinit>:
 800bd78:	b513      	push	{r0, r1, r4, lr}
 800bd7a:	0004      	movs	r4, r0
 800bd7c:	f7ff ffec 	bl	800bd58 <__sinit_lock_acquire>
 800bd80:	69a3      	ldr	r3, [r4, #24]
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d002      	beq.n	800bd8c <__sinit+0x14>
 800bd86:	f7ff ffef 	bl	800bd68 <__sinit_lock_release>
 800bd8a:	bd13      	pop	{r0, r1, r4, pc}
 800bd8c:	64a3      	str	r3, [r4, #72]	; 0x48
 800bd8e:	64e3      	str	r3, [r4, #76]	; 0x4c
 800bd90:	6523      	str	r3, [r4, #80]	; 0x50
 800bd92:	4b13      	ldr	r3, [pc, #76]	; (800bde0 <__sinit+0x68>)
 800bd94:	4a13      	ldr	r2, [pc, #76]	; (800bde4 <__sinit+0x6c>)
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	62a2      	str	r2, [r4, #40]	; 0x28
 800bd9a:	9301      	str	r3, [sp, #4]
 800bd9c:	42a3      	cmp	r3, r4
 800bd9e:	d101      	bne.n	800bda4 <__sinit+0x2c>
 800bda0:	2301      	movs	r3, #1
 800bda2:	61a3      	str	r3, [r4, #24]
 800bda4:	0020      	movs	r0, r4
 800bda6:	f000 f81f 	bl	800bde8 <__sfp>
 800bdaa:	6060      	str	r0, [r4, #4]
 800bdac:	0020      	movs	r0, r4
 800bdae:	f000 f81b 	bl	800bde8 <__sfp>
 800bdb2:	60a0      	str	r0, [r4, #8]
 800bdb4:	0020      	movs	r0, r4
 800bdb6:	f000 f817 	bl	800bde8 <__sfp>
 800bdba:	2200      	movs	r2, #0
 800bdbc:	2104      	movs	r1, #4
 800bdbe:	60e0      	str	r0, [r4, #12]
 800bdc0:	6860      	ldr	r0, [r4, #4]
 800bdc2:	f7ff ff77 	bl	800bcb4 <std>
 800bdc6:	2201      	movs	r2, #1
 800bdc8:	2109      	movs	r1, #9
 800bdca:	68a0      	ldr	r0, [r4, #8]
 800bdcc:	f7ff ff72 	bl	800bcb4 <std>
 800bdd0:	2202      	movs	r2, #2
 800bdd2:	2112      	movs	r1, #18
 800bdd4:	68e0      	ldr	r0, [r4, #12]
 800bdd6:	f7ff ff6d 	bl	800bcb4 <std>
 800bdda:	2301      	movs	r3, #1
 800bddc:	61a3      	str	r3, [r4, #24]
 800bdde:	e7d2      	b.n	800bd86 <__sinit+0xe>
 800bde0:	0800ef1c 	.word	0x0800ef1c
 800bde4:	0800bcfd 	.word	0x0800bcfd

0800bde8 <__sfp>:
 800bde8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdea:	0007      	movs	r7, r0
 800bdec:	f7ff ffa4 	bl	800bd38 <__sfp_lock_acquire>
 800bdf0:	4b1f      	ldr	r3, [pc, #124]	; (800be70 <__sfp+0x88>)
 800bdf2:	681e      	ldr	r6, [r3, #0]
 800bdf4:	69b3      	ldr	r3, [r6, #24]
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d102      	bne.n	800be00 <__sfp+0x18>
 800bdfa:	0030      	movs	r0, r6
 800bdfc:	f7ff ffbc 	bl	800bd78 <__sinit>
 800be00:	3648      	adds	r6, #72	; 0x48
 800be02:	68b4      	ldr	r4, [r6, #8]
 800be04:	6873      	ldr	r3, [r6, #4]
 800be06:	3b01      	subs	r3, #1
 800be08:	d504      	bpl.n	800be14 <__sfp+0x2c>
 800be0a:	6833      	ldr	r3, [r6, #0]
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d022      	beq.n	800be56 <__sfp+0x6e>
 800be10:	6836      	ldr	r6, [r6, #0]
 800be12:	e7f6      	b.n	800be02 <__sfp+0x1a>
 800be14:	220c      	movs	r2, #12
 800be16:	5ea5      	ldrsh	r5, [r4, r2]
 800be18:	2d00      	cmp	r5, #0
 800be1a:	d11a      	bne.n	800be52 <__sfp+0x6a>
 800be1c:	0020      	movs	r0, r4
 800be1e:	4b15      	ldr	r3, [pc, #84]	; (800be74 <__sfp+0x8c>)
 800be20:	3058      	adds	r0, #88	; 0x58
 800be22:	60e3      	str	r3, [r4, #12]
 800be24:	6665      	str	r5, [r4, #100]	; 0x64
 800be26:	f000 f847 	bl	800beb8 <__retarget_lock_init_recursive>
 800be2a:	f7ff ff8d 	bl	800bd48 <__sfp_lock_release>
 800be2e:	0020      	movs	r0, r4
 800be30:	2208      	movs	r2, #8
 800be32:	0029      	movs	r1, r5
 800be34:	6025      	str	r5, [r4, #0]
 800be36:	60a5      	str	r5, [r4, #8]
 800be38:	6065      	str	r5, [r4, #4]
 800be3a:	6125      	str	r5, [r4, #16]
 800be3c:	6165      	str	r5, [r4, #20]
 800be3e:	61a5      	str	r5, [r4, #24]
 800be40:	305c      	adds	r0, #92	; 0x5c
 800be42:	f7fd fc45 	bl	80096d0 <memset>
 800be46:	6365      	str	r5, [r4, #52]	; 0x34
 800be48:	63a5      	str	r5, [r4, #56]	; 0x38
 800be4a:	64a5      	str	r5, [r4, #72]	; 0x48
 800be4c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800be4e:	0020      	movs	r0, r4
 800be50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be52:	3468      	adds	r4, #104	; 0x68
 800be54:	e7d7      	b.n	800be06 <__sfp+0x1e>
 800be56:	2104      	movs	r1, #4
 800be58:	0038      	movs	r0, r7
 800be5a:	f7ff ff57 	bl	800bd0c <__sfmoreglue>
 800be5e:	1e04      	subs	r4, r0, #0
 800be60:	6030      	str	r0, [r6, #0]
 800be62:	d1d5      	bne.n	800be10 <__sfp+0x28>
 800be64:	f7ff ff70 	bl	800bd48 <__sfp_lock_release>
 800be68:	230c      	movs	r3, #12
 800be6a:	603b      	str	r3, [r7, #0]
 800be6c:	e7ef      	b.n	800be4e <__sfp+0x66>
 800be6e:	46c0      	nop			; (mov r8, r8)
 800be70:	0800ef1c 	.word	0x0800ef1c
 800be74:	ffff0001 	.word	0xffff0001

0800be78 <_fwalk_reent>:
 800be78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800be7a:	0004      	movs	r4, r0
 800be7c:	0006      	movs	r6, r0
 800be7e:	2700      	movs	r7, #0
 800be80:	9101      	str	r1, [sp, #4]
 800be82:	3448      	adds	r4, #72	; 0x48
 800be84:	6863      	ldr	r3, [r4, #4]
 800be86:	68a5      	ldr	r5, [r4, #8]
 800be88:	9300      	str	r3, [sp, #0]
 800be8a:	9b00      	ldr	r3, [sp, #0]
 800be8c:	3b01      	subs	r3, #1
 800be8e:	9300      	str	r3, [sp, #0]
 800be90:	d504      	bpl.n	800be9c <_fwalk_reent+0x24>
 800be92:	6824      	ldr	r4, [r4, #0]
 800be94:	2c00      	cmp	r4, #0
 800be96:	d1f5      	bne.n	800be84 <_fwalk_reent+0xc>
 800be98:	0038      	movs	r0, r7
 800be9a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800be9c:	89ab      	ldrh	r3, [r5, #12]
 800be9e:	2b01      	cmp	r3, #1
 800bea0:	d908      	bls.n	800beb4 <_fwalk_reent+0x3c>
 800bea2:	220e      	movs	r2, #14
 800bea4:	5eab      	ldrsh	r3, [r5, r2]
 800bea6:	3301      	adds	r3, #1
 800bea8:	d004      	beq.n	800beb4 <_fwalk_reent+0x3c>
 800beaa:	0029      	movs	r1, r5
 800beac:	0030      	movs	r0, r6
 800beae:	9b01      	ldr	r3, [sp, #4]
 800beb0:	4798      	blx	r3
 800beb2:	4307      	orrs	r7, r0
 800beb4:	3568      	adds	r5, #104	; 0x68
 800beb6:	e7e8      	b.n	800be8a <_fwalk_reent+0x12>

0800beb8 <__retarget_lock_init_recursive>:
 800beb8:	4770      	bx	lr

0800beba <__retarget_lock_acquire_recursive>:
 800beba:	4770      	bx	lr

0800bebc <__retarget_lock_release_recursive>:
 800bebc:	4770      	bx	lr
	...

0800bec0 <__swhatbuf_r>:
 800bec0:	b570      	push	{r4, r5, r6, lr}
 800bec2:	000e      	movs	r6, r1
 800bec4:	001d      	movs	r5, r3
 800bec6:	230e      	movs	r3, #14
 800bec8:	5ec9      	ldrsh	r1, [r1, r3]
 800beca:	0014      	movs	r4, r2
 800becc:	b096      	sub	sp, #88	; 0x58
 800bece:	2900      	cmp	r1, #0
 800bed0:	da07      	bge.n	800bee2 <__swhatbuf_r+0x22>
 800bed2:	2300      	movs	r3, #0
 800bed4:	602b      	str	r3, [r5, #0]
 800bed6:	89b3      	ldrh	r3, [r6, #12]
 800bed8:	061b      	lsls	r3, r3, #24
 800beda:	d411      	bmi.n	800bf00 <__swhatbuf_r+0x40>
 800bedc:	2380      	movs	r3, #128	; 0x80
 800bede:	00db      	lsls	r3, r3, #3
 800bee0:	e00f      	b.n	800bf02 <__swhatbuf_r+0x42>
 800bee2:	466a      	mov	r2, sp
 800bee4:	f000 f944 	bl	800c170 <_fstat_r>
 800bee8:	2800      	cmp	r0, #0
 800beea:	dbf2      	blt.n	800bed2 <__swhatbuf_r+0x12>
 800beec:	23f0      	movs	r3, #240	; 0xf0
 800beee:	9901      	ldr	r1, [sp, #4]
 800bef0:	021b      	lsls	r3, r3, #8
 800bef2:	4019      	ands	r1, r3
 800bef4:	4b05      	ldr	r3, [pc, #20]	; (800bf0c <__swhatbuf_r+0x4c>)
 800bef6:	18c9      	adds	r1, r1, r3
 800bef8:	424b      	negs	r3, r1
 800befa:	4159      	adcs	r1, r3
 800befc:	6029      	str	r1, [r5, #0]
 800befe:	e7ed      	b.n	800bedc <__swhatbuf_r+0x1c>
 800bf00:	2340      	movs	r3, #64	; 0x40
 800bf02:	2000      	movs	r0, #0
 800bf04:	6023      	str	r3, [r4, #0]
 800bf06:	b016      	add	sp, #88	; 0x58
 800bf08:	bd70      	pop	{r4, r5, r6, pc}
 800bf0a:	46c0      	nop			; (mov r8, r8)
 800bf0c:	ffffe000 	.word	0xffffe000

0800bf10 <__smakebuf_r>:
 800bf10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bf12:	2602      	movs	r6, #2
 800bf14:	898b      	ldrh	r3, [r1, #12]
 800bf16:	0005      	movs	r5, r0
 800bf18:	000c      	movs	r4, r1
 800bf1a:	4233      	tst	r3, r6
 800bf1c:	d006      	beq.n	800bf2c <__smakebuf_r+0x1c>
 800bf1e:	0023      	movs	r3, r4
 800bf20:	3347      	adds	r3, #71	; 0x47
 800bf22:	6023      	str	r3, [r4, #0]
 800bf24:	6123      	str	r3, [r4, #16]
 800bf26:	2301      	movs	r3, #1
 800bf28:	6163      	str	r3, [r4, #20]
 800bf2a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800bf2c:	466a      	mov	r2, sp
 800bf2e:	ab01      	add	r3, sp, #4
 800bf30:	f7ff ffc6 	bl	800bec0 <__swhatbuf_r>
 800bf34:	9900      	ldr	r1, [sp, #0]
 800bf36:	0007      	movs	r7, r0
 800bf38:	0028      	movs	r0, r5
 800bf3a:	f7fd fc1b 	bl	8009774 <_malloc_r>
 800bf3e:	2800      	cmp	r0, #0
 800bf40:	d108      	bne.n	800bf54 <__smakebuf_r+0x44>
 800bf42:	220c      	movs	r2, #12
 800bf44:	5ea3      	ldrsh	r3, [r4, r2]
 800bf46:	059a      	lsls	r2, r3, #22
 800bf48:	d4ef      	bmi.n	800bf2a <__smakebuf_r+0x1a>
 800bf4a:	2203      	movs	r2, #3
 800bf4c:	4393      	bics	r3, r2
 800bf4e:	431e      	orrs	r6, r3
 800bf50:	81a6      	strh	r6, [r4, #12]
 800bf52:	e7e4      	b.n	800bf1e <__smakebuf_r+0xe>
 800bf54:	4b0f      	ldr	r3, [pc, #60]	; (800bf94 <__smakebuf_r+0x84>)
 800bf56:	62ab      	str	r3, [r5, #40]	; 0x28
 800bf58:	2380      	movs	r3, #128	; 0x80
 800bf5a:	89a2      	ldrh	r2, [r4, #12]
 800bf5c:	6020      	str	r0, [r4, #0]
 800bf5e:	4313      	orrs	r3, r2
 800bf60:	81a3      	strh	r3, [r4, #12]
 800bf62:	9b00      	ldr	r3, [sp, #0]
 800bf64:	6120      	str	r0, [r4, #16]
 800bf66:	6163      	str	r3, [r4, #20]
 800bf68:	9b01      	ldr	r3, [sp, #4]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d00d      	beq.n	800bf8a <__smakebuf_r+0x7a>
 800bf6e:	0028      	movs	r0, r5
 800bf70:	230e      	movs	r3, #14
 800bf72:	5ee1      	ldrsh	r1, [r4, r3]
 800bf74:	f000 f90e 	bl	800c194 <_isatty_r>
 800bf78:	2800      	cmp	r0, #0
 800bf7a:	d006      	beq.n	800bf8a <__smakebuf_r+0x7a>
 800bf7c:	2203      	movs	r2, #3
 800bf7e:	89a3      	ldrh	r3, [r4, #12]
 800bf80:	4393      	bics	r3, r2
 800bf82:	001a      	movs	r2, r3
 800bf84:	2301      	movs	r3, #1
 800bf86:	4313      	orrs	r3, r2
 800bf88:	81a3      	strh	r3, [r4, #12]
 800bf8a:	89a0      	ldrh	r0, [r4, #12]
 800bf8c:	4307      	orrs	r7, r0
 800bf8e:	81a7      	strh	r7, [r4, #12]
 800bf90:	e7cb      	b.n	800bf2a <__smakebuf_r+0x1a>
 800bf92:	46c0      	nop			; (mov r8, r8)
 800bf94:	0800bcfd 	.word	0x0800bcfd

0800bf98 <memchr>:
 800bf98:	b2c9      	uxtb	r1, r1
 800bf9a:	1882      	adds	r2, r0, r2
 800bf9c:	4290      	cmp	r0, r2
 800bf9e:	d101      	bne.n	800bfa4 <memchr+0xc>
 800bfa0:	2000      	movs	r0, #0
 800bfa2:	4770      	bx	lr
 800bfa4:	7803      	ldrb	r3, [r0, #0]
 800bfa6:	428b      	cmp	r3, r1
 800bfa8:	d0fb      	beq.n	800bfa2 <memchr+0xa>
 800bfaa:	3001      	adds	r0, #1
 800bfac:	e7f6      	b.n	800bf9c <memchr+0x4>

0800bfae <memcpy>:
 800bfae:	2300      	movs	r3, #0
 800bfb0:	b510      	push	{r4, lr}
 800bfb2:	429a      	cmp	r2, r3
 800bfb4:	d100      	bne.n	800bfb8 <memcpy+0xa>
 800bfb6:	bd10      	pop	{r4, pc}
 800bfb8:	5ccc      	ldrb	r4, [r1, r3]
 800bfba:	54c4      	strb	r4, [r0, r3]
 800bfbc:	3301      	adds	r3, #1
 800bfbe:	e7f8      	b.n	800bfb2 <memcpy+0x4>

0800bfc0 <memmove>:
 800bfc0:	b510      	push	{r4, lr}
 800bfc2:	4288      	cmp	r0, r1
 800bfc4:	d902      	bls.n	800bfcc <memmove+0xc>
 800bfc6:	188b      	adds	r3, r1, r2
 800bfc8:	4298      	cmp	r0, r3
 800bfca:	d303      	bcc.n	800bfd4 <memmove+0x14>
 800bfcc:	2300      	movs	r3, #0
 800bfce:	e007      	b.n	800bfe0 <memmove+0x20>
 800bfd0:	5c8b      	ldrb	r3, [r1, r2]
 800bfd2:	5483      	strb	r3, [r0, r2]
 800bfd4:	3a01      	subs	r2, #1
 800bfd6:	d2fb      	bcs.n	800bfd0 <memmove+0x10>
 800bfd8:	bd10      	pop	{r4, pc}
 800bfda:	5ccc      	ldrb	r4, [r1, r3]
 800bfdc:	54c4      	strb	r4, [r0, r3]
 800bfde:	3301      	adds	r3, #1
 800bfe0:	429a      	cmp	r2, r3
 800bfe2:	d1fa      	bne.n	800bfda <memmove+0x1a>
 800bfe4:	e7f8      	b.n	800bfd8 <memmove+0x18>

0800bfe6 <_malloc_usable_size_r>:
 800bfe6:	1f0b      	subs	r3, r1, #4
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	1f18      	subs	r0, r3, #4
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	da01      	bge.n	800bff4 <_malloc_usable_size_r+0xe>
 800bff0:	580b      	ldr	r3, [r1, r0]
 800bff2:	18c0      	adds	r0, r0, r3
 800bff4:	4770      	bx	lr

0800bff6 <_raise_r>:
 800bff6:	b570      	push	{r4, r5, r6, lr}
 800bff8:	0004      	movs	r4, r0
 800bffa:	000d      	movs	r5, r1
 800bffc:	291f      	cmp	r1, #31
 800bffe:	d904      	bls.n	800c00a <_raise_r+0x14>
 800c000:	2316      	movs	r3, #22
 800c002:	6003      	str	r3, [r0, #0]
 800c004:	2001      	movs	r0, #1
 800c006:	4240      	negs	r0, r0
 800c008:	bd70      	pop	{r4, r5, r6, pc}
 800c00a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d004      	beq.n	800c01a <_raise_r+0x24>
 800c010:	008a      	lsls	r2, r1, #2
 800c012:	189b      	adds	r3, r3, r2
 800c014:	681a      	ldr	r2, [r3, #0]
 800c016:	2a00      	cmp	r2, #0
 800c018:	d108      	bne.n	800c02c <_raise_r+0x36>
 800c01a:	0020      	movs	r0, r4
 800c01c:	f000 f832 	bl	800c084 <_getpid_r>
 800c020:	002a      	movs	r2, r5
 800c022:	0001      	movs	r1, r0
 800c024:	0020      	movs	r0, r4
 800c026:	f000 f81b 	bl	800c060 <_kill_r>
 800c02a:	e7ed      	b.n	800c008 <_raise_r+0x12>
 800c02c:	2000      	movs	r0, #0
 800c02e:	2a01      	cmp	r2, #1
 800c030:	d0ea      	beq.n	800c008 <_raise_r+0x12>
 800c032:	1c51      	adds	r1, r2, #1
 800c034:	d103      	bne.n	800c03e <_raise_r+0x48>
 800c036:	2316      	movs	r3, #22
 800c038:	3001      	adds	r0, #1
 800c03a:	6023      	str	r3, [r4, #0]
 800c03c:	e7e4      	b.n	800c008 <_raise_r+0x12>
 800c03e:	2400      	movs	r4, #0
 800c040:	0028      	movs	r0, r5
 800c042:	601c      	str	r4, [r3, #0]
 800c044:	4790      	blx	r2
 800c046:	0020      	movs	r0, r4
 800c048:	e7de      	b.n	800c008 <_raise_r+0x12>
	...

0800c04c <raise>:
 800c04c:	b510      	push	{r4, lr}
 800c04e:	4b03      	ldr	r3, [pc, #12]	; (800c05c <raise+0x10>)
 800c050:	0001      	movs	r1, r0
 800c052:	6818      	ldr	r0, [r3, #0]
 800c054:	f7ff ffcf 	bl	800bff6 <_raise_r>
 800c058:	bd10      	pop	{r4, pc}
 800c05a:	46c0      	nop			; (mov r8, r8)
 800c05c:	200000b8 	.word	0x200000b8

0800c060 <_kill_r>:
 800c060:	2300      	movs	r3, #0
 800c062:	b570      	push	{r4, r5, r6, lr}
 800c064:	4d06      	ldr	r5, [pc, #24]	; (800c080 <_kill_r+0x20>)
 800c066:	0004      	movs	r4, r0
 800c068:	0008      	movs	r0, r1
 800c06a:	0011      	movs	r1, r2
 800c06c:	602b      	str	r3, [r5, #0]
 800c06e:	f7f9 fe67 	bl	8005d40 <_kill>
 800c072:	1c43      	adds	r3, r0, #1
 800c074:	d103      	bne.n	800c07e <_kill_r+0x1e>
 800c076:	682b      	ldr	r3, [r5, #0]
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d000      	beq.n	800c07e <_kill_r+0x1e>
 800c07c:	6023      	str	r3, [r4, #0]
 800c07e:	bd70      	pop	{r4, r5, r6, pc}
 800c080:	20001304 	.word	0x20001304

0800c084 <_getpid_r>:
 800c084:	b510      	push	{r4, lr}
 800c086:	f7f9 fe55 	bl	8005d34 <_getpid>
 800c08a:	bd10      	pop	{r4, pc}

0800c08c <__sread>:
 800c08c:	b570      	push	{r4, r5, r6, lr}
 800c08e:	000c      	movs	r4, r1
 800c090:	250e      	movs	r5, #14
 800c092:	5f49      	ldrsh	r1, [r1, r5]
 800c094:	f000 f8a4 	bl	800c1e0 <_read_r>
 800c098:	2800      	cmp	r0, #0
 800c09a:	db03      	blt.n	800c0a4 <__sread+0x18>
 800c09c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800c09e:	181b      	adds	r3, r3, r0
 800c0a0:	6563      	str	r3, [r4, #84]	; 0x54
 800c0a2:	bd70      	pop	{r4, r5, r6, pc}
 800c0a4:	89a3      	ldrh	r3, [r4, #12]
 800c0a6:	4a02      	ldr	r2, [pc, #8]	; (800c0b0 <__sread+0x24>)
 800c0a8:	4013      	ands	r3, r2
 800c0aa:	81a3      	strh	r3, [r4, #12]
 800c0ac:	e7f9      	b.n	800c0a2 <__sread+0x16>
 800c0ae:	46c0      	nop			; (mov r8, r8)
 800c0b0:	ffffefff 	.word	0xffffefff

0800c0b4 <__swrite>:
 800c0b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0b6:	001f      	movs	r7, r3
 800c0b8:	898b      	ldrh	r3, [r1, #12]
 800c0ba:	0005      	movs	r5, r0
 800c0bc:	000c      	movs	r4, r1
 800c0be:	0016      	movs	r6, r2
 800c0c0:	05db      	lsls	r3, r3, #23
 800c0c2:	d505      	bpl.n	800c0d0 <__swrite+0x1c>
 800c0c4:	230e      	movs	r3, #14
 800c0c6:	5ec9      	ldrsh	r1, [r1, r3]
 800c0c8:	2200      	movs	r2, #0
 800c0ca:	2302      	movs	r3, #2
 800c0cc:	f000 f874 	bl	800c1b8 <_lseek_r>
 800c0d0:	89a3      	ldrh	r3, [r4, #12]
 800c0d2:	4a05      	ldr	r2, [pc, #20]	; (800c0e8 <__swrite+0x34>)
 800c0d4:	0028      	movs	r0, r5
 800c0d6:	4013      	ands	r3, r2
 800c0d8:	81a3      	strh	r3, [r4, #12]
 800c0da:	0032      	movs	r2, r6
 800c0dc:	230e      	movs	r3, #14
 800c0de:	5ee1      	ldrsh	r1, [r4, r3]
 800c0e0:	003b      	movs	r3, r7
 800c0e2:	f000 f81f 	bl	800c124 <_write_r>
 800c0e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c0e8:	ffffefff 	.word	0xffffefff

0800c0ec <__sseek>:
 800c0ec:	b570      	push	{r4, r5, r6, lr}
 800c0ee:	000c      	movs	r4, r1
 800c0f0:	250e      	movs	r5, #14
 800c0f2:	5f49      	ldrsh	r1, [r1, r5]
 800c0f4:	f000 f860 	bl	800c1b8 <_lseek_r>
 800c0f8:	89a3      	ldrh	r3, [r4, #12]
 800c0fa:	1c42      	adds	r2, r0, #1
 800c0fc:	d103      	bne.n	800c106 <__sseek+0x1a>
 800c0fe:	4a05      	ldr	r2, [pc, #20]	; (800c114 <__sseek+0x28>)
 800c100:	4013      	ands	r3, r2
 800c102:	81a3      	strh	r3, [r4, #12]
 800c104:	bd70      	pop	{r4, r5, r6, pc}
 800c106:	2280      	movs	r2, #128	; 0x80
 800c108:	0152      	lsls	r2, r2, #5
 800c10a:	4313      	orrs	r3, r2
 800c10c:	81a3      	strh	r3, [r4, #12]
 800c10e:	6560      	str	r0, [r4, #84]	; 0x54
 800c110:	e7f8      	b.n	800c104 <__sseek+0x18>
 800c112:	46c0      	nop			; (mov r8, r8)
 800c114:	ffffefff 	.word	0xffffefff

0800c118 <__sclose>:
 800c118:	b510      	push	{r4, lr}
 800c11a:	230e      	movs	r3, #14
 800c11c:	5ec9      	ldrsh	r1, [r1, r3]
 800c11e:	f000 f815 	bl	800c14c <_close_r>
 800c122:	bd10      	pop	{r4, pc}

0800c124 <_write_r>:
 800c124:	b570      	push	{r4, r5, r6, lr}
 800c126:	0004      	movs	r4, r0
 800c128:	0008      	movs	r0, r1
 800c12a:	0011      	movs	r1, r2
 800c12c:	001a      	movs	r2, r3
 800c12e:	2300      	movs	r3, #0
 800c130:	4d05      	ldr	r5, [pc, #20]	; (800c148 <_write_r+0x24>)
 800c132:	602b      	str	r3, [r5, #0]
 800c134:	f7f9 fe3d 	bl	8005db2 <_write>
 800c138:	1c43      	adds	r3, r0, #1
 800c13a:	d103      	bne.n	800c144 <_write_r+0x20>
 800c13c:	682b      	ldr	r3, [r5, #0]
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d000      	beq.n	800c144 <_write_r+0x20>
 800c142:	6023      	str	r3, [r4, #0]
 800c144:	bd70      	pop	{r4, r5, r6, pc}
 800c146:	46c0      	nop			; (mov r8, r8)
 800c148:	20001304 	.word	0x20001304

0800c14c <_close_r>:
 800c14c:	2300      	movs	r3, #0
 800c14e:	b570      	push	{r4, r5, r6, lr}
 800c150:	4d06      	ldr	r5, [pc, #24]	; (800c16c <_close_r+0x20>)
 800c152:	0004      	movs	r4, r0
 800c154:	0008      	movs	r0, r1
 800c156:	602b      	str	r3, [r5, #0]
 800c158:	f7f9 fe47 	bl	8005dea <_close>
 800c15c:	1c43      	adds	r3, r0, #1
 800c15e:	d103      	bne.n	800c168 <_close_r+0x1c>
 800c160:	682b      	ldr	r3, [r5, #0]
 800c162:	2b00      	cmp	r3, #0
 800c164:	d000      	beq.n	800c168 <_close_r+0x1c>
 800c166:	6023      	str	r3, [r4, #0]
 800c168:	bd70      	pop	{r4, r5, r6, pc}
 800c16a:	46c0      	nop			; (mov r8, r8)
 800c16c:	20001304 	.word	0x20001304

0800c170 <_fstat_r>:
 800c170:	2300      	movs	r3, #0
 800c172:	b570      	push	{r4, r5, r6, lr}
 800c174:	4d06      	ldr	r5, [pc, #24]	; (800c190 <_fstat_r+0x20>)
 800c176:	0004      	movs	r4, r0
 800c178:	0008      	movs	r0, r1
 800c17a:	0011      	movs	r1, r2
 800c17c:	602b      	str	r3, [r5, #0]
 800c17e:	f7f9 fe3e 	bl	8005dfe <_fstat>
 800c182:	1c43      	adds	r3, r0, #1
 800c184:	d103      	bne.n	800c18e <_fstat_r+0x1e>
 800c186:	682b      	ldr	r3, [r5, #0]
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d000      	beq.n	800c18e <_fstat_r+0x1e>
 800c18c:	6023      	str	r3, [r4, #0]
 800c18e:	bd70      	pop	{r4, r5, r6, pc}
 800c190:	20001304 	.word	0x20001304

0800c194 <_isatty_r>:
 800c194:	2300      	movs	r3, #0
 800c196:	b570      	push	{r4, r5, r6, lr}
 800c198:	4d06      	ldr	r5, [pc, #24]	; (800c1b4 <_isatty_r+0x20>)
 800c19a:	0004      	movs	r4, r0
 800c19c:	0008      	movs	r0, r1
 800c19e:	602b      	str	r3, [r5, #0]
 800c1a0:	f7f9 fe3b 	bl	8005e1a <_isatty>
 800c1a4:	1c43      	adds	r3, r0, #1
 800c1a6:	d103      	bne.n	800c1b0 <_isatty_r+0x1c>
 800c1a8:	682b      	ldr	r3, [r5, #0]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d000      	beq.n	800c1b0 <_isatty_r+0x1c>
 800c1ae:	6023      	str	r3, [r4, #0]
 800c1b0:	bd70      	pop	{r4, r5, r6, pc}
 800c1b2:	46c0      	nop			; (mov r8, r8)
 800c1b4:	20001304 	.word	0x20001304

0800c1b8 <_lseek_r>:
 800c1b8:	b570      	push	{r4, r5, r6, lr}
 800c1ba:	0004      	movs	r4, r0
 800c1bc:	0008      	movs	r0, r1
 800c1be:	0011      	movs	r1, r2
 800c1c0:	001a      	movs	r2, r3
 800c1c2:	2300      	movs	r3, #0
 800c1c4:	4d05      	ldr	r5, [pc, #20]	; (800c1dc <_lseek_r+0x24>)
 800c1c6:	602b      	str	r3, [r5, #0]
 800c1c8:	f7f9 fe30 	bl	8005e2c <_lseek>
 800c1cc:	1c43      	adds	r3, r0, #1
 800c1ce:	d103      	bne.n	800c1d8 <_lseek_r+0x20>
 800c1d0:	682b      	ldr	r3, [r5, #0]
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d000      	beq.n	800c1d8 <_lseek_r+0x20>
 800c1d6:	6023      	str	r3, [r4, #0]
 800c1d8:	bd70      	pop	{r4, r5, r6, pc}
 800c1da:	46c0      	nop			; (mov r8, r8)
 800c1dc:	20001304 	.word	0x20001304

0800c1e0 <_read_r>:
 800c1e0:	b570      	push	{r4, r5, r6, lr}
 800c1e2:	0004      	movs	r4, r0
 800c1e4:	0008      	movs	r0, r1
 800c1e6:	0011      	movs	r1, r2
 800c1e8:	001a      	movs	r2, r3
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	4d05      	ldr	r5, [pc, #20]	; (800c204 <_read_r+0x24>)
 800c1ee:	602b      	str	r3, [r5, #0]
 800c1f0:	f7f9 fdc2 	bl	8005d78 <_read>
 800c1f4:	1c43      	adds	r3, r0, #1
 800c1f6:	d103      	bne.n	800c200 <_read_r+0x20>
 800c1f8:	682b      	ldr	r3, [r5, #0]
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d000      	beq.n	800c200 <_read_r+0x20>
 800c1fe:	6023      	str	r3, [r4, #0]
 800c200:	bd70      	pop	{r4, r5, r6, pc}
 800c202:	46c0      	nop			; (mov r8, r8)
 800c204:	20001304 	.word	0x20001304

0800c208 <cos>:
 800c208:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c20a:	4a1e      	ldr	r2, [pc, #120]	; (800c284 <cos+0x7c>)
 800c20c:	004b      	lsls	r3, r1, #1
 800c20e:	b087      	sub	sp, #28
 800c210:	085b      	lsrs	r3, r3, #1
 800c212:	4293      	cmp	r3, r2
 800c214:	dc04      	bgt.n	800c220 <cos+0x18>
 800c216:	2200      	movs	r2, #0
 800c218:	2300      	movs	r3, #0
 800c21a:	f001 f903 	bl	800d424 <__kernel_cos>
 800c21e:	e006      	b.n	800c22e <cos+0x26>
 800c220:	4a19      	ldr	r2, [pc, #100]	; (800c288 <cos+0x80>)
 800c222:	4293      	cmp	r3, r2
 800c224:	dd05      	ble.n	800c232 <cos+0x2a>
 800c226:	0002      	movs	r2, r0
 800c228:	000b      	movs	r3, r1
 800c22a:	f7f6 f8f9 	bl	8002420 <__aeabi_dsub>
 800c22e:	b007      	add	sp, #28
 800c230:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c232:	aa02      	add	r2, sp, #8
 800c234:	f000 fe56 	bl	800cee4 <__ieee754_rem_pio2>
 800c238:	9c04      	ldr	r4, [sp, #16]
 800c23a:	9d05      	ldr	r5, [sp, #20]
 800c23c:	2303      	movs	r3, #3
 800c23e:	4003      	ands	r3, r0
 800c240:	2b01      	cmp	r3, #1
 800c242:	d008      	beq.n	800c256 <cos+0x4e>
 800c244:	9802      	ldr	r0, [sp, #8]
 800c246:	9903      	ldr	r1, [sp, #12]
 800c248:	2b02      	cmp	r3, #2
 800c24a:	d00f      	beq.n	800c26c <cos+0x64>
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d112      	bne.n	800c276 <cos+0x6e>
 800c250:	0022      	movs	r2, r4
 800c252:	002b      	movs	r3, r5
 800c254:	e7e1      	b.n	800c21a <cos+0x12>
 800c256:	9300      	str	r3, [sp, #0]
 800c258:	0022      	movs	r2, r4
 800c25a:	9802      	ldr	r0, [sp, #8]
 800c25c:	9903      	ldr	r1, [sp, #12]
 800c25e:	002b      	movs	r3, r5
 800c260:	f001 fd16 	bl	800dc90 <__kernel_sin>
 800c264:	2380      	movs	r3, #128	; 0x80
 800c266:	061b      	lsls	r3, r3, #24
 800c268:	18c9      	adds	r1, r1, r3
 800c26a:	e7e0      	b.n	800c22e <cos+0x26>
 800c26c:	0022      	movs	r2, r4
 800c26e:	002b      	movs	r3, r5
 800c270:	f001 f8d8 	bl	800d424 <__kernel_cos>
 800c274:	e7f6      	b.n	800c264 <cos+0x5c>
 800c276:	2301      	movs	r3, #1
 800c278:	0022      	movs	r2, r4
 800c27a:	9300      	str	r3, [sp, #0]
 800c27c:	002b      	movs	r3, r5
 800c27e:	f001 fd07 	bl	800dc90 <__kernel_sin>
 800c282:	e7d4      	b.n	800c22e <cos+0x26>
 800c284:	3fe921fb 	.word	0x3fe921fb
 800c288:	7fefffff 	.word	0x7fefffff

0800c28c <sin>:
 800c28c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c28e:	4a20      	ldr	r2, [pc, #128]	; (800c310 <sin+0x84>)
 800c290:	004b      	lsls	r3, r1, #1
 800c292:	b087      	sub	sp, #28
 800c294:	085b      	lsrs	r3, r3, #1
 800c296:	4293      	cmp	r3, r2
 800c298:	dc06      	bgt.n	800c2a8 <sin+0x1c>
 800c29a:	2300      	movs	r3, #0
 800c29c:	2200      	movs	r2, #0
 800c29e:	9300      	str	r3, [sp, #0]
 800c2a0:	2300      	movs	r3, #0
 800c2a2:	f001 fcf5 	bl	800dc90 <__kernel_sin>
 800c2a6:	e006      	b.n	800c2b6 <sin+0x2a>
 800c2a8:	4a1a      	ldr	r2, [pc, #104]	; (800c314 <sin+0x88>)
 800c2aa:	4293      	cmp	r3, r2
 800c2ac:	dd05      	ble.n	800c2ba <sin+0x2e>
 800c2ae:	0002      	movs	r2, r0
 800c2b0:	000b      	movs	r3, r1
 800c2b2:	f7f6 f8b5 	bl	8002420 <__aeabi_dsub>
 800c2b6:	b007      	add	sp, #28
 800c2b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c2ba:	aa02      	add	r2, sp, #8
 800c2bc:	f000 fe12 	bl	800cee4 <__ieee754_rem_pio2>
 800c2c0:	9c04      	ldr	r4, [sp, #16]
 800c2c2:	9d05      	ldr	r5, [sp, #20]
 800c2c4:	2303      	movs	r3, #3
 800c2c6:	4003      	ands	r3, r0
 800c2c8:	2b01      	cmp	r3, #1
 800c2ca:	d00a      	beq.n	800c2e2 <sin+0x56>
 800c2cc:	9802      	ldr	r0, [sp, #8]
 800c2ce:	9903      	ldr	r1, [sp, #12]
 800c2d0:	2b02      	cmp	r3, #2
 800c2d2:	d00d      	beq.n	800c2f0 <sin+0x64>
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d115      	bne.n	800c304 <sin+0x78>
 800c2d8:	3301      	adds	r3, #1
 800c2da:	9300      	str	r3, [sp, #0]
 800c2dc:	0022      	movs	r2, r4
 800c2de:	002b      	movs	r3, r5
 800c2e0:	e7df      	b.n	800c2a2 <sin+0x16>
 800c2e2:	0022      	movs	r2, r4
 800c2e4:	9802      	ldr	r0, [sp, #8]
 800c2e6:	9903      	ldr	r1, [sp, #12]
 800c2e8:	002b      	movs	r3, r5
 800c2ea:	f001 f89b 	bl	800d424 <__kernel_cos>
 800c2ee:	e7e2      	b.n	800c2b6 <sin+0x2a>
 800c2f0:	2301      	movs	r3, #1
 800c2f2:	0022      	movs	r2, r4
 800c2f4:	9300      	str	r3, [sp, #0]
 800c2f6:	002b      	movs	r3, r5
 800c2f8:	f001 fcca 	bl	800dc90 <__kernel_sin>
 800c2fc:	2380      	movs	r3, #128	; 0x80
 800c2fe:	061b      	lsls	r3, r3, #24
 800c300:	18c9      	adds	r1, r1, r3
 800c302:	e7d8      	b.n	800c2b6 <sin+0x2a>
 800c304:	0022      	movs	r2, r4
 800c306:	002b      	movs	r3, r5
 800c308:	f001 f88c 	bl	800d424 <__kernel_cos>
 800c30c:	e7f6      	b.n	800c2fc <sin+0x70>
 800c30e:	46c0      	nop			; (mov r8, r8)
 800c310:	3fe921fb 	.word	0x3fe921fb
 800c314:	7fefffff 	.word	0x7fefffff

0800c318 <pow>:
 800c318:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c31a:	001d      	movs	r5, r3
 800c31c:	0014      	movs	r4, r2
 800c31e:	9000      	str	r0, [sp, #0]
 800c320:	9101      	str	r1, [sp, #4]
 800c322:	f000 f8df 	bl	800c4e4 <__ieee754_pow>
 800c326:	4b54      	ldr	r3, [pc, #336]	; (800c478 <pow+0x160>)
 800c328:	0006      	movs	r6, r0
 800c32a:	781b      	ldrb	r3, [r3, #0]
 800c32c:	000f      	movs	r7, r1
 800c32e:	b25b      	sxtb	r3, r3
 800c330:	3301      	adds	r3, #1
 800c332:	d018      	beq.n	800c366 <pow+0x4e>
 800c334:	0022      	movs	r2, r4
 800c336:	002b      	movs	r3, r5
 800c338:	0020      	movs	r0, r4
 800c33a:	0029      	movs	r1, r5
 800c33c:	f7f6 feec 	bl	8003118 <__aeabi_dcmpun>
 800c340:	2800      	cmp	r0, #0
 800c342:	d110      	bne.n	800c366 <pow+0x4e>
 800c344:	9a00      	ldr	r2, [sp, #0]
 800c346:	9b01      	ldr	r3, [sp, #4]
 800c348:	0010      	movs	r0, r2
 800c34a:	0019      	movs	r1, r3
 800c34c:	f7f6 fee4 	bl	8003118 <__aeabi_dcmpun>
 800c350:	2200      	movs	r2, #0
 800c352:	2300      	movs	r3, #0
 800c354:	2800      	cmp	r0, #0
 800c356:	d00a      	beq.n	800c36e <pow+0x56>
 800c358:	0020      	movs	r0, r4
 800c35a:	0029      	movs	r1, r5
 800c35c:	f7f6 fd38 	bl	8002dd0 <__aeabi_dcmpeq>
 800c360:	2800      	cmp	r0, #0
 800c362:	d000      	beq.n	800c366 <pow+0x4e>
 800c364:	e084      	b.n	800c470 <pow+0x158>
 800c366:	0030      	movs	r0, r6
 800c368:	0039      	movs	r1, r7
 800c36a:	b003      	add	sp, #12
 800c36c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c36e:	9800      	ldr	r0, [sp, #0]
 800c370:	9901      	ldr	r1, [sp, #4]
 800c372:	f7f6 fd2d 	bl	8002dd0 <__aeabi_dcmpeq>
 800c376:	2800      	cmp	r0, #0
 800c378:	d01c      	beq.n	800c3b4 <pow+0x9c>
 800c37a:	2200      	movs	r2, #0
 800c37c:	2300      	movs	r3, #0
 800c37e:	0020      	movs	r0, r4
 800c380:	0029      	movs	r1, r5
 800c382:	f7f6 fd25 	bl	8002dd0 <__aeabi_dcmpeq>
 800c386:	2800      	cmp	r0, #0
 800c388:	d172      	bne.n	800c470 <pow+0x158>
 800c38a:	0020      	movs	r0, r4
 800c38c:	0029      	movs	r1, r5
 800c38e:	f001 fd2f 	bl	800ddf0 <finite>
 800c392:	2800      	cmp	r0, #0
 800c394:	d0e7      	beq.n	800c366 <pow+0x4e>
 800c396:	2200      	movs	r2, #0
 800c398:	2300      	movs	r3, #0
 800c39a:	0020      	movs	r0, r4
 800c39c:	0029      	movs	r1, r5
 800c39e:	f7f6 fd1d 	bl	8002ddc <__aeabi_dcmplt>
 800c3a2:	2800      	cmp	r0, #0
 800c3a4:	d0df      	beq.n	800c366 <pow+0x4e>
 800c3a6:	f7fd f95f 	bl	8009668 <__errno>
 800c3aa:	2321      	movs	r3, #33	; 0x21
 800c3ac:	2600      	movs	r6, #0
 800c3ae:	6003      	str	r3, [r0, #0]
 800c3b0:	4f32      	ldr	r7, [pc, #200]	; (800c47c <pow+0x164>)
 800c3b2:	e7d8      	b.n	800c366 <pow+0x4e>
 800c3b4:	0030      	movs	r0, r6
 800c3b6:	0039      	movs	r1, r7
 800c3b8:	f001 fd1a 	bl	800ddf0 <finite>
 800c3bc:	2800      	cmp	r0, #0
 800c3be:	d139      	bne.n	800c434 <pow+0x11c>
 800c3c0:	9800      	ldr	r0, [sp, #0]
 800c3c2:	9901      	ldr	r1, [sp, #4]
 800c3c4:	f001 fd14 	bl	800ddf0 <finite>
 800c3c8:	2800      	cmp	r0, #0
 800c3ca:	d033      	beq.n	800c434 <pow+0x11c>
 800c3cc:	0020      	movs	r0, r4
 800c3ce:	0029      	movs	r1, r5
 800c3d0:	f001 fd0e 	bl	800ddf0 <finite>
 800c3d4:	2800      	cmp	r0, #0
 800c3d6:	d02d      	beq.n	800c434 <pow+0x11c>
 800c3d8:	0032      	movs	r2, r6
 800c3da:	003b      	movs	r3, r7
 800c3dc:	0030      	movs	r0, r6
 800c3de:	0039      	movs	r1, r7
 800c3e0:	f7f6 fe9a 	bl	8003118 <__aeabi_dcmpun>
 800c3e4:	2800      	cmp	r0, #0
 800c3e6:	d00c      	beq.n	800c402 <pow+0xea>
 800c3e8:	f7fd f93e 	bl	8009668 <__errno>
 800c3ec:	2321      	movs	r3, #33	; 0x21
 800c3ee:	2200      	movs	r2, #0
 800c3f0:	6003      	str	r3, [r0, #0]
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	0010      	movs	r0, r2
 800c3f6:	0019      	movs	r1, r3
 800c3f8:	f7f5 fabe 	bl	8001978 <__aeabi_ddiv>
 800c3fc:	0006      	movs	r6, r0
 800c3fe:	000f      	movs	r7, r1
 800c400:	e7b1      	b.n	800c366 <pow+0x4e>
 800c402:	f7fd f931 	bl	8009668 <__errno>
 800c406:	2322      	movs	r3, #34	; 0x22
 800c408:	2200      	movs	r2, #0
 800c40a:	6003      	str	r3, [r0, #0]
 800c40c:	2300      	movs	r3, #0
 800c40e:	9800      	ldr	r0, [sp, #0]
 800c410:	9901      	ldr	r1, [sp, #4]
 800c412:	f7f6 fce3 	bl	8002ddc <__aeabi_dcmplt>
 800c416:	2600      	movs	r6, #0
 800c418:	2800      	cmp	r0, #0
 800c41a:	d009      	beq.n	800c430 <pow+0x118>
 800c41c:	0020      	movs	r0, r4
 800c41e:	0029      	movs	r1, r5
 800c420:	f001 fd7e 	bl	800df20 <rint>
 800c424:	0022      	movs	r2, r4
 800c426:	002b      	movs	r3, r5
 800c428:	f7f6 fcd2 	bl	8002dd0 <__aeabi_dcmpeq>
 800c42c:	2800      	cmp	r0, #0
 800c42e:	d0bf      	beq.n	800c3b0 <pow+0x98>
 800c430:	4f13      	ldr	r7, [pc, #76]	; (800c480 <pow+0x168>)
 800c432:	e798      	b.n	800c366 <pow+0x4e>
 800c434:	2200      	movs	r2, #0
 800c436:	2300      	movs	r3, #0
 800c438:	0030      	movs	r0, r6
 800c43a:	0039      	movs	r1, r7
 800c43c:	f7f6 fcc8 	bl	8002dd0 <__aeabi_dcmpeq>
 800c440:	2800      	cmp	r0, #0
 800c442:	d100      	bne.n	800c446 <pow+0x12e>
 800c444:	e78f      	b.n	800c366 <pow+0x4e>
 800c446:	9800      	ldr	r0, [sp, #0]
 800c448:	9901      	ldr	r1, [sp, #4]
 800c44a:	f001 fcd1 	bl	800ddf0 <finite>
 800c44e:	2800      	cmp	r0, #0
 800c450:	d100      	bne.n	800c454 <pow+0x13c>
 800c452:	e788      	b.n	800c366 <pow+0x4e>
 800c454:	0020      	movs	r0, r4
 800c456:	0029      	movs	r1, r5
 800c458:	f001 fcca 	bl	800ddf0 <finite>
 800c45c:	2800      	cmp	r0, #0
 800c45e:	d100      	bne.n	800c462 <pow+0x14a>
 800c460:	e781      	b.n	800c366 <pow+0x4e>
 800c462:	f7fd f901 	bl	8009668 <__errno>
 800c466:	2322      	movs	r3, #34	; 0x22
 800c468:	2600      	movs	r6, #0
 800c46a:	2700      	movs	r7, #0
 800c46c:	6003      	str	r3, [r0, #0]
 800c46e:	e77a      	b.n	800c366 <pow+0x4e>
 800c470:	2600      	movs	r6, #0
 800c472:	4f04      	ldr	r7, [pc, #16]	; (800c484 <pow+0x16c>)
 800c474:	e777      	b.n	800c366 <pow+0x4e>
 800c476:	46c0      	nop			; (mov r8, r8)
 800c478:	2000011c 	.word	0x2000011c
 800c47c:	fff00000 	.word	0xfff00000
 800c480:	7ff00000 	.word	0x7ff00000
 800c484:	3ff00000 	.word	0x3ff00000

0800c488 <sqrt>:
 800c488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c48a:	0004      	movs	r4, r0
 800c48c:	000d      	movs	r5, r1
 800c48e:	f000 ff15 	bl	800d2bc <__ieee754_sqrt>
 800c492:	4b13      	ldr	r3, [pc, #76]	; (800c4e0 <sqrt+0x58>)
 800c494:	0006      	movs	r6, r0
 800c496:	781b      	ldrb	r3, [r3, #0]
 800c498:	000f      	movs	r7, r1
 800c49a:	b25b      	sxtb	r3, r3
 800c49c:	3301      	adds	r3, #1
 800c49e:	d01b      	beq.n	800c4d8 <sqrt+0x50>
 800c4a0:	0022      	movs	r2, r4
 800c4a2:	002b      	movs	r3, r5
 800c4a4:	0020      	movs	r0, r4
 800c4a6:	0029      	movs	r1, r5
 800c4a8:	f7f6 fe36 	bl	8003118 <__aeabi_dcmpun>
 800c4ac:	2800      	cmp	r0, #0
 800c4ae:	d113      	bne.n	800c4d8 <sqrt+0x50>
 800c4b0:	2200      	movs	r2, #0
 800c4b2:	2300      	movs	r3, #0
 800c4b4:	0020      	movs	r0, r4
 800c4b6:	0029      	movs	r1, r5
 800c4b8:	f7f6 fc90 	bl	8002ddc <__aeabi_dcmplt>
 800c4bc:	2800      	cmp	r0, #0
 800c4be:	d00b      	beq.n	800c4d8 <sqrt+0x50>
 800c4c0:	f7fd f8d2 	bl	8009668 <__errno>
 800c4c4:	2321      	movs	r3, #33	; 0x21
 800c4c6:	2200      	movs	r2, #0
 800c4c8:	6003      	str	r3, [r0, #0]
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	0010      	movs	r0, r2
 800c4ce:	0019      	movs	r1, r3
 800c4d0:	f7f5 fa52 	bl	8001978 <__aeabi_ddiv>
 800c4d4:	0006      	movs	r6, r0
 800c4d6:	000f      	movs	r7, r1
 800c4d8:	0030      	movs	r0, r6
 800c4da:	0039      	movs	r1, r7
 800c4dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c4de:	46c0      	nop			; (mov r8, r8)
 800c4e0:	2000011c 	.word	0x2000011c

0800c4e4 <__ieee754_pow>:
 800c4e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c4e6:	b095      	sub	sp, #84	; 0x54
 800c4e8:	9202      	str	r2, [sp, #8]
 800c4ea:	9303      	str	r3, [sp, #12]
 800c4ec:	9b03      	ldr	r3, [sp, #12]
 800c4ee:	9a03      	ldr	r2, [sp, #12]
 800c4f0:	9304      	str	r3, [sp, #16]
 800c4f2:	9b02      	ldr	r3, [sp, #8]
 800c4f4:	0055      	lsls	r5, r2, #1
 800c4f6:	001a      	movs	r2, r3
 800c4f8:	086d      	lsrs	r5, r5, #1
 800c4fa:	0007      	movs	r7, r0
 800c4fc:	000e      	movs	r6, r1
 800c4fe:	432a      	orrs	r2, r5
 800c500:	d101      	bne.n	800c506 <__ieee754_pow+0x22>
 800c502:	f000 fcb6 	bl	800ce72 <__ieee754_pow+0x98e>
 800c506:	4a82      	ldr	r2, [pc, #520]	; (800c710 <__ieee754_pow+0x22c>)
 800c508:	004c      	lsls	r4, r1, #1
 800c50a:	9108      	str	r1, [sp, #32]
 800c50c:	9000      	str	r0, [sp, #0]
 800c50e:	0864      	lsrs	r4, r4, #1
 800c510:	4294      	cmp	r4, r2
 800c512:	dc0d      	bgt.n	800c530 <__ieee754_pow+0x4c>
 800c514:	d104      	bne.n	800c520 <__ieee754_pow+0x3c>
 800c516:	2800      	cmp	r0, #0
 800c518:	d110      	bne.n	800c53c <__ieee754_pow+0x58>
 800c51a:	42a5      	cmp	r5, r4
 800c51c:	dd03      	ble.n	800c526 <__ieee754_pow+0x42>
 800c51e:	e00d      	b.n	800c53c <__ieee754_pow+0x58>
 800c520:	4a7b      	ldr	r2, [pc, #492]	; (800c710 <__ieee754_pow+0x22c>)
 800c522:	4295      	cmp	r5, r2
 800c524:	dc04      	bgt.n	800c530 <__ieee754_pow+0x4c>
 800c526:	4a7a      	ldr	r2, [pc, #488]	; (800c710 <__ieee754_pow+0x22c>)
 800c528:	4295      	cmp	r5, r2
 800c52a:	d10d      	bne.n	800c548 <__ieee754_pow+0x64>
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d00b      	beq.n	800c548 <__ieee754_pow+0x64>
 800c530:	4b78      	ldr	r3, [pc, #480]	; (800c714 <__ieee754_pow+0x230>)
 800c532:	18e4      	adds	r4, r4, r3
 800c534:	4327      	orrs	r7, r4
 800c536:	d101      	bne.n	800c53c <__ieee754_pow+0x58>
 800c538:	f000 fc9b 	bl	800ce72 <__ieee754_pow+0x98e>
 800c53c:	4876      	ldr	r0, [pc, #472]	; (800c718 <__ieee754_pow+0x234>)
 800c53e:	f001 fce9 	bl	800df14 <nan>
 800c542:	9000      	str	r0, [sp, #0]
 800c544:	9101      	str	r1, [sp, #4]
 800c546:	e092      	b.n	800c66e <__ieee754_pow+0x18a>
 800c548:	2200      	movs	r2, #0
 800c54a:	9206      	str	r2, [sp, #24]
 800c54c:	2e00      	cmp	r6, #0
 800c54e:	da69      	bge.n	800c624 <__ieee754_pow+0x140>
 800c550:	4a72      	ldr	r2, [pc, #456]	; (800c71c <__ieee754_pow+0x238>)
 800c552:	4295      	cmp	r5, r2
 800c554:	dc64      	bgt.n	800c620 <__ieee754_pow+0x13c>
 800c556:	4a72      	ldr	r2, [pc, #456]	; (800c720 <__ieee754_pow+0x23c>)
 800c558:	4295      	cmp	r5, r2
 800c55a:	dd11      	ble.n	800c580 <__ieee754_pow+0x9c>
 800c55c:	4971      	ldr	r1, [pc, #452]	; (800c724 <__ieee754_pow+0x240>)
 800c55e:	152a      	asrs	r2, r5, #20
 800c560:	1852      	adds	r2, r2, r1
 800c562:	2a14      	cmp	r2, #20
 800c564:	dd3c      	ble.n	800c5e0 <__ieee754_pow+0xfc>
 800c566:	2134      	movs	r1, #52	; 0x34
 800c568:	1a8a      	subs	r2, r1, r2
 800c56a:	9902      	ldr	r1, [sp, #8]
 800c56c:	40d1      	lsrs	r1, r2
 800c56e:	0008      	movs	r0, r1
 800c570:	4090      	lsls	r0, r2
 800c572:	4298      	cmp	r0, r3
 800c574:	d104      	bne.n	800c580 <__ieee754_pow+0x9c>
 800c576:	2201      	movs	r2, #1
 800c578:	4011      	ands	r1, r2
 800c57a:	1892      	adds	r2, r2, r2
 800c57c:	1a52      	subs	r2, r2, r1
 800c57e:	9206      	str	r2, [sp, #24]
 800c580:	2b00      	cmp	r3, #0
 800c582:	d03c      	beq.n	800c5fe <__ieee754_pow+0x11a>
 800c584:	0038      	movs	r0, r7
 800c586:	0031      	movs	r1, r6
 800c588:	f001 fc2e 	bl	800dde8 <fabs>
 800c58c:	9000      	str	r0, [sp, #0]
 800c58e:	9101      	str	r1, [sp, #4]
 800c590:	2f00      	cmp	r7, #0
 800c592:	d000      	beq.n	800c596 <__ieee754_pow+0xb2>
 800c594:	e094      	b.n	800c6c0 <__ieee754_pow+0x1dc>
 800c596:	2c00      	cmp	r4, #0
 800c598:	d005      	beq.n	800c5a6 <__ieee754_pow+0xc2>
 800c59a:	4a63      	ldr	r2, [pc, #396]	; (800c728 <__ieee754_pow+0x244>)
 800c59c:	00b3      	lsls	r3, r6, #2
 800c59e:	089b      	lsrs	r3, r3, #2
 800c5a0:	4293      	cmp	r3, r2
 800c5a2:	d000      	beq.n	800c5a6 <__ieee754_pow+0xc2>
 800c5a4:	e08c      	b.n	800c6c0 <__ieee754_pow+0x1dc>
 800c5a6:	9b04      	ldr	r3, [sp, #16]
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	da07      	bge.n	800c5bc <__ieee754_pow+0xd8>
 800c5ac:	9a00      	ldr	r2, [sp, #0]
 800c5ae:	9b01      	ldr	r3, [sp, #4]
 800c5b0:	2000      	movs	r0, #0
 800c5b2:	495d      	ldr	r1, [pc, #372]	; (800c728 <__ieee754_pow+0x244>)
 800c5b4:	f7f5 f9e0 	bl	8001978 <__aeabi_ddiv>
 800c5b8:	9000      	str	r0, [sp, #0]
 800c5ba:	9101      	str	r1, [sp, #4]
 800c5bc:	9b08      	ldr	r3, [sp, #32]
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	da55      	bge.n	800c66e <__ieee754_pow+0x18a>
 800c5c2:	4b54      	ldr	r3, [pc, #336]	; (800c714 <__ieee754_pow+0x230>)
 800c5c4:	18e4      	adds	r4, r4, r3
 800c5c6:	9b06      	ldr	r3, [sp, #24]
 800c5c8:	431c      	orrs	r4, r3
 800c5ca:	d000      	beq.n	800c5ce <__ieee754_pow+0xea>
 800c5cc:	e06c      	b.n	800c6a8 <__ieee754_pow+0x1c4>
 800c5ce:	9a00      	ldr	r2, [sp, #0]
 800c5d0:	9b01      	ldr	r3, [sp, #4]
 800c5d2:	0010      	movs	r0, r2
 800c5d4:	0019      	movs	r1, r3
 800c5d6:	f7f5 ff23 	bl	8002420 <__aeabi_dsub>
 800c5da:	0002      	movs	r2, r0
 800c5dc:	000b      	movs	r3, r1
 800c5de:	e01c      	b.n	800c61a <__ieee754_pow+0x136>
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d1cf      	bne.n	800c584 <__ieee754_pow+0xa0>
 800c5e4:	3314      	adds	r3, #20
 800c5e6:	1a9a      	subs	r2, r3, r2
 800c5e8:	002b      	movs	r3, r5
 800c5ea:	4113      	asrs	r3, r2
 800c5ec:	0019      	movs	r1, r3
 800c5ee:	4091      	lsls	r1, r2
 800c5f0:	42a9      	cmp	r1, r5
 800c5f2:	d104      	bne.n	800c5fe <__ieee754_pow+0x11a>
 800c5f4:	2201      	movs	r2, #1
 800c5f6:	4013      	ands	r3, r2
 800c5f8:	1892      	adds	r2, r2, r2
 800c5fa:	1ad3      	subs	r3, r2, r3
 800c5fc:	9306      	str	r3, [sp, #24]
 800c5fe:	4b4a      	ldr	r3, [pc, #296]	; (800c728 <__ieee754_pow+0x244>)
 800c600:	429d      	cmp	r5, r3
 800c602:	d138      	bne.n	800c676 <__ieee754_pow+0x192>
 800c604:	0038      	movs	r0, r7
 800c606:	0031      	movs	r1, r6
 800c608:	9b04      	ldr	r3, [sp, #16]
 800c60a:	9000      	str	r0, [sp, #0]
 800c60c:	9101      	str	r1, [sp, #4]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	da2d      	bge.n	800c66e <__ieee754_pow+0x18a>
 800c612:	003a      	movs	r2, r7
 800c614:	0033      	movs	r3, r6
 800c616:	2000      	movs	r0, #0
 800c618:	4943      	ldr	r1, [pc, #268]	; (800c728 <__ieee754_pow+0x244>)
 800c61a:	f7f5 f9ad 	bl	8001978 <__aeabi_ddiv>
 800c61e:	e790      	b.n	800c542 <__ieee754_pow+0x5e>
 800c620:	2202      	movs	r2, #2
 800c622:	9206      	str	r2, [sp, #24]
 800c624:	2b00      	cmp	r3, #0
 800c626:	d1ad      	bne.n	800c584 <__ieee754_pow+0xa0>
 800c628:	4b39      	ldr	r3, [pc, #228]	; (800c710 <__ieee754_pow+0x22c>)
 800c62a:	429d      	cmp	r5, r3
 800c62c:	d1e7      	bne.n	800c5fe <__ieee754_pow+0x11a>
 800c62e:	4b39      	ldr	r3, [pc, #228]	; (800c714 <__ieee754_pow+0x230>)
 800c630:	18e3      	adds	r3, r4, r3
 800c632:	431f      	orrs	r7, r3
 800c634:	d101      	bne.n	800c63a <__ieee754_pow+0x156>
 800c636:	f000 fc1c 	bl	800ce72 <__ieee754_pow+0x98e>
 800c63a:	4b39      	ldr	r3, [pc, #228]	; (800c720 <__ieee754_pow+0x23c>)
 800c63c:	429c      	cmp	r4, r3
 800c63e:	dd0b      	ble.n	800c658 <__ieee754_pow+0x174>
 800c640:	9b02      	ldr	r3, [sp, #8]
 800c642:	9c03      	ldr	r4, [sp, #12]
 800c644:	9300      	str	r3, [sp, #0]
 800c646:	9401      	str	r4, [sp, #4]
 800c648:	9b04      	ldr	r3, [sp, #16]
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	da0f      	bge.n	800c66e <__ieee754_pow+0x18a>
 800c64e:	2300      	movs	r3, #0
 800c650:	2400      	movs	r4, #0
 800c652:	9300      	str	r3, [sp, #0]
 800c654:	9401      	str	r4, [sp, #4]
 800c656:	e00a      	b.n	800c66e <__ieee754_pow+0x18a>
 800c658:	9b04      	ldr	r3, [sp, #16]
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	daf7      	bge.n	800c64e <__ieee754_pow+0x16a>
 800c65e:	2280      	movs	r2, #128	; 0x80
 800c660:	0612      	lsls	r2, r2, #24
 800c662:	4694      	mov	ip, r2
 800c664:	9b02      	ldr	r3, [sp, #8]
 800c666:	9300      	str	r3, [sp, #0]
 800c668:	9b03      	ldr	r3, [sp, #12]
 800c66a:	4463      	add	r3, ip
 800c66c:	9301      	str	r3, [sp, #4]
 800c66e:	9800      	ldr	r0, [sp, #0]
 800c670:	9901      	ldr	r1, [sp, #4]
 800c672:	b015      	add	sp, #84	; 0x54
 800c674:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c676:	2380      	movs	r3, #128	; 0x80
 800c678:	9a04      	ldr	r2, [sp, #16]
 800c67a:	05db      	lsls	r3, r3, #23
 800c67c:	429a      	cmp	r2, r3
 800c67e:	d106      	bne.n	800c68e <__ieee754_pow+0x1aa>
 800c680:	003a      	movs	r2, r7
 800c682:	0033      	movs	r3, r6
 800c684:	0038      	movs	r0, r7
 800c686:	0031      	movs	r1, r6
 800c688:	f7f5 fc5e 	bl	8001f48 <__aeabi_dmul>
 800c68c:	e759      	b.n	800c542 <__ieee754_pow+0x5e>
 800c68e:	4b27      	ldr	r3, [pc, #156]	; (800c72c <__ieee754_pow+0x248>)
 800c690:	9a04      	ldr	r2, [sp, #16]
 800c692:	429a      	cmp	r2, r3
 800c694:	d000      	beq.n	800c698 <__ieee754_pow+0x1b4>
 800c696:	e775      	b.n	800c584 <__ieee754_pow+0xa0>
 800c698:	2e00      	cmp	r6, #0
 800c69a:	da00      	bge.n	800c69e <__ieee754_pow+0x1ba>
 800c69c:	e772      	b.n	800c584 <__ieee754_pow+0xa0>
 800c69e:	0038      	movs	r0, r7
 800c6a0:	0031      	movs	r1, r6
 800c6a2:	f000 fe0b 	bl	800d2bc <__ieee754_sqrt>
 800c6a6:	e74c      	b.n	800c542 <__ieee754_pow+0x5e>
 800c6a8:	9b06      	ldr	r3, [sp, #24]
 800c6aa:	2b01      	cmp	r3, #1
 800c6ac:	d1df      	bne.n	800c66e <__ieee754_pow+0x18a>
 800c6ae:	9800      	ldr	r0, [sp, #0]
 800c6b0:	2180      	movs	r1, #128	; 0x80
 800c6b2:	0002      	movs	r2, r0
 800c6b4:	9801      	ldr	r0, [sp, #4]
 800c6b6:	0609      	lsls	r1, r1, #24
 800c6b8:	1843      	adds	r3, r0, r1
 800c6ba:	9200      	str	r2, [sp, #0]
 800c6bc:	9301      	str	r3, [sp, #4]
 800c6be:	e7d6      	b.n	800c66e <__ieee754_pow+0x18a>
 800c6c0:	0ff3      	lsrs	r3, r6, #31
 800c6c2:	3b01      	subs	r3, #1
 800c6c4:	9310      	str	r3, [sp, #64]	; 0x40
 800c6c6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c6c8:	9b06      	ldr	r3, [sp, #24]
 800c6ca:	4313      	orrs	r3, r2
 800c6cc:	d104      	bne.n	800c6d8 <__ieee754_pow+0x1f4>
 800c6ce:	003a      	movs	r2, r7
 800c6d0:	0033      	movs	r3, r6
 800c6d2:	0038      	movs	r0, r7
 800c6d4:	0031      	movs	r1, r6
 800c6d6:	e77e      	b.n	800c5d6 <__ieee754_pow+0xf2>
 800c6d8:	4b15      	ldr	r3, [pc, #84]	; (800c730 <__ieee754_pow+0x24c>)
 800c6da:	429d      	cmp	r5, r3
 800c6dc:	dc00      	bgt.n	800c6e0 <__ieee754_pow+0x1fc>
 800c6de:	e0f5      	b.n	800c8cc <__ieee754_pow+0x3e8>
 800c6e0:	4b14      	ldr	r3, [pc, #80]	; (800c734 <__ieee754_pow+0x250>)
 800c6e2:	429d      	cmp	r5, r3
 800c6e4:	dd0a      	ble.n	800c6fc <__ieee754_pow+0x218>
 800c6e6:	4b0e      	ldr	r3, [pc, #56]	; (800c720 <__ieee754_pow+0x23c>)
 800c6e8:	429c      	cmp	r4, r3
 800c6ea:	dc0d      	bgt.n	800c708 <__ieee754_pow+0x224>
 800c6ec:	9b04      	ldr	r3, [sp, #16]
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	daad      	bge.n	800c64e <__ieee754_pow+0x16a>
 800c6f2:	4a11      	ldr	r2, [pc, #68]	; (800c738 <__ieee754_pow+0x254>)
 800c6f4:	4b11      	ldr	r3, [pc, #68]	; (800c73c <__ieee754_pow+0x258>)
 800c6f6:	0010      	movs	r0, r2
 800c6f8:	0019      	movs	r1, r3
 800c6fa:	e7c5      	b.n	800c688 <__ieee754_pow+0x1a4>
 800c6fc:	4b10      	ldr	r3, [pc, #64]	; (800c740 <__ieee754_pow+0x25c>)
 800c6fe:	429c      	cmp	r4, r3
 800c700:	ddf4      	ble.n	800c6ec <__ieee754_pow+0x208>
 800c702:	4b09      	ldr	r3, [pc, #36]	; (800c728 <__ieee754_pow+0x244>)
 800c704:	429c      	cmp	r4, r3
 800c706:	dd1d      	ble.n	800c744 <__ieee754_pow+0x260>
 800c708:	9b04      	ldr	r3, [sp, #16]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	dcf1      	bgt.n	800c6f2 <__ieee754_pow+0x20e>
 800c70e:	e79e      	b.n	800c64e <__ieee754_pow+0x16a>
 800c710:	7ff00000 	.word	0x7ff00000
 800c714:	c0100000 	.word	0xc0100000
 800c718:	0800ef5b 	.word	0x0800ef5b
 800c71c:	433fffff 	.word	0x433fffff
 800c720:	3fefffff 	.word	0x3fefffff
 800c724:	fffffc01 	.word	0xfffffc01
 800c728:	3ff00000 	.word	0x3ff00000
 800c72c:	3fe00000 	.word	0x3fe00000
 800c730:	41e00000 	.word	0x41e00000
 800c734:	43f00000 	.word	0x43f00000
 800c738:	8800759c 	.word	0x8800759c
 800c73c:	7e37e43c 	.word	0x7e37e43c
 800c740:	3feffffe 	.word	0x3feffffe
 800c744:	2200      	movs	r2, #0
 800c746:	9800      	ldr	r0, [sp, #0]
 800c748:	9901      	ldr	r1, [sp, #4]
 800c74a:	4b52      	ldr	r3, [pc, #328]	; (800c894 <__ieee754_pow+0x3b0>)
 800c74c:	f7f5 fe68 	bl	8002420 <__aeabi_dsub>
 800c750:	22c0      	movs	r2, #192	; 0xc0
 800c752:	4b51      	ldr	r3, [pc, #324]	; (800c898 <__ieee754_pow+0x3b4>)
 800c754:	05d2      	lsls	r2, r2, #23
 800c756:	0004      	movs	r4, r0
 800c758:	000d      	movs	r5, r1
 800c75a:	f7f5 fbf5 	bl	8001f48 <__aeabi_dmul>
 800c75e:	4a4f      	ldr	r2, [pc, #316]	; (800c89c <__ieee754_pow+0x3b8>)
 800c760:	9000      	str	r0, [sp, #0]
 800c762:	9101      	str	r1, [sp, #4]
 800c764:	4b4e      	ldr	r3, [pc, #312]	; (800c8a0 <__ieee754_pow+0x3bc>)
 800c766:	0020      	movs	r0, r4
 800c768:	0029      	movs	r1, r5
 800c76a:	f7f5 fbed 	bl	8001f48 <__aeabi_dmul>
 800c76e:	2200      	movs	r2, #0
 800c770:	9004      	str	r0, [sp, #16]
 800c772:	9105      	str	r1, [sp, #20]
 800c774:	4b4b      	ldr	r3, [pc, #300]	; (800c8a4 <__ieee754_pow+0x3c0>)
 800c776:	0020      	movs	r0, r4
 800c778:	0029      	movs	r1, r5
 800c77a:	f7f5 fbe5 	bl	8001f48 <__aeabi_dmul>
 800c77e:	0002      	movs	r2, r0
 800c780:	000b      	movs	r3, r1
 800c782:	4849      	ldr	r0, [pc, #292]	; (800c8a8 <__ieee754_pow+0x3c4>)
 800c784:	4949      	ldr	r1, [pc, #292]	; (800c8ac <__ieee754_pow+0x3c8>)
 800c786:	f7f5 fe4b 	bl	8002420 <__aeabi_dsub>
 800c78a:	0022      	movs	r2, r4
 800c78c:	002b      	movs	r3, r5
 800c78e:	f7f5 fbdb 	bl	8001f48 <__aeabi_dmul>
 800c792:	0002      	movs	r2, r0
 800c794:	000b      	movs	r3, r1
 800c796:	2000      	movs	r0, #0
 800c798:	4945      	ldr	r1, [pc, #276]	; (800c8b0 <__ieee754_pow+0x3cc>)
 800c79a:	f7f5 fe41 	bl	8002420 <__aeabi_dsub>
 800c79e:	0022      	movs	r2, r4
 800c7a0:	0006      	movs	r6, r0
 800c7a2:	000f      	movs	r7, r1
 800c7a4:	002b      	movs	r3, r5
 800c7a6:	0020      	movs	r0, r4
 800c7a8:	0029      	movs	r1, r5
 800c7aa:	f7f5 fbcd 	bl	8001f48 <__aeabi_dmul>
 800c7ae:	0002      	movs	r2, r0
 800c7b0:	000b      	movs	r3, r1
 800c7b2:	0030      	movs	r0, r6
 800c7b4:	0039      	movs	r1, r7
 800c7b6:	f7f5 fbc7 	bl	8001f48 <__aeabi_dmul>
 800c7ba:	4a3e      	ldr	r2, [pc, #248]	; (800c8b4 <__ieee754_pow+0x3d0>)
 800c7bc:	4b36      	ldr	r3, [pc, #216]	; (800c898 <__ieee754_pow+0x3b4>)
 800c7be:	f7f5 fbc3 	bl	8001f48 <__aeabi_dmul>
 800c7c2:	0002      	movs	r2, r0
 800c7c4:	000b      	movs	r3, r1
 800c7c6:	9804      	ldr	r0, [sp, #16]
 800c7c8:	9905      	ldr	r1, [sp, #20]
 800c7ca:	f7f5 fe29 	bl	8002420 <__aeabi_dsub>
 800c7ce:	0002      	movs	r2, r0
 800c7d0:	000b      	movs	r3, r1
 800c7d2:	0004      	movs	r4, r0
 800c7d4:	000d      	movs	r5, r1
 800c7d6:	9800      	ldr	r0, [sp, #0]
 800c7d8:	9901      	ldr	r1, [sp, #4]
 800c7da:	f7f4 fd63 	bl	80012a4 <__aeabi_dadd>
 800c7de:	9a00      	ldr	r2, [sp, #0]
 800c7e0:	9b01      	ldr	r3, [sp, #4]
 800c7e2:	2000      	movs	r0, #0
 800c7e4:	000f      	movs	r7, r1
 800c7e6:	0006      	movs	r6, r0
 800c7e8:	f7f5 fe1a 	bl	8002420 <__aeabi_dsub>
 800c7ec:	0002      	movs	r2, r0
 800c7ee:	000b      	movs	r3, r1
 800c7f0:	0020      	movs	r0, r4
 800c7f2:	0029      	movs	r1, r5
 800c7f4:	f7f5 fe14 	bl	8002420 <__aeabi_dsub>
 800c7f8:	9b06      	ldr	r3, [sp, #24]
 800c7fa:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c7fc:	3b01      	subs	r3, #1
 800c7fe:	9004      	str	r0, [sp, #16]
 800c800:	9105      	str	r1, [sp, #20]
 800c802:	4313      	orrs	r3, r2
 800c804:	d000      	beq.n	800c808 <__ieee754_pow+0x324>
 800c806:	e1e0      	b.n	800cbca <__ieee754_pow+0x6e6>
 800c808:	2300      	movs	r3, #0
 800c80a:	4c2b      	ldr	r4, [pc, #172]	; (800c8b8 <__ieee754_pow+0x3d4>)
 800c80c:	9300      	str	r3, [sp, #0]
 800c80e:	9401      	str	r4, [sp, #4]
 800c810:	9c02      	ldr	r4, [sp, #8]
 800c812:	9d03      	ldr	r5, [sp, #12]
 800c814:	9802      	ldr	r0, [sp, #8]
 800c816:	9903      	ldr	r1, [sp, #12]
 800c818:	2400      	movs	r4, #0
 800c81a:	002b      	movs	r3, r5
 800c81c:	0022      	movs	r2, r4
 800c81e:	f7f5 fdff 	bl	8002420 <__aeabi_dsub>
 800c822:	0032      	movs	r2, r6
 800c824:	003b      	movs	r3, r7
 800c826:	f7f5 fb8f 	bl	8001f48 <__aeabi_dmul>
 800c82a:	9a02      	ldr	r2, [sp, #8]
 800c82c:	9b03      	ldr	r3, [sp, #12]
 800c82e:	9006      	str	r0, [sp, #24]
 800c830:	9107      	str	r1, [sp, #28]
 800c832:	9804      	ldr	r0, [sp, #16]
 800c834:	9905      	ldr	r1, [sp, #20]
 800c836:	f7f5 fb87 	bl	8001f48 <__aeabi_dmul>
 800c83a:	0002      	movs	r2, r0
 800c83c:	000b      	movs	r3, r1
 800c83e:	9806      	ldr	r0, [sp, #24]
 800c840:	9907      	ldr	r1, [sp, #28]
 800c842:	f7f4 fd2f 	bl	80012a4 <__aeabi_dadd>
 800c846:	0022      	movs	r2, r4
 800c848:	002b      	movs	r3, r5
 800c84a:	9004      	str	r0, [sp, #16]
 800c84c:	9105      	str	r1, [sp, #20]
 800c84e:	0030      	movs	r0, r6
 800c850:	0039      	movs	r1, r7
 800c852:	f7f5 fb79 	bl	8001f48 <__aeabi_dmul>
 800c856:	0006      	movs	r6, r0
 800c858:	000f      	movs	r7, r1
 800c85a:	000b      	movs	r3, r1
 800c85c:	0002      	movs	r2, r0
 800c85e:	9804      	ldr	r0, [sp, #16]
 800c860:	9905      	ldr	r1, [sp, #20]
 800c862:	9606      	str	r6, [sp, #24]
 800c864:	9707      	str	r7, [sp, #28]
 800c866:	f7f4 fd1d 	bl	80012a4 <__aeabi_dadd>
 800c86a:	4b14      	ldr	r3, [pc, #80]	; (800c8bc <__ieee754_pow+0x3d8>)
 800c86c:	0005      	movs	r5, r0
 800c86e:	000c      	movs	r4, r1
 800c870:	9108      	str	r1, [sp, #32]
 800c872:	4299      	cmp	r1, r3
 800c874:	dc00      	bgt.n	800c878 <__ieee754_pow+0x394>
 800c876:	e2da      	b.n	800ce2e <__ieee754_pow+0x94a>
 800c878:	4b11      	ldr	r3, [pc, #68]	; (800c8c0 <__ieee754_pow+0x3dc>)
 800c87a:	18cb      	adds	r3, r1, r3
 800c87c:	4303      	orrs	r3, r0
 800c87e:	d100      	bne.n	800c882 <__ieee754_pow+0x39e>
 800c880:	e1dc      	b.n	800cc3c <__ieee754_pow+0x758>
 800c882:	9800      	ldr	r0, [sp, #0]
 800c884:	9901      	ldr	r1, [sp, #4]
 800c886:	4a0f      	ldr	r2, [pc, #60]	; (800c8c4 <__ieee754_pow+0x3e0>)
 800c888:	4b0f      	ldr	r3, [pc, #60]	; (800c8c8 <__ieee754_pow+0x3e4>)
 800c88a:	f7f5 fb5d 	bl	8001f48 <__aeabi_dmul>
 800c88e:	4a0d      	ldr	r2, [pc, #52]	; (800c8c4 <__ieee754_pow+0x3e0>)
 800c890:	4b0d      	ldr	r3, [pc, #52]	; (800c8c8 <__ieee754_pow+0x3e4>)
 800c892:	e6f9      	b.n	800c688 <__ieee754_pow+0x1a4>
 800c894:	3ff00000 	.word	0x3ff00000
 800c898:	3ff71547 	.word	0x3ff71547
 800c89c:	f85ddf44 	.word	0xf85ddf44
 800c8a0:	3e54ae0b 	.word	0x3e54ae0b
 800c8a4:	3fd00000 	.word	0x3fd00000
 800c8a8:	55555555 	.word	0x55555555
 800c8ac:	3fd55555 	.word	0x3fd55555
 800c8b0:	3fe00000 	.word	0x3fe00000
 800c8b4:	652b82fe 	.word	0x652b82fe
 800c8b8:	bff00000 	.word	0xbff00000
 800c8bc:	408fffff 	.word	0x408fffff
 800c8c0:	bf700000 	.word	0xbf700000
 800c8c4:	8800759c 	.word	0x8800759c
 800c8c8:	7e37e43c 	.word	0x7e37e43c
 800c8cc:	4bc0      	ldr	r3, [pc, #768]	; (800cbd0 <__ieee754_pow+0x6ec>)
 800c8ce:	2200      	movs	r2, #0
 800c8d0:	4233      	tst	r3, r6
 800c8d2:	d10a      	bne.n	800c8ea <__ieee754_pow+0x406>
 800c8d4:	9800      	ldr	r0, [sp, #0]
 800c8d6:	9901      	ldr	r1, [sp, #4]
 800c8d8:	2200      	movs	r2, #0
 800c8da:	4bbe      	ldr	r3, [pc, #760]	; (800cbd4 <__ieee754_pow+0x6f0>)
 800c8dc:	f7f5 fb34 	bl	8001f48 <__aeabi_dmul>
 800c8e0:	2235      	movs	r2, #53	; 0x35
 800c8e2:	9000      	str	r0, [sp, #0]
 800c8e4:	9101      	str	r1, [sp, #4]
 800c8e6:	9c01      	ldr	r4, [sp, #4]
 800c8e8:	4252      	negs	r2, r2
 800c8ea:	49bb      	ldr	r1, [pc, #748]	; (800cbd8 <__ieee754_pow+0x6f4>)
 800c8ec:	1523      	asrs	r3, r4, #20
 800c8ee:	185b      	adds	r3, r3, r1
 800c8f0:	189b      	adds	r3, r3, r2
 800c8f2:	0324      	lsls	r4, r4, #12
 800c8f4:	4db9      	ldr	r5, [pc, #740]	; (800cbdc <__ieee754_pow+0x6f8>)
 800c8f6:	930d      	str	r3, [sp, #52]	; 0x34
 800c8f8:	4bb9      	ldr	r3, [pc, #740]	; (800cbe0 <__ieee754_pow+0x6fc>)
 800c8fa:	0b22      	lsrs	r2, r4, #12
 800c8fc:	4315      	orrs	r5, r2
 800c8fe:	2400      	movs	r4, #0
 800c900:	429a      	cmp	r2, r3
 800c902:	dd09      	ble.n	800c918 <__ieee754_pow+0x434>
 800c904:	4bb7      	ldr	r3, [pc, #732]	; (800cbe4 <__ieee754_pow+0x700>)
 800c906:	3401      	adds	r4, #1
 800c908:	429a      	cmp	r2, r3
 800c90a:	dd05      	ble.n	800c918 <__ieee754_pow+0x434>
 800c90c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c90e:	191b      	adds	r3, r3, r4
 800c910:	2400      	movs	r4, #0
 800c912:	930d      	str	r3, [sp, #52]	; 0x34
 800c914:	4bb4      	ldr	r3, [pc, #720]	; (800cbe8 <__ieee754_pow+0x704>)
 800c916:	18ed      	adds	r5, r5, r3
 800c918:	9800      	ldr	r0, [sp, #0]
 800c91a:	9901      	ldr	r1, [sp, #4]
 800c91c:	0029      	movs	r1, r5
 800c91e:	00e3      	lsls	r3, r4, #3
 800c920:	9311      	str	r3, [sp, #68]	; 0x44
 800c922:	4bb2      	ldr	r3, [pc, #712]	; (800cbec <__ieee754_pow+0x708>)
 800c924:	00e2      	lsls	r2, r4, #3
 800c926:	189b      	adds	r3, r3, r2
 800c928:	681a      	ldr	r2, [r3, #0]
 800c92a:	685b      	ldr	r3, [r3, #4]
 800c92c:	900e      	str	r0, [sp, #56]	; 0x38
 800c92e:	910f      	str	r1, [sp, #60]	; 0x3c
 800c930:	920a      	str	r2, [sp, #40]	; 0x28
 800c932:	930b      	str	r3, [sp, #44]	; 0x2c
 800c934:	f7f5 fd74 	bl	8002420 <__aeabi_dsub>
 800c938:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c93a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c93c:	0006      	movs	r6, r0
 800c93e:	000f      	movs	r7, r1
 800c940:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c942:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c944:	f7f4 fcae 	bl	80012a4 <__aeabi_dadd>
 800c948:	0002      	movs	r2, r0
 800c94a:	000b      	movs	r3, r1
 800c94c:	2000      	movs	r0, #0
 800c94e:	49a3      	ldr	r1, [pc, #652]	; (800cbdc <__ieee754_pow+0x6f8>)
 800c950:	f7f5 f812 	bl	8001978 <__aeabi_ddiv>
 800c954:	0002      	movs	r2, r0
 800c956:	000b      	movs	r3, r1
 800c958:	9012      	str	r0, [sp, #72]	; 0x48
 800c95a:	9113      	str	r1, [sp, #76]	; 0x4c
 800c95c:	0030      	movs	r0, r6
 800c95e:	0039      	movs	r1, r7
 800c960:	f7f5 faf2 	bl	8001f48 <__aeabi_dmul>
 800c964:	9008      	str	r0, [sp, #32]
 800c966:	9109      	str	r1, [sp, #36]	; 0x24
 800c968:	9a08      	ldr	r2, [sp, #32]
 800c96a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c96c:	2180      	movs	r1, #128	; 0x80
 800c96e:	9204      	str	r2, [sp, #16]
 800c970:	9305      	str	r3, [sp, #20]
 800c972:	2300      	movs	r3, #0
 800c974:	0589      	lsls	r1, r1, #22
 800c976:	106d      	asrs	r5, r5, #1
 800c978:	430d      	orrs	r5, r1
 800c97a:	2180      	movs	r1, #128	; 0x80
 800c97c:	9304      	str	r3, [sp, #16]
 800c97e:	9a04      	ldr	r2, [sp, #16]
 800c980:	9b05      	ldr	r3, [sp, #20]
 800c982:	9200      	str	r2, [sp, #0]
 800c984:	9301      	str	r3, [sp, #4]
 800c986:	2200      	movs	r2, #0
 800c988:	0309      	lsls	r1, r1, #12
 800c98a:	186d      	adds	r5, r5, r1
 800c98c:	04a1      	lsls	r1, r4, #18
 800c98e:	186b      	adds	r3, r5, r1
 800c990:	9800      	ldr	r0, [sp, #0]
 800c992:	9901      	ldr	r1, [sp, #4]
 800c994:	0014      	movs	r4, r2
 800c996:	001d      	movs	r5, r3
 800c998:	f7f5 fad6 	bl	8001f48 <__aeabi_dmul>
 800c99c:	0002      	movs	r2, r0
 800c99e:	000b      	movs	r3, r1
 800c9a0:	0030      	movs	r0, r6
 800c9a2:	0039      	movs	r1, r7
 800c9a4:	f7f5 fd3c 	bl	8002420 <__aeabi_dsub>
 800c9a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c9aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c9ac:	0006      	movs	r6, r0
 800c9ae:	000f      	movs	r7, r1
 800c9b0:	0020      	movs	r0, r4
 800c9b2:	0029      	movs	r1, r5
 800c9b4:	f7f5 fd34 	bl	8002420 <__aeabi_dsub>
 800c9b8:	0002      	movs	r2, r0
 800c9ba:	000b      	movs	r3, r1
 800c9bc:	980e      	ldr	r0, [sp, #56]	; 0x38
 800c9be:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c9c0:	f7f5 fd2e 	bl	8002420 <__aeabi_dsub>
 800c9c4:	9a00      	ldr	r2, [sp, #0]
 800c9c6:	9b01      	ldr	r3, [sp, #4]
 800c9c8:	f7f5 fabe 	bl	8001f48 <__aeabi_dmul>
 800c9cc:	0002      	movs	r2, r0
 800c9ce:	000b      	movs	r3, r1
 800c9d0:	0030      	movs	r0, r6
 800c9d2:	0039      	movs	r1, r7
 800c9d4:	f7f5 fd24 	bl	8002420 <__aeabi_dsub>
 800c9d8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c9da:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c9dc:	f7f5 fab4 	bl	8001f48 <__aeabi_dmul>
 800c9e0:	9a08      	ldr	r2, [sp, #32]
 800c9e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c9e4:	900a      	str	r0, [sp, #40]	; 0x28
 800c9e6:	910b      	str	r1, [sp, #44]	; 0x2c
 800c9e8:	0010      	movs	r0, r2
 800c9ea:	0019      	movs	r1, r3
 800c9ec:	f7f5 faac 	bl	8001f48 <__aeabi_dmul>
 800c9f0:	0006      	movs	r6, r0
 800c9f2:	000f      	movs	r7, r1
 800c9f4:	4a7e      	ldr	r2, [pc, #504]	; (800cbf0 <__ieee754_pow+0x70c>)
 800c9f6:	4b7f      	ldr	r3, [pc, #508]	; (800cbf4 <__ieee754_pow+0x710>)
 800c9f8:	f7f5 faa6 	bl	8001f48 <__aeabi_dmul>
 800c9fc:	4a7e      	ldr	r2, [pc, #504]	; (800cbf8 <__ieee754_pow+0x714>)
 800c9fe:	4b7f      	ldr	r3, [pc, #508]	; (800cbfc <__ieee754_pow+0x718>)
 800ca00:	f7f4 fc50 	bl	80012a4 <__aeabi_dadd>
 800ca04:	0032      	movs	r2, r6
 800ca06:	003b      	movs	r3, r7
 800ca08:	f7f5 fa9e 	bl	8001f48 <__aeabi_dmul>
 800ca0c:	4a7c      	ldr	r2, [pc, #496]	; (800cc00 <__ieee754_pow+0x71c>)
 800ca0e:	4b7d      	ldr	r3, [pc, #500]	; (800cc04 <__ieee754_pow+0x720>)
 800ca10:	f7f4 fc48 	bl	80012a4 <__aeabi_dadd>
 800ca14:	0032      	movs	r2, r6
 800ca16:	003b      	movs	r3, r7
 800ca18:	f7f5 fa96 	bl	8001f48 <__aeabi_dmul>
 800ca1c:	4a7a      	ldr	r2, [pc, #488]	; (800cc08 <__ieee754_pow+0x724>)
 800ca1e:	4b7b      	ldr	r3, [pc, #492]	; (800cc0c <__ieee754_pow+0x728>)
 800ca20:	f7f4 fc40 	bl	80012a4 <__aeabi_dadd>
 800ca24:	0032      	movs	r2, r6
 800ca26:	003b      	movs	r3, r7
 800ca28:	f7f5 fa8e 	bl	8001f48 <__aeabi_dmul>
 800ca2c:	4a78      	ldr	r2, [pc, #480]	; (800cc10 <__ieee754_pow+0x72c>)
 800ca2e:	4b79      	ldr	r3, [pc, #484]	; (800cc14 <__ieee754_pow+0x730>)
 800ca30:	f7f4 fc38 	bl	80012a4 <__aeabi_dadd>
 800ca34:	0032      	movs	r2, r6
 800ca36:	003b      	movs	r3, r7
 800ca38:	f7f5 fa86 	bl	8001f48 <__aeabi_dmul>
 800ca3c:	4a76      	ldr	r2, [pc, #472]	; (800cc18 <__ieee754_pow+0x734>)
 800ca3e:	4b77      	ldr	r3, [pc, #476]	; (800cc1c <__ieee754_pow+0x738>)
 800ca40:	f7f4 fc30 	bl	80012a4 <__aeabi_dadd>
 800ca44:	0032      	movs	r2, r6
 800ca46:	0004      	movs	r4, r0
 800ca48:	000d      	movs	r5, r1
 800ca4a:	003b      	movs	r3, r7
 800ca4c:	0030      	movs	r0, r6
 800ca4e:	0039      	movs	r1, r7
 800ca50:	f7f5 fa7a 	bl	8001f48 <__aeabi_dmul>
 800ca54:	0002      	movs	r2, r0
 800ca56:	000b      	movs	r3, r1
 800ca58:	0020      	movs	r0, r4
 800ca5a:	0029      	movs	r1, r5
 800ca5c:	f7f5 fa74 	bl	8001f48 <__aeabi_dmul>
 800ca60:	9a00      	ldr	r2, [sp, #0]
 800ca62:	9b01      	ldr	r3, [sp, #4]
 800ca64:	0004      	movs	r4, r0
 800ca66:	000d      	movs	r5, r1
 800ca68:	9808      	ldr	r0, [sp, #32]
 800ca6a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ca6c:	f7f4 fc1a 	bl	80012a4 <__aeabi_dadd>
 800ca70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ca72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca74:	f7f5 fa68 	bl	8001f48 <__aeabi_dmul>
 800ca78:	0022      	movs	r2, r4
 800ca7a:	002b      	movs	r3, r5
 800ca7c:	f7f4 fc12 	bl	80012a4 <__aeabi_dadd>
 800ca80:	9a00      	ldr	r2, [sp, #0]
 800ca82:	9b01      	ldr	r3, [sp, #4]
 800ca84:	900e      	str	r0, [sp, #56]	; 0x38
 800ca86:	910f      	str	r1, [sp, #60]	; 0x3c
 800ca88:	0010      	movs	r0, r2
 800ca8a:	0019      	movs	r1, r3
 800ca8c:	f7f5 fa5c 	bl	8001f48 <__aeabi_dmul>
 800ca90:	2200      	movs	r2, #0
 800ca92:	4b63      	ldr	r3, [pc, #396]	; (800cc20 <__ieee754_pow+0x73c>)
 800ca94:	0004      	movs	r4, r0
 800ca96:	000d      	movs	r5, r1
 800ca98:	f7f4 fc04 	bl	80012a4 <__aeabi_dadd>
 800ca9c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ca9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800caa0:	f7f4 fc00 	bl	80012a4 <__aeabi_dadd>
 800caa4:	9e04      	ldr	r6, [sp, #16]
 800caa6:	000f      	movs	r7, r1
 800caa8:	0032      	movs	r2, r6
 800caaa:	000b      	movs	r3, r1
 800caac:	9800      	ldr	r0, [sp, #0]
 800caae:	9901      	ldr	r1, [sp, #4]
 800cab0:	f7f5 fa4a 	bl	8001f48 <__aeabi_dmul>
 800cab4:	2200      	movs	r2, #0
 800cab6:	9000      	str	r0, [sp, #0]
 800cab8:	9101      	str	r1, [sp, #4]
 800caba:	4b59      	ldr	r3, [pc, #356]	; (800cc20 <__ieee754_pow+0x73c>)
 800cabc:	0030      	movs	r0, r6
 800cabe:	0039      	movs	r1, r7
 800cac0:	f7f5 fcae 	bl	8002420 <__aeabi_dsub>
 800cac4:	0022      	movs	r2, r4
 800cac6:	002b      	movs	r3, r5
 800cac8:	f7f5 fcaa 	bl	8002420 <__aeabi_dsub>
 800cacc:	0002      	movs	r2, r0
 800cace:	000b      	movs	r3, r1
 800cad0:	980e      	ldr	r0, [sp, #56]	; 0x38
 800cad2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800cad4:	f7f5 fca4 	bl	8002420 <__aeabi_dsub>
 800cad8:	9a08      	ldr	r2, [sp, #32]
 800cada:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cadc:	f7f5 fa34 	bl	8001f48 <__aeabi_dmul>
 800cae0:	0032      	movs	r2, r6
 800cae2:	0004      	movs	r4, r0
 800cae4:	000d      	movs	r5, r1
 800cae6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cae8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800caea:	003b      	movs	r3, r7
 800caec:	f7f5 fa2c 	bl	8001f48 <__aeabi_dmul>
 800caf0:	0002      	movs	r2, r0
 800caf2:	000b      	movs	r3, r1
 800caf4:	0020      	movs	r0, r4
 800caf6:	0029      	movs	r1, r5
 800caf8:	f7f4 fbd4 	bl	80012a4 <__aeabi_dadd>
 800cafc:	0004      	movs	r4, r0
 800cafe:	000d      	movs	r5, r1
 800cb00:	0002      	movs	r2, r0
 800cb02:	000b      	movs	r3, r1
 800cb04:	9800      	ldr	r0, [sp, #0]
 800cb06:	9901      	ldr	r1, [sp, #4]
 800cb08:	f7f4 fbcc 	bl	80012a4 <__aeabi_dadd>
 800cb0c:	22e0      	movs	r2, #224	; 0xe0
 800cb0e:	9e04      	ldr	r6, [sp, #16]
 800cb10:	4b44      	ldr	r3, [pc, #272]	; (800cc24 <__ieee754_pow+0x740>)
 800cb12:	0030      	movs	r0, r6
 800cb14:	0612      	lsls	r2, r2, #24
 800cb16:	000f      	movs	r7, r1
 800cb18:	f7f5 fa16 	bl	8001f48 <__aeabi_dmul>
 800cb1c:	9008      	str	r0, [sp, #32]
 800cb1e:	9109      	str	r1, [sp, #36]	; 0x24
 800cb20:	9a00      	ldr	r2, [sp, #0]
 800cb22:	9b01      	ldr	r3, [sp, #4]
 800cb24:	0030      	movs	r0, r6
 800cb26:	0039      	movs	r1, r7
 800cb28:	f7f5 fc7a 	bl	8002420 <__aeabi_dsub>
 800cb2c:	0002      	movs	r2, r0
 800cb2e:	000b      	movs	r3, r1
 800cb30:	0020      	movs	r0, r4
 800cb32:	0029      	movs	r1, r5
 800cb34:	f7f5 fc74 	bl	8002420 <__aeabi_dsub>
 800cb38:	4a3b      	ldr	r2, [pc, #236]	; (800cc28 <__ieee754_pow+0x744>)
 800cb3a:	4b3a      	ldr	r3, [pc, #232]	; (800cc24 <__ieee754_pow+0x740>)
 800cb3c:	f7f5 fa04 	bl	8001f48 <__aeabi_dmul>
 800cb40:	4a3a      	ldr	r2, [pc, #232]	; (800cc2c <__ieee754_pow+0x748>)
 800cb42:	0004      	movs	r4, r0
 800cb44:	000d      	movs	r5, r1
 800cb46:	0030      	movs	r0, r6
 800cb48:	0039      	movs	r1, r7
 800cb4a:	4b39      	ldr	r3, [pc, #228]	; (800cc30 <__ieee754_pow+0x74c>)
 800cb4c:	f7f5 f9fc 	bl	8001f48 <__aeabi_dmul>
 800cb50:	0002      	movs	r2, r0
 800cb52:	000b      	movs	r3, r1
 800cb54:	0020      	movs	r0, r4
 800cb56:	0029      	movs	r1, r5
 800cb58:	f7f4 fba4 	bl	80012a4 <__aeabi_dadd>
 800cb5c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800cb5e:	4b35      	ldr	r3, [pc, #212]	; (800cc34 <__ieee754_pow+0x750>)
 800cb60:	189b      	adds	r3, r3, r2
 800cb62:	681a      	ldr	r2, [r3, #0]
 800cb64:	685b      	ldr	r3, [r3, #4]
 800cb66:	f7f4 fb9d 	bl	80012a4 <__aeabi_dadd>
 800cb6a:	900a      	str	r0, [sp, #40]	; 0x28
 800cb6c:	910b      	str	r1, [sp, #44]	; 0x2c
 800cb6e:	980d      	ldr	r0, [sp, #52]	; 0x34
 800cb70:	f7f6 f81e 	bl	8002bb0 <__aeabi_i2d>
 800cb74:	0004      	movs	r4, r0
 800cb76:	000d      	movs	r5, r1
 800cb78:	9808      	ldr	r0, [sp, #32]
 800cb7a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cb7c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800cb7e:	4b2e      	ldr	r3, [pc, #184]	; (800cc38 <__ieee754_pow+0x754>)
 800cb80:	189b      	adds	r3, r3, r2
 800cb82:	681a      	ldr	r2, [r3, #0]
 800cb84:	685b      	ldr	r3, [r3, #4]
 800cb86:	9200      	str	r2, [sp, #0]
 800cb88:	9301      	str	r3, [sp, #4]
 800cb8a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cb8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cb8e:	f7f4 fb89 	bl	80012a4 <__aeabi_dadd>
 800cb92:	9a00      	ldr	r2, [sp, #0]
 800cb94:	9b01      	ldr	r3, [sp, #4]
 800cb96:	f7f4 fb85 	bl	80012a4 <__aeabi_dadd>
 800cb9a:	0022      	movs	r2, r4
 800cb9c:	002b      	movs	r3, r5
 800cb9e:	f7f4 fb81 	bl	80012a4 <__aeabi_dadd>
 800cba2:	9804      	ldr	r0, [sp, #16]
 800cba4:	0022      	movs	r2, r4
 800cba6:	002b      	movs	r3, r5
 800cba8:	0006      	movs	r6, r0
 800cbaa:	000f      	movs	r7, r1
 800cbac:	f7f5 fc38 	bl	8002420 <__aeabi_dsub>
 800cbb0:	9a00      	ldr	r2, [sp, #0]
 800cbb2:	9b01      	ldr	r3, [sp, #4]
 800cbb4:	f7f5 fc34 	bl	8002420 <__aeabi_dsub>
 800cbb8:	9a08      	ldr	r2, [sp, #32]
 800cbba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cbbc:	f7f5 fc30 	bl	8002420 <__aeabi_dsub>
 800cbc0:	0002      	movs	r2, r0
 800cbc2:	000b      	movs	r3, r1
 800cbc4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cbc6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cbc8:	e614      	b.n	800c7f4 <__ieee754_pow+0x310>
 800cbca:	2300      	movs	r3, #0
 800cbcc:	4c03      	ldr	r4, [pc, #12]	; (800cbdc <__ieee754_pow+0x6f8>)
 800cbce:	e61d      	b.n	800c80c <__ieee754_pow+0x328>
 800cbd0:	7ff00000 	.word	0x7ff00000
 800cbd4:	43400000 	.word	0x43400000
 800cbd8:	fffffc01 	.word	0xfffffc01
 800cbdc:	3ff00000 	.word	0x3ff00000
 800cbe0:	0003988e 	.word	0x0003988e
 800cbe4:	000bb679 	.word	0x000bb679
 800cbe8:	fff00000 	.word	0xfff00000
 800cbec:	0800f1e8 	.word	0x0800f1e8
 800cbf0:	4a454eef 	.word	0x4a454eef
 800cbf4:	3fca7e28 	.word	0x3fca7e28
 800cbf8:	93c9db65 	.word	0x93c9db65
 800cbfc:	3fcd864a 	.word	0x3fcd864a
 800cc00:	a91d4101 	.word	0xa91d4101
 800cc04:	3fd17460 	.word	0x3fd17460
 800cc08:	518f264d 	.word	0x518f264d
 800cc0c:	3fd55555 	.word	0x3fd55555
 800cc10:	db6fabff 	.word	0xdb6fabff
 800cc14:	3fdb6db6 	.word	0x3fdb6db6
 800cc18:	33333303 	.word	0x33333303
 800cc1c:	3fe33333 	.word	0x3fe33333
 800cc20:	40080000 	.word	0x40080000
 800cc24:	3feec709 	.word	0x3feec709
 800cc28:	dc3a03fd 	.word	0xdc3a03fd
 800cc2c:	145b01f5 	.word	0x145b01f5
 800cc30:	be3e2fe0 	.word	0xbe3e2fe0
 800cc34:	0800f208 	.word	0x0800f208
 800cc38:	0800f1f8 	.word	0x0800f1f8
 800cc3c:	4a8f      	ldr	r2, [pc, #572]	; (800ce7c <__ieee754_pow+0x998>)
 800cc3e:	4b90      	ldr	r3, [pc, #576]	; (800ce80 <__ieee754_pow+0x99c>)
 800cc40:	9804      	ldr	r0, [sp, #16]
 800cc42:	9905      	ldr	r1, [sp, #20]
 800cc44:	f7f4 fb2e 	bl	80012a4 <__aeabi_dadd>
 800cc48:	0032      	movs	r2, r6
 800cc4a:	9002      	str	r0, [sp, #8]
 800cc4c:	9103      	str	r1, [sp, #12]
 800cc4e:	003b      	movs	r3, r7
 800cc50:	0028      	movs	r0, r5
 800cc52:	0021      	movs	r1, r4
 800cc54:	f7f5 fbe4 	bl	8002420 <__aeabi_dsub>
 800cc58:	0002      	movs	r2, r0
 800cc5a:	000b      	movs	r3, r1
 800cc5c:	9802      	ldr	r0, [sp, #8]
 800cc5e:	9903      	ldr	r1, [sp, #12]
 800cc60:	f7f6 f8d0 	bl	8002e04 <__aeabi_dcmpgt>
 800cc64:	2800      	cmp	r0, #0
 800cc66:	d000      	beq.n	800cc6a <__ieee754_pow+0x786>
 800cc68:	e60b      	b.n	800c882 <__ieee754_pow+0x39e>
 800cc6a:	2100      	movs	r1, #0
 800cc6c:	4a85      	ldr	r2, [pc, #532]	; (800ce84 <__ieee754_pow+0x9a0>)
 800cc6e:	0063      	lsls	r3, r4, #1
 800cc70:	085b      	lsrs	r3, r3, #1
 800cc72:	9102      	str	r1, [sp, #8]
 800cc74:	4293      	cmp	r3, r2
 800cc76:	dd25      	ble.n	800ccc4 <__ieee754_pow+0x7e0>
 800cc78:	4a83      	ldr	r2, [pc, #524]	; (800ce88 <__ieee754_pow+0x9a4>)
 800cc7a:	151b      	asrs	r3, r3, #20
 800cc7c:	189b      	adds	r3, r3, r2
 800cc7e:	2280      	movs	r2, #128	; 0x80
 800cc80:	0352      	lsls	r2, r2, #13
 800cc82:	4694      	mov	ip, r2
 800cc84:	411a      	asrs	r2, r3
 800cc86:	1914      	adds	r4, r2, r4
 800cc88:	4b80      	ldr	r3, [pc, #512]	; (800ce8c <__ieee754_pow+0x9a8>)
 800cc8a:	0060      	lsls	r0, r4, #1
 800cc8c:	4d80      	ldr	r5, [pc, #512]	; (800ce90 <__ieee754_pow+0x9ac>)
 800cc8e:	0d40      	lsrs	r0, r0, #21
 800cc90:	18c0      	adds	r0, r0, r3
 800cc92:	4105      	asrs	r5, r0
 800cc94:	0021      	movs	r1, r4
 800cc96:	43a9      	bics	r1, r5
 800cc98:	000b      	movs	r3, r1
 800cc9a:	4661      	mov	r1, ip
 800cc9c:	0324      	lsls	r4, r4, #12
 800cc9e:	0b24      	lsrs	r4, r4, #12
 800cca0:	4321      	orrs	r1, r4
 800cca2:	2414      	movs	r4, #20
 800cca4:	1a20      	subs	r0, r4, r0
 800cca6:	4101      	asrs	r1, r0
 800cca8:	9102      	str	r1, [sp, #8]
 800ccaa:	9908      	ldr	r1, [sp, #32]
 800ccac:	2200      	movs	r2, #0
 800ccae:	2900      	cmp	r1, #0
 800ccb0:	da02      	bge.n	800ccb8 <__ieee754_pow+0x7d4>
 800ccb2:	9902      	ldr	r1, [sp, #8]
 800ccb4:	4249      	negs	r1, r1
 800ccb6:	9102      	str	r1, [sp, #8]
 800ccb8:	0030      	movs	r0, r6
 800ccba:	0039      	movs	r1, r7
 800ccbc:	f7f5 fbb0 	bl	8002420 <__aeabi_dsub>
 800ccc0:	9006      	str	r0, [sp, #24]
 800ccc2:	9107      	str	r1, [sp, #28]
 800ccc4:	9a04      	ldr	r2, [sp, #16]
 800ccc6:	9b05      	ldr	r3, [sp, #20]
 800ccc8:	9806      	ldr	r0, [sp, #24]
 800ccca:	9907      	ldr	r1, [sp, #28]
 800cccc:	2600      	movs	r6, #0
 800ccce:	f7f4 fae9 	bl	80012a4 <__aeabi_dadd>
 800ccd2:	2200      	movs	r2, #0
 800ccd4:	0030      	movs	r0, r6
 800ccd6:	4b6f      	ldr	r3, [pc, #444]	; (800ce94 <__ieee754_pow+0x9b0>)
 800ccd8:	000f      	movs	r7, r1
 800ccda:	f7f5 f935 	bl	8001f48 <__aeabi_dmul>
 800ccde:	9a06      	ldr	r2, [sp, #24]
 800cce0:	9b07      	ldr	r3, [sp, #28]
 800cce2:	9008      	str	r0, [sp, #32]
 800cce4:	9109      	str	r1, [sp, #36]	; 0x24
 800cce6:	0030      	movs	r0, r6
 800cce8:	0039      	movs	r1, r7
 800ccea:	f7f5 fb99 	bl	8002420 <__aeabi_dsub>
 800ccee:	0002      	movs	r2, r0
 800ccf0:	000b      	movs	r3, r1
 800ccf2:	9804      	ldr	r0, [sp, #16]
 800ccf4:	9905      	ldr	r1, [sp, #20]
 800ccf6:	f7f5 fb93 	bl	8002420 <__aeabi_dsub>
 800ccfa:	4a67      	ldr	r2, [pc, #412]	; (800ce98 <__ieee754_pow+0x9b4>)
 800ccfc:	4b67      	ldr	r3, [pc, #412]	; (800ce9c <__ieee754_pow+0x9b8>)
 800ccfe:	f7f5 f923 	bl	8001f48 <__aeabi_dmul>
 800cd02:	4a67      	ldr	r2, [pc, #412]	; (800cea0 <__ieee754_pow+0x9bc>)
 800cd04:	0004      	movs	r4, r0
 800cd06:	000d      	movs	r5, r1
 800cd08:	0030      	movs	r0, r6
 800cd0a:	0039      	movs	r1, r7
 800cd0c:	4b65      	ldr	r3, [pc, #404]	; (800cea4 <__ieee754_pow+0x9c0>)
 800cd0e:	f7f5 f91b 	bl	8001f48 <__aeabi_dmul>
 800cd12:	0002      	movs	r2, r0
 800cd14:	000b      	movs	r3, r1
 800cd16:	0020      	movs	r0, r4
 800cd18:	0029      	movs	r1, r5
 800cd1a:	f7f4 fac3 	bl	80012a4 <__aeabi_dadd>
 800cd1e:	0004      	movs	r4, r0
 800cd20:	000d      	movs	r5, r1
 800cd22:	0002      	movs	r2, r0
 800cd24:	000b      	movs	r3, r1
 800cd26:	9808      	ldr	r0, [sp, #32]
 800cd28:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cd2a:	f7f4 fabb 	bl	80012a4 <__aeabi_dadd>
 800cd2e:	9a08      	ldr	r2, [sp, #32]
 800cd30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd32:	0006      	movs	r6, r0
 800cd34:	000f      	movs	r7, r1
 800cd36:	f7f5 fb73 	bl	8002420 <__aeabi_dsub>
 800cd3a:	0002      	movs	r2, r0
 800cd3c:	000b      	movs	r3, r1
 800cd3e:	0020      	movs	r0, r4
 800cd40:	0029      	movs	r1, r5
 800cd42:	f7f5 fb6d 	bl	8002420 <__aeabi_dsub>
 800cd46:	0032      	movs	r2, r6
 800cd48:	9004      	str	r0, [sp, #16]
 800cd4a:	9105      	str	r1, [sp, #20]
 800cd4c:	003b      	movs	r3, r7
 800cd4e:	0030      	movs	r0, r6
 800cd50:	0039      	movs	r1, r7
 800cd52:	f7f5 f8f9 	bl	8001f48 <__aeabi_dmul>
 800cd56:	0004      	movs	r4, r0
 800cd58:	000d      	movs	r5, r1
 800cd5a:	4a53      	ldr	r2, [pc, #332]	; (800cea8 <__ieee754_pow+0x9c4>)
 800cd5c:	4b53      	ldr	r3, [pc, #332]	; (800ceac <__ieee754_pow+0x9c8>)
 800cd5e:	f7f5 f8f3 	bl	8001f48 <__aeabi_dmul>
 800cd62:	4a53      	ldr	r2, [pc, #332]	; (800ceb0 <__ieee754_pow+0x9cc>)
 800cd64:	4b53      	ldr	r3, [pc, #332]	; (800ceb4 <__ieee754_pow+0x9d0>)
 800cd66:	f7f5 fb5b 	bl	8002420 <__aeabi_dsub>
 800cd6a:	0022      	movs	r2, r4
 800cd6c:	002b      	movs	r3, r5
 800cd6e:	f7f5 f8eb 	bl	8001f48 <__aeabi_dmul>
 800cd72:	4a51      	ldr	r2, [pc, #324]	; (800ceb8 <__ieee754_pow+0x9d4>)
 800cd74:	4b51      	ldr	r3, [pc, #324]	; (800cebc <__ieee754_pow+0x9d8>)
 800cd76:	f7f4 fa95 	bl	80012a4 <__aeabi_dadd>
 800cd7a:	0022      	movs	r2, r4
 800cd7c:	002b      	movs	r3, r5
 800cd7e:	f7f5 f8e3 	bl	8001f48 <__aeabi_dmul>
 800cd82:	4a4f      	ldr	r2, [pc, #316]	; (800cec0 <__ieee754_pow+0x9dc>)
 800cd84:	4b4f      	ldr	r3, [pc, #316]	; (800cec4 <__ieee754_pow+0x9e0>)
 800cd86:	f7f5 fb4b 	bl	8002420 <__aeabi_dsub>
 800cd8a:	0022      	movs	r2, r4
 800cd8c:	002b      	movs	r3, r5
 800cd8e:	f7f5 f8db 	bl	8001f48 <__aeabi_dmul>
 800cd92:	4a4d      	ldr	r2, [pc, #308]	; (800cec8 <__ieee754_pow+0x9e4>)
 800cd94:	4b4d      	ldr	r3, [pc, #308]	; (800cecc <__ieee754_pow+0x9e8>)
 800cd96:	f7f4 fa85 	bl	80012a4 <__aeabi_dadd>
 800cd9a:	0022      	movs	r2, r4
 800cd9c:	002b      	movs	r3, r5
 800cd9e:	f7f5 f8d3 	bl	8001f48 <__aeabi_dmul>
 800cda2:	0002      	movs	r2, r0
 800cda4:	000b      	movs	r3, r1
 800cda6:	0030      	movs	r0, r6
 800cda8:	0039      	movs	r1, r7
 800cdaa:	f7f5 fb39 	bl	8002420 <__aeabi_dsub>
 800cdae:	0004      	movs	r4, r0
 800cdb0:	000d      	movs	r5, r1
 800cdb2:	0002      	movs	r2, r0
 800cdb4:	000b      	movs	r3, r1
 800cdb6:	0030      	movs	r0, r6
 800cdb8:	0039      	movs	r1, r7
 800cdba:	f7f5 f8c5 	bl	8001f48 <__aeabi_dmul>
 800cdbe:	2380      	movs	r3, #128	; 0x80
 800cdc0:	9006      	str	r0, [sp, #24]
 800cdc2:	9107      	str	r1, [sp, #28]
 800cdc4:	2200      	movs	r2, #0
 800cdc6:	0020      	movs	r0, r4
 800cdc8:	0029      	movs	r1, r5
 800cdca:	05db      	lsls	r3, r3, #23
 800cdcc:	f7f5 fb28 	bl	8002420 <__aeabi_dsub>
 800cdd0:	0002      	movs	r2, r0
 800cdd2:	000b      	movs	r3, r1
 800cdd4:	9806      	ldr	r0, [sp, #24]
 800cdd6:	9907      	ldr	r1, [sp, #28]
 800cdd8:	f7f4 fdce 	bl	8001978 <__aeabi_ddiv>
 800cddc:	9a04      	ldr	r2, [sp, #16]
 800cdde:	9b05      	ldr	r3, [sp, #20]
 800cde0:	0004      	movs	r4, r0
 800cde2:	000d      	movs	r5, r1
 800cde4:	0030      	movs	r0, r6
 800cde6:	0039      	movs	r1, r7
 800cde8:	f7f5 f8ae 	bl	8001f48 <__aeabi_dmul>
 800cdec:	9a04      	ldr	r2, [sp, #16]
 800cdee:	9b05      	ldr	r3, [sp, #20]
 800cdf0:	f7f4 fa58 	bl	80012a4 <__aeabi_dadd>
 800cdf4:	0002      	movs	r2, r0
 800cdf6:	000b      	movs	r3, r1
 800cdf8:	0020      	movs	r0, r4
 800cdfa:	0029      	movs	r1, r5
 800cdfc:	f7f5 fb10 	bl	8002420 <__aeabi_dsub>
 800ce00:	0032      	movs	r2, r6
 800ce02:	003b      	movs	r3, r7
 800ce04:	f7f5 fb0c 	bl	8002420 <__aeabi_dsub>
 800ce08:	0002      	movs	r2, r0
 800ce0a:	000b      	movs	r3, r1
 800ce0c:	2000      	movs	r0, #0
 800ce0e:	4930      	ldr	r1, [pc, #192]	; (800ced0 <__ieee754_pow+0x9ec>)
 800ce10:	f7f5 fb06 	bl	8002420 <__aeabi_dsub>
 800ce14:	9b02      	ldr	r3, [sp, #8]
 800ce16:	051b      	lsls	r3, r3, #20
 800ce18:	185b      	adds	r3, r3, r1
 800ce1a:	151a      	asrs	r2, r3, #20
 800ce1c:	2a00      	cmp	r2, #0
 800ce1e:	dc26      	bgt.n	800ce6e <__ieee754_pow+0x98a>
 800ce20:	9a02      	ldr	r2, [sp, #8]
 800ce22:	f001 f905 	bl	800e030 <scalbn>
 800ce26:	9a00      	ldr	r2, [sp, #0]
 800ce28:	9b01      	ldr	r3, [sp, #4]
 800ce2a:	f7ff fc2d 	bl	800c688 <__ieee754_pow+0x1a4>
 800ce2e:	4a29      	ldr	r2, [pc, #164]	; (800ced4 <__ieee754_pow+0x9f0>)
 800ce30:	004b      	lsls	r3, r1, #1
 800ce32:	085b      	lsrs	r3, r3, #1
 800ce34:	4293      	cmp	r3, r2
 800ce36:	dc00      	bgt.n	800ce3a <__ieee754_pow+0x956>
 800ce38:	e717      	b.n	800cc6a <__ieee754_pow+0x786>
 800ce3a:	4b27      	ldr	r3, [pc, #156]	; (800ced8 <__ieee754_pow+0x9f4>)
 800ce3c:	18cb      	adds	r3, r1, r3
 800ce3e:	4303      	orrs	r3, r0
 800ce40:	d009      	beq.n	800ce56 <__ieee754_pow+0x972>
 800ce42:	9800      	ldr	r0, [sp, #0]
 800ce44:	9901      	ldr	r1, [sp, #4]
 800ce46:	4a25      	ldr	r2, [pc, #148]	; (800cedc <__ieee754_pow+0x9f8>)
 800ce48:	4b25      	ldr	r3, [pc, #148]	; (800cee0 <__ieee754_pow+0x9fc>)
 800ce4a:	f7f5 f87d 	bl	8001f48 <__aeabi_dmul>
 800ce4e:	4a23      	ldr	r2, [pc, #140]	; (800cedc <__ieee754_pow+0x9f8>)
 800ce50:	4b23      	ldr	r3, [pc, #140]	; (800cee0 <__ieee754_pow+0x9fc>)
 800ce52:	f7ff fc19 	bl	800c688 <__ieee754_pow+0x1a4>
 800ce56:	0032      	movs	r2, r6
 800ce58:	003b      	movs	r3, r7
 800ce5a:	f7f5 fae1 	bl	8002420 <__aeabi_dsub>
 800ce5e:	9a04      	ldr	r2, [sp, #16]
 800ce60:	9b05      	ldr	r3, [sp, #20]
 800ce62:	f7f5 ffd9 	bl	8002e18 <__aeabi_dcmpge>
 800ce66:	2800      	cmp	r0, #0
 800ce68:	d100      	bne.n	800ce6c <__ieee754_pow+0x988>
 800ce6a:	e6fe      	b.n	800cc6a <__ieee754_pow+0x786>
 800ce6c:	e7e9      	b.n	800ce42 <__ieee754_pow+0x95e>
 800ce6e:	0019      	movs	r1, r3
 800ce70:	e7d9      	b.n	800ce26 <__ieee754_pow+0x942>
 800ce72:	2300      	movs	r3, #0
 800ce74:	4c16      	ldr	r4, [pc, #88]	; (800ced0 <__ieee754_pow+0x9ec>)
 800ce76:	f7ff fbec 	bl	800c652 <__ieee754_pow+0x16e>
 800ce7a:	46c0      	nop			; (mov r8, r8)
 800ce7c:	652b82fe 	.word	0x652b82fe
 800ce80:	3c971547 	.word	0x3c971547
 800ce84:	3fe00000 	.word	0x3fe00000
 800ce88:	fffffc02 	.word	0xfffffc02
 800ce8c:	fffffc01 	.word	0xfffffc01
 800ce90:	000fffff 	.word	0x000fffff
 800ce94:	3fe62e43 	.word	0x3fe62e43
 800ce98:	fefa39ef 	.word	0xfefa39ef
 800ce9c:	3fe62e42 	.word	0x3fe62e42
 800cea0:	0ca86c39 	.word	0x0ca86c39
 800cea4:	be205c61 	.word	0xbe205c61
 800cea8:	72bea4d0 	.word	0x72bea4d0
 800ceac:	3e663769 	.word	0x3e663769
 800ceb0:	c5d26bf1 	.word	0xc5d26bf1
 800ceb4:	3ebbbd41 	.word	0x3ebbbd41
 800ceb8:	af25de2c 	.word	0xaf25de2c
 800cebc:	3f11566a 	.word	0x3f11566a
 800cec0:	16bebd93 	.word	0x16bebd93
 800cec4:	3f66c16c 	.word	0x3f66c16c
 800cec8:	5555553e 	.word	0x5555553e
 800cecc:	3fc55555 	.word	0x3fc55555
 800ced0:	3ff00000 	.word	0x3ff00000
 800ced4:	4090cbff 	.word	0x4090cbff
 800ced8:	3f6f3400 	.word	0x3f6f3400
 800cedc:	c2f8f359 	.word	0xc2f8f359
 800cee0:	01a56e1f 	.word	0x01a56e1f

0800cee4 <__ieee754_rem_pio2>:
 800cee4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cee6:	004b      	lsls	r3, r1, #1
 800cee8:	b091      	sub	sp, #68	; 0x44
 800ceea:	085b      	lsrs	r3, r3, #1
 800ceec:	9302      	str	r3, [sp, #8]
 800ceee:	0017      	movs	r7, r2
 800cef0:	4bb6      	ldr	r3, [pc, #728]	; (800d1cc <__ieee754_rem_pio2+0x2e8>)
 800cef2:	9a02      	ldr	r2, [sp, #8]
 800cef4:	0004      	movs	r4, r0
 800cef6:	000d      	movs	r5, r1
 800cef8:	9109      	str	r1, [sp, #36]	; 0x24
 800cefa:	429a      	cmp	r2, r3
 800cefc:	dc09      	bgt.n	800cf12 <__ieee754_rem_pio2+0x2e>
 800cefe:	0002      	movs	r2, r0
 800cf00:	000b      	movs	r3, r1
 800cf02:	603a      	str	r2, [r7, #0]
 800cf04:	607b      	str	r3, [r7, #4]
 800cf06:	2200      	movs	r2, #0
 800cf08:	2300      	movs	r3, #0
 800cf0a:	60ba      	str	r2, [r7, #8]
 800cf0c:	60fb      	str	r3, [r7, #12]
 800cf0e:	2600      	movs	r6, #0
 800cf10:	e025      	b.n	800cf5e <__ieee754_rem_pio2+0x7a>
 800cf12:	4baf      	ldr	r3, [pc, #700]	; (800d1d0 <__ieee754_rem_pio2+0x2ec>)
 800cf14:	9a02      	ldr	r2, [sp, #8]
 800cf16:	429a      	cmp	r2, r3
 800cf18:	dd00      	ble.n	800cf1c <__ieee754_rem_pio2+0x38>
 800cf1a:	e06e      	b.n	800cffa <__ieee754_rem_pio2+0x116>
 800cf1c:	4ead      	ldr	r6, [pc, #692]	; (800d1d4 <__ieee754_rem_pio2+0x2f0>)
 800cf1e:	4aae      	ldr	r2, [pc, #696]	; (800d1d8 <__ieee754_rem_pio2+0x2f4>)
 800cf20:	2d00      	cmp	r5, #0
 800cf22:	dd35      	ble.n	800cf90 <__ieee754_rem_pio2+0xac>
 800cf24:	0020      	movs	r0, r4
 800cf26:	0029      	movs	r1, r5
 800cf28:	4baa      	ldr	r3, [pc, #680]	; (800d1d4 <__ieee754_rem_pio2+0x2f0>)
 800cf2a:	f7f5 fa79 	bl	8002420 <__aeabi_dsub>
 800cf2e:	9b02      	ldr	r3, [sp, #8]
 800cf30:	0004      	movs	r4, r0
 800cf32:	000d      	movs	r5, r1
 800cf34:	42b3      	cmp	r3, r6
 800cf36:	d015      	beq.n	800cf64 <__ieee754_rem_pio2+0x80>
 800cf38:	4aa8      	ldr	r2, [pc, #672]	; (800d1dc <__ieee754_rem_pio2+0x2f8>)
 800cf3a:	4ba9      	ldr	r3, [pc, #676]	; (800d1e0 <__ieee754_rem_pio2+0x2fc>)
 800cf3c:	f7f5 fa70 	bl	8002420 <__aeabi_dsub>
 800cf40:	0002      	movs	r2, r0
 800cf42:	000b      	movs	r3, r1
 800cf44:	0020      	movs	r0, r4
 800cf46:	603a      	str	r2, [r7, #0]
 800cf48:	607b      	str	r3, [r7, #4]
 800cf4a:	0029      	movs	r1, r5
 800cf4c:	f7f5 fa68 	bl	8002420 <__aeabi_dsub>
 800cf50:	4aa2      	ldr	r2, [pc, #648]	; (800d1dc <__ieee754_rem_pio2+0x2f8>)
 800cf52:	4ba3      	ldr	r3, [pc, #652]	; (800d1e0 <__ieee754_rem_pio2+0x2fc>)
 800cf54:	f7f5 fa64 	bl	8002420 <__aeabi_dsub>
 800cf58:	2601      	movs	r6, #1
 800cf5a:	60b8      	str	r0, [r7, #8]
 800cf5c:	60f9      	str	r1, [r7, #12]
 800cf5e:	0030      	movs	r0, r6
 800cf60:	b011      	add	sp, #68	; 0x44
 800cf62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf64:	22d3      	movs	r2, #211	; 0xd3
 800cf66:	4b9e      	ldr	r3, [pc, #632]	; (800d1e0 <__ieee754_rem_pio2+0x2fc>)
 800cf68:	0552      	lsls	r2, r2, #21
 800cf6a:	f7f5 fa59 	bl	8002420 <__aeabi_dsub>
 800cf6e:	4a9d      	ldr	r2, [pc, #628]	; (800d1e4 <__ieee754_rem_pio2+0x300>)
 800cf70:	4b9d      	ldr	r3, [pc, #628]	; (800d1e8 <__ieee754_rem_pio2+0x304>)
 800cf72:	0004      	movs	r4, r0
 800cf74:	000d      	movs	r5, r1
 800cf76:	f7f5 fa53 	bl	8002420 <__aeabi_dsub>
 800cf7a:	0002      	movs	r2, r0
 800cf7c:	000b      	movs	r3, r1
 800cf7e:	0020      	movs	r0, r4
 800cf80:	603a      	str	r2, [r7, #0]
 800cf82:	607b      	str	r3, [r7, #4]
 800cf84:	0029      	movs	r1, r5
 800cf86:	f7f5 fa4b 	bl	8002420 <__aeabi_dsub>
 800cf8a:	4a96      	ldr	r2, [pc, #600]	; (800d1e4 <__ieee754_rem_pio2+0x300>)
 800cf8c:	4b96      	ldr	r3, [pc, #600]	; (800d1e8 <__ieee754_rem_pio2+0x304>)
 800cf8e:	e7e1      	b.n	800cf54 <__ieee754_rem_pio2+0x70>
 800cf90:	0020      	movs	r0, r4
 800cf92:	0029      	movs	r1, r5
 800cf94:	4b8f      	ldr	r3, [pc, #572]	; (800d1d4 <__ieee754_rem_pio2+0x2f0>)
 800cf96:	f7f4 f985 	bl	80012a4 <__aeabi_dadd>
 800cf9a:	9b02      	ldr	r3, [sp, #8]
 800cf9c:	0004      	movs	r4, r0
 800cf9e:	000d      	movs	r5, r1
 800cfa0:	42b3      	cmp	r3, r6
 800cfa2:	d014      	beq.n	800cfce <__ieee754_rem_pio2+0xea>
 800cfa4:	4a8d      	ldr	r2, [pc, #564]	; (800d1dc <__ieee754_rem_pio2+0x2f8>)
 800cfa6:	4b8e      	ldr	r3, [pc, #568]	; (800d1e0 <__ieee754_rem_pio2+0x2fc>)
 800cfa8:	f7f4 f97c 	bl	80012a4 <__aeabi_dadd>
 800cfac:	0002      	movs	r2, r0
 800cfae:	000b      	movs	r3, r1
 800cfb0:	0020      	movs	r0, r4
 800cfb2:	603a      	str	r2, [r7, #0]
 800cfb4:	607b      	str	r3, [r7, #4]
 800cfb6:	0029      	movs	r1, r5
 800cfb8:	f7f5 fa32 	bl	8002420 <__aeabi_dsub>
 800cfbc:	4a87      	ldr	r2, [pc, #540]	; (800d1dc <__ieee754_rem_pio2+0x2f8>)
 800cfbe:	4b88      	ldr	r3, [pc, #544]	; (800d1e0 <__ieee754_rem_pio2+0x2fc>)
 800cfc0:	f7f4 f970 	bl	80012a4 <__aeabi_dadd>
 800cfc4:	2601      	movs	r6, #1
 800cfc6:	60b8      	str	r0, [r7, #8]
 800cfc8:	60f9      	str	r1, [r7, #12]
 800cfca:	4276      	negs	r6, r6
 800cfcc:	e7c7      	b.n	800cf5e <__ieee754_rem_pio2+0x7a>
 800cfce:	22d3      	movs	r2, #211	; 0xd3
 800cfd0:	4b83      	ldr	r3, [pc, #524]	; (800d1e0 <__ieee754_rem_pio2+0x2fc>)
 800cfd2:	0552      	lsls	r2, r2, #21
 800cfd4:	f7f4 f966 	bl	80012a4 <__aeabi_dadd>
 800cfd8:	4a82      	ldr	r2, [pc, #520]	; (800d1e4 <__ieee754_rem_pio2+0x300>)
 800cfda:	4b83      	ldr	r3, [pc, #524]	; (800d1e8 <__ieee754_rem_pio2+0x304>)
 800cfdc:	0004      	movs	r4, r0
 800cfde:	000d      	movs	r5, r1
 800cfe0:	f7f4 f960 	bl	80012a4 <__aeabi_dadd>
 800cfe4:	0002      	movs	r2, r0
 800cfe6:	000b      	movs	r3, r1
 800cfe8:	0020      	movs	r0, r4
 800cfea:	603a      	str	r2, [r7, #0]
 800cfec:	607b      	str	r3, [r7, #4]
 800cfee:	0029      	movs	r1, r5
 800cff0:	f7f5 fa16 	bl	8002420 <__aeabi_dsub>
 800cff4:	4a7b      	ldr	r2, [pc, #492]	; (800d1e4 <__ieee754_rem_pio2+0x300>)
 800cff6:	4b7c      	ldr	r3, [pc, #496]	; (800d1e8 <__ieee754_rem_pio2+0x304>)
 800cff8:	e7e2      	b.n	800cfc0 <__ieee754_rem_pio2+0xdc>
 800cffa:	4b7c      	ldr	r3, [pc, #496]	; (800d1ec <__ieee754_rem_pio2+0x308>)
 800cffc:	9a02      	ldr	r2, [sp, #8]
 800cffe:	429a      	cmp	r2, r3
 800d000:	dd00      	ble.n	800d004 <__ieee754_rem_pio2+0x120>
 800d002:	e0d3      	b.n	800d1ac <__ieee754_rem_pio2+0x2c8>
 800d004:	0020      	movs	r0, r4
 800d006:	0029      	movs	r1, r5
 800d008:	f000 feee 	bl	800dde8 <fabs>
 800d00c:	4a78      	ldr	r2, [pc, #480]	; (800d1f0 <__ieee754_rem_pio2+0x30c>)
 800d00e:	4b79      	ldr	r3, [pc, #484]	; (800d1f4 <__ieee754_rem_pio2+0x310>)
 800d010:	0004      	movs	r4, r0
 800d012:	000d      	movs	r5, r1
 800d014:	f7f4 ff98 	bl	8001f48 <__aeabi_dmul>
 800d018:	2200      	movs	r2, #0
 800d01a:	4b77      	ldr	r3, [pc, #476]	; (800d1f8 <__ieee754_rem_pio2+0x314>)
 800d01c:	f7f4 f942 	bl	80012a4 <__aeabi_dadd>
 800d020:	f7f5 fd90 	bl	8002b44 <__aeabi_d2iz>
 800d024:	0006      	movs	r6, r0
 800d026:	f7f5 fdc3 	bl	8002bb0 <__aeabi_i2d>
 800d02a:	4a6b      	ldr	r2, [pc, #428]	; (800d1d8 <__ieee754_rem_pio2+0x2f4>)
 800d02c:	4b69      	ldr	r3, [pc, #420]	; (800d1d4 <__ieee754_rem_pio2+0x2f0>)
 800d02e:	9006      	str	r0, [sp, #24]
 800d030:	9107      	str	r1, [sp, #28]
 800d032:	f7f4 ff89 	bl	8001f48 <__aeabi_dmul>
 800d036:	0002      	movs	r2, r0
 800d038:	000b      	movs	r3, r1
 800d03a:	0020      	movs	r0, r4
 800d03c:	0029      	movs	r1, r5
 800d03e:	f7f5 f9ef 	bl	8002420 <__aeabi_dsub>
 800d042:	4a66      	ldr	r2, [pc, #408]	; (800d1dc <__ieee754_rem_pio2+0x2f8>)
 800d044:	9004      	str	r0, [sp, #16]
 800d046:	9105      	str	r1, [sp, #20]
 800d048:	9806      	ldr	r0, [sp, #24]
 800d04a:	9907      	ldr	r1, [sp, #28]
 800d04c:	4b64      	ldr	r3, [pc, #400]	; (800d1e0 <__ieee754_rem_pio2+0x2fc>)
 800d04e:	f7f4 ff7b 	bl	8001f48 <__aeabi_dmul>
 800d052:	0004      	movs	r4, r0
 800d054:	000d      	movs	r5, r1
 800d056:	2e1f      	cmp	r6, #31
 800d058:	dc0f      	bgt.n	800d07a <__ieee754_rem_pio2+0x196>
 800d05a:	4a68      	ldr	r2, [pc, #416]	; (800d1fc <__ieee754_rem_pio2+0x318>)
 800d05c:	1e73      	subs	r3, r6, #1
 800d05e:	009b      	lsls	r3, r3, #2
 800d060:	589b      	ldr	r3, [r3, r2]
 800d062:	9a02      	ldr	r2, [sp, #8]
 800d064:	4293      	cmp	r3, r2
 800d066:	d008      	beq.n	800d07a <__ieee754_rem_pio2+0x196>
 800d068:	9804      	ldr	r0, [sp, #16]
 800d06a:	9905      	ldr	r1, [sp, #20]
 800d06c:	0022      	movs	r2, r4
 800d06e:	002b      	movs	r3, r5
 800d070:	f7f5 f9d6 	bl	8002420 <__aeabi_dsub>
 800d074:	6038      	str	r0, [r7, #0]
 800d076:	6079      	str	r1, [r7, #4]
 800d078:	e012      	b.n	800d0a0 <__ieee754_rem_pio2+0x1bc>
 800d07a:	0022      	movs	r2, r4
 800d07c:	9804      	ldr	r0, [sp, #16]
 800d07e:	9905      	ldr	r1, [sp, #20]
 800d080:	002b      	movs	r3, r5
 800d082:	f7f5 f9cd 	bl	8002420 <__aeabi_dsub>
 800d086:	9b02      	ldr	r3, [sp, #8]
 800d088:	151b      	asrs	r3, r3, #20
 800d08a:	9308      	str	r3, [sp, #32]
 800d08c:	9a08      	ldr	r2, [sp, #32]
 800d08e:	004b      	lsls	r3, r1, #1
 800d090:	0d5b      	lsrs	r3, r3, #21
 800d092:	1ad3      	subs	r3, r2, r3
 800d094:	2b10      	cmp	r3, #16
 800d096:	dc21      	bgt.n	800d0dc <__ieee754_rem_pio2+0x1f8>
 800d098:	0002      	movs	r2, r0
 800d09a:	000b      	movs	r3, r1
 800d09c:	603a      	str	r2, [r7, #0]
 800d09e:	607b      	str	r3, [r7, #4]
 800d0a0:	9804      	ldr	r0, [sp, #16]
 800d0a2:	9905      	ldr	r1, [sp, #20]
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	683a      	ldr	r2, [r7, #0]
 800d0a8:	9302      	str	r3, [sp, #8]
 800d0aa:	9b02      	ldr	r3, [sp, #8]
 800d0ac:	f7f5 f9b8 	bl	8002420 <__aeabi_dsub>
 800d0b0:	0022      	movs	r2, r4
 800d0b2:	002b      	movs	r3, r5
 800d0b4:	f7f5 f9b4 	bl	8002420 <__aeabi_dsub>
 800d0b8:	000b      	movs	r3, r1
 800d0ba:	0002      	movs	r2, r0
 800d0bc:	60ba      	str	r2, [r7, #8]
 800d0be:	60fb      	str	r3, [r7, #12]
 800d0c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	db00      	blt.n	800d0c8 <__ieee754_rem_pio2+0x1e4>
 800d0c6:	e74a      	b.n	800cf5e <__ieee754_rem_pio2+0x7a>
 800d0c8:	2280      	movs	r2, #128	; 0x80
 800d0ca:	0612      	lsls	r2, r2, #24
 800d0cc:	4694      	mov	ip, r2
 800d0ce:	9b02      	ldr	r3, [sp, #8]
 800d0d0:	1889      	adds	r1, r1, r2
 800d0d2:	4463      	add	r3, ip
 800d0d4:	607b      	str	r3, [r7, #4]
 800d0d6:	60b8      	str	r0, [r7, #8]
 800d0d8:	60f9      	str	r1, [r7, #12]
 800d0da:	e776      	b.n	800cfca <__ieee754_rem_pio2+0xe6>
 800d0dc:	22d3      	movs	r2, #211	; 0xd3
 800d0de:	9806      	ldr	r0, [sp, #24]
 800d0e0:	9907      	ldr	r1, [sp, #28]
 800d0e2:	4b3f      	ldr	r3, [pc, #252]	; (800d1e0 <__ieee754_rem_pio2+0x2fc>)
 800d0e4:	0552      	lsls	r2, r2, #21
 800d0e6:	f7f4 ff2f 	bl	8001f48 <__aeabi_dmul>
 800d0ea:	0004      	movs	r4, r0
 800d0ec:	000d      	movs	r5, r1
 800d0ee:	0002      	movs	r2, r0
 800d0f0:	000b      	movs	r3, r1
 800d0f2:	9804      	ldr	r0, [sp, #16]
 800d0f4:	9905      	ldr	r1, [sp, #20]
 800d0f6:	f7f5 f993 	bl	8002420 <__aeabi_dsub>
 800d0fa:	0002      	movs	r2, r0
 800d0fc:	000b      	movs	r3, r1
 800d0fe:	9002      	str	r0, [sp, #8]
 800d100:	9103      	str	r1, [sp, #12]
 800d102:	9804      	ldr	r0, [sp, #16]
 800d104:	9905      	ldr	r1, [sp, #20]
 800d106:	f7f5 f98b 	bl	8002420 <__aeabi_dsub>
 800d10a:	0022      	movs	r2, r4
 800d10c:	002b      	movs	r3, r5
 800d10e:	f7f5 f987 	bl	8002420 <__aeabi_dsub>
 800d112:	0004      	movs	r4, r0
 800d114:	000d      	movs	r5, r1
 800d116:	9806      	ldr	r0, [sp, #24]
 800d118:	9907      	ldr	r1, [sp, #28]
 800d11a:	4a32      	ldr	r2, [pc, #200]	; (800d1e4 <__ieee754_rem_pio2+0x300>)
 800d11c:	4b32      	ldr	r3, [pc, #200]	; (800d1e8 <__ieee754_rem_pio2+0x304>)
 800d11e:	f7f4 ff13 	bl	8001f48 <__aeabi_dmul>
 800d122:	0022      	movs	r2, r4
 800d124:	002b      	movs	r3, r5
 800d126:	f7f5 f97b 	bl	8002420 <__aeabi_dsub>
 800d12a:	0002      	movs	r2, r0
 800d12c:	000b      	movs	r3, r1
 800d12e:	0004      	movs	r4, r0
 800d130:	000d      	movs	r5, r1
 800d132:	9802      	ldr	r0, [sp, #8]
 800d134:	9903      	ldr	r1, [sp, #12]
 800d136:	f7f5 f973 	bl	8002420 <__aeabi_dsub>
 800d13a:	9a08      	ldr	r2, [sp, #32]
 800d13c:	004b      	lsls	r3, r1, #1
 800d13e:	0d5b      	lsrs	r3, r3, #21
 800d140:	1ad3      	subs	r3, r2, r3
 800d142:	2b31      	cmp	r3, #49	; 0x31
 800d144:	dc08      	bgt.n	800d158 <__ieee754_rem_pio2+0x274>
 800d146:	0002      	movs	r2, r0
 800d148:	000b      	movs	r3, r1
 800d14a:	603a      	str	r2, [r7, #0]
 800d14c:	607b      	str	r3, [r7, #4]
 800d14e:	9a02      	ldr	r2, [sp, #8]
 800d150:	9b03      	ldr	r3, [sp, #12]
 800d152:	9204      	str	r2, [sp, #16]
 800d154:	9305      	str	r3, [sp, #20]
 800d156:	e7a3      	b.n	800d0a0 <__ieee754_rem_pio2+0x1bc>
 800d158:	22b8      	movs	r2, #184	; 0xb8
 800d15a:	9806      	ldr	r0, [sp, #24]
 800d15c:	9907      	ldr	r1, [sp, #28]
 800d15e:	4b22      	ldr	r3, [pc, #136]	; (800d1e8 <__ieee754_rem_pio2+0x304>)
 800d160:	0592      	lsls	r2, r2, #22
 800d162:	f7f4 fef1 	bl	8001f48 <__aeabi_dmul>
 800d166:	0004      	movs	r4, r0
 800d168:	000d      	movs	r5, r1
 800d16a:	0002      	movs	r2, r0
 800d16c:	000b      	movs	r3, r1
 800d16e:	9802      	ldr	r0, [sp, #8]
 800d170:	9903      	ldr	r1, [sp, #12]
 800d172:	f7f5 f955 	bl	8002420 <__aeabi_dsub>
 800d176:	0002      	movs	r2, r0
 800d178:	000b      	movs	r3, r1
 800d17a:	9004      	str	r0, [sp, #16]
 800d17c:	9105      	str	r1, [sp, #20]
 800d17e:	9802      	ldr	r0, [sp, #8]
 800d180:	9903      	ldr	r1, [sp, #12]
 800d182:	f7f5 f94d 	bl	8002420 <__aeabi_dsub>
 800d186:	0022      	movs	r2, r4
 800d188:	002b      	movs	r3, r5
 800d18a:	f7f5 f949 	bl	8002420 <__aeabi_dsub>
 800d18e:	0004      	movs	r4, r0
 800d190:	000d      	movs	r5, r1
 800d192:	9806      	ldr	r0, [sp, #24]
 800d194:	9907      	ldr	r1, [sp, #28]
 800d196:	4a1a      	ldr	r2, [pc, #104]	; (800d200 <__ieee754_rem_pio2+0x31c>)
 800d198:	4b1a      	ldr	r3, [pc, #104]	; (800d204 <__ieee754_rem_pio2+0x320>)
 800d19a:	f7f4 fed5 	bl	8001f48 <__aeabi_dmul>
 800d19e:	0022      	movs	r2, r4
 800d1a0:	002b      	movs	r3, r5
 800d1a2:	f7f5 f93d 	bl	8002420 <__aeabi_dsub>
 800d1a6:	0004      	movs	r4, r0
 800d1a8:	000d      	movs	r5, r1
 800d1aa:	e75d      	b.n	800d068 <__ieee754_rem_pio2+0x184>
 800d1ac:	4b16      	ldr	r3, [pc, #88]	; (800d208 <__ieee754_rem_pio2+0x324>)
 800d1ae:	9a02      	ldr	r2, [sp, #8]
 800d1b0:	429a      	cmp	r2, r3
 800d1b2:	dd2b      	ble.n	800d20c <__ieee754_rem_pio2+0x328>
 800d1b4:	0022      	movs	r2, r4
 800d1b6:	002b      	movs	r3, r5
 800d1b8:	0020      	movs	r0, r4
 800d1ba:	0029      	movs	r1, r5
 800d1bc:	f7f5 f930 	bl	8002420 <__aeabi_dsub>
 800d1c0:	60b8      	str	r0, [r7, #8]
 800d1c2:	60f9      	str	r1, [r7, #12]
 800d1c4:	6038      	str	r0, [r7, #0]
 800d1c6:	6079      	str	r1, [r7, #4]
 800d1c8:	e6a1      	b.n	800cf0e <__ieee754_rem_pio2+0x2a>
 800d1ca:	46c0      	nop			; (mov r8, r8)
 800d1cc:	3fe921fb 	.word	0x3fe921fb
 800d1d0:	4002d97b 	.word	0x4002d97b
 800d1d4:	3ff921fb 	.word	0x3ff921fb
 800d1d8:	54400000 	.word	0x54400000
 800d1dc:	1a626331 	.word	0x1a626331
 800d1e0:	3dd0b461 	.word	0x3dd0b461
 800d1e4:	2e037073 	.word	0x2e037073
 800d1e8:	3ba3198a 	.word	0x3ba3198a
 800d1ec:	413921fb 	.word	0x413921fb
 800d1f0:	6dc9c883 	.word	0x6dc9c883
 800d1f4:	3fe45f30 	.word	0x3fe45f30
 800d1f8:	3fe00000 	.word	0x3fe00000
 800d1fc:	0800f218 	.word	0x0800f218
 800d200:	252049c1 	.word	0x252049c1
 800d204:	397b839a 	.word	0x397b839a
 800d208:	7fefffff 	.word	0x7fefffff
 800d20c:	9a02      	ldr	r2, [sp, #8]
 800d20e:	0020      	movs	r0, r4
 800d210:	1516      	asrs	r6, r2, #20
 800d212:	4a27      	ldr	r2, [pc, #156]	; (800d2b0 <__ieee754_rem_pio2+0x3cc>)
 800d214:	18b6      	adds	r6, r6, r2
 800d216:	9a02      	ldr	r2, [sp, #8]
 800d218:	0533      	lsls	r3, r6, #20
 800d21a:	1ad5      	subs	r5, r2, r3
 800d21c:	0029      	movs	r1, r5
 800d21e:	f7f5 fc91 	bl	8002b44 <__aeabi_d2iz>
 800d222:	f7f5 fcc5 	bl	8002bb0 <__aeabi_i2d>
 800d226:	0002      	movs	r2, r0
 800d228:	000b      	movs	r3, r1
 800d22a:	0020      	movs	r0, r4
 800d22c:	0029      	movs	r1, r5
 800d22e:	920a      	str	r2, [sp, #40]	; 0x28
 800d230:	930b      	str	r3, [sp, #44]	; 0x2c
 800d232:	f7f5 f8f5 	bl	8002420 <__aeabi_dsub>
 800d236:	2200      	movs	r2, #0
 800d238:	4b1e      	ldr	r3, [pc, #120]	; (800d2b4 <__ieee754_rem_pio2+0x3d0>)
 800d23a:	f7f4 fe85 	bl	8001f48 <__aeabi_dmul>
 800d23e:	000d      	movs	r5, r1
 800d240:	0004      	movs	r4, r0
 800d242:	f7f5 fc7f 	bl	8002b44 <__aeabi_d2iz>
 800d246:	f7f5 fcb3 	bl	8002bb0 <__aeabi_i2d>
 800d24a:	0002      	movs	r2, r0
 800d24c:	000b      	movs	r3, r1
 800d24e:	0020      	movs	r0, r4
 800d250:	0029      	movs	r1, r5
 800d252:	920c      	str	r2, [sp, #48]	; 0x30
 800d254:	930d      	str	r3, [sp, #52]	; 0x34
 800d256:	f7f5 f8e3 	bl	8002420 <__aeabi_dsub>
 800d25a:	2200      	movs	r2, #0
 800d25c:	4b15      	ldr	r3, [pc, #84]	; (800d2b4 <__ieee754_rem_pio2+0x3d0>)
 800d25e:	f7f4 fe73 	bl	8001f48 <__aeabi_dmul>
 800d262:	2503      	movs	r5, #3
 800d264:	900e      	str	r0, [sp, #56]	; 0x38
 800d266:	910f      	str	r1, [sp, #60]	; 0x3c
 800d268:	ac0a      	add	r4, sp, #40	; 0x28
 800d26a:	2200      	movs	r2, #0
 800d26c:	6920      	ldr	r0, [r4, #16]
 800d26e:	6961      	ldr	r1, [r4, #20]
 800d270:	2300      	movs	r3, #0
 800d272:	9502      	str	r5, [sp, #8]
 800d274:	3c08      	subs	r4, #8
 800d276:	3d01      	subs	r5, #1
 800d278:	f7f5 fdaa 	bl	8002dd0 <__aeabi_dcmpeq>
 800d27c:	2800      	cmp	r0, #0
 800d27e:	d1f4      	bne.n	800d26a <__ieee754_rem_pio2+0x386>
 800d280:	4b0d      	ldr	r3, [pc, #52]	; (800d2b8 <__ieee754_rem_pio2+0x3d4>)
 800d282:	0032      	movs	r2, r6
 800d284:	9301      	str	r3, [sp, #4]
 800d286:	2302      	movs	r3, #2
 800d288:	0039      	movs	r1, r7
 800d28a:	9300      	str	r3, [sp, #0]
 800d28c:	a80a      	add	r0, sp, #40	; 0x28
 800d28e:	9b02      	ldr	r3, [sp, #8]
 800d290:	f000 f988 	bl	800d5a4 <__kernel_rem_pio2>
 800d294:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d296:	0006      	movs	r6, r0
 800d298:	2b00      	cmp	r3, #0
 800d29a:	db00      	blt.n	800d29e <__ieee754_rem_pio2+0x3ba>
 800d29c:	e65f      	b.n	800cf5e <__ieee754_rem_pio2+0x7a>
 800d29e:	2280      	movs	r2, #128	; 0x80
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	0612      	lsls	r2, r2, #24
 800d2a4:	189b      	adds	r3, r3, r2
 800d2a6:	607b      	str	r3, [r7, #4]
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	189b      	adds	r3, r3, r2
 800d2ac:	60fb      	str	r3, [r7, #12]
 800d2ae:	e68c      	b.n	800cfca <__ieee754_rem_pio2+0xe6>
 800d2b0:	fffffbea 	.word	0xfffffbea
 800d2b4:	41700000 	.word	0x41700000
 800d2b8:	0800f298 	.word	0x0800f298

0800d2bc <__ieee754_sqrt>:
 800d2bc:	4b56      	ldr	r3, [pc, #344]	; (800d418 <__ieee754_sqrt+0x15c>)
 800d2be:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d2c0:	0002      	movs	r2, r0
 800d2c2:	0005      	movs	r5, r0
 800d2c4:	0018      	movs	r0, r3
 800d2c6:	000c      	movs	r4, r1
 800d2c8:	b085      	sub	sp, #20
 800d2ca:	4008      	ands	r0, r1
 800d2cc:	4298      	cmp	r0, r3
 800d2ce:	d10f      	bne.n	800d2f0 <__ieee754_sqrt+0x34>
 800d2d0:	000b      	movs	r3, r1
 800d2d2:	0028      	movs	r0, r5
 800d2d4:	f7f4 fe38 	bl	8001f48 <__aeabi_dmul>
 800d2d8:	0002      	movs	r2, r0
 800d2da:	000b      	movs	r3, r1
 800d2dc:	0028      	movs	r0, r5
 800d2de:	0021      	movs	r1, r4
 800d2e0:	f7f3 ffe0 	bl	80012a4 <__aeabi_dadd>
 800d2e4:	0005      	movs	r5, r0
 800d2e6:	000c      	movs	r4, r1
 800d2e8:	0028      	movs	r0, r5
 800d2ea:	0021      	movs	r1, r4
 800d2ec:	b005      	add	sp, #20
 800d2ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d2f0:	2900      	cmp	r1, #0
 800d2f2:	dc10      	bgt.n	800d316 <__ieee754_sqrt+0x5a>
 800d2f4:	004b      	lsls	r3, r1, #1
 800d2f6:	085b      	lsrs	r3, r3, #1
 800d2f8:	432b      	orrs	r3, r5
 800d2fa:	d0f5      	beq.n	800d2e8 <__ieee754_sqrt+0x2c>
 800d2fc:	2000      	movs	r0, #0
 800d2fe:	4281      	cmp	r1, r0
 800d300:	d100      	bne.n	800d304 <__ieee754_sqrt+0x48>
 800d302:	e080      	b.n	800d406 <__ieee754_sqrt+0x14a>
 800d304:	000b      	movs	r3, r1
 800d306:	0028      	movs	r0, r5
 800d308:	f7f5 f88a 	bl	8002420 <__aeabi_dsub>
 800d30c:	0002      	movs	r2, r0
 800d30e:	000b      	movs	r3, r1
 800d310:	f7f4 fb32 	bl	8001978 <__aeabi_ddiv>
 800d314:	e7e6      	b.n	800d2e4 <__ieee754_sqrt+0x28>
 800d316:	1508      	asrs	r0, r1, #20
 800d318:	d075      	beq.n	800d406 <__ieee754_sqrt+0x14a>
 800d31a:	4b40      	ldr	r3, [pc, #256]	; (800d41c <__ieee754_sqrt+0x160>)
 800d31c:	0309      	lsls	r1, r1, #12
 800d31e:	18c4      	adds	r4, r0, r3
 800d320:	2380      	movs	r3, #128	; 0x80
 800d322:	0b09      	lsrs	r1, r1, #12
 800d324:	035b      	lsls	r3, r3, #13
 800d326:	4319      	orrs	r1, r3
 800d328:	07c3      	lsls	r3, r0, #31
 800d32a:	d403      	bmi.n	800d334 <__ieee754_sqrt+0x78>
 800d32c:	0fd3      	lsrs	r3, r2, #31
 800d32e:	0049      	lsls	r1, r1, #1
 800d330:	18c9      	adds	r1, r1, r3
 800d332:	0052      	lsls	r2, r2, #1
 800d334:	1063      	asrs	r3, r4, #1
 800d336:	2400      	movs	r4, #0
 800d338:	0049      	lsls	r1, r1, #1
 800d33a:	9303      	str	r3, [sp, #12]
 800d33c:	0fd3      	lsrs	r3, r2, #31
 800d33e:	18cb      	adds	r3, r1, r3
 800d340:	2180      	movs	r1, #128	; 0x80
 800d342:	2516      	movs	r5, #22
 800d344:	0020      	movs	r0, r4
 800d346:	0052      	lsls	r2, r2, #1
 800d348:	0389      	lsls	r1, r1, #14
 800d34a:	1846      	adds	r6, r0, r1
 800d34c:	429e      	cmp	r6, r3
 800d34e:	dc02      	bgt.n	800d356 <__ieee754_sqrt+0x9a>
 800d350:	1870      	adds	r0, r6, r1
 800d352:	1b9b      	subs	r3, r3, r6
 800d354:	1864      	adds	r4, r4, r1
 800d356:	0fd6      	lsrs	r6, r2, #31
 800d358:	005b      	lsls	r3, r3, #1
 800d35a:	3d01      	subs	r5, #1
 800d35c:	18f3      	adds	r3, r6, r3
 800d35e:	0052      	lsls	r2, r2, #1
 800d360:	0849      	lsrs	r1, r1, #1
 800d362:	2d00      	cmp	r5, #0
 800d364:	d1f1      	bne.n	800d34a <__ieee754_sqrt+0x8e>
 800d366:	2620      	movs	r6, #32
 800d368:	2780      	movs	r7, #128	; 0x80
 800d36a:	0029      	movs	r1, r5
 800d36c:	9601      	str	r6, [sp, #4]
 800d36e:	063f      	lsls	r7, r7, #24
 800d370:	197e      	adds	r6, r7, r5
 800d372:	46b4      	mov	ip, r6
 800d374:	4283      	cmp	r3, r0
 800d376:	dc02      	bgt.n	800d37e <__ieee754_sqrt+0xc2>
 800d378:	d114      	bne.n	800d3a4 <__ieee754_sqrt+0xe8>
 800d37a:	4296      	cmp	r6, r2
 800d37c:	d812      	bhi.n	800d3a4 <__ieee754_sqrt+0xe8>
 800d37e:	4665      	mov	r5, ip
 800d380:	4666      	mov	r6, ip
 800d382:	19ed      	adds	r5, r5, r7
 800d384:	9002      	str	r0, [sp, #8]
 800d386:	2e00      	cmp	r6, #0
 800d388:	da03      	bge.n	800d392 <__ieee754_sqrt+0xd6>
 800d38a:	43ee      	mvns	r6, r5
 800d38c:	0ff6      	lsrs	r6, r6, #31
 800d38e:	1986      	adds	r6, r0, r6
 800d390:	9602      	str	r6, [sp, #8]
 800d392:	1a1b      	subs	r3, r3, r0
 800d394:	4562      	cmp	r2, ip
 800d396:	4180      	sbcs	r0, r0
 800d398:	4240      	negs	r0, r0
 800d39a:	1a1b      	subs	r3, r3, r0
 800d39c:	4660      	mov	r0, ip
 800d39e:	1a12      	subs	r2, r2, r0
 800d3a0:	9802      	ldr	r0, [sp, #8]
 800d3a2:	19c9      	adds	r1, r1, r7
 800d3a4:	0fd6      	lsrs	r6, r2, #31
 800d3a6:	005b      	lsls	r3, r3, #1
 800d3a8:	18f3      	adds	r3, r6, r3
 800d3aa:	9e01      	ldr	r6, [sp, #4]
 800d3ac:	0052      	lsls	r2, r2, #1
 800d3ae:	3e01      	subs	r6, #1
 800d3b0:	087f      	lsrs	r7, r7, #1
 800d3b2:	9601      	str	r6, [sp, #4]
 800d3b4:	2e00      	cmp	r6, #0
 800d3b6:	d1db      	bne.n	800d370 <__ieee754_sqrt+0xb4>
 800d3b8:	4313      	orrs	r3, r2
 800d3ba:	d003      	beq.n	800d3c4 <__ieee754_sqrt+0x108>
 800d3bc:	1c4b      	adds	r3, r1, #1
 800d3be:	d127      	bne.n	800d410 <__ieee754_sqrt+0x154>
 800d3c0:	0031      	movs	r1, r6
 800d3c2:	3401      	adds	r4, #1
 800d3c4:	4b16      	ldr	r3, [pc, #88]	; (800d420 <__ieee754_sqrt+0x164>)
 800d3c6:	1060      	asrs	r0, r4, #1
 800d3c8:	18c0      	adds	r0, r0, r3
 800d3ca:	0849      	lsrs	r1, r1, #1
 800d3cc:	07e3      	lsls	r3, r4, #31
 800d3ce:	d502      	bpl.n	800d3d6 <__ieee754_sqrt+0x11a>
 800d3d0:	2380      	movs	r3, #128	; 0x80
 800d3d2:	061b      	lsls	r3, r3, #24
 800d3d4:	4319      	orrs	r1, r3
 800d3d6:	9b03      	ldr	r3, [sp, #12]
 800d3d8:	000d      	movs	r5, r1
 800d3da:	051c      	lsls	r4, r3, #20
 800d3dc:	1823      	adds	r3, r4, r0
 800d3de:	001c      	movs	r4, r3
 800d3e0:	e782      	b.n	800d2e8 <__ieee754_sqrt+0x2c>
 800d3e2:	0ad1      	lsrs	r1, r2, #11
 800d3e4:	3b15      	subs	r3, #21
 800d3e6:	0552      	lsls	r2, r2, #21
 800d3e8:	2900      	cmp	r1, #0
 800d3ea:	d0fa      	beq.n	800d3e2 <__ieee754_sqrt+0x126>
 800d3ec:	2480      	movs	r4, #128	; 0x80
 800d3ee:	0364      	lsls	r4, r4, #13
 800d3f0:	4221      	tst	r1, r4
 800d3f2:	d00a      	beq.n	800d40a <__ieee754_sqrt+0x14e>
 800d3f4:	2420      	movs	r4, #32
 800d3f6:	0016      	movs	r6, r2
 800d3f8:	1a24      	subs	r4, r4, r0
 800d3fa:	40e6      	lsrs	r6, r4
 800d3fc:	1e45      	subs	r5, r0, #1
 800d3fe:	4082      	lsls	r2, r0
 800d400:	4331      	orrs	r1, r6
 800d402:	1b58      	subs	r0, r3, r5
 800d404:	e789      	b.n	800d31a <__ieee754_sqrt+0x5e>
 800d406:	2300      	movs	r3, #0
 800d408:	e7ee      	b.n	800d3e8 <__ieee754_sqrt+0x12c>
 800d40a:	0049      	lsls	r1, r1, #1
 800d40c:	3001      	adds	r0, #1
 800d40e:	e7ef      	b.n	800d3f0 <__ieee754_sqrt+0x134>
 800d410:	2301      	movs	r3, #1
 800d412:	3101      	adds	r1, #1
 800d414:	4399      	bics	r1, r3
 800d416:	e7d5      	b.n	800d3c4 <__ieee754_sqrt+0x108>
 800d418:	7ff00000 	.word	0x7ff00000
 800d41c:	fffffc01 	.word	0xfffffc01
 800d420:	3fe00000 	.word	0x3fe00000

0800d424 <__kernel_cos>:
 800d424:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d426:	b087      	sub	sp, #28
 800d428:	9204      	str	r2, [sp, #16]
 800d42a:	9305      	str	r3, [sp, #20]
 800d42c:	004b      	lsls	r3, r1, #1
 800d42e:	085b      	lsrs	r3, r3, #1
 800d430:	9300      	str	r3, [sp, #0]
 800d432:	23f9      	movs	r3, #249	; 0xf9
 800d434:	9a00      	ldr	r2, [sp, #0]
 800d436:	0007      	movs	r7, r0
 800d438:	000e      	movs	r6, r1
 800d43a:	059b      	lsls	r3, r3, #22
 800d43c:	429a      	cmp	r2, r3
 800d43e:	da04      	bge.n	800d44a <__kernel_cos+0x26>
 800d440:	f7f5 fb80 	bl	8002b44 <__aeabi_d2iz>
 800d444:	2800      	cmp	r0, #0
 800d446:	d100      	bne.n	800d44a <__kernel_cos+0x26>
 800d448:	e084      	b.n	800d554 <__kernel_cos+0x130>
 800d44a:	003a      	movs	r2, r7
 800d44c:	0033      	movs	r3, r6
 800d44e:	0038      	movs	r0, r7
 800d450:	0031      	movs	r1, r6
 800d452:	f7f4 fd79 	bl	8001f48 <__aeabi_dmul>
 800d456:	2200      	movs	r2, #0
 800d458:	4b40      	ldr	r3, [pc, #256]	; (800d55c <__kernel_cos+0x138>)
 800d45a:	0004      	movs	r4, r0
 800d45c:	000d      	movs	r5, r1
 800d45e:	f7f4 fd73 	bl	8001f48 <__aeabi_dmul>
 800d462:	4a3f      	ldr	r2, [pc, #252]	; (800d560 <__kernel_cos+0x13c>)
 800d464:	9002      	str	r0, [sp, #8]
 800d466:	9103      	str	r1, [sp, #12]
 800d468:	4b3e      	ldr	r3, [pc, #248]	; (800d564 <__kernel_cos+0x140>)
 800d46a:	0020      	movs	r0, r4
 800d46c:	0029      	movs	r1, r5
 800d46e:	f7f4 fd6b 	bl	8001f48 <__aeabi_dmul>
 800d472:	4a3d      	ldr	r2, [pc, #244]	; (800d568 <__kernel_cos+0x144>)
 800d474:	4b3d      	ldr	r3, [pc, #244]	; (800d56c <__kernel_cos+0x148>)
 800d476:	f7f3 ff15 	bl	80012a4 <__aeabi_dadd>
 800d47a:	0022      	movs	r2, r4
 800d47c:	002b      	movs	r3, r5
 800d47e:	f7f4 fd63 	bl	8001f48 <__aeabi_dmul>
 800d482:	4a3b      	ldr	r2, [pc, #236]	; (800d570 <__kernel_cos+0x14c>)
 800d484:	4b3b      	ldr	r3, [pc, #236]	; (800d574 <__kernel_cos+0x150>)
 800d486:	f7f4 ffcb 	bl	8002420 <__aeabi_dsub>
 800d48a:	0022      	movs	r2, r4
 800d48c:	002b      	movs	r3, r5
 800d48e:	f7f4 fd5b 	bl	8001f48 <__aeabi_dmul>
 800d492:	4a39      	ldr	r2, [pc, #228]	; (800d578 <__kernel_cos+0x154>)
 800d494:	4b39      	ldr	r3, [pc, #228]	; (800d57c <__kernel_cos+0x158>)
 800d496:	f7f3 ff05 	bl	80012a4 <__aeabi_dadd>
 800d49a:	0022      	movs	r2, r4
 800d49c:	002b      	movs	r3, r5
 800d49e:	f7f4 fd53 	bl	8001f48 <__aeabi_dmul>
 800d4a2:	4a37      	ldr	r2, [pc, #220]	; (800d580 <__kernel_cos+0x15c>)
 800d4a4:	4b37      	ldr	r3, [pc, #220]	; (800d584 <__kernel_cos+0x160>)
 800d4a6:	f7f4 ffbb 	bl	8002420 <__aeabi_dsub>
 800d4aa:	0022      	movs	r2, r4
 800d4ac:	002b      	movs	r3, r5
 800d4ae:	f7f4 fd4b 	bl	8001f48 <__aeabi_dmul>
 800d4b2:	4a35      	ldr	r2, [pc, #212]	; (800d588 <__kernel_cos+0x164>)
 800d4b4:	4b35      	ldr	r3, [pc, #212]	; (800d58c <__kernel_cos+0x168>)
 800d4b6:	f7f3 fef5 	bl	80012a4 <__aeabi_dadd>
 800d4ba:	0022      	movs	r2, r4
 800d4bc:	002b      	movs	r3, r5
 800d4be:	f7f4 fd43 	bl	8001f48 <__aeabi_dmul>
 800d4c2:	0022      	movs	r2, r4
 800d4c4:	002b      	movs	r3, r5
 800d4c6:	f7f4 fd3f 	bl	8001f48 <__aeabi_dmul>
 800d4ca:	9a04      	ldr	r2, [sp, #16]
 800d4cc:	9b05      	ldr	r3, [sp, #20]
 800d4ce:	0004      	movs	r4, r0
 800d4d0:	000d      	movs	r5, r1
 800d4d2:	0038      	movs	r0, r7
 800d4d4:	0031      	movs	r1, r6
 800d4d6:	f7f4 fd37 	bl	8001f48 <__aeabi_dmul>
 800d4da:	0002      	movs	r2, r0
 800d4dc:	000b      	movs	r3, r1
 800d4de:	0020      	movs	r0, r4
 800d4e0:	0029      	movs	r1, r5
 800d4e2:	f7f4 ff9d 	bl	8002420 <__aeabi_dsub>
 800d4e6:	4b2a      	ldr	r3, [pc, #168]	; (800d590 <__kernel_cos+0x16c>)
 800d4e8:	9a00      	ldr	r2, [sp, #0]
 800d4ea:	0004      	movs	r4, r0
 800d4ec:	000d      	movs	r5, r1
 800d4ee:	429a      	cmp	r2, r3
 800d4f0:	dc0d      	bgt.n	800d50e <__kernel_cos+0xea>
 800d4f2:	0002      	movs	r2, r0
 800d4f4:	000b      	movs	r3, r1
 800d4f6:	9802      	ldr	r0, [sp, #8]
 800d4f8:	9903      	ldr	r1, [sp, #12]
 800d4fa:	f7f4 ff91 	bl	8002420 <__aeabi_dsub>
 800d4fe:	0002      	movs	r2, r0
 800d500:	2000      	movs	r0, #0
 800d502:	000b      	movs	r3, r1
 800d504:	4923      	ldr	r1, [pc, #140]	; (800d594 <__kernel_cos+0x170>)
 800d506:	f7f4 ff8b 	bl	8002420 <__aeabi_dsub>
 800d50a:	b007      	add	sp, #28
 800d50c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d50e:	4b22      	ldr	r3, [pc, #136]	; (800d598 <__kernel_cos+0x174>)
 800d510:	9a00      	ldr	r2, [sp, #0]
 800d512:	2600      	movs	r6, #0
 800d514:	429a      	cmp	r2, r3
 800d516:	dc1b      	bgt.n	800d550 <__kernel_cos+0x12c>
 800d518:	0013      	movs	r3, r2
 800d51a:	4a20      	ldr	r2, [pc, #128]	; (800d59c <__kernel_cos+0x178>)
 800d51c:	4694      	mov	ip, r2
 800d51e:	4463      	add	r3, ip
 800d520:	001f      	movs	r7, r3
 800d522:	0032      	movs	r2, r6
 800d524:	003b      	movs	r3, r7
 800d526:	2000      	movs	r0, #0
 800d528:	491a      	ldr	r1, [pc, #104]	; (800d594 <__kernel_cos+0x170>)
 800d52a:	f7f4 ff79 	bl	8002420 <__aeabi_dsub>
 800d52e:	0032      	movs	r2, r6
 800d530:	003b      	movs	r3, r7
 800d532:	9000      	str	r0, [sp, #0]
 800d534:	9101      	str	r1, [sp, #4]
 800d536:	9802      	ldr	r0, [sp, #8]
 800d538:	9903      	ldr	r1, [sp, #12]
 800d53a:	f7f4 ff71 	bl	8002420 <__aeabi_dsub>
 800d53e:	0022      	movs	r2, r4
 800d540:	002b      	movs	r3, r5
 800d542:	f7f4 ff6d 	bl	8002420 <__aeabi_dsub>
 800d546:	0002      	movs	r2, r0
 800d548:	000b      	movs	r3, r1
 800d54a:	9800      	ldr	r0, [sp, #0]
 800d54c:	9901      	ldr	r1, [sp, #4]
 800d54e:	e7da      	b.n	800d506 <__kernel_cos+0xe2>
 800d550:	4f13      	ldr	r7, [pc, #76]	; (800d5a0 <__kernel_cos+0x17c>)
 800d552:	e7e6      	b.n	800d522 <__kernel_cos+0xfe>
 800d554:	2000      	movs	r0, #0
 800d556:	490f      	ldr	r1, [pc, #60]	; (800d594 <__kernel_cos+0x170>)
 800d558:	e7d7      	b.n	800d50a <__kernel_cos+0xe6>
 800d55a:	46c0      	nop			; (mov r8, r8)
 800d55c:	3fe00000 	.word	0x3fe00000
 800d560:	be8838d4 	.word	0xbe8838d4
 800d564:	bda8fae9 	.word	0xbda8fae9
 800d568:	bdb4b1c4 	.word	0xbdb4b1c4
 800d56c:	3e21ee9e 	.word	0x3e21ee9e
 800d570:	809c52ad 	.word	0x809c52ad
 800d574:	3e927e4f 	.word	0x3e927e4f
 800d578:	19cb1590 	.word	0x19cb1590
 800d57c:	3efa01a0 	.word	0x3efa01a0
 800d580:	16c15177 	.word	0x16c15177
 800d584:	3f56c16c 	.word	0x3f56c16c
 800d588:	5555554c 	.word	0x5555554c
 800d58c:	3fa55555 	.word	0x3fa55555
 800d590:	3fd33332 	.word	0x3fd33332
 800d594:	3ff00000 	.word	0x3ff00000
 800d598:	3fe90000 	.word	0x3fe90000
 800d59c:	ffe00000 	.word	0xffe00000
 800d5a0:	3fd20000 	.word	0x3fd20000

0800d5a4 <__kernel_rem_pio2>:
 800d5a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d5a6:	4cd0      	ldr	r4, [pc, #832]	; (800d8e8 <__kernel_rem_pio2+0x344>)
 800d5a8:	44a5      	add	sp, r4
 800d5aa:	930d      	str	r3, [sp, #52]	; 0x34
 800d5ac:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d5ae:	0014      	movs	r4, r2
 800d5b0:	009a      	lsls	r2, r3, #2
 800d5b2:	4bce      	ldr	r3, [pc, #824]	; (800d8ec <__kernel_rem_pio2+0x348>)
 800d5b4:	900e      	str	r0, [sp, #56]	; 0x38
 800d5b6:	58d3      	ldr	r3, [r2, r3]
 800d5b8:	9107      	str	r1, [sp, #28]
 800d5ba:	9308      	str	r3, [sp, #32]
 800d5bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d5be:	3b01      	subs	r3, #1
 800d5c0:	930c      	str	r3, [sp, #48]	; 0x30
 800d5c2:	2300      	movs	r3, #0
 800d5c4:	9300      	str	r3, [sp, #0]
 800d5c6:	0023      	movs	r3, r4
 800d5c8:	3314      	adds	r3, #20
 800d5ca:	db04      	blt.n	800d5d6 <__kernel_rem_pio2+0x32>
 800d5cc:	2118      	movs	r1, #24
 800d5ce:	1ee0      	subs	r0, r4, #3
 800d5d0:	f7f2 fe22 	bl	8000218 <__divsi3>
 800d5d4:	9000      	str	r0, [sp, #0]
 800d5d6:	2218      	movs	r2, #24
 800d5d8:	9b00      	ldr	r3, [sp, #0]
 800d5da:	4252      	negs	r2, r2
 800d5dc:	3301      	adds	r3, #1
 800d5de:	435a      	muls	r2, r3
 800d5e0:	1913      	adds	r3, r2, r4
 800d5e2:	9302      	str	r3, [sp, #8]
 800d5e4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d5e6:	9b00      	ldr	r3, [sp, #0]
 800d5e8:	ae26      	add	r6, sp, #152	; 0x98
 800d5ea:	1a9d      	subs	r5, r3, r2
 800d5ec:	002c      	movs	r4, r5
 800d5ee:	9b08      	ldr	r3, [sp, #32]
 800d5f0:	189f      	adds	r7, r3, r2
 800d5f2:	1b63      	subs	r3, r4, r5
 800d5f4:	429f      	cmp	r7, r3
 800d5f6:	da17      	bge.n	800d628 <__kernel_rem_pio2+0x84>
 800d5f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d5fa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d5fc:	9304      	str	r3, [sp, #16]
 800d5fe:	ab76      	add	r3, sp, #472	; 0x1d8
 800d600:	930a      	str	r3, [sp, #40]	; 0x28
 800d602:	2301      	movs	r3, #1
 800d604:	1a9b      	subs	r3, r3, r2
 800d606:	930b      	str	r3, [sp, #44]	; 0x2c
 800d608:	ab28      	add	r3, sp, #160	; 0xa0
 800d60a:	930f      	str	r3, [sp, #60]	; 0x3c
 800d60c:	9a04      	ldr	r2, [sp, #16]
 800d60e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d610:	189b      	adds	r3, r3, r2
 800d612:	9a08      	ldr	r2, [sp, #32]
 800d614:	429a      	cmp	r2, r3
 800d616:	db31      	blt.n	800d67c <__kernel_rem_pio2+0xd8>
 800d618:	9b04      	ldr	r3, [sp, #16]
 800d61a:	2400      	movs	r4, #0
 800d61c:	00de      	lsls	r6, r3, #3
 800d61e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d620:	2500      	movs	r5, #0
 800d622:	2700      	movs	r7, #0
 800d624:	199e      	adds	r6, r3, r6
 800d626:	e01e      	b.n	800d666 <__kernel_rem_pio2+0xc2>
 800d628:	2c00      	cmp	r4, #0
 800d62a:	db07      	blt.n	800d63c <__kernel_rem_pio2+0x98>
 800d62c:	9aa5      	ldr	r2, [sp, #660]	; 0x294
 800d62e:	00a3      	lsls	r3, r4, #2
 800d630:	58d0      	ldr	r0, [r2, r3]
 800d632:	f7f5 fabd 	bl	8002bb0 <__aeabi_i2d>
 800d636:	c603      	stmia	r6!, {r0, r1}
 800d638:	3401      	adds	r4, #1
 800d63a:	e7da      	b.n	800d5f2 <__kernel_rem_pio2+0x4e>
 800d63c:	2000      	movs	r0, #0
 800d63e:	2100      	movs	r1, #0
 800d640:	e7f9      	b.n	800d636 <__kernel_rem_pio2+0x92>
 800d642:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d644:	00f9      	lsls	r1, r7, #3
 800d646:	1859      	adds	r1, r3, r1
 800d648:	6808      	ldr	r0, [r1, #0]
 800d64a:	6849      	ldr	r1, [r1, #4]
 800d64c:	6832      	ldr	r2, [r6, #0]
 800d64e:	6873      	ldr	r3, [r6, #4]
 800d650:	f7f4 fc7a 	bl	8001f48 <__aeabi_dmul>
 800d654:	0002      	movs	r2, r0
 800d656:	000b      	movs	r3, r1
 800d658:	0020      	movs	r0, r4
 800d65a:	0029      	movs	r1, r5
 800d65c:	f7f3 fe22 	bl	80012a4 <__aeabi_dadd>
 800d660:	0004      	movs	r4, r0
 800d662:	000d      	movs	r5, r1
 800d664:	3701      	adds	r7, #1
 800d666:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d668:	3e08      	subs	r6, #8
 800d66a:	429f      	cmp	r7, r3
 800d66c:	dde9      	ble.n	800d642 <__kernel_rem_pio2+0x9e>
 800d66e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d670:	c330      	stmia	r3!, {r4, r5}
 800d672:	930a      	str	r3, [sp, #40]	; 0x28
 800d674:	9b04      	ldr	r3, [sp, #16]
 800d676:	3301      	adds	r3, #1
 800d678:	9304      	str	r3, [sp, #16]
 800d67a:	e7c7      	b.n	800d60c <__kernel_rem_pio2+0x68>
 800d67c:	9b08      	ldr	r3, [sp, #32]
 800d67e:	aa12      	add	r2, sp, #72	; 0x48
 800d680:	009b      	lsls	r3, r3, #2
 800d682:	189b      	adds	r3, r3, r2
 800d684:	9310      	str	r3, [sp, #64]	; 0x40
 800d686:	9b00      	ldr	r3, [sp, #0]
 800d688:	0098      	lsls	r0, r3, #2
 800d68a:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800d68c:	181b      	adds	r3, r3, r0
 800d68e:	930f      	str	r3, [sp, #60]	; 0x3c
 800d690:	9b08      	ldr	r3, [sp, #32]
 800d692:	9304      	str	r3, [sp, #16]
 800d694:	9b04      	ldr	r3, [sp, #16]
 800d696:	aa76      	add	r2, sp, #472	; 0x1d8
 800d698:	00db      	lsls	r3, r3, #3
 800d69a:	18d3      	adds	r3, r2, r3
 800d69c:	681c      	ldr	r4, [r3, #0]
 800d69e:	685d      	ldr	r5, [r3, #4]
 800d6a0:	ab12      	add	r3, sp, #72	; 0x48
 800d6a2:	9300      	str	r3, [sp, #0]
 800d6a4:	930b      	str	r3, [sp, #44]	; 0x2c
 800d6a6:	9b04      	ldr	r3, [sp, #16]
 800d6a8:	9211      	str	r2, [sp, #68]	; 0x44
 800d6aa:	930a      	str	r3, [sp, #40]	; 0x28
 800d6ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	dc74      	bgt.n	800d79c <__kernel_rem_pio2+0x1f8>
 800d6b2:	0020      	movs	r0, r4
 800d6b4:	0029      	movs	r1, r5
 800d6b6:	9a02      	ldr	r2, [sp, #8]
 800d6b8:	f000 fcba 	bl	800e030 <scalbn>
 800d6bc:	23ff      	movs	r3, #255	; 0xff
 800d6be:	2200      	movs	r2, #0
 800d6c0:	059b      	lsls	r3, r3, #22
 800d6c2:	0004      	movs	r4, r0
 800d6c4:	000d      	movs	r5, r1
 800d6c6:	f7f4 fc3f 	bl	8001f48 <__aeabi_dmul>
 800d6ca:	f000 fb99 	bl	800de00 <floor>
 800d6ce:	2200      	movs	r2, #0
 800d6d0:	4b87      	ldr	r3, [pc, #540]	; (800d8f0 <__kernel_rem_pio2+0x34c>)
 800d6d2:	f7f4 fc39 	bl	8001f48 <__aeabi_dmul>
 800d6d6:	0002      	movs	r2, r0
 800d6d8:	000b      	movs	r3, r1
 800d6da:	0020      	movs	r0, r4
 800d6dc:	0029      	movs	r1, r5
 800d6de:	f7f4 fe9f 	bl	8002420 <__aeabi_dsub>
 800d6e2:	000d      	movs	r5, r1
 800d6e4:	0004      	movs	r4, r0
 800d6e6:	f7f5 fa2d 	bl	8002b44 <__aeabi_d2iz>
 800d6ea:	900b      	str	r0, [sp, #44]	; 0x2c
 800d6ec:	f7f5 fa60 	bl	8002bb0 <__aeabi_i2d>
 800d6f0:	000b      	movs	r3, r1
 800d6f2:	0002      	movs	r2, r0
 800d6f4:	0029      	movs	r1, r5
 800d6f6:	0020      	movs	r0, r4
 800d6f8:	f7f4 fe92 	bl	8002420 <__aeabi_dsub>
 800d6fc:	9b02      	ldr	r3, [sp, #8]
 800d6fe:	0006      	movs	r6, r0
 800d700:	000f      	movs	r7, r1
 800d702:	2b00      	cmp	r3, #0
 800d704:	dd74      	ble.n	800d7f0 <__kernel_rem_pio2+0x24c>
 800d706:	2118      	movs	r1, #24
 800d708:	9b04      	ldr	r3, [sp, #16]
 800d70a:	aa12      	add	r2, sp, #72	; 0x48
 800d70c:	3b01      	subs	r3, #1
 800d70e:	009b      	lsls	r3, r3, #2
 800d710:	589a      	ldr	r2, [r3, r2]
 800d712:	9802      	ldr	r0, [sp, #8]
 800d714:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d716:	1a09      	subs	r1, r1, r0
 800d718:	0010      	movs	r0, r2
 800d71a:	4108      	asrs	r0, r1
 800d71c:	1824      	adds	r4, r4, r0
 800d71e:	4088      	lsls	r0, r1
 800d720:	a912      	add	r1, sp, #72	; 0x48
 800d722:	1a12      	subs	r2, r2, r0
 800d724:	505a      	str	r2, [r3, r1]
 800d726:	2317      	movs	r3, #23
 800d728:	9902      	ldr	r1, [sp, #8]
 800d72a:	940b      	str	r4, [sp, #44]	; 0x2c
 800d72c:	1a5b      	subs	r3, r3, r1
 800d72e:	411a      	asrs	r2, r3
 800d730:	920a      	str	r2, [sp, #40]	; 0x28
 800d732:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d734:	2b00      	cmp	r3, #0
 800d736:	dd6d      	ble.n	800d814 <__kernel_rem_pio2+0x270>
 800d738:	2200      	movs	r2, #0
 800d73a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d73c:	2080      	movs	r0, #128	; 0x80
 800d73e:	3301      	adds	r3, #1
 800d740:	930b      	str	r3, [sp, #44]	; 0x2c
 800d742:	4b6c      	ldr	r3, [pc, #432]	; (800d8f4 <__kernel_rem_pio2+0x350>)
 800d744:	0014      	movs	r4, r2
 800d746:	469c      	mov	ip, r3
 800d748:	2501      	movs	r5, #1
 800d74a:	0440      	lsls	r0, r0, #17
 800d74c:	9b04      	ldr	r3, [sp, #16]
 800d74e:	4293      	cmp	r3, r2
 800d750:	dd00      	ble.n	800d754 <__kernel_rem_pio2+0x1b0>
 800d752:	e098      	b.n	800d886 <__kernel_rem_pio2+0x2e2>
 800d754:	9b02      	ldr	r3, [sp, #8]
 800d756:	2b00      	cmp	r3, #0
 800d758:	dd05      	ble.n	800d766 <__kernel_rem_pio2+0x1c2>
 800d75a:	2b01      	cmp	r3, #1
 800d75c:	d100      	bne.n	800d760 <__kernel_rem_pio2+0x1bc>
 800d75e:	e0a8      	b.n	800d8b2 <__kernel_rem_pio2+0x30e>
 800d760:	2b02      	cmp	r3, #2
 800d762:	d100      	bne.n	800d766 <__kernel_rem_pio2+0x1c2>
 800d764:	e0b0      	b.n	800d8c8 <__kernel_rem_pio2+0x324>
 800d766:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d768:	2b02      	cmp	r3, #2
 800d76a:	d153      	bne.n	800d814 <__kernel_rem_pio2+0x270>
 800d76c:	0032      	movs	r2, r6
 800d76e:	003b      	movs	r3, r7
 800d770:	2000      	movs	r0, #0
 800d772:	4961      	ldr	r1, [pc, #388]	; (800d8f8 <__kernel_rem_pio2+0x354>)
 800d774:	f7f4 fe54 	bl	8002420 <__aeabi_dsub>
 800d778:	0006      	movs	r6, r0
 800d77a:	000f      	movs	r7, r1
 800d77c:	2c00      	cmp	r4, #0
 800d77e:	d049      	beq.n	800d814 <__kernel_rem_pio2+0x270>
 800d780:	9a02      	ldr	r2, [sp, #8]
 800d782:	2000      	movs	r0, #0
 800d784:	495c      	ldr	r1, [pc, #368]	; (800d8f8 <__kernel_rem_pio2+0x354>)
 800d786:	f000 fc53 	bl	800e030 <scalbn>
 800d78a:	0002      	movs	r2, r0
 800d78c:	000b      	movs	r3, r1
 800d78e:	0030      	movs	r0, r6
 800d790:	0039      	movs	r1, r7
 800d792:	f7f4 fe45 	bl	8002420 <__aeabi_dsub>
 800d796:	0006      	movs	r6, r0
 800d798:	000f      	movs	r7, r1
 800d79a:	e03b      	b.n	800d814 <__kernel_rem_pio2+0x270>
 800d79c:	2200      	movs	r2, #0
 800d79e:	4b57      	ldr	r3, [pc, #348]	; (800d8fc <__kernel_rem_pio2+0x358>)
 800d7a0:	0020      	movs	r0, r4
 800d7a2:	0029      	movs	r1, r5
 800d7a4:	f7f4 fbd0 	bl	8001f48 <__aeabi_dmul>
 800d7a8:	f7f5 f9cc 	bl	8002b44 <__aeabi_d2iz>
 800d7ac:	f7f5 fa00 	bl	8002bb0 <__aeabi_i2d>
 800d7b0:	2200      	movs	r2, #0
 800d7b2:	4b53      	ldr	r3, [pc, #332]	; (800d900 <__kernel_rem_pio2+0x35c>)
 800d7b4:	0006      	movs	r6, r0
 800d7b6:	000f      	movs	r7, r1
 800d7b8:	f7f4 fbc6 	bl	8001f48 <__aeabi_dmul>
 800d7bc:	0002      	movs	r2, r0
 800d7be:	000b      	movs	r3, r1
 800d7c0:	0020      	movs	r0, r4
 800d7c2:	0029      	movs	r1, r5
 800d7c4:	f7f4 fe2c 	bl	8002420 <__aeabi_dsub>
 800d7c8:	f7f5 f9bc 	bl	8002b44 <__aeabi_d2iz>
 800d7cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d7ce:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d7d0:	c301      	stmia	r3!, {r0}
 800d7d2:	930b      	str	r3, [sp, #44]	; 0x2c
 800d7d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d7d6:	0030      	movs	r0, r6
 800d7d8:	3b01      	subs	r3, #1
 800d7da:	930a      	str	r3, [sp, #40]	; 0x28
 800d7dc:	00db      	lsls	r3, r3, #3
 800d7de:	18d3      	adds	r3, r2, r3
 800d7e0:	0039      	movs	r1, r7
 800d7e2:	681a      	ldr	r2, [r3, #0]
 800d7e4:	685b      	ldr	r3, [r3, #4]
 800d7e6:	f7f3 fd5d 	bl	80012a4 <__aeabi_dadd>
 800d7ea:	0004      	movs	r4, r0
 800d7ec:	000d      	movs	r5, r1
 800d7ee:	e75d      	b.n	800d6ac <__kernel_rem_pio2+0x108>
 800d7f0:	9b02      	ldr	r3, [sp, #8]
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d107      	bne.n	800d806 <__kernel_rem_pio2+0x262>
 800d7f6:	9b04      	ldr	r3, [sp, #16]
 800d7f8:	aa12      	add	r2, sp, #72	; 0x48
 800d7fa:	3b01      	subs	r3, #1
 800d7fc:	009b      	lsls	r3, r3, #2
 800d7fe:	5898      	ldr	r0, [r3, r2]
 800d800:	15c3      	asrs	r3, r0, #23
 800d802:	930a      	str	r3, [sp, #40]	; 0x28
 800d804:	e795      	b.n	800d732 <__kernel_rem_pio2+0x18e>
 800d806:	2200      	movs	r2, #0
 800d808:	4b3e      	ldr	r3, [pc, #248]	; (800d904 <__kernel_rem_pio2+0x360>)
 800d80a:	f7f5 fb05 	bl	8002e18 <__aeabi_dcmpge>
 800d80e:	2800      	cmp	r0, #0
 800d810:	d136      	bne.n	800d880 <__kernel_rem_pio2+0x2dc>
 800d812:	900a      	str	r0, [sp, #40]	; 0x28
 800d814:	2200      	movs	r2, #0
 800d816:	2300      	movs	r3, #0
 800d818:	0030      	movs	r0, r6
 800d81a:	0039      	movs	r1, r7
 800d81c:	f7f5 fad8 	bl	8002dd0 <__aeabi_dcmpeq>
 800d820:	2800      	cmp	r0, #0
 800d822:	d100      	bne.n	800d826 <__kernel_rem_pio2+0x282>
 800d824:	e0b9      	b.n	800d99a <__kernel_rem_pio2+0x3f6>
 800d826:	2200      	movs	r2, #0
 800d828:	9b04      	ldr	r3, [sp, #16]
 800d82a:	3b01      	subs	r3, #1
 800d82c:	9300      	str	r3, [sp, #0]
 800d82e:	9908      	ldr	r1, [sp, #32]
 800d830:	428b      	cmp	r3, r1
 800d832:	da52      	bge.n	800d8da <__kernel_rem_pio2+0x336>
 800d834:	2a00      	cmp	r2, #0
 800d836:	d100      	bne.n	800d83a <__kernel_rem_pio2+0x296>
 800d838:	e095      	b.n	800d966 <__kernel_rem_pio2+0x3c2>
 800d83a:	9b02      	ldr	r3, [sp, #8]
 800d83c:	aa12      	add	r2, sp, #72	; 0x48
 800d83e:	3b18      	subs	r3, #24
 800d840:	9302      	str	r3, [sp, #8]
 800d842:	9b00      	ldr	r3, [sp, #0]
 800d844:	009b      	lsls	r3, r3, #2
 800d846:	589b      	ldr	r3, [r3, r2]
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d100      	bne.n	800d84e <__kernel_rem_pio2+0x2aa>
 800d84c:	e0a1      	b.n	800d992 <__kernel_rem_pio2+0x3ee>
 800d84e:	2000      	movs	r0, #0
 800d850:	9a02      	ldr	r2, [sp, #8]
 800d852:	4929      	ldr	r1, [pc, #164]	; (800d8f8 <__kernel_rem_pio2+0x354>)
 800d854:	f000 fbec 	bl	800e030 <scalbn>
 800d858:	0006      	movs	r6, r0
 800d85a:	000f      	movs	r7, r1
 800d85c:	9c00      	ldr	r4, [sp, #0]
 800d85e:	2c00      	cmp	r4, #0
 800d860:	db00      	blt.n	800d864 <__kernel_rem_pio2+0x2c0>
 800d862:	e0d9      	b.n	800da18 <__kernel_rem_pio2+0x474>
 800d864:	2600      	movs	r6, #0
 800d866:	9d00      	ldr	r5, [sp, #0]
 800d868:	2d00      	cmp	r5, #0
 800d86a:	da00      	bge.n	800d86e <__kernel_rem_pio2+0x2ca>
 800d86c:	e10c      	b.n	800da88 <__kernel_rem_pio2+0x4e4>
 800d86e:	ab76      	add	r3, sp, #472	; 0x1d8
 800d870:	00ef      	lsls	r7, r5, #3
 800d872:	2400      	movs	r4, #0
 800d874:	18ff      	adds	r7, r7, r3
 800d876:	2300      	movs	r3, #0
 800d878:	9302      	str	r3, [sp, #8]
 800d87a:	9403      	str	r4, [sp, #12]
 800d87c:	2400      	movs	r4, #0
 800d87e:	e0f4      	b.n	800da6a <__kernel_rem_pio2+0x4c6>
 800d880:	2302      	movs	r3, #2
 800d882:	930a      	str	r3, [sp, #40]	; 0x28
 800d884:	e758      	b.n	800d738 <__kernel_rem_pio2+0x194>
 800d886:	9b00      	ldr	r3, [sp, #0]
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	2c00      	cmp	r4, #0
 800d88c:	d10b      	bne.n	800d8a6 <__kernel_rem_pio2+0x302>
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d003      	beq.n	800d89a <__kernel_rem_pio2+0x2f6>
 800d892:	9c00      	ldr	r4, [sp, #0]
 800d894:	1ac3      	subs	r3, r0, r3
 800d896:	6023      	str	r3, [r4, #0]
 800d898:	002b      	movs	r3, r5
 800d89a:	9c00      	ldr	r4, [sp, #0]
 800d89c:	3201      	adds	r2, #1
 800d89e:	3404      	adds	r4, #4
 800d8a0:	9400      	str	r4, [sp, #0]
 800d8a2:	001c      	movs	r4, r3
 800d8a4:	e752      	b.n	800d74c <__kernel_rem_pio2+0x1a8>
 800d8a6:	4661      	mov	r1, ip
 800d8a8:	1acb      	subs	r3, r1, r3
 800d8aa:	9900      	ldr	r1, [sp, #0]
 800d8ac:	600b      	str	r3, [r1, #0]
 800d8ae:	0023      	movs	r3, r4
 800d8b0:	e7f3      	b.n	800d89a <__kernel_rem_pio2+0x2f6>
 800d8b2:	9b04      	ldr	r3, [sp, #16]
 800d8b4:	aa12      	add	r2, sp, #72	; 0x48
 800d8b6:	3b01      	subs	r3, #1
 800d8b8:	009b      	lsls	r3, r3, #2
 800d8ba:	589a      	ldr	r2, [r3, r2]
 800d8bc:	9200      	str	r2, [sp, #0]
 800d8be:	0252      	lsls	r2, r2, #9
 800d8c0:	0a52      	lsrs	r2, r2, #9
 800d8c2:	a912      	add	r1, sp, #72	; 0x48
 800d8c4:	505a      	str	r2, [r3, r1]
 800d8c6:	e74e      	b.n	800d766 <__kernel_rem_pio2+0x1c2>
 800d8c8:	9b04      	ldr	r3, [sp, #16]
 800d8ca:	aa12      	add	r2, sp, #72	; 0x48
 800d8cc:	3b01      	subs	r3, #1
 800d8ce:	009b      	lsls	r3, r3, #2
 800d8d0:	589a      	ldr	r2, [r3, r2]
 800d8d2:	9200      	str	r2, [sp, #0]
 800d8d4:	0292      	lsls	r2, r2, #10
 800d8d6:	0a92      	lsrs	r2, r2, #10
 800d8d8:	e7f3      	b.n	800d8c2 <__kernel_rem_pio2+0x31e>
 800d8da:	0099      	lsls	r1, r3, #2
 800d8dc:	a812      	add	r0, sp, #72	; 0x48
 800d8de:	5809      	ldr	r1, [r1, r0]
 800d8e0:	3b01      	subs	r3, #1
 800d8e2:	430a      	orrs	r2, r1
 800d8e4:	e7a3      	b.n	800d82e <__kernel_rem_pio2+0x28a>
 800d8e6:	46c0      	nop			; (mov r8, r8)
 800d8e8:	fffffd84 	.word	0xfffffd84
 800d8ec:	0800f3e0 	.word	0x0800f3e0
 800d8f0:	40200000 	.word	0x40200000
 800d8f4:	00ffffff 	.word	0x00ffffff
 800d8f8:	3ff00000 	.word	0x3ff00000
 800d8fc:	3e700000 	.word	0x3e700000
 800d900:	41700000 	.word	0x41700000
 800d904:	3fe00000 	.word	0x3fe00000
 800d908:	3301      	adds	r3, #1
 800d90a:	9910      	ldr	r1, [sp, #64]	; 0x40
 800d90c:	009a      	lsls	r2, r3, #2
 800d90e:	4252      	negs	r2, r2
 800d910:	588a      	ldr	r2, [r1, r2]
 800d912:	2a00      	cmp	r2, #0
 800d914:	d0f8      	beq.n	800d908 <__kernel_rem_pio2+0x364>
 800d916:	9a04      	ldr	r2, [sp, #16]
 800d918:	990d      	ldr	r1, [sp, #52]	; 0x34
 800d91a:	1c57      	adds	r7, r2, #1
 800d91c:	1854      	adds	r4, r2, r1
 800d91e:	00e4      	lsls	r4, r4, #3
 800d920:	aa26      	add	r2, sp, #152	; 0x98
 800d922:	1914      	adds	r4, r2, r4
 800d924:	9a04      	ldr	r2, [sp, #16]
 800d926:	18d3      	adds	r3, r2, r3
 800d928:	9304      	str	r3, [sp, #16]
 800d92a:	9b04      	ldr	r3, [sp, #16]
 800d92c:	42bb      	cmp	r3, r7
 800d92e:	da00      	bge.n	800d932 <__kernel_rem_pio2+0x38e>
 800d930:	e6b0      	b.n	800d694 <__kernel_rem_pio2+0xf0>
 800d932:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d934:	00bb      	lsls	r3, r7, #2
 800d936:	58d0      	ldr	r0, [r2, r3]
 800d938:	f7f5 f93a 	bl	8002bb0 <__aeabi_i2d>
 800d93c:	2200      	movs	r2, #0
 800d93e:	2300      	movs	r3, #0
 800d940:	0026      	movs	r6, r4
 800d942:	2500      	movs	r5, #0
 800d944:	6020      	str	r0, [r4, #0]
 800d946:	6061      	str	r1, [r4, #4]
 800d948:	9200      	str	r2, [sp, #0]
 800d94a:	9301      	str	r3, [sp, #4]
 800d94c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d94e:	429d      	cmp	r5, r3
 800d950:	dd0b      	ble.n	800d96a <__kernel_rem_pio2+0x3c6>
 800d952:	00fb      	lsls	r3, r7, #3
 800d954:	aa76      	add	r2, sp, #472	; 0x1d8
 800d956:	18d3      	adds	r3, r2, r3
 800d958:	3701      	adds	r7, #1
 800d95a:	9900      	ldr	r1, [sp, #0]
 800d95c:	9a01      	ldr	r2, [sp, #4]
 800d95e:	3408      	adds	r4, #8
 800d960:	6019      	str	r1, [r3, #0]
 800d962:	605a      	str	r2, [r3, #4]
 800d964:	e7e1      	b.n	800d92a <__kernel_rem_pio2+0x386>
 800d966:	2301      	movs	r3, #1
 800d968:	e7cf      	b.n	800d90a <__kernel_rem_pio2+0x366>
 800d96a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d96c:	00e9      	lsls	r1, r5, #3
 800d96e:	1859      	adds	r1, r3, r1
 800d970:	6808      	ldr	r0, [r1, #0]
 800d972:	6849      	ldr	r1, [r1, #4]
 800d974:	6832      	ldr	r2, [r6, #0]
 800d976:	6873      	ldr	r3, [r6, #4]
 800d978:	f7f4 fae6 	bl	8001f48 <__aeabi_dmul>
 800d97c:	0002      	movs	r2, r0
 800d97e:	000b      	movs	r3, r1
 800d980:	9800      	ldr	r0, [sp, #0]
 800d982:	9901      	ldr	r1, [sp, #4]
 800d984:	f7f3 fc8e 	bl	80012a4 <__aeabi_dadd>
 800d988:	3501      	adds	r5, #1
 800d98a:	9000      	str	r0, [sp, #0]
 800d98c:	9101      	str	r1, [sp, #4]
 800d98e:	3e08      	subs	r6, #8
 800d990:	e7dc      	b.n	800d94c <__kernel_rem_pio2+0x3a8>
 800d992:	9b00      	ldr	r3, [sp, #0]
 800d994:	3b01      	subs	r3, #1
 800d996:	9300      	str	r3, [sp, #0]
 800d998:	e74f      	b.n	800d83a <__kernel_rem_pio2+0x296>
 800d99a:	9b02      	ldr	r3, [sp, #8]
 800d99c:	0030      	movs	r0, r6
 800d99e:	425a      	negs	r2, r3
 800d9a0:	0039      	movs	r1, r7
 800d9a2:	f000 fb45 	bl	800e030 <scalbn>
 800d9a6:	2200      	movs	r2, #0
 800d9a8:	4bb6      	ldr	r3, [pc, #728]	; (800dc84 <__kernel_rem_pio2+0x6e0>)
 800d9aa:	0004      	movs	r4, r0
 800d9ac:	000d      	movs	r5, r1
 800d9ae:	f7f5 fa33 	bl	8002e18 <__aeabi_dcmpge>
 800d9b2:	2800      	cmp	r0, #0
 800d9b4:	d025      	beq.n	800da02 <__kernel_rem_pio2+0x45e>
 800d9b6:	2200      	movs	r2, #0
 800d9b8:	4bb3      	ldr	r3, [pc, #716]	; (800dc88 <__kernel_rem_pio2+0x6e4>)
 800d9ba:	0020      	movs	r0, r4
 800d9bc:	0029      	movs	r1, r5
 800d9be:	f7f4 fac3 	bl	8001f48 <__aeabi_dmul>
 800d9c2:	f7f5 f8bf 	bl	8002b44 <__aeabi_d2iz>
 800d9c6:	9b04      	ldr	r3, [sp, #16]
 800d9c8:	0006      	movs	r6, r0
 800d9ca:	009f      	lsls	r7, r3, #2
 800d9cc:	f7f5 f8f0 	bl	8002bb0 <__aeabi_i2d>
 800d9d0:	2200      	movs	r2, #0
 800d9d2:	4bac      	ldr	r3, [pc, #688]	; (800dc84 <__kernel_rem_pio2+0x6e0>)
 800d9d4:	f7f4 fab8 	bl	8001f48 <__aeabi_dmul>
 800d9d8:	0002      	movs	r2, r0
 800d9da:	000b      	movs	r3, r1
 800d9dc:	0020      	movs	r0, r4
 800d9de:	0029      	movs	r1, r5
 800d9e0:	f7f4 fd1e 	bl	8002420 <__aeabi_dsub>
 800d9e4:	f7f5 f8ae 	bl	8002b44 <__aeabi_d2iz>
 800d9e8:	ab12      	add	r3, sp, #72	; 0x48
 800d9ea:	51d8      	str	r0, [r3, r7]
 800d9ec:	9b04      	ldr	r3, [sp, #16]
 800d9ee:	aa12      	add	r2, sp, #72	; 0x48
 800d9f0:	3301      	adds	r3, #1
 800d9f2:	9300      	str	r3, [sp, #0]
 800d9f4:	9b02      	ldr	r3, [sp, #8]
 800d9f6:	3318      	adds	r3, #24
 800d9f8:	9302      	str	r3, [sp, #8]
 800d9fa:	9b00      	ldr	r3, [sp, #0]
 800d9fc:	009b      	lsls	r3, r3, #2
 800d9fe:	509e      	str	r6, [r3, r2]
 800da00:	e725      	b.n	800d84e <__kernel_rem_pio2+0x2aa>
 800da02:	9b04      	ldr	r3, [sp, #16]
 800da04:	0020      	movs	r0, r4
 800da06:	0029      	movs	r1, r5
 800da08:	009e      	lsls	r6, r3, #2
 800da0a:	f7f5 f89b 	bl	8002b44 <__aeabi_d2iz>
 800da0e:	ab12      	add	r3, sp, #72	; 0x48
 800da10:	5198      	str	r0, [r3, r6]
 800da12:	9b04      	ldr	r3, [sp, #16]
 800da14:	9300      	str	r3, [sp, #0]
 800da16:	e71a      	b.n	800d84e <__kernel_rem_pio2+0x2aa>
 800da18:	00e5      	lsls	r5, r4, #3
 800da1a:	ab76      	add	r3, sp, #472	; 0x1d8
 800da1c:	aa12      	add	r2, sp, #72	; 0x48
 800da1e:	195d      	adds	r5, r3, r5
 800da20:	00a3      	lsls	r3, r4, #2
 800da22:	5898      	ldr	r0, [r3, r2]
 800da24:	f7f5 f8c4 	bl	8002bb0 <__aeabi_i2d>
 800da28:	0032      	movs	r2, r6
 800da2a:	003b      	movs	r3, r7
 800da2c:	f7f4 fa8c 	bl	8001f48 <__aeabi_dmul>
 800da30:	2200      	movs	r2, #0
 800da32:	6028      	str	r0, [r5, #0]
 800da34:	6069      	str	r1, [r5, #4]
 800da36:	4b94      	ldr	r3, [pc, #592]	; (800dc88 <__kernel_rem_pio2+0x6e4>)
 800da38:	0030      	movs	r0, r6
 800da3a:	0039      	movs	r1, r7
 800da3c:	f7f4 fa84 	bl	8001f48 <__aeabi_dmul>
 800da40:	3c01      	subs	r4, #1
 800da42:	0006      	movs	r6, r0
 800da44:	000f      	movs	r7, r1
 800da46:	e70a      	b.n	800d85e <__kernel_rem_pio2+0x2ba>
 800da48:	4b90      	ldr	r3, [pc, #576]	; (800dc8c <__kernel_rem_pio2+0x6e8>)
 800da4a:	00e1      	lsls	r1, r4, #3
 800da4c:	1859      	adds	r1, r3, r1
 800da4e:	6808      	ldr	r0, [r1, #0]
 800da50:	6849      	ldr	r1, [r1, #4]
 800da52:	cf0c      	ldmia	r7!, {r2, r3}
 800da54:	f7f4 fa78 	bl	8001f48 <__aeabi_dmul>
 800da58:	0002      	movs	r2, r0
 800da5a:	000b      	movs	r3, r1
 800da5c:	9802      	ldr	r0, [sp, #8]
 800da5e:	9903      	ldr	r1, [sp, #12]
 800da60:	f7f3 fc20 	bl	80012a4 <__aeabi_dadd>
 800da64:	9002      	str	r0, [sp, #8]
 800da66:	9103      	str	r1, [sp, #12]
 800da68:	3401      	adds	r4, #1
 800da6a:	9b08      	ldr	r3, [sp, #32]
 800da6c:	429c      	cmp	r4, r3
 800da6e:	dc01      	bgt.n	800da74 <__kernel_rem_pio2+0x4d0>
 800da70:	42a6      	cmp	r6, r4
 800da72:	dae9      	bge.n	800da48 <__kernel_rem_pio2+0x4a4>
 800da74:	00f3      	lsls	r3, r6, #3
 800da76:	aa4e      	add	r2, sp, #312	; 0x138
 800da78:	18d3      	adds	r3, r2, r3
 800da7a:	3d01      	subs	r5, #1
 800da7c:	9902      	ldr	r1, [sp, #8]
 800da7e:	9a03      	ldr	r2, [sp, #12]
 800da80:	3601      	adds	r6, #1
 800da82:	6019      	str	r1, [r3, #0]
 800da84:	605a      	str	r2, [r3, #4]
 800da86:	e6ef      	b.n	800d868 <__kernel_rem_pio2+0x2c4>
 800da88:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800da8a:	2b02      	cmp	r3, #2
 800da8c:	dc0b      	bgt.n	800daa6 <__kernel_rem_pio2+0x502>
 800da8e:	2b00      	cmp	r3, #0
 800da90:	dd00      	ble.n	800da94 <__kernel_rem_pio2+0x4f0>
 800da92:	e08a      	b.n	800dbaa <__kernel_rem_pio2+0x606>
 800da94:	d055      	beq.n	800db42 <__kernel_rem_pio2+0x59e>
 800da96:	2007      	movs	r0, #7
 800da98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800da9a:	4003      	ands	r3, r0
 800da9c:	0018      	movs	r0, r3
 800da9e:	239f      	movs	r3, #159	; 0x9f
 800daa0:	009b      	lsls	r3, r3, #2
 800daa2:	449d      	add	sp, r3
 800daa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800daa6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800daa8:	2b03      	cmp	r3, #3
 800daaa:	d1f4      	bne.n	800da96 <__kernel_rem_pio2+0x4f2>
 800daac:	9b00      	ldr	r3, [sp, #0]
 800daae:	00dc      	lsls	r4, r3, #3
 800dab0:	ab4e      	add	r3, sp, #312	; 0x138
 800dab2:	191c      	adds	r4, r3, r4
 800dab4:	0025      	movs	r5, r4
 800dab6:	9b00      	ldr	r3, [sp, #0]
 800dab8:	9302      	str	r3, [sp, #8]
 800daba:	9b02      	ldr	r3, [sp, #8]
 800dabc:	3d08      	subs	r5, #8
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	dd00      	ble.n	800dac4 <__kernel_rem_pio2+0x520>
 800dac2:	e083      	b.n	800dbcc <__kernel_rem_pio2+0x628>
 800dac4:	9d00      	ldr	r5, [sp, #0]
 800dac6:	3c08      	subs	r4, #8
 800dac8:	2d01      	cmp	r5, #1
 800daca:	dd00      	ble.n	800dace <__kernel_rem_pio2+0x52a>
 800dacc:	e0a0      	b.n	800dc10 <__kernel_rem_pio2+0x66c>
 800dace:	2400      	movs	r4, #0
 800dad0:	0021      	movs	r1, r4
 800dad2:	9b00      	ldr	r3, [sp, #0]
 800dad4:	2b01      	cmp	r3, #1
 800dad6:	dd00      	ble.n	800dada <__kernel_rem_pio2+0x536>
 800dad8:	e0b8      	b.n	800dc4c <__kernel_rem_pio2+0x6a8>
 800dada:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dadc:	9f4e      	ldr	r7, [sp, #312]	; 0x138
 800dade:	9e4f      	ldr	r6, [sp, #316]	; 0x13c
 800dae0:	9d50      	ldr	r5, [sp, #320]	; 0x140
 800dae2:	9851      	ldr	r0, [sp, #324]	; 0x144
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d000      	beq.n	800daea <__kernel_rem_pio2+0x546>
 800dae8:	e0be      	b.n	800dc68 <__kernel_rem_pio2+0x6c4>
 800daea:	0033      	movs	r3, r6
 800daec:	003a      	movs	r2, r7
 800daee:	9e07      	ldr	r6, [sp, #28]
 800daf0:	6032      	str	r2, [r6, #0]
 800daf2:	6073      	str	r3, [r6, #4]
 800daf4:	002a      	movs	r2, r5
 800daf6:	0003      	movs	r3, r0
 800daf8:	60b2      	str	r2, [r6, #8]
 800dafa:	60f3      	str	r3, [r6, #12]
 800dafc:	0022      	movs	r2, r4
 800dafe:	000b      	movs	r3, r1
 800db00:	6132      	str	r2, [r6, #16]
 800db02:	6173      	str	r3, [r6, #20]
 800db04:	e7c7      	b.n	800da96 <__kernel_rem_pio2+0x4f2>
 800db06:	9b00      	ldr	r3, [sp, #0]
 800db08:	aa4e      	add	r2, sp, #312	; 0x138
 800db0a:	00db      	lsls	r3, r3, #3
 800db0c:	18d3      	adds	r3, r2, r3
 800db0e:	0028      	movs	r0, r5
 800db10:	681a      	ldr	r2, [r3, #0]
 800db12:	685b      	ldr	r3, [r3, #4]
 800db14:	0021      	movs	r1, r4
 800db16:	f7f3 fbc5 	bl	80012a4 <__aeabi_dadd>
 800db1a:	0005      	movs	r5, r0
 800db1c:	000c      	movs	r4, r1
 800db1e:	9b00      	ldr	r3, [sp, #0]
 800db20:	3b01      	subs	r3, #1
 800db22:	9300      	str	r3, [sp, #0]
 800db24:	9b00      	ldr	r3, [sp, #0]
 800db26:	2b00      	cmp	r3, #0
 800db28:	daed      	bge.n	800db06 <__kernel_rem_pio2+0x562>
 800db2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d002      	beq.n	800db36 <__kernel_rem_pio2+0x592>
 800db30:	2380      	movs	r3, #128	; 0x80
 800db32:	061b      	lsls	r3, r3, #24
 800db34:	18e4      	adds	r4, r4, r3
 800db36:	002a      	movs	r2, r5
 800db38:	0023      	movs	r3, r4
 800db3a:	9907      	ldr	r1, [sp, #28]
 800db3c:	600a      	str	r2, [r1, #0]
 800db3e:	604b      	str	r3, [r1, #4]
 800db40:	e7a9      	b.n	800da96 <__kernel_rem_pio2+0x4f2>
 800db42:	9da4      	ldr	r5, [sp, #656]	; 0x290
 800db44:	002c      	movs	r4, r5
 800db46:	e7ed      	b.n	800db24 <__kernel_rem_pio2+0x580>
 800db48:	00e3      	lsls	r3, r4, #3
 800db4a:	aa4e      	add	r2, sp, #312	; 0x138
 800db4c:	18d3      	adds	r3, r2, r3
 800db4e:	0030      	movs	r0, r6
 800db50:	681a      	ldr	r2, [r3, #0]
 800db52:	685b      	ldr	r3, [r3, #4]
 800db54:	0029      	movs	r1, r5
 800db56:	f7f3 fba5 	bl	80012a4 <__aeabi_dadd>
 800db5a:	0006      	movs	r6, r0
 800db5c:	000d      	movs	r5, r1
 800db5e:	3c01      	subs	r4, #1
 800db60:	2c00      	cmp	r4, #0
 800db62:	daf1      	bge.n	800db48 <__kernel_rem_pio2+0x5a4>
 800db64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800db66:	0029      	movs	r1, r5
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d002      	beq.n	800db72 <__kernel_rem_pio2+0x5ce>
 800db6c:	2380      	movs	r3, #128	; 0x80
 800db6e:	061b      	lsls	r3, r3, #24
 800db70:	18e9      	adds	r1, r5, r3
 800db72:	0032      	movs	r2, r6
 800db74:	000b      	movs	r3, r1
 800db76:	9907      	ldr	r1, [sp, #28]
 800db78:	2401      	movs	r4, #1
 800db7a:	600a      	str	r2, [r1, #0]
 800db7c:	604b      	str	r3, [r1, #4]
 800db7e:	984e      	ldr	r0, [sp, #312]	; 0x138
 800db80:	994f      	ldr	r1, [sp, #316]	; 0x13c
 800db82:	002b      	movs	r3, r5
 800db84:	f7f4 fc4c 	bl	8002420 <__aeabi_dsub>
 800db88:	0006      	movs	r6, r0
 800db8a:	000d      	movs	r5, r1
 800db8c:	9b00      	ldr	r3, [sp, #0]
 800db8e:	42a3      	cmp	r3, r4
 800db90:	da0f      	bge.n	800dbb2 <__kernel_rem_pio2+0x60e>
 800db92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800db94:	2b00      	cmp	r3, #0
 800db96:	d002      	beq.n	800db9e <__kernel_rem_pio2+0x5fa>
 800db98:	2380      	movs	r3, #128	; 0x80
 800db9a:	061b      	lsls	r3, r3, #24
 800db9c:	18ed      	adds	r5, r5, r3
 800db9e:	0032      	movs	r2, r6
 800dba0:	002b      	movs	r3, r5
 800dba2:	9907      	ldr	r1, [sp, #28]
 800dba4:	608a      	str	r2, [r1, #8]
 800dba6:	60cb      	str	r3, [r1, #12]
 800dba8:	e775      	b.n	800da96 <__kernel_rem_pio2+0x4f2>
 800dbaa:	2600      	movs	r6, #0
 800dbac:	9c00      	ldr	r4, [sp, #0]
 800dbae:	0035      	movs	r5, r6
 800dbb0:	e7d6      	b.n	800db60 <__kernel_rem_pio2+0x5bc>
 800dbb2:	00e3      	lsls	r3, r4, #3
 800dbb4:	aa4e      	add	r2, sp, #312	; 0x138
 800dbb6:	18d3      	adds	r3, r2, r3
 800dbb8:	0030      	movs	r0, r6
 800dbba:	681a      	ldr	r2, [r3, #0]
 800dbbc:	685b      	ldr	r3, [r3, #4]
 800dbbe:	0029      	movs	r1, r5
 800dbc0:	f7f3 fb70 	bl	80012a4 <__aeabi_dadd>
 800dbc4:	3401      	adds	r4, #1
 800dbc6:	0006      	movs	r6, r0
 800dbc8:	000d      	movs	r5, r1
 800dbca:	e7df      	b.n	800db8c <__kernel_rem_pio2+0x5e8>
 800dbcc:	9b02      	ldr	r3, [sp, #8]
 800dbce:	68ae      	ldr	r6, [r5, #8]
 800dbd0:	68ef      	ldr	r7, [r5, #12]
 800dbd2:	3b01      	subs	r3, #1
 800dbd4:	9302      	str	r3, [sp, #8]
 800dbd6:	682a      	ldr	r2, [r5, #0]
 800dbd8:	686b      	ldr	r3, [r5, #4]
 800dbda:	9204      	str	r2, [sp, #16]
 800dbdc:	9305      	str	r3, [sp, #20]
 800dbde:	9804      	ldr	r0, [sp, #16]
 800dbe0:	9905      	ldr	r1, [sp, #20]
 800dbe2:	0032      	movs	r2, r6
 800dbe4:	003b      	movs	r3, r7
 800dbe6:	f7f3 fb5d 	bl	80012a4 <__aeabi_dadd>
 800dbea:	0002      	movs	r2, r0
 800dbec:	000b      	movs	r3, r1
 800dbee:	9008      	str	r0, [sp, #32]
 800dbf0:	9109      	str	r1, [sp, #36]	; 0x24
 800dbf2:	9804      	ldr	r0, [sp, #16]
 800dbf4:	9905      	ldr	r1, [sp, #20]
 800dbf6:	f7f4 fc13 	bl	8002420 <__aeabi_dsub>
 800dbfa:	0032      	movs	r2, r6
 800dbfc:	003b      	movs	r3, r7
 800dbfe:	f7f3 fb51 	bl	80012a4 <__aeabi_dadd>
 800dc02:	9a08      	ldr	r2, [sp, #32]
 800dc04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc06:	60a8      	str	r0, [r5, #8]
 800dc08:	60e9      	str	r1, [r5, #12]
 800dc0a:	602a      	str	r2, [r5, #0]
 800dc0c:	606b      	str	r3, [r5, #4]
 800dc0e:	e754      	b.n	800daba <__kernel_rem_pio2+0x516>
 800dc10:	6826      	ldr	r6, [r4, #0]
 800dc12:	6867      	ldr	r7, [r4, #4]
 800dc14:	68a2      	ldr	r2, [r4, #8]
 800dc16:	68e3      	ldr	r3, [r4, #12]
 800dc18:	0030      	movs	r0, r6
 800dc1a:	0039      	movs	r1, r7
 800dc1c:	9202      	str	r2, [sp, #8]
 800dc1e:	9303      	str	r3, [sp, #12]
 800dc20:	f7f3 fb40 	bl	80012a4 <__aeabi_dadd>
 800dc24:	0002      	movs	r2, r0
 800dc26:	000b      	movs	r3, r1
 800dc28:	9004      	str	r0, [sp, #16]
 800dc2a:	9105      	str	r1, [sp, #20]
 800dc2c:	0030      	movs	r0, r6
 800dc2e:	0039      	movs	r1, r7
 800dc30:	f7f4 fbf6 	bl	8002420 <__aeabi_dsub>
 800dc34:	9a02      	ldr	r2, [sp, #8]
 800dc36:	9b03      	ldr	r3, [sp, #12]
 800dc38:	f7f3 fb34 	bl	80012a4 <__aeabi_dadd>
 800dc3c:	9a04      	ldr	r2, [sp, #16]
 800dc3e:	9b05      	ldr	r3, [sp, #20]
 800dc40:	60a0      	str	r0, [r4, #8]
 800dc42:	60e1      	str	r1, [r4, #12]
 800dc44:	6022      	str	r2, [r4, #0]
 800dc46:	6063      	str	r3, [r4, #4]
 800dc48:	3d01      	subs	r5, #1
 800dc4a:	e73c      	b.n	800dac6 <__kernel_rem_pio2+0x522>
 800dc4c:	9b00      	ldr	r3, [sp, #0]
 800dc4e:	aa4e      	add	r2, sp, #312	; 0x138
 800dc50:	00db      	lsls	r3, r3, #3
 800dc52:	18d3      	adds	r3, r2, r3
 800dc54:	0020      	movs	r0, r4
 800dc56:	681a      	ldr	r2, [r3, #0]
 800dc58:	685b      	ldr	r3, [r3, #4]
 800dc5a:	f7f3 fb23 	bl	80012a4 <__aeabi_dadd>
 800dc5e:	9b00      	ldr	r3, [sp, #0]
 800dc60:	0004      	movs	r4, r0
 800dc62:	3b01      	subs	r3, #1
 800dc64:	9300      	str	r3, [sp, #0]
 800dc66:	e734      	b.n	800dad2 <__kernel_rem_pio2+0x52e>
 800dc68:	9b07      	ldr	r3, [sp, #28]
 800dc6a:	9a07      	ldr	r2, [sp, #28]
 800dc6c:	601f      	str	r7, [r3, #0]
 800dc6e:	2380      	movs	r3, #128	; 0x80
 800dc70:	061b      	lsls	r3, r3, #24
 800dc72:	18f6      	adds	r6, r6, r3
 800dc74:	18c0      	adds	r0, r0, r3
 800dc76:	18c9      	adds	r1, r1, r3
 800dc78:	6056      	str	r6, [r2, #4]
 800dc7a:	6095      	str	r5, [r2, #8]
 800dc7c:	60d0      	str	r0, [r2, #12]
 800dc7e:	6114      	str	r4, [r2, #16]
 800dc80:	6151      	str	r1, [r2, #20]
 800dc82:	e708      	b.n	800da96 <__kernel_rem_pio2+0x4f2>
 800dc84:	41700000 	.word	0x41700000
 800dc88:	3e700000 	.word	0x3e700000
 800dc8c:	0800f3a0 	.word	0x0800f3a0

0800dc90 <__kernel_sin>:
 800dc90:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dc92:	b089      	sub	sp, #36	; 0x24
 800dc94:	9202      	str	r2, [sp, #8]
 800dc96:	9303      	str	r3, [sp, #12]
 800dc98:	22f9      	movs	r2, #249	; 0xf9
 800dc9a:	004b      	lsls	r3, r1, #1
 800dc9c:	0007      	movs	r7, r0
 800dc9e:	000e      	movs	r6, r1
 800dca0:	085b      	lsrs	r3, r3, #1
 800dca2:	0592      	lsls	r2, r2, #22
 800dca4:	4293      	cmp	r3, r2
 800dca6:	da03      	bge.n	800dcb0 <__kernel_sin+0x20>
 800dca8:	f7f4 ff4c 	bl	8002b44 <__aeabi_d2iz>
 800dcac:	2800      	cmp	r0, #0
 800dcae:	d04c      	beq.n	800dd4a <__kernel_sin+0xba>
 800dcb0:	003a      	movs	r2, r7
 800dcb2:	0033      	movs	r3, r6
 800dcb4:	0038      	movs	r0, r7
 800dcb6:	0031      	movs	r1, r6
 800dcb8:	f7f4 f946 	bl	8001f48 <__aeabi_dmul>
 800dcbc:	0004      	movs	r4, r0
 800dcbe:	000d      	movs	r5, r1
 800dcc0:	0002      	movs	r2, r0
 800dcc2:	000b      	movs	r3, r1
 800dcc4:	0038      	movs	r0, r7
 800dcc6:	0031      	movs	r1, r6
 800dcc8:	f7f4 f93e 	bl	8001f48 <__aeabi_dmul>
 800dccc:	4a39      	ldr	r2, [pc, #228]	; (800ddb4 <__kernel_sin+0x124>)
 800dcce:	9000      	str	r0, [sp, #0]
 800dcd0:	9101      	str	r1, [sp, #4]
 800dcd2:	4b39      	ldr	r3, [pc, #228]	; (800ddb8 <__kernel_sin+0x128>)
 800dcd4:	0020      	movs	r0, r4
 800dcd6:	0029      	movs	r1, r5
 800dcd8:	f7f4 f936 	bl	8001f48 <__aeabi_dmul>
 800dcdc:	4a37      	ldr	r2, [pc, #220]	; (800ddbc <__kernel_sin+0x12c>)
 800dcde:	4b38      	ldr	r3, [pc, #224]	; (800ddc0 <__kernel_sin+0x130>)
 800dce0:	f7f4 fb9e 	bl	8002420 <__aeabi_dsub>
 800dce4:	0022      	movs	r2, r4
 800dce6:	002b      	movs	r3, r5
 800dce8:	f7f4 f92e 	bl	8001f48 <__aeabi_dmul>
 800dcec:	4a35      	ldr	r2, [pc, #212]	; (800ddc4 <__kernel_sin+0x134>)
 800dcee:	4b36      	ldr	r3, [pc, #216]	; (800ddc8 <__kernel_sin+0x138>)
 800dcf0:	f7f3 fad8 	bl	80012a4 <__aeabi_dadd>
 800dcf4:	0022      	movs	r2, r4
 800dcf6:	002b      	movs	r3, r5
 800dcf8:	f7f4 f926 	bl	8001f48 <__aeabi_dmul>
 800dcfc:	4a33      	ldr	r2, [pc, #204]	; (800ddcc <__kernel_sin+0x13c>)
 800dcfe:	4b34      	ldr	r3, [pc, #208]	; (800ddd0 <__kernel_sin+0x140>)
 800dd00:	f7f4 fb8e 	bl	8002420 <__aeabi_dsub>
 800dd04:	0022      	movs	r2, r4
 800dd06:	002b      	movs	r3, r5
 800dd08:	f7f4 f91e 	bl	8001f48 <__aeabi_dmul>
 800dd0c:	4b31      	ldr	r3, [pc, #196]	; (800ddd4 <__kernel_sin+0x144>)
 800dd0e:	4a32      	ldr	r2, [pc, #200]	; (800ddd8 <__kernel_sin+0x148>)
 800dd10:	f7f3 fac8 	bl	80012a4 <__aeabi_dadd>
 800dd14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dd16:	9004      	str	r0, [sp, #16]
 800dd18:	9105      	str	r1, [sp, #20]
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d119      	bne.n	800dd52 <__kernel_sin+0xc2>
 800dd1e:	0002      	movs	r2, r0
 800dd20:	000b      	movs	r3, r1
 800dd22:	0020      	movs	r0, r4
 800dd24:	0029      	movs	r1, r5
 800dd26:	f7f4 f90f 	bl	8001f48 <__aeabi_dmul>
 800dd2a:	4a2c      	ldr	r2, [pc, #176]	; (800dddc <__kernel_sin+0x14c>)
 800dd2c:	4b2c      	ldr	r3, [pc, #176]	; (800dde0 <__kernel_sin+0x150>)
 800dd2e:	f7f4 fb77 	bl	8002420 <__aeabi_dsub>
 800dd32:	9a00      	ldr	r2, [sp, #0]
 800dd34:	9b01      	ldr	r3, [sp, #4]
 800dd36:	f7f4 f907 	bl	8001f48 <__aeabi_dmul>
 800dd3a:	0002      	movs	r2, r0
 800dd3c:	000b      	movs	r3, r1
 800dd3e:	0038      	movs	r0, r7
 800dd40:	0031      	movs	r1, r6
 800dd42:	f7f3 faaf 	bl	80012a4 <__aeabi_dadd>
 800dd46:	0007      	movs	r7, r0
 800dd48:	000e      	movs	r6, r1
 800dd4a:	0038      	movs	r0, r7
 800dd4c:	0031      	movs	r1, r6
 800dd4e:	b009      	add	sp, #36	; 0x24
 800dd50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd52:	2200      	movs	r2, #0
 800dd54:	9802      	ldr	r0, [sp, #8]
 800dd56:	9903      	ldr	r1, [sp, #12]
 800dd58:	4b22      	ldr	r3, [pc, #136]	; (800dde4 <__kernel_sin+0x154>)
 800dd5a:	f7f4 f8f5 	bl	8001f48 <__aeabi_dmul>
 800dd5e:	9a04      	ldr	r2, [sp, #16]
 800dd60:	9b05      	ldr	r3, [sp, #20]
 800dd62:	9006      	str	r0, [sp, #24]
 800dd64:	9107      	str	r1, [sp, #28]
 800dd66:	9800      	ldr	r0, [sp, #0]
 800dd68:	9901      	ldr	r1, [sp, #4]
 800dd6a:	f7f4 f8ed 	bl	8001f48 <__aeabi_dmul>
 800dd6e:	0002      	movs	r2, r0
 800dd70:	000b      	movs	r3, r1
 800dd72:	9806      	ldr	r0, [sp, #24]
 800dd74:	9907      	ldr	r1, [sp, #28]
 800dd76:	f7f4 fb53 	bl	8002420 <__aeabi_dsub>
 800dd7a:	0022      	movs	r2, r4
 800dd7c:	002b      	movs	r3, r5
 800dd7e:	f7f4 f8e3 	bl	8001f48 <__aeabi_dmul>
 800dd82:	9a02      	ldr	r2, [sp, #8]
 800dd84:	9b03      	ldr	r3, [sp, #12]
 800dd86:	f7f4 fb4b 	bl	8002420 <__aeabi_dsub>
 800dd8a:	4a14      	ldr	r2, [pc, #80]	; (800dddc <__kernel_sin+0x14c>)
 800dd8c:	0004      	movs	r4, r0
 800dd8e:	000d      	movs	r5, r1
 800dd90:	9800      	ldr	r0, [sp, #0]
 800dd92:	9901      	ldr	r1, [sp, #4]
 800dd94:	4b12      	ldr	r3, [pc, #72]	; (800dde0 <__kernel_sin+0x150>)
 800dd96:	f7f4 f8d7 	bl	8001f48 <__aeabi_dmul>
 800dd9a:	0002      	movs	r2, r0
 800dd9c:	000b      	movs	r3, r1
 800dd9e:	0020      	movs	r0, r4
 800dda0:	0029      	movs	r1, r5
 800dda2:	f7f3 fa7f 	bl	80012a4 <__aeabi_dadd>
 800dda6:	0002      	movs	r2, r0
 800dda8:	000b      	movs	r3, r1
 800ddaa:	0038      	movs	r0, r7
 800ddac:	0031      	movs	r1, r6
 800ddae:	f7f4 fb37 	bl	8002420 <__aeabi_dsub>
 800ddb2:	e7c8      	b.n	800dd46 <__kernel_sin+0xb6>
 800ddb4:	5acfd57c 	.word	0x5acfd57c
 800ddb8:	3de5d93a 	.word	0x3de5d93a
 800ddbc:	8a2b9ceb 	.word	0x8a2b9ceb
 800ddc0:	3e5ae5e6 	.word	0x3e5ae5e6
 800ddc4:	57b1fe7d 	.word	0x57b1fe7d
 800ddc8:	3ec71de3 	.word	0x3ec71de3
 800ddcc:	19c161d5 	.word	0x19c161d5
 800ddd0:	3f2a01a0 	.word	0x3f2a01a0
 800ddd4:	3f811111 	.word	0x3f811111
 800ddd8:	1110f8a6 	.word	0x1110f8a6
 800dddc:	55555549 	.word	0x55555549
 800dde0:	3fc55555 	.word	0x3fc55555
 800dde4:	3fe00000 	.word	0x3fe00000

0800dde8 <fabs>:
 800dde8:	004b      	lsls	r3, r1, #1
 800ddea:	0859      	lsrs	r1, r3, #1
 800ddec:	4770      	bx	lr
	...

0800ddf0 <finite>:
 800ddf0:	4b02      	ldr	r3, [pc, #8]	; (800ddfc <finite+0xc>)
 800ddf2:	0048      	lsls	r0, r1, #1
 800ddf4:	0840      	lsrs	r0, r0, #1
 800ddf6:	18c0      	adds	r0, r0, r3
 800ddf8:	0fc0      	lsrs	r0, r0, #31
 800ddfa:	4770      	bx	lr
 800ddfc:	80100000 	.word	0x80100000

0800de00 <floor>:
 800de00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800de02:	004b      	lsls	r3, r1, #1
 800de04:	4a3d      	ldr	r2, [pc, #244]	; (800defc <floor+0xfc>)
 800de06:	0d5b      	lsrs	r3, r3, #21
 800de08:	189f      	adds	r7, r3, r2
 800de0a:	4684      	mov	ip, r0
 800de0c:	000e      	movs	r6, r1
 800de0e:	000d      	movs	r5, r1
 800de10:	0004      	movs	r4, r0
 800de12:	9001      	str	r0, [sp, #4]
 800de14:	2f13      	cmp	r7, #19
 800de16:	dc34      	bgt.n	800de82 <floor+0x82>
 800de18:	2f00      	cmp	r7, #0
 800de1a:	da16      	bge.n	800de4a <floor+0x4a>
 800de1c:	4a38      	ldr	r2, [pc, #224]	; (800df00 <floor+0x100>)
 800de1e:	4b39      	ldr	r3, [pc, #228]	; (800df04 <floor+0x104>)
 800de20:	4660      	mov	r0, ip
 800de22:	0031      	movs	r1, r6
 800de24:	f7f3 fa3e 	bl	80012a4 <__aeabi_dadd>
 800de28:	2200      	movs	r2, #0
 800de2a:	2300      	movs	r3, #0
 800de2c:	f7f4 ffea 	bl	8002e04 <__aeabi_dcmpgt>
 800de30:	2800      	cmp	r0, #0
 800de32:	d007      	beq.n	800de44 <floor+0x44>
 800de34:	2e00      	cmp	r6, #0
 800de36:	da5d      	bge.n	800def4 <floor+0xf4>
 800de38:	0073      	lsls	r3, r6, #1
 800de3a:	085b      	lsrs	r3, r3, #1
 800de3c:	431c      	orrs	r4, r3
 800de3e:	d001      	beq.n	800de44 <floor+0x44>
 800de40:	2400      	movs	r4, #0
 800de42:	4d31      	ldr	r5, [pc, #196]	; (800df08 <floor+0x108>)
 800de44:	46a4      	mov	ip, r4
 800de46:	002e      	movs	r6, r5
 800de48:	e029      	b.n	800de9e <floor+0x9e>
 800de4a:	4b30      	ldr	r3, [pc, #192]	; (800df0c <floor+0x10c>)
 800de4c:	413b      	asrs	r3, r7
 800de4e:	9300      	str	r3, [sp, #0]
 800de50:	400b      	ands	r3, r1
 800de52:	4303      	orrs	r3, r0
 800de54:	d023      	beq.n	800de9e <floor+0x9e>
 800de56:	4a2a      	ldr	r2, [pc, #168]	; (800df00 <floor+0x100>)
 800de58:	4b2a      	ldr	r3, [pc, #168]	; (800df04 <floor+0x104>)
 800de5a:	4660      	mov	r0, ip
 800de5c:	0031      	movs	r1, r6
 800de5e:	f7f3 fa21 	bl	80012a4 <__aeabi_dadd>
 800de62:	2200      	movs	r2, #0
 800de64:	2300      	movs	r3, #0
 800de66:	f7f4 ffcd 	bl	8002e04 <__aeabi_dcmpgt>
 800de6a:	2800      	cmp	r0, #0
 800de6c:	d0ea      	beq.n	800de44 <floor+0x44>
 800de6e:	2e00      	cmp	r6, #0
 800de70:	da03      	bge.n	800de7a <floor+0x7a>
 800de72:	2380      	movs	r3, #128	; 0x80
 800de74:	035b      	lsls	r3, r3, #13
 800de76:	413b      	asrs	r3, r7
 800de78:	18f5      	adds	r5, r6, r3
 800de7a:	9b00      	ldr	r3, [sp, #0]
 800de7c:	2400      	movs	r4, #0
 800de7e:	439d      	bics	r5, r3
 800de80:	e7e0      	b.n	800de44 <floor+0x44>
 800de82:	2f33      	cmp	r7, #51	; 0x33
 800de84:	dd0f      	ble.n	800dea6 <floor+0xa6>
 800de86:	2380      	movs	r3, #128	; 0x80
 800de88:	00db      	lsls	r3, r3, #3
 800de8a:	429f      	cmp	r7, r3
 800de8c:	d107      	bne.n	800de9e <floor+0x9e>
 800de8e:	0002      	movs	r2, r0
 800de90:	000b      	movs	r3, r1
 800de92:	4660      	mov	r0, ip
 800de94:	0031      	movs	r1, r6
 800de96:	f7f3 fa05 	bl	80012a4 <__aeabi_dadd>
 800de9a:	4684      	mov	ip, r0
 800de9c:	000e      	movs	r6, r1
 800de9e:	4660      	mov	r0, ip
 800dea0:	0031      	movs	r1, r6
 800dea2:	b003      	add	sp, #12
 800dea4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dea6:	4a1a      	ldr	r2, [pc, #104]	; (800df10 <floor+0x110>)
 800dea8:	189b      	adds	r3, r3, r2
 800deaa:	2201      	movs	r2, #1
 800deac:	4252      	negs	r2, r2
 800deae:	40da      	lsrs	r2, r3
 800deb0:	9200      	str	r2, [sp, #0]
 800deb2:	4210      	tst	r0, r2
 800deb4:	d0f3      	beq.n	800de9e <floor+0x9e>
 800deb6:	4a12      	ldr	r2, [pc, #72]	; (800df00 <floor+0x100>)
 800deb8:	4b12      	ldr	r3, [pc, #72]	; (800df04 <floor+0x104>)
 800deba:	4660      	mov	r0, ip
 800debc:	0031      	movs	r1, r6
 800debe:	f7f3 f9f1 	bl	80012a4 <__aeabi_dadd>
 800dec2:	2200      	movs	r2, #0
 800dec4:	2300      	movs	r3, #0
 800dec6:	f7f4 ff9d 	bl	8002e04 <__aeabi_dcmpgt>
 800deca:	2800      	cmp	r0, #0
 800decc:	d0ba      	beq.n	800de44 <floor+0x44>
 800dece:	2e00      	cmp	r6, #0
 800ded0:	da02      	bge.n	800ded8 <floor+0xd8>
 800ded2:	2f14      	cmp	r7, #20
 800ded4:	d103      	bne.n	800dede <floor+0xde>
 800ded6:	3501      	adds	r5, #1
 800ded8:	9b00      	ldr	r3, [sp, #0]
 800deda:	439c      	bics	r4, r3
 800dedc:	e7b2      	b.n	800de44 <floor+0x44>
 800dede:	2334      	movs	r3, #52	; 0x34
 800dee0:	1bdf      	subs	r7, r3, r7
 800dee2:	3b33      	subs	r3, #51	; 0x33
 800dee4:	40bb      	lsls	r3, r7
 800dee6:	18e4      	adds	r4, r4, r3
 800dee8:	9b01      	ldr	r3, [sp, #4]
 800deea:	429c      	cmp	r4, r3
 800deec:	419b      	sbcs	r3, r3
 800deee:	425b      	negs	r3, r3
 800def0:	18f5      	adds	r5, r6, r3
 800def2:	e7f1      	b.n	800ded8 <floor+0xd8>
 800def4:	2400      	movs	r4, #0
 800def6:	0025      	movs	r5, r4
 800def8:	e7a4      	b.n	800de44 <floor+0x44>
 800defa:	46c0      	nop			; (mov r8, r8)
 800defc:	fffffc01 	.word	0xfffffc01
 800df00:	8800759c 	.word	0x8800759c
 800df04:	7e37e43c 	.word	0x7e37e43c
 800df08:	bff00000 	.word	0xbff00000
 800df0c:	000fffff 	.word	0x000fffff
 800df10:	fffffbed 	.word	0xfffffbed

0800df14 <nan>:
 800df14:	2000      	movs	r0, #0
 800df16:	4901      	ldr	r1, [pc, #4]	; (800df1c <nan+0x8>)
 800df18:	4770      	bx	lr
 800df1a:	46c0      	nop			; (mov r8, r8)
 800df1c:	7ff80000 	.word	0x7ff80000

0800df20 <rint>:
 800df20:	b5f0      	push	{r4, r5, r6, r7, lr}
 800df22:	004a      	lsls	r2, r1, #1
 800df24:	4e3e      	ldr	r6, [pc, #248]	; (800e020 <rint+0x100>)
 800df26:	0d52      	lsrs	r2, r2, #21
 800df28:	b085      	sub	sp, #20
 800df2a:	1996      	adds	r6, r2, r6
 800df2c:	000d      	movs	r5, r1
 800df2e:	0003      	movs	r3, r0
 800df30:	9101      	str	r1, [sp, #4]
 800df32:	0fcc      	lsrs	r4, r1, #31
 800df34:	2e13      	cmp	r6, #19
 800df36:	dc57      	bgt.n	800dfe8 <rint+0xc8>
 800df38:	2e00      	cmp	r6, #0
 800df3a:	da2a      	bge.n	800df92 <rint+0x72>
 800df3c:	004a      	lsls	r2, r1, #1
 800df3e:	0852      	lsrs	r2, r2, #1
 800df40:	4302      	orrs	r2, r0
 800df42:	d024      	beq.n	800df8e <rint+0x6e>
 800df44:	030a      	lsls	r2, r1, #12
 800df46:	0b12      	lsrs	r2, r2, #12
 800df48:	4302      	orrs	r2, r0
 800df4a:	4253      	negs	r3, r2
 800df4c:	4313      	orrs	r3, r2
 800df4e:	2280      	movs	r2, #128	; 0x80
 800df50:	0c4d      	lsrs	r5, r1, #17
 800df52:	0312      	lsls	r2, r2, #12
 800df54:	0b1b      	lsrs	r3, r3, #12
 800df56:	4013      	ands	r3, r2
 800df58:	046d      	lsls	r5, r5, #17
 800df5a:	432b      	orrs	r3, r5
 800df5c:	0019      	movs	r1, r3
 800df5e:	4b31      	ldr	r3, [pc, #196]	; (800e024 <rint+0x104>)
 800df60:	00e2      	lsls	r2, r4, #3
 800df62:	189b      	adds	r3, r3, r2
 800df64:	681e      	ldr	r6, [r3, #0]
 800df66:	685f      	ldr	r7, [r3, #4]
 800df68:	0002      	movs	r2, r0
 800df6a:	000b      	movs	r3, r1
 800df6c:	0030      	movs	r0, r6
 800df6e:	0039      	movs	r1, r7
 800df70:	f7f3 f998 	bl	80012a4 <__aeabi_dadd>
 800df74:	9002      	str	r0, [sp, #8]
 800df76:	9103      	str	r1, [sp, #12]
 800df78:	9802      	ldr	r0, [sp, #8]
 800df7a:	9903      	ldr	r1, [sp, #12]
 800df7c:	003b      	movs	r3, r7
 800df7e:	0032      	movs	r2, r6
 800df80:	f7f4 fa4e 	bl	8002420 <__aeabi_dsub>
 800df84:	004b      	lsls	r3, r1, #1
 800df86:	085b      	lsrs	r3, r3, #1
 800df88:	07e4      	lsls	r4, r4, #31
 800df8a:	4323      	orrs	r3, r4
 800df8c:	0019      	movs	r1, r3
 800df8e:	b005      	add	sp, #20
 800df90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df92:	4a25      	ldr	r2, [pc, #148]	; (800e028 <rint+0x108>)
 800df94:	4132      	asrs	r2, r6
 800df96:	0017      	movs	r7, r2
 800df98:	400f      	ands	r7, r1
 800df9a:	4307      	orrs	r7, r0
 800df9c:	d0f7      	beq.n	800df8e <rint+0x6e>
 800df9e:	0852      	lsrs	r2, r2, #1
 800dfa0:	0011      	movs	r1, r2
 800dfa2:	4029      	ands	r1, r5
 800dfa4:	430b      	orrs	r3, r1
 800dfa6:	d00a      	beq.n	800dfbe <rint+0x9e>
 800dfa8:	2300      	movs	r3, #0
 800dfaa:	2e13      	cmp	r6, #19
 800dfac:	d101      	bne.n	800dfb2 <rint+0x92>
 800dfae:	2380      	movs	r3, #128	; 0x80
 800dfb0:	061b      	lsls	r3, r3, #24
 800dfb2:	2780      	movs	r7, #128	; 0x80
 800dfb4:	02ff      	lsls	r7, r7, #11
 800dfb6:	4137      	asrs	r7, r6
 800dfb8:	4395      	bics	r5, r2
 800dfba:	432f      	orrs	r7, r5
 800dfbc:	9701      	str	r7, [sp, #4]
 800dfbe:	9901      	ldr	r1, [sp, #4]
 800dfc0:	001a      	movs	r2, r3
 800dfc2:	000b      	movs	r3, r1
 800dfc4:	4917      	ldr	r1, [pc, #92]	; (800e024 <rint+0x104>)
 800dfc6:	00e4      	lsls	r4, r4, #3
 800dfc8:	190c      	adds	r4, r1, r4
 800dfca:	6865      	ldr	r5, [r4, #4]
 800dfcc:	6824      	ldr	r4, [r4, #0]
 800dfce:	0020      	movs	r0, r4
 800dfd0:	0029      	movs	r1, r5
 800dfd2:	f7f3 f967 	bl	80012a4 <__aeabi_dadd>
 800dfd6:	9002      	str	r0, [sp, #8]
 800dfd8:	9103      	str	r1, [sp, #12]
 800dfda:	9802      	ldr	r0, [sp, #8]
 800dfdc:	9903      	ldr	r1, [sp, #12]
 800dfde:	0022      	movs	r2, r4
 800dfe0:	002b      	movs	r3, r5
 800dfe2:	f7f4 fa1d 	bl	8002420 <__aeabi_dsub>
 800dfe6:	e7d2      	b.n	800df8e <rint+0x6e>
 800dfe8:	2e33      	cmp	r6, #51	; 0x33
 800dfea:	dd08      	ble.n	800dffe <rint+0xde>
 800dfec:	2380      	movs	r3, #128	; 0x80
 800dfee:	00db      	lsls	r3, r3, #3
 800dff0:	429e      	cmp	r6, r3
 800dff2:	d1cc      	bne.n	800df8e <rint+0x6e>
 800dff4:	0002      	movs	r2, r0
 800dff6:	000b      	movs	r3, r1
 800dff8:	f7f3 f954 	bl	80012a4 <__aeabi_dadd>
 800dffc:	e7c7      	b.n	800df8e <rint+0x6e>
 800dffe:	2601      	movs	r6, #1
 800e000:	4d0a      	ldr	r5, [pc, #40]	; (800e02c <rint+0x10c>)
 800e002:	4276      	negs	r6, r6
 800e004:	1952      	adds	r2, r2, r5
 800e006:	40d6      	lsrs	r6, r2
 800e008:	4206      	tst	r6, r0
 800e00a:	d0c0      	beq.n	800df8e <rint+0x6e>
 800e00c:	0876      	lsrs	r6, r6, #1
 800e00e:	4206      	tst	r6, r0
 800e010:	d0d5      	beq.n	800dfbe <rint+0x9e>
 800e012:	2180      	movs	r1, #128	; 0x80
 800e014:	05c9      	lsls	r1, r1, #23
 800e016:	4111      	asrs	r1, r2
 800e018:	43b3      	bics	r3, r6
 800e01a:	430b      	orrs	r3, r1
 800e01c:	e7cf      	b.n	800dfbe <rint+0x9e>
 800e01e:	46c0      	nop			; (mov r8, r8)
 800e020:	fffffc01 	.word	0xfffffc01
 800e024:	0800f3f0 	.word	0x0800f3f0
 800e028:	000fffff 	.word	0x000fffff
 800e02c:	fffffbed 	.word	0xfffffbed

0800e030 <scalbn>:
 800e030:	004b      	lsls	r3, r1, #1
 800e032:	b570      	push	{r4, r5, r6, lr}
 800e034:	0d5b      	lsrs	r3, r3, #21
 800e036:	0014      	movs	r4, r2
 800e038:	000a      	movs	r2, r1
 800e03a:	2b00      	cmp	r3, #0
 800e03c:	d10d      	bne.n	800e05a <scalbn+0x2a>
 800e03e:	004b      	lsls	r3, r1, #1
 800e040:	085b      	lsrs	r3, r3, #1
 800e042:	4303      	orrs	r3, r0
 800e044:	d010      	beq.n	800e068 <scalbn+0x38>
 800e046:	4b27      	ldr	r3, [pc, #156]	; (800e0e4 <scalbn+0xb4>)
 800e048:	2200      	movs	r2, #0
 800e04a:	f7f3 ff7d 	bl	8001f48 <__aeabi_dmul>
 800e04e:	4b26      	ldr	r3, [pc, #152]	; (800e0e8 <scalbn+0xb8>)
 800e050:	429c      	cmp	r4, r3
 800e052:	da0a      	bge.n	800e06a <scalbn+0x3a>
 800e054:	4a25      	ldr	r2, [pc, #148]	; (800e0ec <scalbn+0xbc>)
 800e056:	4b26      	ldr	r3, [pc, #152]	; (800e0f0 <scalbn+0xc0>)
 800e058:	e019      	b.n	800e08e <scalbn+0x5e>
 800e05a:	4d26      	ldr	r5, [pc, #152]	; (800e0f4 <scalbn+0xc4>)
 800e05c:	42ab      	cmp	r3, r5
 800e05e:	d108      	bne.n	800e072 <scalbn+0x42>
 800e060:	0002      	movs	r2, r0
 800e062:	000b      	movs	r3, r1
 800e064:	f7f3 f91e 	bl	80012a4 <__aeabi_dadd>
 800e068:	bd70      	pop	{r4, r5, r6, pc}
 800e06a:	000a      	movs	r2, r1
 800e06c:	004b      	lsls	r3, r1, #1
 800e06e:	0d5b      	lsrs	r3, r3, #21
 800e070:	3b36      	subs	r3, #54	; 0x36
 800e072:	4d21      	ldr	r5, [pc, #132]	; (800e0f8 <scalbn+0xc8>)
 800e074:	18e3      	adds	r3, r4, r3
 800e076:	42ab      	cmp	r3, r5
 800e078:	dd0c      	ble.n	800e094 <scalbn+0x64>
 800e07a:	4c20      	ldr	r4, [pc, #128]	; (800e0fc <scalbn+0xcc>)
 800e07c:	4d20      	ldr	r5, [pc, #128]	; (800e100 <scalbn+0xd0>)
 800e07e:	2900      	cmp	r1, #0
 800e080:	da01      	bge.n	800e086 <scalbn+0x56>
 800e082:	4c1e      	ldr	r4, [pc, #120]	; (800e0fc <scalbn+0xcc>)
 800e084:	4d1f      	ldr	r5, [pc, #124]	; (800e104 <scalbn+0xd4>)
 800e086:	0020      	movs	r0, r4
 800e088:	0029      	movs	r1, r5
 800e08a:	4a1c      	ldr	r2, [pc, #112]	; (800e0fc <scalbn+0xcc>)
 800e08c:	4b1c      	ldr	r3, [pc, #112]	; (800e100 <scalbn+0xd0>)
 800e08e:	f7f3 ff5b 	bl	8001f48 <__aeabi_dmul>
 800e092:	e7e9      	b.n	800e068 <scalbn+0x38>
 800e094:	2b00      	cmp	r3, #0
 800e096:	dd05      	ble.n	800e0a4 <scalbn+0x74>
 800e098:	4c1b      	ldr	r4, [pc, #108]	; (800e108 <scalbn+0xd8>)
 800e09a:	051b      	lsls	r3, r3, #20
 800e09c:	4022      	ands	r2, r4
 800e09e:	431a      	orrs	r2, r3
 800e0a0:	0011      	movs	r1, r2
 800e0a2:	e7e1      	b.n	800e068 <scalbn+0x38>
 800e0a4:	001d      	movs	r5, r3
 800e0a6:	3535      	adds	r5, #53	; 0x35
 800e0a8:	da13      	bge.n	800e0d2 <scalbn+0xa2>
 800e0aa:	4a18      	ldr	r2, [pc, #96]	; (800e10c <scalbn+0xdc>)
 800e0ac:	0fcb      	lsrs	r3, r1, #31
 800e0ae:	4294      	cmp	r4, r2
 800e0b0:	dd08      	ble.n	800e0c4 <scalbn+0x94>
 800e0b2:	4812      	ldr	r0, [pc, #72]	; (800e0fc <scalbn+0xcc>)
 800e0b4:	4912      	ldr	r1, [pc, #72]	; (800e100 <scalbn+0xd0>)
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	d001      	beq.n	800e0be <scalbn+0x8e>
 800e0ba:	4810      	ldr	r0, [pc, #64]	; (800e0fc <scalbn+0xcc>)
 800e0bc:	4911      	ldr	r1, [pc, #68]	; (800e104 <scalbn+0xd4>)
 800e0be:	4a0f      	ldr	r2, [pc, #60]	; (800e0fc <scalbn+0xcc>)
 800e0c0:	4b0f      	ldr	r3, [pc, #60]	; (800e100 <scalbn+0xd0>)
 800e0c2:	e7e4      	b.n	800e08e <scalbn+0x5e>
 800e0c4:	4809      	ldr	r0, [pc, #36]	; (800e0ec <scalbn+0xbc>)
 800e0c6:	490a      	ldr	r1, [pc, #40]	; (800e0f0 <scalbn+0xc0>)
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d0c3      	beq.n	800e054 <scalbn+0x24>
 800e0cc:	4807      	ldr	r0, [pc, #28]	; (800e0ec <scalbn+0xbc>)
 800e0ce:	4910      	ldr	r1, [pc, #64]	; (800e110 <scalbn+0xe0>)
 800e0d0:	e7c0      	b.n	800e054 <scalbn+0x24>
 800e0d2:	4c0d      	ldr	r4, [pc, #52]	; (800e108 <scalbn+0xd8>)
 800e0d4:	3336      	adds	r3, #54	; 0x36
 800e0d6:	4022      	ands	r2, r4
 800e0d8:	051b      	lsls	r3, r3, #20
 800e0da:	4313      	orrs	r3, r2
 800e0dc:	0019      	movs	r1, r3
 800e0de:	2200      	movs	r2, #0
 800e0e0:	4b0c      	ldr	r3, [pc, #48]	; (800e114 <scalbn+0xe4>)
 800e0e2:	e7d4      	b.n	800e08e <scalbn+0x5e>
 800e0e4:	43500000 	.word	0x43500000
 800e0e8:	ffff3cb0 	.word	0xffff3cb0
 800e0ec:	c2f8f359 	.word	0xc2f8f359
 800e0f0:	01a56e1f 	.word	0x01a56e1f
 800e0f4:	000007ff 	.word	0x000007ff
 800e0f8:	000007fe 	.word	0x000007fe
 800e0fc:	8800759c 	.word	0x8800759c
 800e100:	7e37e43c 	.word	0x7e37e43c
 800e104:	fe37e43c 	.word	0xfe37e43c
 800e108:	800fffff 	.word	0x800fffff
 800e10c:	0000c350 	.word	0x0000c350
 800e110:	81a56e1f 	.word	0x81a56e1f
 800e114:	3c900000 	.word	0x3c900000

0800e118 <_init>:
 800e118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e11a:	46c0      	nop			; (mov r8, r8)
 800e11c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e11e:	bc08      	pop	{r3}
 800e120:	469e      	mov	lr, r3
 800e122:	4770      	bx	lr

0800e124 <_fini>:
 800e124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e126:	46c0      	nop			; (mov r8, r8)
 800e128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e12a:	bc08      	pop	{r3}
 800e12c:	469e      	mov	lr, r3
 800e12e:	4770      	bx	lr
