## Hi there ðŸ‘‹ I am Anqi Huang ###

I am currently Grad student study at UCSD, major in Electronic and Computer Engineering , and I got my bachelorâ€™s degrees at Penn State University major in Computer Engineering and minor with Math. My skills in Verilog, System Verilog, Cpp, C, Python, and MATLAB, also familiar with develop tools such as Vivadoï¼ŒCadence Virtuoso, ModealSim, Keil 5ï¼ŒQuartus Primeï¼Œetc. I have experience with ASIC front end , back end design, FPGA design, Embedded System , and also I am interested in hand on work in lab. 

I am Open to Digital Designï¼ŒRTL Designï¼Œ SoC design , ASIC, FPGA ,Verification , Embedded System related New Grad and Intern opportunity

I will Graduate at Dec 2024. 


- ðŸ”­ Iâ€™m currently working on getting a job .
- ðŸŒ± Iâ€™m currently learning UVM of Verification.
- âš¡ Fun fact: I have a cat // I am left handed // AFOLs LEGO builders.
-->
