TimeQuest Timing Analyzer report for processador
Thu Jul 20 16:29:56 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'
 15. Slow Model Recovery: 'clk'
 16. Slow Model Removal: 'clk'
 17. Slow Model Minimum Pulse Width: 'clk'
 18. Slow Model Minimum Pulse Width: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Output Enable Times
 22. Minimum Output Enable Times
 23. Output Disable Times
 24. Minimum Output Disable Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'
 31. Fast Model Setup: 'clk'
 32. Fast Model Hold: 'clk'
 33. Fast Model Hold: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'
 34. Fast Model Recovery: 'clk'
 35. Fast Model Removal: 'clk'
 36. Fast Model Minimum Pulse Width: 'clk'
 37. Fast Model Minimum Pulse Width: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Output Enable Times
 41. Minimum Output Enable Times
 42. Output Disable Times
 43. Minimum Output Disable Times
 44. Multicorner Timing Analysis Summary
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Recovery Transfers
 50. Removal Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; processador                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C50F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------+
; Clock Name                                                                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                 ;
+-------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------+
; clk                                                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                                 ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg } ;
+-------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                   ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                          ; Note ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
; 116.46 MHz ; 116.46 MHz      ; clk                                                                                 ;      ;
; 128.73 MHz ; 128.73 MHz      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;      ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                     ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                 ; -7.587 ; -660.112      ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -7.467 ; -53.128       ;
+-------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                      ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                 ; -1.229 ; -11.577       ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.807 ; -4.567        ;
+-------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -2.337 ; -9.348        ;
+-------+--------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.878 ; -3.512        ;
+-------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                       ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                 ; -1.627 ; -273.810      ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500  ; 0.000         ;
+-------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.587 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -1.029     ; 7.594      ;
; -7.401 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -1.029     ; 7.408      ;
; -7.281 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -1.029     ; 7.288      ;
; -7.212 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -1.023     ; 7.225      ;
; -7.211 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -1.023     ; 7.224      ;
; -7.026 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -1.023     ; 7.039      ;
; -7.025 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -1.023     ; 7.038      ;
; -6.967 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -1.031     ; 6.972      ;
; -6.956 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -1.022     ; 6.970      ;
; -6.946 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -1.023     ; 6.959      ;
; -6.943 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -1.023     ; 6.956      ;
; -6.920 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -1.025     ; 6.931      ;
; -6.906 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -1.023     ; 6.919      ;
; -6.905 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -1.023     ; 6.918      ;
; -6.781 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -1.031     ; 6.786      ;
; -6.770 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -1.022     ; 6.784      ;
; -6.760 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -1.023     ; 6.773      ;
; -6.757 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -1.023     ; 6.770      ;
; -6.734 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -1.025     ; 6.745      ;
; -6.729 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -1.031     ; 6.734      ;
; -6.681 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -1.025     ; 6.692      ;
; -6.676 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 7.712      ;
; -6.661 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -1.031     ; 6.666      ;
; -6.650 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -1.022     ; 6.664      ;
; -6.640 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -1.023     ; 6.653      ;
; -6.638 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 7.674      ;
; -6.637 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -1.023     ; 6.650      ;
; -6.632 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -1.022     ; 6.646      ;
; -6.614 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -1.025     ; 6.625      ;
; -6.561 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -1.024     ; 6.573      ;
; -6.543 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -1.031     ; 6.548      ;
; -6.521 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -1.022     ; 6.535      ;
; -6.521 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 7.557      ;
; -6.495 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -1.025     ; 6.506      ;
; -6.446 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -1.022     ; 6.460      ;
; -6.423 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -1.031     ; 6.428      ;
; -6.400 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; 0.006      ; 7.442      ;
; -6.399 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; 0.006      ; 7.441      ;
; -6.385 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -1.022     ; 6.399      ;
; -6.384 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[0]                      ; clk          ; clk         ; 1.000        ; -1.031     ; 6.389      ;
; -6.381 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -1.031     ; 6.386      ;
; -6.375 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -1.025     ; 6.386      ;
; -6.375 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -1.024     ; 6.387      ;
; -6.362 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; 0.006      ; 7.404      ;
; -6.361 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; 0.006      ; 7.403      ;
; -6.335 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -1.022     ; 6.349      ;
; -6.326 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -1.025     ; 6.337      ;
; -6.326 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -1.022     ; 6.340      ;
; -6.307 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.007     ; 7.336      ;
; -6.285 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|regd:d|ffd1bit:FF5|q_reg      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 7.321      ;
; -6.270 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -1.022     ; 6.284      ;
; -6.258 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -1.022     ; 6.272      ;
; -6.257 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -1.022     ; 6.271      ;
; -6.255 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -1.024     ; 6.267      ;
; -6.234 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[0]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 7.268      ;
; -6.224 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -1.022     ; 6.238      ;
; -6.215 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -1.022     ; 6.229      ;
; -6.199 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -1.022     ; 6.213      ;
; -6.198 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[0]                      ; clk          ; clk         ; 1.000        ; -1.031     ; 6.203      ;
; -6.196 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[0]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 7.230      ;
; -6.195 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -1.031     ; 6.200      ;
; -6.184 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.007     ; 7.213      ;
; -6.170 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; 0.006      ; 7.212      ;
; -6.169 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; 0.006      ; 7.211      ;
; -6.155 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 7.191      ;
; -6.155 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 7.189      ;
; -6.152 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 7.188      ;
; -6.144 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; 0.007      ; 7.187      ;
; -6.140 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -1.025     ; 6.151      ;
; -6.134 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; 0.006      ; 7.176      ;
; -6.131 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; 0.006      ; 7.173      ;
; -6.117 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 7.151      ;
; -6.108 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; 0.004      ; 7.148      ;
; -6.106 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; 0.007      ; 7.149      ;
; -6.096 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; 0.006      ; 7.138      ;
; -6.093 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; 0.006      ; 7.135      ;
; -6.084 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -1.022     ; 6.098      ;
; -6.080 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -1.023     ; 6.093      ;
; -6.079 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -1.022     ; 6.093      ;
; -6.078 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[0]                      ; clk          ; clk         ; 1.000        ; -1.031     ; 6.083      ;
; -6.075 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -1.031     ; 6.080      ;
; -6.072 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -1.022     ; 6.086      ;
; -6.071 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -1.023     ; 6.084      ;
; -6.071 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -1.022     ; 6.085      ;
; -6.070 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; 0.004      ; 7.110      ;
; -6.038 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -1.022     ; 6.052      ;
; -6.031 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.001     ; 7.066      ;
; -6.030 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.001     ; 7.065      ;
; -6.023 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.006     ; 7.053      ;
; -6.020 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -1.025     ; 6.031      ;
; -5.976 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -1.022     ; 5.990      ;
; -5.974 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -1.024     ; 5.986      ;
; -5.969 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 7.005      ;
; -5.966 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 7.002      ;
; -5.964 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -1.022     ; 5.978      ;
; -5.952 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -1.022     ; 5.966      ;
; -5.951 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -1.022     ; 5.965      ;
; -5.925 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.002     ; 6.959      ;
; -5.925 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; 0.005      ; 6.966      ;
; -5.918 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -1.022     ; 5.932      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                              ; Launch Clock ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -7.467 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.484      ; 6.390      ;
; -7.281 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.484      ; 6.204      ;
; -7.161 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.484      ; 6.084      ;
; -6.763 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.782      ; 6.900      ;
; -6.734 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.635      ; 6.913      ;
; -6.655 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.513      ; 6.607      ;
; -6.617 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.513      ; 6.569      ;
; -6.577 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.782      ; 6.714      ;
; -6.548 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.608      ; 6.683      ;
; -6.548 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.635      ; 6.727      ;
; -6.498 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.607      ; 6.630      ;
; -6.472 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.483      ; 6.589      ;
; -6.457 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.782      ; 6.594      ;
; -6.428 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.635      ; 6.607      ;
; -6.425 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.513      ; 6.377      ;
; -6.362 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.608      ; 6.497      ;
; -6.349 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.783      ; 6.485      ;
; -6.312 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.607      ; 6.444      ;
; -6.297 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.471      ; 6.397      ;
; -6.286 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.506      ; 6.231      ;
; -6.286 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.483      ; 6.403      ;
; -6.242 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.608      ; 6.377      ;
; -6.192 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.607      ; 6.324      ;
; -6.166 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.483      ; 6.283      ;
; -6.163 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.783      ; 6.299      ;
; -6.111 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.471      ; 6.211      ;
; -6.043 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.783      ; 6.179      ;
; -6.002 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.507      ; 5.948      ;
; -5.991 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.471      ; 6.091      ;
; -5.951 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.811      ; 7.117      ;
; -5.922 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.664      ; 7.130      ;
; -5.913 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.811      ; 7.079      ;
; -5.884 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.664      ; 7.092      ;
; -5.817 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.508      ; 5.764      ;
; -5.741 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.506      ; 5.686      ;
; -5.736 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.637      ; 6.900      ;
; -5.721 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.811      ; 6.887      ;
; -5.698 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.637      ; 6.862      ;
; -5.692 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.664      ; 6.900      ;
; -5.686 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.636      ; 6.847      ;
; -5.660 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.512      ; 6.806      ;
; -5.648 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.636      ; 6.809      ;
; -5.622 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.512      ; 6.768      ;
; -5.582 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.804      ; 6.741      ;
; -5.553 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.657      ; 6.754      ;
; -5.537 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.812      ; 6.702      ;
; -5.506 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.637      ; 6.670      ;
; -5.499 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.812      ; 6.664      ;
; -5.494 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.506      ; 5.439      ;
; -5.485 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.500      ; 6.614      ;
; -5.456 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.636      ; 6.617      ;
; -5.447 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.500      ; 6.576      ;
; -5.430 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.512      ; 6.576      ;
; -5.367 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.630      ; 6.524      ;
; -5.317 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.629      ; 6.471      ;
; -5.307 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.812      ; 6.472      ;
; -5.298 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.805      ; 6.458      ;
; -5.291 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.505      ; 6.430      ;
; -5.269 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.658      ; 6.471      ;
; -5.255 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.500      ; 6.384      ;
; -5.168 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.805      ; 6.326      ;
; -5.135 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.507      ; 5.081      ;
; -5.116 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.493      ; 6.238      ;
; -5.113 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.806      ; 6.274      ;
; -5.084 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.659      ; 6.287      ;
; -5.083 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.631      ; 6.241      ;
; -5.037 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.804      ; 6.196      ;
; -5.033 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.630      ; 6.188      ;
; -5.008 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.657      ; 6.209      ;
; -5.007 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.506      ; 6.147      ;
; -4.994 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.506      ; 4.939      ;
; -4.918 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.515      ; 4.872      ;
; -4.903 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.515      ; 4.857      ;
; -4.898 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.632      ; 6.057      ;
; -4.885 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.507      ; 4.831      ;
; -4.884 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.806      ; 6.043      ;
; -4.848 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.631      ; 6.004      ;
; -4.832 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.494      ; 5.955      ;
; -4.822 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.507      ; 5.963      ;
; -4.822 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.630      ; 5.979      ;
; -4.803 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.515      ; 4.757      ;
; -4.797 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.515      ; 4.751      ;
; -4.790 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.804      ; 5.949      ;
; -4.772 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.629      ; 5.926      ;
; -4.761 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.657      ; 5.962      ;
; -4.746 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.505      ; 5.885      ;
; -4.699 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.807      ; 5.859      ;
; -4.647 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.495      ; 5.771      ;
; -4.623 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.805      ; 5.781      ;
; -4.606 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.509      ; 4.554      ;
; -4.580 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.506      ; 4.525      ;
; -4.575 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.630      ; 5.732      ;
; -4.571 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.493      ; 5.693      ;
; -4.525 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.629      ; 5.679      ;
; -4.499 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.505      ; 5.638      ;
; -4.431 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.805      ; 5.591      ;
; -4.402 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.658      ; 5.604      ;
; -4.381 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.507      ; 4.327      ;
; -4.376 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.805      ; 5.534      ;
; -4.369 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 1.506      ; 4.314      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                                           ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.229 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 3.799      ; 3.086      ;
; -0.964 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 3.799      ; 3.351      ;
; -0.914 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.775      ; 2.377      ;
; -0.729 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 3.799      ; 3.086      ;
; -0.668 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 3.799      ; 3.647      ;
; -0.577 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.770      ; 2.709      ;
; -0.514 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[28]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.767      ; 2.769      ;
; -0.497 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.777      ; 2.796      ;
; -0.496 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.777      ; 2.797      ;
; -0.496 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.777      ; 2.797      ;
; -0.480 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg0 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.815      ; 2.819      ;
; -0.464 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 3.799      ; 3.351      ;
; -0.454 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[19]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.774      ; 2.836      ;
; -0.449 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.775      ; 2.842      ;
; -0.448 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.775      ; 2.843      ;
; -0.414 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.775      ; 2.377      ;
; -0.353 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[23]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.774      ; 2.937      ;
; -0.349 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[22]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.774      ; 2.941      ;
; -0.348 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[21]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.774      ; 2.942      ;
; -0.311 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.775      ; 2.980      ;
; -0.311 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[5]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.775      ; 2.980      ;
; -0.311 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[4]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.775      ; 2.980      ;
; -0.280 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[29]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.777      ; 3.013      ;
; -0.182 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[3]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.775      ; 3.109      ;
; -0.168 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 3.799      ; 3.647      ;
; -0.115 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[12]                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.777      ; 3.178      ;
; -0.115 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[13]                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.777      ; 3.178      ;
; -0.115 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[8]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.777      ; 3.178      ;
; -0.115 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[10]                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.777      ; 3.178      ;
; -0.115 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[9]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.777      ; 3.178      ;
; -0.115 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[27]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.767      ; 3.168      ;
; -0.115 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[14]                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.777      ; 3.178      ;
; -0.089 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.777      ; 3.204      ;
; -0.077 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.770      ; 2.709      ;
; -0.052 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[20]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.774      ; 3.238      ;
; -0.014 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[28]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.767      ; 2.769      ;
; 0.003  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.777      ; 2.796      ;
; 0.004  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.777      ; 2.797      ;
; 0.004  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.777      ; 2.797      ;
; 0.016  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[30]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.767      ; 3.299      ;
; 0.020  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg0 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.815      ; 2.819      ;
; 0.046  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[19]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.774      ; 2.836      ;
; 0.050  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[18]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.774      ; 3.340      ;
; 0.051  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.775      ; 2.842      ;
; 0.052  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.775      ; 2.843      ;
; 0.062  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_we_reg      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.816      ; 3.362      ;
; 0.068  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.777      ; 3.361      ;
; 0.076  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.776      ; 3.368      ;
; 0.081  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[0]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.767      ; 3.364      ;
; 0.091  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[1]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.779      ; 3.386      ;
; 0.091  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[0]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.779      ; 3.386      ;
; 0.101  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.777      ; 3.394      ;
; 0.102  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[3]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.777      ; 3.395      ;
; 0.111  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[5]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.777      ; 3.404      ;
; 0.147  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[23]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.774      ; 2.937      ;
; 0.151  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[22]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.774      ; 2.941      ;
; 0.152  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[21]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.774      ; 2.942      ;
; 0.189  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0]                                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.775      ; 2.980      ;
; 0.189  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[5]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.775      ; 2.980      ;
; 0.189  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[4]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.775      ; 2.980      ;
; 0.196  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[31]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.768      ; 3.480      ;
; 0.220  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[29]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.777      ; 3.013      ;
; 0.233  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.776      ; 3.525      ;
; 0.241  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.777      ; 3.534      ;
; 0.278  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[17]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.767      ; 3.561      ;
; 0.318  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[3]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.775      ; 3.109      ;
; 0.329  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[10]                                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.767      ; 3.612      ;
; 0.329  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[11]                                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.767      ; 3.612      ;
; 0.329  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[13]                                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.767      ; 3.612      ;
; 0.329  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[14]                                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.767      ; 3.612      ;
; 0.329  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[0]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.767      ; 3.612      ;
; 0.360  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[5]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.777      ; 3.653      ;
; 0.360  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[7]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.777      ; 3.653      ;
; 0.360  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[8]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.777      ; 3.653      ;
; 0.360  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[9]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.777      ; 3.653      ;
; 0.360  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[12]                                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.777      ; 3.653      ;
; 0.360  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[15]                                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.777      ; 3.653      ;
; 0.360  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[3]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.777      ; 3.653      ;
; 0.383  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[4]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.774      ; 3.673      ;
; 0.383  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[2]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.774      ; 3.673      ;
; 0.383  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[6]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.774      ; 3.673      ;
; 0.383  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[1]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.774      ; 3.673      ;
; 0.385  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[12]                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.777      ; 3.178      ;
; 0.385  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[13]                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.777      ; 3.178      ;
; 0.385  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[8]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.777      ; 3.178      ;
; 0.385  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[10]                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.777      ; 3.178      ;
; 0.385  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[9]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.777      ; 3.178      ;
; 0.385  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[27]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.767      ; 3.168      ;
; 0.385  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[14]                                                         ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.777      ; 3.178      ;
; 0.391  ; unid_control:uctr0|cont_program:pc0|counter[2]                                      ; unid_control:uctr0|cont_program:pc0|counter[2]                                                    ; clk                                                                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; unid_control:uctr0|cont_program:pc0|counter[0]                                      ; unid_control:uctr0|cont_program:pc0|counter[0]                                                    ; clk                                                                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; unid_control:uctr0|cont_program:pc0|counter[1]                                      ; unid_control:uctr0|cont_program:pc0|counter[1]                                                    ; clk                                                                                 ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.411  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.777      ; 3.204      ;
; 0.448  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[20]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.774      ; 3.238      ;
; 0.463  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg2 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.815      ; 3.762      ;
; 0.474  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg5 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.815      ; 3.773      ;
; 0.482  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                                    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.777      ; 3.775      ;
; 0.516  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[30]                                                               ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.767      ; 3.299      ;
; 0.521  ; RAM256x16:ram0|ram_rtl_0_bypass[17]                                                 ; RAM256x16:ram0|data_r[0]                                                                          ; clk                                                                                 ; clk         ; 0.000        ; 0.000      ; 0.787      ;
; 0.522  ; RAM256x16:ram0|ram_rtl_0_bypass[28]                                                 ; RAM256x16:ram0|data_r[11]                                                                         ; clk                                                                                 ; clk         ; 0.000        ; 0.000      ; 0.788      ;
+--------+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                              ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.807 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 4.581      ; 4.024      ;
; -0.718 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 4.407      ; 3.939      ;
; -0.631 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 4.582      ; 4.201      ;
; -0.585 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 4.406      ; 4.071      ;
; -0.540 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 4.282      ; 3.992      ;
; -0.525 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 4.283      ; 4.008      ;
; -0.474 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 4.434      ; 4.210      ;
; -0.307 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 4.581      ; 4.024      ;
; -0.287 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 4.270      ; 4.233      ;
; -0.218 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 4.407      ; 3.939      ;
; -0.131 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 4.582      ; 4.201      ;
; -0.085 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 4.406      ; 4.071      ;
; -0.040 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 4.282      ; 3.992      ;
; -0.025 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 4.283      ; 4.008      ;
; 0.026  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 4.434      ; 4.210      ;
; 0.213  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 4.270      ; 4.233      ;
; 0.353  ; RAM256x16:ram0|data_r[9]                                                            ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.505      ; 1.358      ;
; 0.487  ; RAM256x16:ram0|data_r[12]                                                           ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.805      ; 1.792      ;
; 0.500  ; RAM256x16:ram0|data_r[15]                                                           ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.804      ; 1.804      ;
; 0.538  ; RAM256x16:ram0|data_r[11]                                                           ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.639      ; 1.677      ;
; 0.539  ; RAM256x16:ram0|data_r[8]                                                            ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.506      ; 1.545      ;
; 0.904  ; RAM256x16:ram0|data_r[14]                                                           ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.667      ; 2.071      ;
; 1.015  ; RAM256x16:ram0|data_r[10]                                                           ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.503      ; 2.018      ;
; 1.247  ; RAM256x16:ram0|data_r[13]                                                           ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.640      ; 2.387      ;
; 1.314  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.811      ; 2.625      ;
; 1.314  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.807      ; 2.621      ;
; 1.356  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.811      ; 2.667      ;
; 1.413  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.812      ; 2.725      ;
; 1.439  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.808      ; 2.747      ;
; 1.443  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[15]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.804      ; 2.747      ;
; 1.452  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.812      ; 2.764      ;
; 1.503  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.807      ; 2.810      ;
; 1.529  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[15]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.805      ; 2.834      ;
; 1.688  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.508      ; 2.696      ;
; 1.848  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[15]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.804      ; 3.152      ;
; 1.877  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.808      ; 3.185      ;
; 1.889  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.810      ; 3.199      ;
; 1.890  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.507      ; 2.897      ;
; 1.910  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.807      ; 3.217      ;
; 1.927  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.810      ; 3.237      ;
; 1.948  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.633      ; 3.081      ;
; 1.950  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.807      ; 3.257      ;
; 1.969  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.496      ; 2.965      ;
; 2.039  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.811      ; 3.350      ;
; 2.048  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.507      ; 3.055      ;
; 2.079  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.507      ; 3.086      ;
; 2.134  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.495      ; 3.129      ;
; 2.137  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.508      ; 3.145      ;
; 2.143  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.811      ; 3.454      ;
; 2.149  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.812      ; 3.461      ;
; 2.204  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.632      ; 3.336      ;
; 2.208  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.507      ; 3.215      ;
; 2.231  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.631      ; 3.362      ;
; 2.234  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.808      ; 3.542      ;
; 2.243  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.500      ; 3.243      ;
; 2.250  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.506      ; 3.256      ;
; 2.257  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.807      ; 3.564      ;
; 2.262  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.808      ; 3.570      ;
; 2.269  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.812      ; 3.581      ;
; 2.269  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.806      ; 3.575      ;
; 2.270  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.806      ; 3.576      ;
; 2.273  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.632      ; 3.405      ;
; 2.282  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.500      ; 3.282      ;
; 2.283  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.632      ; 3.415      ;
; 2.289  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.637      ; 3.426      ;
; 2.298  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.505      ; 3.303      ;
; 2.316  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.806      ; 3.622      ;
; 2.326  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.806      ; 3.632      ;
; 2.331  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.637      ; 3.468      ;
; 2.339  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.507      ; 3.346      ;
; 2.344  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.660      ; 3.504      ;
; 2.359  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.807      ; 3.666      ;
; 2.390  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.808      ; 3.698      ;
; 2.407  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.496      ; 3.403      ;
; 2.417  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.506      ; 3.423      ;
; 2.420  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[15]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.809      ; 3.729      ;
; 2.421  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.811      ; 3.732      ;
; 2.432  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.808      ; 3.740      ;
; 2.434  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.633      ; 3.567      ;
; 2.438  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.509      ; 3.447      ;
; 2.458  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.496      ; 3.454      ;
; 2.465  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.632      ; 3.597      ;
; 2.466  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.509      ; 3.475      ;
; 2.475  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.808      ; 3.783      ;
; 2.476  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.805      ; 3.781      ;
; 2.476  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.659      ; 3.635      ;
; 2.477  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.807      ; 3.784      ;
; 2.478  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.636      ; 3.614      ;
; 2.481  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.495      ; 3.476      ;
; 2.486  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.496      ; 3.482      ;
; 2.486  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.659      ; 3.645      ;
; 2.493  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.494      ; 3.487      ;
; 2.494  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.494      ; 3.488      ;
; 2.494  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.636      ; 3.630      ;
; 2.499  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.807      ; 3.806      ;
; 2.508  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.632      ; 3.640      ;
; 2.517  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.636      ; 3.653      ;
; 2.531  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.812      ; 3.843      ;
; 2.531  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.807      ; 3.838      ;
; 2.555  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 1.632      ; 3.687      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk'                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                        ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.337 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 1.000        ; -1.024     ; 2.349      ;
; -2.337 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 1.000        ; -1.024     ; 2.349      ;
; -2.337 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 1.000        ; -1.024     ; 2.349      ;
; -2.337 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 1.000        ; -1.024     ; 2.349      ;
; -2.273 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 1.000        ; -1.024     ; 2.285      ;
; -2.273 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 1.000        ; -1.024     ; 2.285      ;
; -2.273 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 1.000        ; -1.024     ; 2.285      ;
; -2.273 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 1.000        ; -1.024     ; 2.285      ;
; -2.145 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 1.000        ; -1.024     ; 2.157      ;
; -2.145 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 1.000        ; -1.024     ; 2.157      ;
; -2.145 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 1.000        ; -1.024     ; 2.157      ;
; -2.145 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 1.000        ; -1.024     ; 2.157      ;
; 1.148  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.500        ; 2.775      ; 2.413      ;
; 1.148  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.500        ; 2.775      ; 2.413      ;
; 1.148  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.500        ; 2.775      ; 2.413      ;
; 1.148  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.500        ; 2.775      ; 2.413      ;
; 1.648  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 1.000        ; 2.775      ; 2.413      ;
; 1.648  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 1.000        ; 2.775      ; 2.413      ;
; 1.648  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 1.000        ; 2.775      ; 2.413      ;
; 1.648  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 1.000        ; 2.775      ; 2.413      ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk'                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                        ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.878 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.775      ; 2.413      ;
; -0.878 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.775      ; 2.413      ;
; -0.878 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.775      ; 2.413      ;
; -0.878 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.775      ; 2.413      ;
; -0.378 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.775      ; 2.413      ;
; -0.378 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.775      ; 2.413      ;
; -0.378 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.775      ; 2.413      ;
; -0.378 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.775      ; 2.413      ;
; 2.915  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 0.000        ; -1.024     ; 2.157      ;
; 2.915  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 0.000        ; -1.024     ; 2.157      ;
; 2.915  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 0.000        ; -1.024     ; 2.157      ;
; 2.915  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 0.000        ; -1.024     ; 2.157      ;
; 3.043  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 0.000        ; -1.024     ; 2.285      ;
; 3.043  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 0.000        ; -1.024     ; 2.285      ;
; 3.043  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 0.000        ; -1.024     ; 2.285      ;
; 3.043  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 0.000        ; -1.024     ; 2.285      ;
; 3.107  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 0.000        ; -1.024     ; 2.349      ;
; 3.107  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 0.000        ; -1.024     ; 2.349      ;
; 3.107  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 0.000        ; -1.024     ; 2.349      ;
; 3.107  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 0.000        ; -1.024     ; 2.349      ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[0]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|data_r[0]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[10]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|data_r[10]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[11]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|data_r[11]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[12]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|data_r[12]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[13]                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                               ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+---------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[10]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[10]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[11]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[11]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[12]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[12]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[13]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[13]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[14]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[14]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[15]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[15]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[8]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[8]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[9]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[9]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[10]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[10]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[11]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[11]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[12]|datab                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[12]|datab                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[13]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[13]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[14]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[14]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[15]|datab                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[15]|datab                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[8]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[8]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[9]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[9]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Rise       ; uctr0|ctrl0|ctr0|cl|rf_s1~0|datab           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Rise       ; uctr0|ctrl0|ctr0|cl|rf_s1~0|datab           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Rise       ; uctr0|ctrl0|ctr0|reg|FF0|q_reg|regout       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Rise       ; uctr0|ctrl0|ctr0|reg|FF0|q_reg|regout       ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                       ;
+------------------+-------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                     ;
+------------------+-------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]      ; clk                                                                                 ; 9.984  ; 9.984  ; Rise       ; clk                                                                                 ;
;  rom_data[0]     ; clk                                                                                 ; 7.278  ; 7.278  ; Rise       ; clk                                                                                 ;
;  rom_data[1]     ; clk                                                                                 ; 7.697  ; 7.697  ; Rise       ; clk                                                                                 ;
;  rom_data[2]     ; clk                                                                                 ; 9.756  ; 9.756  ; Rise       ; clk                                                                                 ;
;  rom_data[3]     ; clk                                                                                 ; 9.967  ; 9.967  ; Rise       ; clk                                                                                 ;
;  rom_data[4]     ; clk                                                                                 ; 7.281  ; 7.281  ; Rise       ; clk                                                                                 ;
;  rom_data[5]     ; clk                                                                                 ; 7.569  ; 7.569  ; Rise       ; clk                                                                                 ;
;  rom_data[6]     ; clk                                                                                 ; 9.984  ; 9.984  ; Rise       ; clk                                                                                 ;
;  rom_data[7]     ; clk                                                                                 ; 9.984  ; 9.984  ; Rise       ; clk                                                                                 ;
;  rom_data[8]     ; clk                                                                                 ; 7.447  ; 7.447  ; Rise       ; clk                                                                                 ;
;  rom_data[9]     ; clk                                                                                 ; 7.397  ; 7.397  ; Rise       ; clk                                                                                 ;
;  rom_data[10]    ; clk                                                                                 ; 7.669  ; 7.669  ; Rise       ; clk                                                                                 ;
;  rom_data[11]    ; clk                                                                                 ; 9.984  ; 9.984  ; Rise       ; clk                                                                                 ;
;  rom_data[12]    ; clk                                                                                 ; 7.672  ; 7.672  ; Rise       ; clk                                                                                 ;
;  rom_data[13]    ; clk                                                                                 ; 7.660  ; 7.660  ; Rise       ; clk                                                                                 ;
;  rom_data[14]    ; clk                                                                                 ; 7.449  ; 7.449  ; Rise       ; clk                                                                                 ;
;  rom_data[15]    ; clk                                                                                 ; 9.756  ; 9.756  ; Rise       ; clk                                                                                 ;
; sinal_maior      ; clk                                                                                 ; 13.799 ; 13.799 ; Rise       ; clk                                                                                 ;
; sinal_zero       ; clk                                                                                 ; 13.436 ; 13.436 ; Rise       ; clk                                                                                 ;
; t_rf_addr[*]     ; clk                                                                                 ; 6.493  ; 6.493  ; Rise       ; clk                                                                                 ;
;  t_rf_addr[0]    ; clk                                                                                 ; 6.493  ; 6.493  ; Rise       ; clk                                                                                 ;
;  t_rf_addr[1]    ; clk                                                                                 ; 6.487  ; 6.487  ; Rise       ; clk                                                                                 ;
; t_rf_rp_addr[*]  ; clk                                                                                 ; 7.341  ; 7.341  ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[0] ; clk                                                                                 ; 6.552  ; 6.552  ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[1] ; clk                                                                                 ; 6.782  ; 6.782  ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[2] ; clk                                                                                 ; 7.341  ; 7.341  ; Rise       ; clk                                                                                 ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 5.958  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[2]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 5.730  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[3]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 5.941  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[6]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 5.958  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[7]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 5.958  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[11]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 5.958  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[15]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 5.730  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_maior      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 9.716  ; 9.716  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_zero       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 9.353  ; 9.353  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.958  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[2]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.730  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[3]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.941  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[6]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.958  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[7]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.958  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[11]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.958  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[15]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.730  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_maior      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 9.716  ; 9.716  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_zero       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 9.353  ; 9.353  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+------------------+-------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                             ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                     ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]      ; clk                                                                                 ; 6.963 ; 6.963 ; Rise       ; clk                                                                                 ;
;  rom_data[0]     ; clk                                                                                 ; 6.963 ; 6.963 ; Rise       ; clk                                                                                 ;
;  rom_data[1]     ; clk                                                                                 ; 7.217 ; 7.217 ; Rise       ; clk                                                                                 ;
;  rom_data[2]     ; clk                                                                                 ; 8.890 ; 8.890 ; Rise       ; clk                                                                                 ;
;  rom_data[3]     ; clk                                                                                 ; 9.101 ; 9.101 ; Rise       ; clk                                                                                 ;
;  rom_data[4]     ; clk                                                                                 ; 7.105 ; 7.105 ; Rise       ; clk                                                                                 ;
;  rom_data[5]     ; clk                                                                                 ; 7.252 ; 7.252 ; Rise       ; clk                                                                                 ;
;  rom_data[6]     ; clk                                                                                 ; 9.118 ; 9.118 ; Rise       ; clk                                                                                 ;
;  rom_data[7]     ; clk                                                                                 ; 9.118 ; 9.118 ; Rise       ; clk                                                                                 ;
;  rom_data[8]     ; clk                                                                                 ; 7.177 ; 7.177 ; Rise       ; clk                                                                                 ;
;  rom_data[9]     ; clk                                                                                 ; 7.176 ; 7.176 ; Rise       ; clk                                                                                 ;
;  rom_data[10]    ; clk                                                                                 ; 7.406 ; 7.406 ; Rise       ; clk                                                                                 ;
;  rom_data[11]    ; clk                                                                                 ; 9.118 ; 9.118 ; Rise       ; clk                                                                                 ;
;  rom_data[12]    ; clk                                                                                 ; 7.398 ; 7.398 ; Rise       ; clk                                                                                 ;
;  rom_data[13]    ; clk                                                                                 ; 7.408 ; 7.408 ; Rise       ; clk                                                                                 ;
;  rom_data[14]    ; clk                                                                                 ; 7.193 ; 7.193 ; Rise       ; clk                                                                                 ;
;  rom_data[15]    ; clk                                                                                 ; 8.890 ; 8.890 ; Rise       ; clk                                                                                 ;
; sinal_maior      ; clk                                                                                 ; 8.979 ; 8.979 ; Rise       ; clk                                                                                 ;
; sinal_zero       ; clk                                                                                 ; 9.311 ; 9.311 ; Rise       ; clk                                                                                 ;
; t_rf_addr[*]     ; clk                                                                                 ; 6.487 ; 6.487 ; Rise       ; clk                                                                                 ;
;  t_rf_addr[0]    ; clk                                                                                 ; 6.493 ; 6.493 ; Rise       ; clk                                                                                 ;
;  t_rf_addr[1]    ; clk                                                                                 ; 6.487 ; 6.487 ; Rise       ; clk                                                                                 ;
; t_rf_rp_addr[*]  ; clk                                                                                 ; 6.552 ; 6.552 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[0] ; clk                                                                                 ; 6.552 ; 6.552 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[1] ; clk                                                                                 ; 6.782 ; 6.782 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[2] ; clk                                                                                 ; 7.341 ; 7.341 ; Rise       ; clk                                                                                 ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 5.730 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[2]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 5.730 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[3]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 5.941 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[6]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 5.958 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[7]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 5.958 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[11]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 5.958 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[15]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 5.730 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_maior      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.275 ; 7.275 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_zero       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.639 ; 7.639 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.730 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[2]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.730 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[3]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.941 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[6]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.958 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[7]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.958 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[11]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.958 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[15]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.730 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_maior      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.275 ; 7.275 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_zero       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 7.639 ; 7.639 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                                   ;
+---------------+-------------------------------------------------------------------------------------+-------+------+------------+-------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                          ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                     ;
+---------------+-------------------------------------------------------------------------------------+-------+------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]   ; clk                                                                                 ; 9.260 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[0]  ; clk                                                                                 ; 9.260 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[1]  ; clk                                                                                 ; 9.525 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[4]  ; clk                                                                                 ; 9.280 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[5]  ; clk                                                                                 ; 9.270 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[8]  ; clk                                                                                 ; 9.479 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[9]  ; clk                                                                                 ; 9.469 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[10] ; clk                                                                                 ; 9.721 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[12] ; clk                                                                                 ; 9.721 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[13] ; clk                                                                                 ; 9.495 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[14] ; clk                                                                                 ; 9.479 ;      ; Rise       ; clk                                                                                 ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.234 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.234 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.499 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.254 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.244 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.453 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.443 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.695 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.695 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.469 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.453 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.234 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.234 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.499 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.254 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.244 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.453 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.443 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.695 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.695 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.469 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.453 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+---------------+-------------------------------------------------------------------------------------+-------+------+------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                           ;
+---------------+-------------------------------------------------------------------------------------+-------+------+------------+-------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                          ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                     ;
+---------------+-------------------------------------------------------------------------------------+-------+------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]   ; clk                                                                                 ; 8.394 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[0]  ; clk                                                                                 ; 8.394 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[1]  ; clk                                                                                 ; 8.659 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[4]  ; clk                                                                                 ; 8.414 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[5]  ; clk                                                                                 ; 8.404 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[8]  ; clk                                                                                 ; 8.613 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[9]  ; clk                                                                                 ; 8.603 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[10] ; clk                                                                                 ; 8.855 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[12] ; clk                                                                                 ; 8.855 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[13] ; clk                                                                                 ; 8.629 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[14] ; clk                                                                                 ; 8.613 ;      ; Rise       ; clk                                                                                 ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.234 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.234 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.499 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.254 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.244 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.453 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.443 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.695 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.695 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.469 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.453 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.234 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.234 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.499 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.254 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.244 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.453 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.443 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.695 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.695 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.469 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.453 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+---------------+-------------------------------------------------------------------------------------+-------+------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                           ;
+---------------+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                     ;
+---------------+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]   ; clk                                                                                 ; 9.260     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[0]  ; clk                                                                                 ; 9.260     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[1]  ; clk                                                                                 ; 9.525     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[4]  ; clk                                                                                 ; 9.280     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[5]  ; clk                                                                                 ; 9.270     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[8]  ; clk                                                                                 ; 9.479     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[9]  ; clk                                                                                 ; 9.469     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[10] ; clk                                                                                 ; 9.721     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[12] ; clk                                                                                 ; 9.721     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[13] ; clk                                                                                 ; 9.495     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[14] ; clk                                                                                 ; 9.479     ;           ; Rise       ; clk                                                                                 ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.234     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.234     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.499     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.254     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.244     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.453     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.443     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.695     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.695     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.469     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.453     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.234     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.234     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.499     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.254     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.244     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.453     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.443     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.695     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.695     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.469     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.453     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+---------------+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                                   ;
+---------------+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                     ;
+---------------+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]   ; clk                                                                                 ; 8.394     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[0]  ; clk                                                                                 ; 8.394     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[1]  ; clk                                                                                 ; 8.659     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[4]  ; clk                                                                                 ; 8.414     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[5]  ; clk                                                                                 ; 8.404     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[8]  ; clk                                                                                 ; 8.613     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[9]  ; clk                                                                                 ; 8.603     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[10] ; clk                                                                                 ; 8.855     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[12] ; clk                                                                                 ; 8.855     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[13] ; clk                                                                                 ; 8.629     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[14] ; clk                                                                                 ; 8.613     ;           ; Rise       ; clk                                                                                 ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.234     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.234     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.499     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.254     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.244     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.453     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.443     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.695     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.695     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.469     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.453     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.234     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.234     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.499     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.254     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.244     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.453     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.443     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.695     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.695     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.469     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.453     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+---------------+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                     ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -3.002 ; -21.053       ;
; clk                                                                                 ; -2.683 ; -224.394      ;
+-------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                      ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                 ; -0.907 ; -35.377       ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.679 ; -4.673        ;
+-------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.511 ; -2.044        ;
+-------+--------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.778 ; -3.112        ;
+-------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                       ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                 ; -1.627 ; -273.810      ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500  ; 0.000         ;
+-------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                              ; Launch Clock ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.002 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.209      ; 2.802      ;
; -2.918 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.209      ; 2.718      ;
; -2.876 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.209      ; 2.676      ;
; -2.768 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.540      ; 2.899      ;
; -2.751 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.540      ; 2.882      ;
; -2.724 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.540      ; 2.855      ;
; -2.673 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.340      ; 3.033      ;
; -2.667 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.269      ; 3.042      ;
; -2.601 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.533      ; 2.725      ;
; -2.592 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.256      ; 2.944      ;
; -2.589 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.340      ; 2.949      ;
; -2.583 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.269      ; 2.958      ;
; -2.578 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.255      ; 2.927      ;
; -2.547 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.340      ; 2.907      ;
; -2.544 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.210      ; 2.892      ;
; -2.541 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.269      ; 2.916      ;
; -2.508 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.256      ; 2.860      ;
; -2.499 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.341      ; 2.859      ;
; -2.498 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.202      ; 2.831      ;
; -2.494 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.255      ; 2.843      ;
; -2.466 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.256      ; 2.818      ;
; -2.460 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.210      ; 2.808      ;
; -2.455 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.535      ; 2.581      ;
; -2.452 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.255      ; 2.801      ;
; -2.439 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.671      ; 3.130      ;
; -2.433 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.600      ; 3.139      ;
; -2.422 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.671      ; 3.113      ;
; -2.418 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.210      ; 2.766      ;
; -2.416 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.600      ; 3.122      ;
; -2.415 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.341      ; 2.775      ;
; -2.414 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.202      ; 2.747      ;
; -2.400 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.535      ; 2.526      ;
; -2.395 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.671      ; 3.086      ;
; -2.389 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.600      ; 3.095      ;
; -2.373 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.341      ; 2.733      ;
; -2.372 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.202      ; 2.705      ;
; -2.368 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.533      ; 2.492      ;
; -2.358 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.587      ; 3.041      ;
; -2.344 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.586      ; 3.024      ;
; -2.341 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.587      ; 3.024      ;
; -2.327 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.586      ; 3.007      ;
; -2.314 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.587      ; 2.997      ;
; -2.310 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.541      ; 2.989      ;
; -2.300 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.586      ; 2.980      ;
; -2.293 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.541      ; 2.972      ;
; -2.272 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.664      ; 2.956      ;
; -2.268 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.533      ; 2.392      ;
; -2.266 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.541      ; 2.945      ;
; -2.266 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.593      ; 2.965      ;
; -2.265 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.672      ; 2.956      ;
; -2.264 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.533      ; 2.928      ;
; -2.248 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.672      ; 2.939      ;
; -2.247 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.533      ; 2.911      ;
; -2.221 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.672      ; 2.912      ;
; -2.220 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.533      ; 2.884      ;
; -2.191 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.580      ; 2.867      ;
; -2.177 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.579      ; 2.850      ;
; -2.143 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.534      ; 2.815      ;
; -2.126 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.666      ; 2.812      ;
; -2.120 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.595      ; 2.821      ;
; -2.101 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.534      ; 2.226      ;
; -2.098 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.665      ; 2.782      ;
; -2.097 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.526      ; 2.754      ;
; -2.071 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.666      ; 2.757      ;
; -2.065 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.595      ; 2.766      ;
; -2.045 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.582      ; 2.723      ;
; -2.043 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.533      ; 2.167      ;
; -2.039 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.664      ; 2.723      ;
; -2.033 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.593      ; 2.732      ;
; -2.031 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.581      ; 2.706      ;
; -2.017 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.541      ; 2.149      ;
; -2.012 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.541      ; 2.144      ;
; -1.997 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.536      ; 2.671      ;
; -1.990 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.582      ; 2.668      ;
; -1.977 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.534      ; 2.102      ;
; -1.976 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.581      ; 2.651      ;
; -1.959 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.541      ; 2.091      ;
; -1.958 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.580      ; 2.634      ;
; -1.952 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.667      ; 2.638      ;
; -1.951 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.528      ; 2.610      ;
; -1.948 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.541      ; 2.080      ;
; -1.944 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.579      ; 2.617      ;
; -1.942 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.536      ; 2.616      ;
; -1.939 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.664      ; 2.623      ;
; -1.933 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.593      ; 2.632      ;
; -1.910 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.534      ; 2.582      ;
; -1.897 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.667      ; 2.583      ;
; -1.896 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.528      ; 2.555      ;
; -1.877 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.536      ; 2.004      ;
; -1.876 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.533      ; 2.000      ;
; -1.865 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.665      ; 2.549      ;
; -1.864 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.526      ; 2.521      ;
; -1.858 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.580      ; 2.534      ;
; -1.844 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.579      ; 2.517      ;
; -1.810 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.534      ; 2.482      ;
; -1.796 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.533      ; 1.920      ;
; -1.782 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.534      ; 1.907      ;
; -1.776 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.533      ; 1.900      ;
; -1.772 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.665      ; 2.457      ;
; -1.766 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.500        ; 0.594      ; 2.466      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.683 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.331     ; 3.384      ;
; -2.599 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.331     ; 3.300      ;
; -2.557 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.331     ; 3.258      ;
; -2.509 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.325     ; 3.216      ;
; -2.509 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.325     ; 3.216      ;
; -2.464 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.496      ;
; -2.447 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.479      ;
; -2.436 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.332     ; 3.136      ;
; -2.425 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.325     ; 3.132      ;
; -2.425 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.325     ; 3.132      ;
; -2.406 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.327     ; 3.111      ;
; -2.397 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.429      ;
; -2.392 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.325     ; 3.099      ;
; -2.392 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.324     ; 3.100      ;
; -2.391 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.325     ; 3.098      ;
; -2.383 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.325     ; 3.090      ;
; -2.383 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.325     ; 3.090      ;
; -2.352 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.332     ; 3.052      ;
; -2.331 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.332     ; 3.031      ;
; -2.322 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.327     ; 3.027      ;
; -2.310 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.332     ; 3.010      ;
; -2.308 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.325     ; 3.015      ;
; -2.308 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.324     ; 3.016      ;
; -2.307 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.325     ; 3.014      ;
; -2.299 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.327     ; 3.004      ;
; -2.297 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.007     ; 3.322      ;
; -2.285 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|regd:d|ffd1bit:FF5|q_reg      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.317      ;
; -2.280 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.327     ; 2.985      ;
; -2.275 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; 0.006      ; 3.313      ;
; -2.275 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; 0.006      ; 3.313      ;
; -2.270 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.324     ; 2.978      ;
; -2.266 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.325     ; 2.973      ;
; -2.266 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.324     ; 2.974      ;
; -2.265 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.325     ; 2.972      ;
; -2.258 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; 0.006      ; 3.296      ;
; -2.258 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; 0.006      ; 3.296      ;
; -2.257 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[0]                      ; clk          ; clk         ; 1.000        ; -0.001     ; 3.288      ;
; -2.247 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.332     ; 2.947      ;
; -2.240 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[0]                      ; clk          ; clk         ; 1.000        ; -0.001     ; 3.271      ;
; -2.231 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; 0.006      ; 3.269      ;
; -2.231 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; 0.006      ; 3.269      ;
; -2.225 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -0.326     ; 2.931      ;
; -2.216 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.007     ; 3.241      ;
; -2.215 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.327     ; 2.920      ;
; -2.205 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.332     ; 2.905      ;
; -2.202 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.001     ; 3.233      ;
; -2.199 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.324     ; 2.907      ;
; -2.186 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.324     ; 2.894      ;
; -2.185 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.001     ; 3.216      ;
; -2.182 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.214      ;
; -2.180 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.212      ;
; -2.173 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.327     ; 2.878      ;
; -2.172 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; 0.004      ; 3.208      ;
; -2.169 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[0]                      ; clk          ; clk         ; 1.000        ; -0.332     ; 2.869      ;
; -2.160 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.324     ; 2.868      ;
; -2.158 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.001     ; 3.189      ;
; -2.158 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; 0.006      ; 3.196      ;
; -2.158 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; 0.007      ; 3.197      ;
; -2.157 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; 0.006      ; 3.195      ;
; -2.155 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; 0.004      ; 3.191      ;
; -2.151 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.332     ; 2.851      ;
; -2.151 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.005     ; 3.178      ;
; -2.144 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; -0.324     ; 2.852      ;
; -2.141 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -0.326     ; 2.847      ;
; -2.141 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; 0.006      ; 3.179      ;
; -2.141 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; 0.007      ; 3.180      ;
; -2.140 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; 0.006      ; 3.178      ;
; -2.128 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; clk          ; clk         ; 1.000        ; 0.004      ; 3.164      ;
; -2.123 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.327     ; 2.828      ;
; -2.115 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.324     ; 2.823      ;
; -2.114 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; 0.006      ; 3.152      ;
; -2.114 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; 0.007      ; 3.153      ;
; -2.113 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; 0.006      ; 3.151      ;
; -2.108 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.001     ; 3.139      ;
; -2.108 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.001     ; 3.139      ;
; -2.103 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.324     ; 2.811      ;
; -2.102 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[3]                      ; clk          ; clk         ; 1.000        ; -0.324     ; 2.810      ;
; -2.099 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -0.326     ; 2.805      ;
; -2.098 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.130      ;
; -2.097 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.001     ; 3.128      ;
; -2.096 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.128      ;
; -2.093 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; -0.324     ; 2.801      ;
; -2.090 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                      ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[0]                      ; clk          ; clk         ; 1.000        ; -0.008     ; 3.114      ;
; -2.085 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[0]                      ; clk          ; clk         ; 1.000        ; -0.332     ; 2.785      ;
; -2.084 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[2]                      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.004     ; 3.112      ;
; -2.080 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.001     ; 3.111      ;
; -2.076 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.324     ; 2.784      ;
; -2.074 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; 0.005      ; 3.111      ;
; -2.073 ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; -0.005     ; 3.100      ;
; -2.073 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                      ; clk          ; clk         ; 1.000        ; -0.324     ; 2.781      ;
; -2.067 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[2]                      ; clk          ; clk         ; 1.000        ; -0.332     ; 2.767      ;
; -2.065 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|regd:d|ffd1bit:FF4|q_reg      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.097      ;
; -2.065 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; 0.004      ; 3.101      ;
; -2.057 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; clk          ; clk         ; 1.000        ; 0.005      ; 3.094      ;
; -2.056 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.088      ;
; -2.054 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; clk          ; clk         ; 1.000        ; -0.324     ; 2.762      ;
; -2.054 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; clk          ; clk         ; 1.000        ; 0.000      ; 3.086      ;
; -2.053 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; -0.001     ; 3.084      ;
; -2.048 ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; clk          ; clk         ; 1.000        ; 0.004      ; 3.084      ;
; -2.043 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[0]                      ; clk          ; clk         ; 1.000        ; -0.332     ; 2.743      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                                            ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.907 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.051      ; 1.437      ;
; -0.900 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.725      ; 1.118      ;
; -0.800 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.051      ; 1.544      ;
; -0.768 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.720      ; 1.245      ;
; -0.762 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg0  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.770      ; 1.287      ;
; -0.758 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[28]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.717      ; 1.252      ;
; -0.735 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[19]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.724      ; 1.282      ;
; -0.729 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.727      ; 1.291      ;
; -0.728 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.727      ; 1.292      ;
; -0.727 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.727      ; 1.293      ;
; -0.701 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2]                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.725      ; 1.317      ;
; -0.700 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1]                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.725      ; 1.318      ;
; -0.686 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[23]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.724      ; 1.331      ;
; -0.685 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[21]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.724      ; 1.332      ;
; -0.678 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[22]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.724      ; 1.339      ;
; -0.667 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[29]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.727      ; 1.353      ;
; -0.597 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 2.051      ; 1.747      ;
; -0.586 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[27]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.717      ; 1.424      ;
; -0.561 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[3]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.725      ; 1.457      ;
; -0.558 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[20]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.724      ; 1.459      ;
; -0.557 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[0]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.727      ; 1.463      ;
; -0.549 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0]                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.725      ; 1.469      ;
; -0.549 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[5]                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.725      ; 1.469      ;
; -0.549 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[4]                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.725      ; 1.469      ;
; -0.509 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[18]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.724      ; 1.508      ;
; -0.499 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[30]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.717      ; 1.511      ;
; -0.473 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[1]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.726      ; 1.546      ;
; -0.468 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.727      ; 1.552      ;
; -0.465 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[5]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.727      ; 1.555      ;
; -0.464 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_we_reg       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.771      ; 1.586      ;
; -0.460 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[12]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.726      ; 1.559      ;
; -0.460 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[13]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.726      ; 1.559      ;
; -0.460 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[8]                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.726      ; 1.559      ;
; -0.460 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[10]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.726      ; 1.559      ;
; -0.460 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[9]                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.726      ; 1.559      ;
; -0.460 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[14]                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.726      ; 1.559      ;
; -0.431 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[3]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.727      ; 1.589      ;
; -0.430 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[3]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.727      ; 1.590      ;
; -0.420 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[0]                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.717      ; 1.590      ;
; -0.418 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[31]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.719      ; 1.594      ;
; -0.407 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.051      ; 1.437      ;
; -0.400 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[3]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.725      ; 1.118      ;
; -0.390 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[0]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.725      ; 1.628      ;
; -0.385 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[4]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.727      ; 1.635      ;
; -0.369 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[1]                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.728      ; 1.652      ;
; -0.369 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|ireader:ir0|IR_reg[0]                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.728      ; 1.652      ;
; -0.361 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[17]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.717      ; 1.649      ;
; -0.342 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg5  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.770      ; 1.707      ;
; -0.342 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg2  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.770      ; 1.707      ;
; -0.315 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg11 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.770      ; 1.734      ;
; -0.305 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg8  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.770      ; 1.744      ;
; -0.302 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg14 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.770      ; 1.747      ;
; -0.300 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 2.051      ; 1.544      ;
; -0.279 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[6]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.727      ; 1.741      ;
; -0.268 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.720      ; 1.245      ;
; -0.262 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg0  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.770      ; 1.287      ;
; -0.258 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[28]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.717      ; 1.252      ;
; -0.247 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3]                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.725      ; 1.771      ;
; -0.246 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.724      ; 1.771      ;
; -0.242 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[10]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.717      ; 1.768      ;
; -0.242 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[11]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.717      ; 1.768      ;
; -0.242 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[13]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.717      ; 1.768      ;
; -0.242 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[14]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.717      ; 1.768      ;
; -0.242 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[0]                                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.717      ; 1.768      ;
; -0.238 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg12 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.770      ; 1.811      ;
; -0.238 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[2]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.724      ; 1.779      ;
; -0.237 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[5]                                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.727      ; 1.783      ;
; -0.237 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[7]                                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.727      ; 1.783      ;
; -0.237 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[8]                                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.727      ; 1.783      ;
; -0.237 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[9]                                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.727      ; 1.783      ;
; -0.237 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[12]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.727      ; 1.783      ;
; -0.237 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[15]                                                                          ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.727      ; 1.783      ;
; -0.237 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[3]                                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.727      ; 1.783      ;
; -0.235 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[19]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.724      ; 1.282      ;
; -0.229 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[6]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.727      ; 1.291      ;
; -0.228 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[4]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.727      ; 1.292      ;
; -0.227 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[0]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.727      ; 1.293      ;
; -0.222 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[1]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.726      ; 1.797      ;
; -0.215 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[4]                                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.724      ; 1.802      ;
; -0.215 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[2]                                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.724      ; 1.802      ;
; -0.215 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[6]                                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.724      ; 1.802      ;
; -0.215 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|data_r[1]                                                                           ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.724      ; 1.802      ;
; -0.214 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[4]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.719      ; 1.798      ;
; -0.211 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[5]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.727      ; 1.809      ;
; -0.201 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2]                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.725      ; 1.317      ;
; -0.200 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1]                                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.725      ; 1.318      ;
; -0.186 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[23]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.724      ; 1.331      ;
; -0.185 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[21]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.724      ; 1.332      ;
; -0.181 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg7  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.770      ; 1.868      ;
; -0.178 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[22]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.724      ; 1.339      ;
; -0.175 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg1  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.770      ; 1.874      ;
; -0.167 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[29]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.727      ; 1.353      ;
; -0.164 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg9  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.770      ; 1.885      ;
; -0.162 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|ram_rtl_0_bypass[26]                                                                ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.727      ; 1.858      ;
; -0.143 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[2]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.726      ; 1.876      ;
; -0.143 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.724      ; 1.874      ;
; -0.139 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[9]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.727      ; 1.881      ;
; -0.137 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg10 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.770      ; 1.912      ;
; -0.132 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[1]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.727      ; 1.888      ;
; -0.130 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                                     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.727      ; 1.890      ;
+--------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                              ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.679 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 2.391      ; 1.853      ;
; -0.641 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 2.307      ; 1.807      ;
; -0.634 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 2.392      ; 1.899      ;
; -0.588 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 2.261      ; 1.814      ;
; -0.579 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 2.306      ; 1.868      ;
; -0.575 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 2.260      ; 1.826      ;
; -0.519 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 2.320      ; 1.942      ;
; -0.458 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0.000        ; 2.253      ; 1.936      ;
; -0.179 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 2.391      ; 1.853      ;
; -0.141 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 2.307      ; 1.807      ;
; -0.134 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 2.392      ; 1.899      ;
; -0.088 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 2.261      ; 1.814      ;
; -0.079 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 2.306      ; 1.868      ;
; -0.075 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 2.260      ; 1.826      ;
; -0.019 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 2.320      ; 1.942      ;
; 0.042  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 2.253      ; 1.936      ;
; 0.578  ; RAM256x16:ram0|data_r[9]                                                            ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.534      ; 0.612      ;
; 0.657  ; RAM256x16:ram0|data_r[12]                                                           ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.665      ; 0.822      ;
; 0.664  ; RAM256x16:ram0|data_r[15]                                                           ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.664      ; 0.828      ;
; 0.665  ; RAM256x16:ram0|data_r[8]                                                            ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.533      ; 0.698      ;
; 0.674  ; RAM256x16:ram0|data_r[11]                                                           ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.589      ; 0.763      ;
; 0.841  ; RAM256x16:ram0|data_r[14]                                                           ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.603      ; 0.944      ;
; 0.873  ; RAM256x16:ram0|data_r[10]                                                           ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.536      ; 0.909      ;
; 1.005  ; RAM256x16:ram0|data_r[13]                                                           ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.590      ; 1.095      ;
; 1.012  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.670      ; 1.182      ;
; 1.027  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.670      ; 1.197      ;
; 1.031  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.667      ; 1.198      ;
; 1.034  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.671      ; 1.205      ;
; 1.045  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.671      ; 1.216      ;
; 1.087  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[15]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.664      ; 1.251      ;
; 1.097  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.668      ; 1.265      ;
; 1.115  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.667      ; 1.282      ;
; 1.120  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[15]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.665      ; 1.285      ;
; 1.180  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.535      ; 1.215      ;
; 1.230  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[15]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.664      ; 1.394      ;
; 1.252  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.668      ; 1.420      ;
; 1.264  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.670      ; 1.434      ;
; 1.271  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.536      ; 1.307      ;
; 1.276  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.670      ; 1.446      ;
; 1.278  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.667      ; 1.445      ;
; 1.293  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.667      ; 1.460      ;
; 1.315  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.529      ; 1.344      ;
; 1.339  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.535      ; 1.374      ;
; 1.340  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.536      ; 1.376      ;
; 1.345  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.583      ; 1.428      ;
; 1.356  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.534      ; 1.390      ;
; 1.360  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.671      ; 1.531      ;
; 1.389  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.671      ; 1.560      ;
; 1.389  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.672      ; 1.561      ;
; 1.404  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.528      ; 1.432      ;
; 1.408  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.532      ; 1.440      ;
; 1.419  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.534      ; 1.453      ;
; 1.419  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.532      ; 1.451      ;
; 1.427  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.582      ; 1.509      ;
; 1.430  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.536      ; 1.466      ;
; 1.435  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.586      ; 1.521      ;
; 1.440  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.668      ; 1.608      ;
; 1.442  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.667      ; 1.609      ;
; 1.447  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.535      ; 1.482      ;
; 1.447  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.581      ; 1.528      ;
; 1.449  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.534      ; 1.483      ;
; 1.450  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.586      ; 1.536      ;
; 1.452  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.667      ; 1.619      ;
; 1.453  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.672      ; 1.625      ;
; 1.456  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.668      ; 1.624      ;
; 1.463  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.582      ; 1.545      ;
; 1.468  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.666      ; 1.634      ;
; 1.469  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.666      ; 1.635      ;
; 1.469  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.666      ; 1.635      ;
; 1.470  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.529      ; 1.499      ;
; 1.475  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[15]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.669      ; 1.644      ;
; 1.478  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.582      ; 1.560      ;
; 1.483  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.666      ; 1.649      ;
; 1.498  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[2]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.668      ; 1.666      ;
; 1.506  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.582      ; 1.588      ;
; 1.512  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.668      ; 1.680      ;
; 1.514  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[7]                      ; datapath:dp|mux16bit:mux0|data_o[9]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.535      ; 1.549      ;
; 1.514  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.671      ; 1.685      ;
; 1.515  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.536      ; 1.551      ;
; 1.518  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[13]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.596      ; 1.614      ;
; 1.519  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.582      ; 1.601      ;
; 1.520  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.585      ; 1.605      ;
; 1.525  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[11]                     ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.668      ; 1.693      ;
; 1.531  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[6]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.536      ; 1.567      ;
; 1.531  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.585      ; 1.616      ;
; 1.539  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[7]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.533      ; 1.572      ;
; 1.540  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.667      ; 1.707      ;
; 1.542  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0|q_reg ; datapath:dp|mux16bit:mux0|data_o[11] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.586      ; 1.628      ;
; 1.543  ; unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1|q_reg ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.672      ; 1.715      ;
; 1.544  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[13] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.583      ; 1.627      ;
; 1.546  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[7]                      ; datapath:dp|mux16bit:mux0|data_o[8]  ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.533      ; 1.579      ;
; 1.546  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[14]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.667      ; 1.713      ;
; 1.548  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.595      ; 1.643      ;
; 1.549  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[10]                     ; datapath:dp|mux16bit:mux0|data_o[15] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.667      ; 1.716      ;
; 1.551  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[4]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.529      ; 1.580      ;
; 1.551  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.665      ; 1.716      ;
; 1.553  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[9]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.528      ; 1.581      ;
; 1.563  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[8]                      ; datapath:dp|mux16bit:mux0|data_o[10] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.528      ; 1.591      ;
; 1.563  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg|reg16[12]                     ; datapath:dp|mux16bit:mux0|data_o[14] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.595      ; 1.658      ;
; 1.564  ; datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg|reg16[1]                      ; datapath:dp|mux16bit:mux0|data_o[12] ; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -0.500       ; 0.667      ; 1.731      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk'                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                        ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.511 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 1.000        ; -0.326     ; 1.217      ;
; -0.511 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 1.000        ; -0.326     ; 1.217      ;
; -0.511 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 1.000        ; -0.326     ; 1.217      ;
; -0.511 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 1.000        ; -0.326     ; 1.217      ;
; -0.456 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 1.000        ; -0.326     ; 1.162      ;
; -0.456 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 1.000        ; -0.326     ; 1.162      ;
; -0.456 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 1.000        ; -0.326     ; 1.162      ;
; -0.456 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 1.000        ; -0.326     ; 1.162      ;
; -0.405 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 1.000        ; -0.326     ; 1.111      ;
; -0.405 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 1.000        ; -0.326     ; 1.111      ;
; -0.405 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 1.000        ; -0.326     ; 1.111      ;
; -0.405 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 1.000        ; -0.326     ; 1.111      ;
; 1.158  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.500        ; 1.725      ; 1.240      ;
; 1.158  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.500        ; 1.725      ; 1.240      ;
; 1.158  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.500        ; 1.725      ; 1.240      ;
; 1.158  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.500        ; 1.725      ; 1.240      ;
; 1.658  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 1.000        ; 1.725      ; 1.240      ;
; 1.658  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 1.000        ; 1.725      ; 1.240      ;
; 1.658  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 1.000        ; 1.725      ; 1.240      ;
; 1.658  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 1.000        ; 1.725      ; 1.240      ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk'                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                        ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.778 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.725      ; 1.240      ;
; -0.778 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.725      ; 1.240      ;
; -0.778 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.725      ; 1.240      ;
; -0.778 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; 0.000        ; 1.725      ; 1.240      ;
; -0.278 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.725      ; 1.240      ;
; -0.278 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.725      ; 1.240      ;
; -0.278 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.725      ; 1.240      ;
; -0.278 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk         ; -0.500       ; 1.725      ; 1.240      ;
; 1.285  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 0.000        ; -0.326     ; 1.111      ;
; 1.285  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 0.000        ; -0.326     ; 1.111      ;
; 1.285  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 0.000        ; -0.326     ; 1.111      ;
; 1.285  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 0.000        ; -0.326     ; 1.111      ;
; 1.336  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 0.000        ; -0.326     ; 1.162      ;
; 1.336  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 0.000        ; -0.326     ; 1.162      ;
; 1.336  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 0.000        ; -0.326     ; 1.162      ;
; 1.336  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 0.000        ; -0.326     ; 1.162      ;
; 1.391  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[2] ; clk                                                                                 ; clk         ; 0.000        ; -0.326     ; 1.217      ;
; 1.391  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[3] ; clk                                                                                 ; clk         ; 0.000        ; -0.326     ; 1.217      ;
; 1.391  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[0] ; clk                                                                                 ; clk         ; 0.000        ; -0.326     ; 1.217      ;
; 1.391  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1|q_reg ; unid_control:uctr0|cont_program:pc0|counter[1] ; clk                                                                                 ; clk         ; 0.000        ; -0.326     ; 1.217      ;
+--------+-------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|altsyncram:ram_rtl_0|altsyncram_mrg1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[0]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|data_r[0]                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[10]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|data_r[10]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[11]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|data_r[11]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[12]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM256x16:ram0|data_r[12]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM256x16:ram0|data_r[13]                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg'                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                               ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+---------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[10]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[10]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[11]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[11]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[12]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[12]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[13]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[13]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[14]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[14]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[15]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[15]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[8]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[8]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[9]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; datapath:dp|mux16bit:mux0|data_o[9]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[10]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[10]|datad                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[11]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[11]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[12]|datab                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[12]|datab                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[13]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[13]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[14]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[14]|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[15]|datab                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[15]|datab                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[8]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[8]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[9]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; dp|mux0|data_o[9]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Fall       ; uctr0|ctrl0|ctr0|cl|rf_s1~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Rise       ; uctr0|ctrl0|ctr0|cl|rf_s1~0|datab           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Rise       ; uctr0|ctrl0|ctr0|cl|rf_s1~0|datab           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Rise       ; uctr0|ctrl0|ctr0|reg|FF0|q_reg|regout       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; Rise       ; uctr0|ctrl0|ctr0|reg|FF0|q_reg|regout       ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                     ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                     ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]      ; clk                                                                                 ; 5.190 ; 5.190 ; Rise       ; clk                                                                                 ;
;  rom_data[0]     ; clk                                                                                 ; 4.062 ; 4.062 ; Rise       ; clk                                                                                 ;
;  rom_data[1]     ; clk                                                                                 ; 4.287 ; 4.287 ; Rise       ; clk                                                                                 ;
;  rom_data[2]     ; clk                                                                                 ; 5.094 ; 5.094 ; Rise       ; clk                                                                                 ;
;  rom_data[3]     ; clk                                                                                 ; 5.177 ; 5.177 ; Rise       ; clk                                                                                 ;
;  rom_data[4]     ; clk                                                                                 ; 4.090 ; 4.090 ; Rise       ; clk                                                                                 ;
;  rom_data[5]     ; clk                                                                                 ; 4.220 ; 4.220 ; Rise       ; clk                                                                                 ;
;  rom_data[6]     ; clk                                                                                 ; 5.190 ; 5.190 ; Rise       ; clk                                                                                 ;
;  rom_data[7]     ; clk                                                                                 ; 5.190 ; 5.190 ; Rise       ; clk                                                                                 ;
;  rom_data[8]     ; clk                                                                                 ; 4.157 ; 4.157 ; Rise       ; clk                                                                                 ;
;  rom_data[9]     ; clk                                                                                 ; 4.140 ; 4.140 ; Rise       ; clk                                                                                 ;
;  rom_data[10]    ; clk                                                                                 ; 4.253 ; 4.253 ; Rise       ; clk                                                                                 ;
;  rom_data[11]    ; clk                                                                                 ; 5.190 ; 5.190 ; Rise       ; clk                                                                                 ;
;  rom_data[12]    ; clk                                                                                 ; 4.254 ; 4.254 ; Rise       ; clk                                                                                 ;
;  rom_data[13]    ; clk                                                                                 ; 4.247 ; 4.247 ; Rise       ; clk                                                                                 ;
;  rom_data[14]    ; clk                                                                                 ; 4.149 ; 4.149 ; Rise       ; clk                                                                                 ;
;  rom_data[15]    ; clk                                                                                 ; 5.094 ; 5.094 ; Rise       ; clk                                                                                 ;
; sinal_maior      ; clk                                                                                 ; 6.818 ; 6.818 ; Rise       ; clk                                                                                 ;
; sinal_zero       ; clk                                                                                 ; 6.678 ; 6.678 ; Rise       ; clk                                                                                 ;
; t_rf_addr[*]     ; clk                                                                                 ; 3.725 ; 3.725 ; Rise       ; clk                                                                                 ;
;  t_rf_addr[0]    ; clk                                                                                 ; 3.724 ; 3.724 ; Rise       ; clk                                                                                 ;
;  t_rf_addr[1]    ; clk                                                                                 ; 3.725 ; 3.725 ; Rise       ; clk                                                                                 ;
; t_rf_rp_addr[*]  ; clk                                                                                 ; 4.139 ; 4.139 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[0] ; clk                                                                                 ; 3.754 ; 3.754 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[1] ; clk                                                                                 ; 3.865 ; 3.865 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[2] ; clk                                                                                 ; 4.139 ; 4.139 ; Rise       ; clk                                                                                 ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.989 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[2]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.893 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[3]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.976 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[6]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.989 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[7]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.989 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[11]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.989 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[15]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.893 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_maior      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 4.622 ; 4.622 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_zero       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 4.482 ; 4.482 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.989 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[2]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.893 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[3]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.976 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[6]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.989 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[7]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.989 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[11]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.989 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[15]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.893 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_maior      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 4.622 ; 4.622 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_zero       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 4.482 ; 4.482 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                             ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                     ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]      ; clk                                                                                 ; 3.933 ; 3.933 ; Rise       ; clk                                                                                 ;
;  rom_data[0]     ; clk                                                                                 ; 3.933 ; 3.933 ; Rise       ; clk                                                                                 ;
;  rom_data[1]     ; clk                                                                                 ; 4.104 ; 4.104 ; Rise       ; clk                                                                                 ;
;  rom_data[2]     ; clk                                                                                 ; 4.668 ; 4.668 ; Rise       ; clk                                                                                 ;
;  rom_data[3]     ; clk                                                                                 ; 4.751 ; 4.751 ; Rise       ; clk                                                                                 ;
;  rom_data[4]     ; clk                                                                                 ; 4.028 ; 4.028 ; Rise       ; clk                                                                                 ;
;  rom_data[5]     ; clk                                                                                 ; 4.081 ; 4.081 ; Rise       ; clk                                                                                 ;
;  rom_data[6]     ; clk                                                                                 ; 4.764 ; 4.764 ; Rise       ; clk                                                                                 ;
;  rom_data[7]     ; clk                                                                                 ; 4.764 ; 4.764 ; Rise       ; clk                                                                                 ;
;  rom_data[8]     ; clk                                                                                 ; 4.034 ; 4.034 ; Rise       ; clk                                                                                 ;
;  rom_data[9]     ; clk                                                                                 ; 4.032 ; 4.032 ; Rise       ; clk                                                                                 ;
;  rom_data[10]    ; clk                                                                                 ; 4.142 ; 4.142 ; Rise       ; clk                                                                                 ;
;  rom_data[11]    ; clk                                                                                 ; 4.764 ; 4.764 ; Rise       ; clk                                                                                 ;
;  rom_data[12]    ; clk                                                                                 ; 4.136 ; 4.136 ; Rise       ; clk                                                                                 ;
;  rom_data[13]    ; clk                                                                                 ; 4.139 ; 4.139 ; Rise       ; clk                                                                                 ;
;  rom_data[14]    ; clk                                                                                 ; 4.042 ; 4.042 ; Rise       ; clk                                                                                 ;
;  rom_data[15]    ; clk                                                                                 ; 4.668 ; 4.668 ; Rise       ; clk                                                                                 ;
; sinal_maior      ; clk                                                                                 ; 4.797 ; 4.797 ; Rise       ; clk                                                                                 ;
; sinal_zero       ; clk                                                                                 ; 5.000 ; 5.000 ; Rise       ; clk                                                                                 ;
; t_rf_addr[*]     ; clk                                                                                 ; 3.724 ; 3.724 ; Rise       ; clk                                                                                 ;
;  t_rf_addr[0]    ; clk                                                                                 ; 3.724 ; 3.724 ; Rise       ; clk                                                                                 ;
;  t_rf_addr[1]    ; clk                                                                                 ; 3.725 ; 3.725 ; Rise       ; clk                                                                                 ;
; t_rf_rp_addr[*]  ; clk                                                                                 ; 3.754 ; 3.754 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[0] ; clk                                                                                 ; 3.754 ; 3.754 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[1] ; clk                                                                                 ; 3.865 ; 3.865 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[2] ; clk                                                                                 ; 4.139 ; 4.139 ; Rise       ; clk                                                                                 ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.893 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[2]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.893 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[3]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.976 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[6]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.989 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[7]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.989 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[11]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.989 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[15]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.893 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_maior      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.481 ; 3.481 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_zero       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.738 ; 3.738 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.893 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[2]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.893 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[3]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.976 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[6]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.989 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[7]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.989 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[11]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.989 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[15]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.893 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_maior      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.481 ; 3.481 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_zero       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.738 ; 3.738 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                                   ;
+---------------+-------------------------------------------------------------------------------------+-------+------+------------+-------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                          ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                     ;
+---------------+-------------------------------------------------------------------------------------+-------+------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]   ; clk                                                                                 ; 4.856 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[0]  ; clk                                                                                 ; 4.856 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[1]  ; clk                                                                                 ; 4.990 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[4]  ; clk                                                                                 ; 4.876 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[5]  ; clk                                                                                 ; 4.866 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[8]  ; clk                                                                                 ; 4.950 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[9]  ; clk                                                                                 ; 4.940 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[10] ; clk                                                                                 ; 5.060 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[12] ; clk                                                                                 ; 5.060 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[13] ; clk                                                                                 ; 4.960 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[14] ; clk                                                                                 ; 4.950 ;      ; Rise       ; clk                                                                                 ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.655 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.655 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.789 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.675 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.665 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.739 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.859 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.859 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.759 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.655 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.655 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.789 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.675 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.665 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.739 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.859 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.859 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.759 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+---------------+-------------------------------------------------------------------------------------+-------+------+------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                           ;
+---------------+-------------------------------------------------------------------------------------+-------+------+------------+-------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                          ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                     ;
+---------------+-------------------------------------------------------------------------------------+-------+------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]   ; clk                                                                                 ; 4.430 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[0]  ; clk                                                                                 ; 4.430 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[1]  ; clk                                                                                 ; 4.564 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[4]  ; clk                                                                                 ; 4.450 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[5]  ; clk                                                                                 ; 4.440 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[8]  ; clk                                                                                 ; 4.524 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[9]  ; clk                                                                                 ; 4.514 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[10] ; clk                                                                                 ; 4.634 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[12] ; clk                                                                                 ; 4.634 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[13] ; clk                                                                                 ; 4.534 ;      ; Rise       ; clk                                                                                 ;
;  rom_data[14] ; clk                                                                                 ; 4.524 ;      ; Rise       ; clk                                                                                 ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.655 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.655 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.789 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.675 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.665 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.739 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.859 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.859 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.759 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749 ;      ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.655 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.655 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.789 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.675 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.665 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.739 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.859 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.859 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.759 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749 ;      ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+---------------+-------------------------------------------------------------------------------------+-------+------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                           ;
+---------------+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                     ;
+---------------+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]   ; clk                                                                                 ; 4.856     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[0]  ; clk                                                                                 ; 4.856     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[1]  ; clk                                                                                 ; 4.990     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[4]  ; clk                                                                                 ; 4.876     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[5]  ; clk                                                                                 ; 4.866     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[8]  ; clk                                                                                 ; 4.950     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[9]  ; clk                                                                                 ; 4.940     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[10] ; clk                                                                                 ; 5.060     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[12] ; clk                                                                                 ; 5.060     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[13] ; clk                                                                                 ; 4.960     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[14] ; clk                                                                                 ; 4.950     ;           ; Rise       ; clk                                                                                 ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.655     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.655     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.789     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.675     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.665     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.739     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.859     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.859     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.759     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.655     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.655     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.789     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.675     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.665     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.739     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.859     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.859     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.759     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+---------------+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                                   ;
+---------------+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                     ;
+---------------+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]   ; clk                                                                                 ; 4.430     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[0]  ; clk                                                                                 ; 4.430     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[1]  ; clk                                                                                 ; 4.564     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[4]  ; clk                                                                                 ; 4.450     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[5]  ; clk                                                                                 ; 4.440     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[8]  ; clk                                                                                 ; 4.524     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[9]  ; clk                                                                                 ; 4.514     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[10] ; clk                                                                                 ; 4.634     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[12] ; clk                                                                                 ; 4.634     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[13] ; clk                                                                                 ; 4.534     ;           ; Rise       ; clk                                                                                 ;
;  rom_data[14] ; clk                                                                                 ; 4.524     ;           ; Rise       ; clk                                                                                 ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.655     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.655     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.789     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.675     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.665     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.739     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.859     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.859     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.759     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749     ;           ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]   ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.655     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[0]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.655     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[1]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.789     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[4]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.675     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[5]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.665     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[8]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[9]  ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.739     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[10] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.859     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[12] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.859     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[13] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.759     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[14] ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.749     ;           ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+---------------+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                  ;
+--------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                                ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                     ; -7.587   ; -1.229  ; -2.337   ; -0.878  ; -1.627              ;
;  clk                                                                                 ; -7.587   ; -1.229  ; -2.337   ; -0.878  ; -1.627              ;
;  unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -7.467   ; -0.807  ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                                                      ; -713.24  ; -40.05  ; -9.348   ; -3.512  ; -273.81             ;
;  clk                                                                                 ; -660.112 ; -35.377 ; -9.348   ; -3.512  ; -273.810            ;
;  unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; -53.128  ; -4.673  ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                       ;
+------------------+-------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                     ;
+------------------+-------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]      ; clk                                                                                 ; 9.984  ; 9.984  ; Rise       ; clk                                                                                 ;
;  rom_data[0]     ; clk                                                                                 ; 7.278  ; 7.278  ; Rise       ; clk                                                                                 ;
;  rom_data[1]     ; clk                                                                                 ; 7.697  ; 7.697  ; Rise       ; clk                                                                                 ;
;  rom_data[2]     ; clk                                                                                 ; 9.756  ; 9.756  ; Rise       ; clk                                                                                 ;
;  rom_data[3]     ; clk                                                                                 ; 9.967  ; 9.967  ; Rise       ; clk                                                                                 ;
;  rom_data[4]     ; clk                                                                                 ; 7.281  ; 7.281  ; Rise       ; clk                                                                                 ;
;  rom_data[5]     ; clk                                                                                 ; 7.569  ; 7.569  ; Rise       ; clk                                                                                 ;
;  rom_data[6]     ; clk                                                                                 ; 9.984  ; 9.984  ; Rise       ; clk                                                                                 ;
;  rom_data[7]     ; clk                                                                                 ; 9.984  ; 9.984  ; Rise       ; clk                                                                                 ;
;  rom_data[8]     ; clk                                                                                 ; 7.447  ; 7.447  ; Rise       ; clk                                                                                 ;
;  rom_data[9]     ; clk                                                                                 ; 7.397  ; 7.397  ; Rise       ; clk                                                                                 ;
;  rom_data[10]    ; clk                                                                                 ; 7.669  ; 7.669  ; Rise       ; clk                                                                                 ;
;  rom_data[11]    ; clk                                                                                 ; 9.984  ; 9.984  ; Rise       ; clk                                                                                 ;
;  rom_data[12]    ; clk                                                                                 ; 7.672  ; 7.672  ; Rise       ; clk                                                                                 ;
;  rom_data[13]    ; clk                                                                                 ; 7.660  ; 7.660  ; Rise       ; clk                                                                                 ;
;  rom_data[14]    ; clk                                                                                 ; 7.449  ; 7.449  ; Rise       ; clk                                                                                 ;
;  rom_data[15]    ; clk                                                                                 ; 9.756  ; 9.756  ; Rise       ; clk                                                                                 ;
; sinal_maior      ; clk                                                                                 ; 13.799 ; 13.799 ; Rise       ; clk                                                                                 ;
; sinal_zero       ; clk                                                                                 ; 13.436 ; 13.436 ; Rise       ; clk                                                                                 ;
; t_rf_addr[*]     ; clk                                                                                 ; 6.493  ; 6.493  ; Rise       ; clk                                                                                 ;
;  t_rf_addr[0]    ; clk                                                                                 ; 6.493  ; 6.493  ; Rise       ; clk                                                                                 ;
;  t_rf_addr[1]    ; clk                                                                                 ; 6.487  ; 6.487  ; Rise       ; clk                                                                                 ;
; t_rf_rp_addr[*]  ; clk                                                                                 ; 7.341  ; 7.341  ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[0] ; clk                                                                                 ; 6.552  ; 6.552  ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[1] ; clk                                                                                 ; 6.782  ; 6.782  ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[2] ; clk                                                                                 ; 7.341  ; 7.341  ; Rise       ; clk                                                                                 ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 5.958  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[2]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 5.730  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[3]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 5.941  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[6]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 5.958  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[7]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 5.958  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[11]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 5.958  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[15]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;        ; 5.730  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_maior      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 9.716  ; 9.716  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_zero       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 9.353  ; 9.353  ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.958  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[2]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.730  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[3]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.941  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[6]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.958  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[7]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.958  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[11]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.958  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[15]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 5.730  ;        ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_maior      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 9.716  ; 9.716  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_zero       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 9.353  ; 9.353  ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+------------------+-------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                             ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                     ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; rom_data[*]      ; clk                                                                                 ; 3.933 ; 3.933 ; Rise       ; clk                                                                                 ;
;  rom_data[0]     ; clk                                                                                 ; 3.933 ; 3.933 ; Rise       ; clk                                                                                 ;
;  rom_data[1]     ; clk                                                                                 ; 4.104 ; 4.104 ; Rise       ; clk                                                                                 ;
;  rom_data[2]     ; clk                                                                                 ; 4.668 ; 4.668 ; Rise       ; clk                                                                                 ;
;  rom_data[3]     ; clk                                                                                 ; 4.751 ; 4.751 ; Rise       ; clk                                                                                 ;
;  rom_data[4]     ; clk                                                                                 ; 4.028 ; 4.028 ; Rise       ; clk                                                                                 ;
;  rom_data[5]     ; clk                                                                                 ; 4.081 ; 4.081 ; Rise       ; clk                                                                                 ;
;  rom_data[6]     ; clk                                                                                 ; 4.764 ; 4.764 ; Rise       ; clk                                                                                 ;
;  rom_data[7]     ; clk                                                                                 ; 4.764 ; 4.764 ; Rise       ; clk                                                                                 ;
;  rom_data[8]     ; clk                                                                                 ; 4.034 ; 4.034 ; Rise       ; clk                                                                                 ;
;  rom_data[9]     ; clk                                                                                 ; 4.032 ; 4.032 ; Rise       ; clk                                                                                 ;
;  rom_data[10]    ; clk                                                                                 ; 4.142 ; 4.142 ; Rise       ; clk                                                                                 ;
;  rom_data[11]    ; clk                                                                                 ; 4.764 ; 4.764 ; Rise       ; clk                                                                                 ;
;  rom_data[12]    ; clk                                                                                 ; 4.136 ; 4.136 ; Rise       ; clk                                                                                 ;
;  rom_data[13]    ; clk                                                                                 ; 4.139 ; 4.139 ; Rise       ; clk                                                                                 ;
;  rom_data[14]    ; clk                                                                                 ; 4.042 ; 4.042 ; Rise       ; clk                                                                                 ;
;  rom_data[15]    ; clk                                                                                 ; 4.668 ; 4.668 ; Rise       ; clk                                                                                 ;
; sinal_maior      ; clk                                                                                 ; 4.797 ; 4.797 ; Rise       ; clk                                                                                 ;
; sinal_zero       ; clk                                                                                 ; 5.000 ; 5.000 ; Rise       ; clk                                                                                 ;
; t_rf_addr[*]     ; clk                                                                                 ; 3.724 ; 3.724 ; Rise       ; clk                                                                                 ;
;  t_rf_addr[0]    ; clk                                                                                 ; 3.724 ; 3.724 ; Rise       ; clk                                                                                 ;
;  t_rf_addr[1]    ; clk                                                                                 ; 3.725 ; 3.725 ; Rise       ; clk                                                                                 ;
; t_rf_rp_addr[*]  ; clk                                                                                 ; 3.754 ; 3.754 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[0] ; clk                                                                                 ; 3.754 ; 3.754 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[1] ; clk                                                                                 ; 3.865 ; 3.865 ; Rise       ; clk                                                                                 ;
;  t_rf_rp_addr[2] ; clk                                                                                 ; 4.139 ; 4.139 ; Rise       ; clk                                                                                 ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.893 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[2]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.893 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[3]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.976 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[6]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.989 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[7]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.989 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[11]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.989 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[15]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;       ; 2.893 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_maior      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.481 ; 3.481 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_zero       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.738 ; 3.738 ; Rise       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; rom_data[*]      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.893 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[2]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.893 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[3]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.976 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[6]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.989 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[7]     ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.989 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[11]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.989 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
;  rom_data[15]    ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 2.893 ;       ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_maior      ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.481 ; 3.481 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
; sinal_zero       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 3.738 ; 3.738 ; Fall       ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ;
+------------------+-------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                          ; To Clock                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                 ; clk                                                                                 ; 9050     ; 0        ; 0        ; 0        ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk                                                                                 ; 1348     ; 1380     ; 0        ; 0        ;
; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0        ; 0        ; 2777     ; 0        ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0        ; 0        ; 403      ; 403      ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                          ; To Clock                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                 ; clk                                                                                 ; 9050     ; 0        ; 0        ; 0        ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk                                                                                 ; 1348     ; 1380     ; 0        ; 0        ;
; clk                                                                                 ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0        ; 0        ; 2777     ; 0        ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; 0        ; 0        ; 403      ; 403      ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                         ;
+-------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                                                          ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; clk                                                                                 ; clk      ; 12       ; 0        ; 0        ; 0        ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk      ; 4        ; 4        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                          ;
+-------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                                                          ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; clk                                                                                 ; clk      ; 12       ; 0        ; 0        ; 0        ;
; unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg ; clk      ; 4        ; 4        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 23    ; 23   ;
; Unconstrained Output Port Paths ; 252   ; 252  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jul 20 16:29:55 2023
Info: Command: quartus_sta processador -c processador
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.587
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.587      -660.112 clk 
    Info (332119):    -7.467       -53.128 unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg 
Info (332146): Worst-case hold slack is -1.229
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.229       -11.577 clk 
    Info (332119):    -0.807        -4.567 unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg 
Info (332146): Worst-case recovery slack is -2.337
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.337        -9.348 clk 
Info (332146): Worst-case removal slack is -0.878
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.878        -3.512 clk 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -273.810 clk 
    Info (332119):     0.500         0.000 unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.002
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.002       -21.053 unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg 
    Info (332119):    -2.683      -224.394 clk 
Info (332146): Worst-case hold slack is -0.907
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.907       -35.377 clk 
    Info (332119):    -0.679        -4.673 unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg 
Info (332146): Worst-case recovery slack is -0.511
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.511        -2.044 clk 
Info (332146): Worst-case removal slack is -0.778
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.778        -3.112 clk 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -273.810 clk 
    Info (332119):     0.500         0.000 unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0|q_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4546 megabytes
    Info: Processing ended: Thu Jul 20 16:29:56 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


