#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Programs\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Programs\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Programs\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Programs\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Programs\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\Programs\iverilog\lib\ivl\v2009.vpi";
S_0000016ff7ab8da0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000016ff7ab8f30 .scope module, "Lab4_1_tb" "Lab4_1_tb" 3 3;
 .timescale -9 -12;
P_0000016ff7a5a710 .param/l "BITWIDTH" 0 3 16, +C4<00000000000000000000000000001000>;
P_0000016ff7a5a748 .param/l "clk_period" 0 3 4, +C4<00000000000000000000000000001010>;
o0000016ff7af02f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000016ff7b49d50_0 .net "AN", 7 0, o0000016ff7af02f8;  0 drivers
v0000016ff7b49b70_0 .net "CLK100MHZ", 0 0, v0000016ff7b48db0_0;  1 drivers
v0000016ff7b4a4d0_0 .net "LED", 15 0, L_0000016ff7b493f0;  1 drivers
o0000016ff7af0388 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000016ff7b498f0_0 .net "SEG", 7 0, o0000016ff7af0388;  0 drivers
L_0000016ff7ea0088 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0000016ff7b49030_0 .net "SW", 15 0, L_0000016ff7ea0088;  1 drivers
v0000016ff7b48db0_0 .var "clk", 0 0;
v0000016ff7b48a90_0 .var/i "i", 31 0;
v0000016ff7b48b30_0 .net "sum_value", 7 0, L_0000016ff7adc800;  1 drivers
S_0000016ff7abb2f0 .scope module, "Cal_Inst" "Cal" 3 25, 4 4 0, S_0000016ff7ab8f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK100MHZ";
    .port_info 1 /INPUT 16 "SW";
    .port_info 2 /OUTPUT 16 "LED";
    .port_info 3 /OUTPUT 8 "SEG";
    .port_info 4 /OUTPUT 8 "AN";
    .port_info 5 /OUTPUT 8 "sum_value";
P_0000016ff7ae7290 .param/l "BITWIDTH" 0 4 5, +C4<00000000000000000000000000001000>;
L_0000016ff7adc560 .functor BUFZ 1, v0000016ff7b48db0_0, C4<0>, C4<0>, C4<0>;
L_0000016ff7adc020 .functor BUFZ 1, v0000016ff7b472d0_0, C4<0>, C4<0>, C4<0>;
v0000016ff7b4a250_0 .net "ADDR_SEL", 0 0, v0000016ff7b47050_0;  1 drivers
v0000016ff7b49df0_0 .net "AN", 7 0, o0000016ff7af02f8;  alias, 0 drivers
v0000016ff7b4a070_0 .net "CLK100MHZ", 0 0, v0000016ff7b48db0_0;  alias, 1 drivers
v0000016ff7b49f30_0 .net "DONE", 0 0, v0000016ff7b472d0_0;  1 drivers
v0000016ff7b4a6b0_0 .net "LED", 15 0, L_0000016ff7b493f0;  alias, 1 drivers
v0000016ff7b49a30_0 .net "LOAD_NEXT", 0 0, v0000016ff7b463d0_0;  1 drivers
v0000016ff7b49ad0_0 .net "LOAD_SUM", 0 0, v0000016ff7b46470_0;  1 drivers
v0000016ff7b49990_0 .net "NEXT_SEL", 0 0, v0000016ff7b47410_0;  1 drivers
v0000016ff7b49fd0_0 .net "SEG", 7 0, o0000016ff7af0388;  alias, 0 drivers
v0000016ff7b4a2f0_0 .net "SUM_SEL", 0 0, v0000016ff7b45890_0;  1 drivers
v0000016ff7b4a110_0 .net "SW", 15 0, L_0000016ff7ea0088;  alias, 1 drivers
L_0000016ff7ea04c0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016ff7b4a1b0_0 .net/2u *"_ivl_13", 14 0, L_0000016ff7ea04c0;  1 drivers
v0000016ff7b4a390_0 .net *"_ivl_9", 0 0, L_0000016ff7adc020;  1 drivers
v0000016ff7b48f90_0 .net "clk", 0 0, L_0000016ff7adc560;  1 drivers
v0000016ff7b4a430_0 .net "next_zero", 0 0, L_0000016ff7b492b0;  1 drivers
v0000016ff7b49530_0 .net "reset", 0 0, L_0000016ff7b48c70;  1 drivers
v0000016ff7b48bd0_0 .net "start", 0 0, L_0000016ff7b49c10;  1 drivers
v0000016ff7b495d0_0 .net "sum_value", 7 0, L_0000016ff7adc800;  alias, 1 drivers
L_0000016ff7b48c70 .part L_0000016ff7ea0088, 1, 1;
L_0000016ff7b49c10 .part L_0000016ff7ea0088, 0, 1;
L_0000016ff7b493f0 .concat8 [ 1 15 0 0], L_0000016ff7adc020, L_0000016ff7ea04c0;
S_0000016ff7abb480 .scope module, "Data_Route_Inst" "Data_Route" 4 31, 5 7 0, S_0000016ff7abb2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "LOAD_SUM";
    .port_info 3 /INPUT 1 "LOAD_NEXT";
    .port_info 4 /INPUT 1 "SUM_SEL";
    .port_info 5 /INPUT 1 "NEXT_SEL";
    .port_info 6 /INPUT 1 "ADDR_SEL";
    .port_info 7 /OUTPUT 1 "next_zero";
    .port_info 8 /OUTPUT 8 "sum_value";
P_0000016ff7ae6cd0 .param/l "BITWIDTH" 0 5 8, +C4<00000000000000000000000000001000>;
L_0000016ff7adc800 .functor BUFZ 8, v0000016ff7b461f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000016ff7b46c90_0 .net "ADDR_SEL", 0 0, v0000016ff7b47050_0;  alias, 1 drivers
o0000016ff7aef638 .functor BUFZ 1, C4<z>; HiZ drive
v0000016ff7b46a10_0 .net "LD_NEXT", 0 0, o0000016ff7aef638;  0 drivers
o0000016ff7aefd28 .functor BUFZ 1, C4<z>; HiZ drive
v0000016ff7b46ab0_0 .net "LD_SUM", 0 0, o0000016ff7aefd28;  0 drivers
v0000016ff7b47690_0 .net "LOAD_NEXT", 0 0, v0000016ff7b463d0_0;  alias, 1 drivers
v0000016ff7b47550_0 .net "LOAD_SUM", 0 0, v0000016ff7b46470_0;  alias, 1 drivers
v0000016ff7b46b50_0 .net "NEXT_SEL", 0 0, v0000016ff7b47410_0;  alias, 1 drivers
L_0000016ff7ea0118 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000016ff7b45d90_0 .net "ONE", 7 0, L_0000016ff7ea0118;  1 drivers
v0000016ff7b45e30_0 .net "SUM_SEL", 0 0, v0000016ff7b45890_0;  alias, 1 drivers
L_0000016ff7ea00d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000016ff7b47190_0 .net "ZERO", 7 0, L_0000016ff7ea00d0;  1 drivers
v0000016ff7b45ed0_0 .net "addr", 7 0, L_0000016ff7adc950;  1 drivers
v0000016ff7b45f70_0 .net "clk", 0 0, L_0000016ff7adc560;  alias, 1 drivers
v0000016ff7b474b0_0 .net "data", 7 0, v0000016ff7aead80_0;  1 drivers
v0000016ff7b46bf0_0 .net "next", 7 0, v0000016ff7aeb1e0_0;  1 drivers
v0000016ff7b46dd0_0 .net "next_added", 7 0, L_0000016ff7b490d0;  1 drivers
v0000016ff7b46790_0 .net "next_addr", 7 0, L_0000016ff7adce20;  1 drivers
v0000016ff7b47730_0 .net "next_zero", 0 0, L_0000016ff7b492b0;  alias, 1 drivers
v0000016ff7b46d30_0 .net "rst", 0 0, L_0000016ff7b48c70;  alias, 1 drivers
v0000016ff7b47370_0 .net "sum", 7 0, v0000016ff7b461f0_0;  1 drivers
v0000016ff7b45a70_0 .net "sum_added", 7 0, L_0000016ff7b4a570;  1 drivers
v0000016ff7b46fb0_0 .net "sum_sel", 7 0, L_0000016ff7adc790;  1 drivers
v0000016ff7b460b0_0 .net "sum_value", 7 0, L_0000016ff7adc800;  alias, 1 drivers
S_0000016ff7ab3030 .scope module, "ADDR_ADD_Inst" "Adder_N" 5 78, 6 1 0, S_0000016ff7abb480;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "op1";
    .port_info 1 /INPUT 8 "op2";
    .port_info 2 /OUTPUT 8 "out";
P_0000016ff7ae6c50 .param/l "BITWIDTH" 0 6 2, +C4<00000000000000000000000000001000>;
v0000016ff7aeab00_0 .net "op1", 7 0, v0000016ff7aeb1e0_0;  alias, 1 drivers
v0000016ff7aebd20_0 .net "op2", 7 0, L_0000016ff7ea0118;  alias, 1 drivers
v0000016ff7aebdc0_0 .net "out", 7 0, L_0000016ff7b490d0;  alias, 1 drivers
L_0000016ff7b490d0 .arith/sum 8, v0000016ff7aeb1e0_0, L_0000016ff7ea0118;
S_0000016ff7ab31c0 .scope module, "ADDR_SEL_Inst" "Slector_N" 5 84, 7 1 0, S_0000016ff7abb480;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "route_1";
    .port_info 1 /INPUT 8 "route_0";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
P_0000016ff7ae7050 .param/l "BITWIDTH" 0 7 2, +C4<00000000000000000000000000001000>;
L_0000016ff7adc2c0 .functor AND 8, L_0000016ff7b490d0, L_0000016ff7b49170, C4<11111111>, C4<11111111>;
L_0000016ff7adc640 .functor NOT 8, L_0000016ff7b49210, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000016ff7adc6b0 .functor AND 8, v0000016ff7aeb1e0_0, L_0000016ff7adc640, C4<11111111>, C4<11111111>;
L_0000016ff7adc950 .functor OR 8, L_0000016ff7adc2c0, L_0000016ff7adc6b0, C4<00000000>, C4<00000000>;
v0000016ff7aebaa0_0 .net *"_ivl_0", 7 0, L_0000016ff7b49170;  1 drivers
v0000016ff7aebe60_0 .net *"_ivl_10", 7 0, L_0000016ff7adc640;  1 drivers
v0000016ff7aea600_0 .net *"_ivl_12", 7 0, L_0000016ff7adc6b0;  1 drivers
L_0000016ff7ea0430 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000016ff7aeb460_0 .net *"_ivl_3", 6 0, L_0000016ff7ea0430;  1 drivers
v0000016ff7aeb6e0_0 .net *"_ivl_4", 7 0, L_0000016ff7adc2c0;  1 drivers
v0000016ff7aea6a0_0 .net *"_ivl_6", 7 0, L_0000016ff7b49210;  1 drivers
L_0000016ff7ea0478 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000016ff7aeaf60_0 .net *"_ivl_9", 6 0, L_0000016ff7ea0478;  1 drivers
v0000016ff7aea7e0_0 .net "out", 7 0, L_0000016ff7adc950;  alias, 1 drivers
v0000016ff7aea880_0 .net "route_0", 7 0, v0000016ff7aeb1e0_0;  alias, 1 drivers
v0000016ff7aea920_0 .net "route_1", 7 0, L_0000016ff7b490d0;  alias, 1 drivers
v0000016ff7aeb500_0 .net "sel", 0 0, v0000016ff7b47050_0;  alias, 1 drivers
L_0000016ff7b49170 .concat [ 1 7 0 0], v0000016ff7b47050_0, L_0000016ff7ea0430;
L_0000016ff7b49210 .concat [ 1 7 0 0], v0000016ff7b47050_0, L_0000016ff7ea0478;
S_0000016ff7a51920 .scope module, "IS_ZERO_Inst" "Comp_N" 5 64, 8 1 0, S_0000016ff7abb480;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "op1";
    .port_info 1 /INPUT 8 "op2";
    .port_info 2 /OUTPUT 1 "ABOVE";
    .port_info 3 /OUTPUT 1 "EQ";
    .port_info 4 /OUTPUT 1 "BELOW";
P_0000016ff7ae72d0 .param/l "BITWIDTH" 0 8 2, +C4<00000000000000000000000000001000>;
v0000016ff7aebf00_0 .net "ABOVE", 0 0, L_0000016ff7b48d10;  1 drivers
v0000016ff7aeaa60_0 .net "BELOW", 0 0, L_0000016ff7b49e90;  1 drivers
v0000016ff7aeb780_0 .net "EQ", 0 0, L_0000016ff7b492b0;  alias, 1 drivers
v0000016ff7aebfa0_0 .net *"_ivl_0", 0 0, L_0000016ff7b48950;  1 drivers
v0000016ff7aeace0_0 .net *"_ivl_10", 0 0, L_0000016ff7b49710;  1 drivers
L_0000016ff7ea0310 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000016ff7aea740_0 .net/2s *"_ivl_12", 1 0, L_0000016ff7ea0310;  1 drivers
L_0000016ff7ea0358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016ff7aebb40_0 .net/2s *"_ivl_14", 1 0, L_0000016ff7ea0358;  1 drivers
v0000016ff7aec040_0 .net *"_ivl_16", 1 0, L_0000016ff7b48e50;  1 drivers
L_0000016ff7ea0280 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000016ff7aeb320_0 .net/2s *"_ivl_2", 1 0, L_0000016ff7ea0280;  1 drivers
v0000016ff7aea9c0_0 .net *"_ivl_20", 0 0, L_0000016ff7b49350;  1 drivers
L_0000016ff7ea03a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000016ff7aeba00_0 .net/2s *"_ivl_22", 1 0, L_0000016ff7ea03a0;  1 drivers
L_0000016ff7ea03e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016ff7aec0e0_0 .net/2s *"_ivl_24", 1 0, L_0000016ff7ea03e8;  1 drivers
v0000016ff7aeaba0_0 .net *"_ivl_26", 1 0, L_0000016ff7b48ef0;  1 drivers
L_0000016ff7ea02c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016ff7aea560_0 .net/2s *"_ivl_4", 1 0, L_0000016ff7ea02c8;  1 drivers
v0000016ff7aeb5a0_0 .net *"_ivl_6", 1 0, L_0000016ff7b489f0;  1 drivers
v0000016ff7aeb640_0 .net "op1", 7 0, L_0000016ff7adce20;  alias, 1 drivers
v0000016ff7aeac40_0 .net "op2", 7 0, L_0000016ff7ea00d0;  alias, 1 drivers
L_0000016ff7b48950 .cmp/gt 8, L_0000016ff7adce20, L_0000016ff7ea00d0;
L_0000016ff7b489f0 .functor MUXZ 2, L_0000016ff7ea02c8, L_0000016ff7ea0280, L_0000016ff7b48950, C4<>;
L_0000016ff7b48d10 .part L_0000016ff7b489f0, 0, 1;
L_0000016ff7b49710 .cmp/eq 8, L_0000016ff7adce20, L_0000016ff7ea00d0;
L_0000016ff7b48e50 .functor MUXZ 2, L_0000016ff7ea0358, L_0000016ff7ea0310, L_0000016ff7b49710, C4<>;
L_0000016ff7b492b0 .part L_0000016ff7b48e50, 0, 1;
L_0000016ff7b49350 .cmp/gt 8, L_0000016ff7ea00d0, L_0000016ff7adce20;
L_0000016ff7b48ef0 .functor MUXZ 2, L_0000016ff7ea03e8, L_0000016ff7ea03a0, L_0000016ff7b49350, C4<>;
L_0000016ff7b49e90 .part L_0000016ff7b48ef0, 0, 1;
S_0000016ff7a51ab0 .scope module, "Mem_Inst" "Mem_N" 5 91, 9 1 0, S_0000016ff7abb480;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addr";
    .port_info 1 /OUTPUT 8 "Data";
P_0000016ff7a5a390 .param/l "ADDR_WIDTH" 0 9 2, +C4<00000000000000000000000000000100>;
P_0000016ff7a5a3c8 .param/l "DATA_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0000016ff7aead80_0 .var "Data", 7 0;
v0000016ff7aec180_0 .net "addr", 7 0, L_0000016ff7adc950;  alias, 1 drivers
v0000016ff7aec220_0 .var/i "i", 31 0;
v0000016ff7aeae20 .array "mem", 15 0, 7 0;
v0000016ff7aeae20_0 .array/port v0000016ff7aeae20, 0;
v0000016ff7aeae20_1 .array/port v0000016ff7aeae20, 1;
v0000016ff7aeae20_2 .array/port v0000016ff7aeae20, 2;
E_0000016ff7ae7310/0 .event anyedge, v0000016ff7aea7e0_0, v0000016ff7aeae20_0, v0000016ff7aeae20_1, v0000016ff7aeae20_2;
v0000016ff7aeae20_3 .array/port v0000016ff7aeae20, 3;
v0000016ff7aeae20_4 .array/port v0000016ff7aeae20, 4;
v0000016ff7aeae20_5 .array/port v0000016ff7aeae20, 5;
v0000016ff7aeae20_6 .array/port v0000016ff7aeae20, 6;
E_0000016ff7ae7310/1 .event anyedge, v0000016ff7aeae20_3, v0000016ff7aeae20_4, v0000016ff7aeae20_5, v0000016ff7aeae20_6;
v0000016ff7aeae20_7 .array/port v0000016ff7aeae20, 7;
v0000016ff7aeae20_8 .array/port v0000016ff7aeae20, 8;
v0000016ff7aeae20_9 .array/port v0000016ff7aeae20, 9;
v0000016ff7aeae20_10 .array/port v0000016ff7aeae20, 10;
E_0000016ff7ae7310/2 .event anyedge, v0000016ff7aeae20_7, v0000016ff7aeae20_8, v0000016ff7aeae20_9, v0000016ff7aeae20_10;
v0000016ff7aeae20_11 .array/port v0000016ff7aeae20, 11;
v0000016ff7aeae20_12 .array/port v0000016ff7aeae20, 12;
v0000016ff7aeae20_13 .array/port v0000016ff7aeae20, 13;
v0000016ff7aeae20_14 .array/port v0000016ff7aeae20, 14;
E_0000016ff7ae7310/3 .event anyedge, v0000016ff7aeae20_11, v0000016ff7aeae20_12, v0000016ff7aeae20_13, v0000016ff7aeae20_14;
v0000016ff7aeae20_15 .array/port v0000016ff7aeae20, 15;
E_0000016ff7ae7310/4 .event anyedge, v0000016ff7aeae20_15;
E_0000016ff7ae7310 .event/or E_0000016ff7ae7310/0, E_0000016ff7ae7310/1, E_0000016ff7ae7310/2, E_0000016ff7ae7310/3, E_0000016ff7ae7310/4;
S_0000016ff7abd900 .scope module, "NEXT_ADDR_STORE_Inst" "Reg_N" 5 70, 10 1 0, S_0000016ff7abb480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "D";
    .port_info 4 /OUTPUT 8 "Q";
P_0000016ff7ae7390 .param/l "BITWIDTH" 0 10 2, +C4<00000000000000000000000000001000>;
v0000016ff7aeb820_0 .net "D", 7 0, L_0000016ff7adce20;  alias, 1 drivers
v0000016ff7aeb1e0_0 .var "Q", 7 0;
v0000016ff7aeaec0_0 .net "clk", 0 0, L_0000016ff7adc560;  alias, 1 drivers
v0000016ff7aeb000_0 .net "load", 0 0, o0000016ff7aef638;  alias, 0 drivers
v0000016ff7aeb0a0_0 .net "rst", 0 0, L_0000016ff7b48c70;  alias, 1 drivers
E_0000016ff7ae7090 .event posedge, v0000016ff7aeaec0_0;
S_0000016ff7abda90 .scope module, "NEXT_SEL_Inst" "Slector_N" 5 57, 7 1 0, S_0000016ff7abb480;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "route_1";
    .port_info 1 /INPUT 8 "route_0";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
P_0000016ff7ae64d0 .param/l "BITWIDTH" 0 7 2, +C4<00000000000000000000000000001000>;
L_0000016ff7adc1e0 .functor AND 8, v0000016ff7aead80_0, L_0000016ff7b4a610, C4<11111111>, C4<11111111>;
L_0000016ff7adc5d0 .functor NOT 8, L_0000016ff7b497b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000016ff7adc8e0 .functor AND 8, L_0000016ff7ea00d0, L_0000016ff7adc5d0, C4<11111111>, C4<11111111>;
L_0000016ff7adce20 .functor OR 8, L_0000016ff7adc1e0, L_0000016ff7adc8e0, C4<00000000>, C4<00000000>;
v0000016ff7aeb140_0 .net *"_ivl_0", 7 0, L_0000016ff7b4a610;  1 drivers
v0000016ff7aeb280_0 .net *"_ivl_10", 7 0, L_0000016ff7adc5d0;  1 drivers
v0000016ff7aeb3c0_0 .net *"_ivl_12", 7 0, L_0000016ff7adc8e0;  1 drivers
L_0000016ff7ea01f0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000016ff7aeb8c0_0 .net *"_ivl_3", 6 0, L_0000016ff7ea01f0;  1 drivers
v0000016ff7aeb960_0 .net *"_ivl_4", 7 0, L_0000016ff7adc1e0;  1 drivers
v0000016ff7aebbe0_0 .net *"_ivl_6", 7 0, L_0000016ff7b497b0;  1 drivers
L_0000016ff7ea0238 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000016ff7aebc80_0 .net *"_ivl_9", 6 0, L_0000016ff7ea0238;  1 drivers
v0000016ff7aec2c0_0 .net "out", 7 0, L_0000016ff7adce20;  alias, 1 drivers
v0000016ff7aec360_0 .net "route_0", 7 0, L_0000016ff7ea00d0;  alias, 1 drivers
v0000016ff7aea4c0_0 .net "route_1", 7 0, v0000016ff7aead80_0;  alias, 1 drivers
v0000016ff7b46150_0 .net "sel", 0 0, v0000016ff7b47410_0;  alias, 1 drivers
L_0000016ff7b4a610 .concat [ 1 7 0 0], v0000016ff7b47410_0, L_0000016ff7ea01f0;
L_0000016ff7b497b0 .concat [ 1 7 0 0], v0000016ff7b47410_0, L_0000016ff7ea0238;
S_0000016ff7ab0ee0 .scope module, "SUM_ADD_Inst" "Adder_N" 5 30, 6 1 0, S_0000016ff7abb480;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "op1";
    .port_info 1 /INPUT 8 "op2";
    .port_info 2 /OUTPUT 8 "out";
P_0000016ff7ae6510 .param/l "BITWIDTH" 0 6 2, +C4<00000000000000000000000000001000>;
v0000016ff7b465b0_0 .net "op1", 7 0, v0000016ff7b461f0_0;  alias, 1 drivers
v0000016ff7b45c50_0 .net "op2", 7 0, v0000016ff7aead80_0;  alias, 1 drivers
v0000016ff7b46650_0 .net "out", 7 0, L_0000016ff7b4a570;  alias, 1 drivers
L_0000016ff7b4a570 .arith/sum 8, v0000016ff7b461f0_0, v0000016ff7aead80_0;
S_0000016ff7ab1070 .scope module, "SUM_SEL_Inst" "Slector_N" 5 36, 7 1 0, S_0000016ff7abb480;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "route_1";
    .port_info 1 /INPUT 8 "route_0";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
P_0000016ff7ae6610 .param/l "BITWIDTH" 0 7 2, +C4<00000000000000000000000000001000>;
L_0000016ff7adcbf0 .functor AND 8, L_0000016ff7b4a570, L_0000016ff7b49670, C4<11111111>, C4<11111111>;
L_0000016ff7adc250 .functor NOT 8, L_0000016ff7b49cb0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000016ff7adc870 .functor AND 8, L_0000016ff7ea00d0, L_0000016ff7adc250, C4<11111111>, C4<11111111>;
L_0000016ff7adc790 .functor OR 8, L_0000016ff7adcbf0, L_0000016ff7adc870, C4<00000000>, C4<00000000>;
v0000016ff7b46290_0 .net *"_ivl_0", 7 0, L_0000016ff7b49670;  1 drivers
v0000016ff7b459d0_0 .net *"_ivl_10", 7 0, L_0000016ff7adc250;  1 drivers
v0000016ff7b45b10_0 .net *"_ivl_12", 7 0, L_0000016ff7adc870;  1 drivers
L_0000016ff7ea0160 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000016ff7b46970_0 .net *"_ivl_3", 6 0, L_0000016ff7ea0160;  1 drivers
v0000016ff7b468d0_0 .net *"_ivl_4", 7 0, L_0000016ff7adcbf0;  1 drivers
v0000016ff7b46e70_0 .net *"_ivl_6", 7 0, L_0000016ff7b49cb0;  1 drivers
L_0000016ff7ea01a8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000016ff7b45cf0_0 .net *"_ivl_9", 6 0, L_0000016ff7ea01a8;  1 drivers
v0000016ff7b45bb0_0 .net "out", 7 0, L_0000016ff7adc790;  alias, 1 drivers
v0000016ff7b46330_0 .net "route_0", 7 0, L_0000016ff7ea00d0;  alias, 1 drivers
v0000016ff7b475f0_0 .net "route_1", 7 0, L_0000016ff7b4a570;  alias, 1 drivers
v0000016ff7b470f0_0 .net "sel", 0 0, v0000016ff7b45890_0;  alias, 1 drivers
L_0000016ff7b49670 .concat [ 1 7 0 0], v0000016ff7b45890_0, L_0000016ff7ea0160;
L_0000016ff7b49cb0 .concat [ 1 7 0 0], v0000016ff7b45890_0, L_0000016ff7ea01a8;
S_0000016ff7ac79c0 .scope module, "SUM_STORE_Inst" "Reg_N" 5 43, 10 1 0, S_0000016ff7abb480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "D";
    .port_info 4 /OUTPUT 8 "Q";
P_0000016ff7ae65d0 .param/l "BITWIDTH" 0 10 2, +C4<00000000000000000000000000001000>;
v0000016ff7b46830_0 .net "D", 7 0, L_0000016ff7adc790;  alias, 1 drivers
v0000016ff7b461f0_0 .var "Q", 7 0;
v0000016ff7b47230_0 .net "clk", 0 0, L_0000016ff7adc560;  alias, 1 drivers
v0000016ff7b466f0_0 .net "load", 0 0, o0000016ff7aefd28;  alias, 0 drivers
v0000016ff7b46f10_0 .net "rst", 0 0, L_0000016ff7b48c70;  alias, 1 drivers
S_0000016ff7ac7b50 .scope module, "FSM_Inst" "FSM" 4 42, 11 1 0, S_0000016ff7abb2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "next_zero";
    .port_info 4 /OUTPUT 1 "LOAD_SUM";
    .port_info 5 /OUTPUT 1 "LOAD_NEXT";
    .port_info 6 /OUTPUT 1 "SUM_SEL";
    .port_info 7 /OUTPUT 1 "NEXT_SEL";
    .port_info 8 /OUTPUT 1 "ADDR_SEL";
    .port_info 9 /OUTPUT 1 "DONE";
P_0000016ff7ac7ce0 .param/l "STATE_COMPUTE_SUM" 0 11 14, C4<0010>;
P_0000016ff7ac7d18 .param/l "STATE_DONE" 0 11 16, C4<1000>;
P_0000016ff7ac7d50 .param/l "STATE_GET_NEXT" 0 11 15, C4<0100>;
P_0000016ff7ac7d88 .param/l "STATE_START" 0 11 13, C4<0001>;
v0000016ff7b47050_0 .var "ADDR_SEL", 0 0;
v0000016ff7b472d0_0 .var "DONE", 0 0;
v0000016ff7b463d0_0 .var "LOAD_NEXT", 0 0;
v0000016ff7b46470_0 .var "LOAD_SUM", 0 0;
v0000016ff7b47410_0 .var "NEXT_SEL", 0 0;
v0000016ff7b45890_0 .var "SUM_SEL", 0 0;
v0000016ff7b45930_0 .net "clk", 0 0, L_0000016ff7adc560;  alias, 1 drivers
v0000016ff7b46010_0 .net "next_zero", 0 0, L_0000016ff7b492b0;  alias, 1 drivers
v0000016ff7b46510_0 .net "rst", 0 0, L_0000016ff7b48c70;  alias, 1 drivers
v0000016ff7b488b0_0 .net "start", 0 0, L_0000016ff7b49c10;  alias, 1 drivers
v0000016ff7b4a750_0 .var "state", 3 0;
    .scope S_0000016ff7ac79c0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000016ff7b461f0_0, 0, 8;
    %end;
    .thread T_0, $init;
    .scope S_0000016ff7ac79c0;
T_1 ;
    %wait E_0000016ff7ae7090;
    %load/vec4 v0000016ff7b46f10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000016ff7b461f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000016ff7b466f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000016ff7b46830_0;
    %assign/vec4 v0000016ff7b461f0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000016ff7abd900;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000016ff7aeb1e0_0, 0, 8;
    %end;
    .thread T_2, $init;
    .scope S_0000016ff7abd900;
T_3 ;
    %wait E_0000016ff7ae7090;
    %load/vec4 v0000016ff7aeb0a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000016ff7aeb1e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000016ff7aeb000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0000016ff7aeb820_0;
    %assign/vec4 v0000016ff7aeb1e0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000016ff7a51ab0;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000016ff7aead80_0, 0, 8;
    %end;
    .thread T_4, $init;
    .scope S_0000016ff7a51ab0;
T_5 ;
    %wait E_0000016ff7ae7310;
    %ix/getv 4, v0000016ff7aec180_0;
    %load/vec4a v0000016ff7aeae20, 4;
    %assign/vec4 v0000016ff7aead80_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000016ff7a51ab0;
T_6 ;
    %vpi_call/w 9 15 "$readmemh", "C:/Users/bobby/DATA/Git/Verilog/Lab_4/user/data/mem.txt", v0000016ff7aeae20 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016ff7aec220_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000016ff7aec220_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.1, 5;
    %vpi_call/w 9 17 "$display", "%x", &A<v0000016ff7aeae20, v0000016ff7aec220_0 > {0 0 0};
    %load/vec4 v0000016ff7aec220_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016ff7aec220_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0000016ff7ac7b50;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016ff7b46470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016ff7b463d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016ff7b45890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016ff7b47410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016ff7b47050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016ff7b472d0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000016ff7b4a750_0, 0, 4;
    %end;
    .thread T_7, $init;
    .scope S_0000016ff7ac7b50;
T_8 ;
    %wait E_0000016ff7ae7090;
    %load/vec4 v0000016ff7b46510_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000016ff7b4a750_0, 0;
T_8.0 ;
    %load/vec4 v0000016ff7b4a750_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000016ff7b4a750_0, 0, 4;
    %jmp T_8.7;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016ff7b46470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016ff7b463d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016ff7b45890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016ff7b47410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016ff7b47050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016ff7b472d0_0, 0;
    %load/vec4 v0000016ff7b488b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000016ff7b4a750_0, 0, 4;
T_8.8 ;
    %jmp T_8.7;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016ff7b46470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016ff7b463d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016ff7b45890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016ff7b47410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016ff7b47050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016ff7b472d0_0, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000016ff7b4a750_0, 0, 4;
    %jmp T_8.7;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016ff7b46470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016ff7b463d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016ff7b45890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016ff7b47410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016ff7b47050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016ff7b472d0_0, 0;
    %load/vec4 v0000016ff7b46010_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %load/vec4 v0000016ff7b472d0_0;
    %pad/u 4;
    %store/vec4 v0000016ff7b4a750_0, 0, 4;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000016ff7b4a750_0, 0, 4;
T_8.11 ;
    %jmp T_8.7;
T_8.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016ff7b46470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016ff7b463d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016ff7b45890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016ff7b47410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016ff7b47050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016ff7b472d0_0, 0;
    %load/vec4 v0000016ff7b488b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000016ff7b4a750_0, 0, 4;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000016ff7b4a750_0, 0, 4;
T_8.13 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000016ff7ab8f30;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016ff7b48db0_0, 0, 1;
T_9.0 ;
    %delay 5000, 0;
    %load/vec4 v0000016ff7b48db0_0;
    %inv;
    %store/vec4 v0000016ff7b48db0_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0000016ff7ab8f30;
T_10 ;
    %vpi_call/w 3 37 "$display", $time {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000016ff7b48a90_0, 0, 32;
T_10.0 ;
    %load/vec4 v0000016ff7b48a90_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_10.1, 5;
    %delay 5000, 0;
    %vpi_call/w 3 42 "$display", "i:%d, clk:%b, SEG:%b AN:%b sum_value:%d DONE:%b", v0000016ff7b48a90_0, v0000016ff7b48db0_0, v0000016ff7b498f0_0, v0000016ff7b49d50_0, v0000016ff7b48b30_0, &PV<v0000016ff7b4a4d0_0, 0, 1> {0 0 0};
    %load/vec4 v0000016ff7b48a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016ff7b48a90_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %vpi_call/w 3 45 "$display", $time {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "c:/Users/bobby/DATA/Git/Verilog/Lab_4/user/sim/Lab4_1_tb.v";
    "./../src/Cal.v";
    "C:/Users/bobby/DATA/Git/Verilog/Lab_4/user/src/./Data_Route.v";
    "C:/Users/bobby/DATA/Git/Verilog/Lab_4/user/src/./Adder_N.v";
    "C:/Users/bobby/DATA/Git/Verilog/Lab_4/user/src/./Selector_N.v";
    "C:/Users/bobby/DATA/Git/Verilog/Lab_4/user/src/./Comp_N.v";
    "C:/Users/bobby/DATA/Git/Verilog/Lab_4/user/src/./Mem_N.v";
    "C:/Users/bobby/DATA/Git/Verilog/Lab_4/user/src/./Reg_N.v";
    "C:/Users/bobby/DATA/Git/Verilog/Lab_4/user/src/./FSM.v";
