--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 396 paths analyzed, 130 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.903ns.
--------------------------------------------------------------------------------
Slack:                  17.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.793ns (Levels of Logic = 0)
  Clock Path Skew:      -0.075ns (0.628 - 0.703)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y7.BMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y18.SR       net (fanout=7)        1.767   M_reset_cond_out
    SLICE_X8Y18.CLK      Tsrck                 0.450   M_counter_q[25]
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (1.026ns logic, 1.767ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  17.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.771ns (Levels of Logic = 0)
  Clock Path Skew:      -0.075ns (0.628 - 0.703)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y7.BMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y18.SR       net (fanout=7)        1.767   M_reset_cond_out
    SLICE_X8Y18.CLK      Tsrck                 0.428   M_counter_q[25]
                                                       M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.771ns (1.004ns logic, 1.767ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  17.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.626ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.629 - 0.703)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y7.BMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y17.SR       net (fanout=7)        1.580   M_reset_cond_out
    SLICE_X8Y17.CLK      Tsrck                 0.470   M_counter_q[23]
                                                       M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.626ns (1.046ns logic, 1.580ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  17.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.617ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.629 - 0.703)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y7.BMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y17.SR       net (fanout=7)        1.580   M_reset_cond_out
    SLICE_X8Y17.CLK      Tsrck                 0.461   M_counter_q[23]
                                                       M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (1.037ns logic, 1.580ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  17.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.606ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.629 - 0.703)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y7.BMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y17.SR       net (fanout=7)        1.580   M_reset_cond_out
    SLICE_X8Y17.CLK      Tsrck                 0.450   M_counter_q[23]
                                                       M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.606ns (1.026ns logic, 1.580ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  17.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.584ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.629 - 0.703)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y7.BMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y17.SR       net (fanout=7)        1.580   M_reset_cond_out
    SLICE_X8Y17.CLK      Tsrck                 0.428   M_counter_q[23]
                                                       M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.584ns (1.004ns logic, 1.580ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  17.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.432ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.629 - 0.703)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y7.BMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y16.SR       net (fanout=7)        1.386   M_reset_cond_out
    SLICE_X8Y16.CLK      Tsrck                 0.470   M_counter_q[19]
                                                       M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.432ns (1.046ns logic, 1.386ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  17.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.423ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.629 - 0.703)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y7.BMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y16.SR       net (fanout=7)        1.386   M_reset_cond_out
    SLICE_X8Y16.CLK      Tsrck                 0.461   M_counter_q[19]
                                                       M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.423ns (1.037ns logic, 1.386ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  17.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.412ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.629 - 0.703)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y7.BMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y16.SR       net (fanout=7)        1.386   M_reset_cond_out
    SLICE_X8Y16.CLK      Tsrck                 0.450   M_counter_q[19]
                                                       M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.412ns (1.026ns logic, 1.386ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  17.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.390ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.629 - 0.703)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y7.BMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y16.SR       net (fanout=7)        1.386   M_reset_cond_out
    SLICE_X8Y16.CLK      Tsrck                 0.428   M_counter_q[19]
                                                       M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      2.390ns (1.004ns logic, 1.386ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack:                  17.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.241ns (Levels of Logic = 7)
  Clock Path Skew:      -0.084ns (0.628 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X8Y12.A5       net (fanout=1)        0.456   M_counter_q[0]
    SLICE_X8Y12.COUT     Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y13.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y14.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y15.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y16.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X8Y17.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X8Y17.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X8Y18.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X8Y18.CLK      Tcinck                0.303   M_counter_q[25]
                                                       Mcount_M_counter_q_xor<25>
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.241ns (1.767ns logic, 0.474ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------
Slack:                  17.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.238ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.326 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y7.BMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y15.SR       net (fanout=7)        1.192   M_reset_cond_out
    SLICE_X8Y15.CLK      Tsrck                 0.470   M_counter_q[15]
                                                       M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.238ns (1.046ns logic, 1.192ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  17.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.155ns (Levels of Logic = 6)
  Clock Path Skew:      -0.083ns (0.629 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X8Y12.A5       net (fanout=1)        0.456   M_counter_q[0]
    SLICE_X8Y12.COUT     Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y13.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y14.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y15.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y16.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X8Y17.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X8Y17.CLK      Tcinck                0.313   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
                                                       M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.155ns (1.684ns logic, 0.471ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------
Slack:                  17.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.151ns (Levels of Logic = 7)
  Clock Path Skew:      -0.084ns (0.628 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X8Y12.A5       net (fanout=1)        0.456   M_counter_q[0]
    SLICE_X8Y12.COUT     Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y13.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y14.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y15.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y16.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X8Y17.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X8Y17.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X8Y18.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X8Y18.CLK      Tcinck                0.213   M_counter_q[25]
                                                       Mcount_M_counter_q_xor<25>
                                                       M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.151ns (1.677ns logic, 0.474ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Slack:                  17.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.229ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.326 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y7.BMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y15.SR       net (fanout=7)        1.192   M_reset_cond_out
    SLICE_X8Y15.CLK      Tsrck                 0.461   M_counter_q[15]
                                                       M_counter_q_14
    -------------------------------------------------  ---------------------------
    Total                                      2.229ns (1.037ns logic, 1.192ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  17.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.145ns (Levels of Logic = 6)
  Clock Path Skew:      -0.086ns (0.628 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AQ       Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X8Y13.A5       net (fanout=1)        0.456   M_counter_q[4]
    SLICE_X8Y13.COUT     Topcya                0.474   M_counter_q[7]
                                                       M_counter_q[4]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y14.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y15.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y16.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X8Y17.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X8Y17.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X8Y18.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X8Y18.CLK      Tcinck                0.303   M_counter_q[25]
                                                       Mcount_M_counter_q_xor<25>
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (1.674ns logic, 0.471ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Slack:                  17.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.145ns (Levels of Logic = 6)
  Clock Path Skew:      -0.083ns (0.629 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X8Y12.A5       net (fanout=1)        0.456   M_counter_q[0]
    SLICE_X8Y12.COUT     Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y13.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y14.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y15.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y16.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X8Y17.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X8Y17.CLK      Tcinck                0.303   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
                                                       M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (1.674ns logic, 0.471ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Slack:                  17.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.218ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.326 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y7.BMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y15.SR       net (fanout=7)        1.192   M_reset_cond_out
    SLICE_X8Y15.CLK      Tsrck                 0.450   M_counter_q[15]
                                                       M_counter_q_13
    -------------------------------------------------  ---------------------------
    Total                                      2.218ns (1.026ns logic, 1.192ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  17.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.196ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.326 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y7.BMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y15.SR       net (fanout=7)        1.192   M_reset_cond_out
    SLICE_X8Y15.CLK      Tsrck                 0.428   M_counter_q[15]
                                                       M_counter_q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.196ns (1.004ns logic, 1.192ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack:                  17.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.114ns (Levels of Logic = 6)
  Clock Path Skew:      -0.083ns (0.629 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X8Y12.A5       net (fanout=1)        0.456   M_counter_q[0]
    SLICE_X8Y12.COUT     Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y13.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y14.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y15.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y16.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X8Y17.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X8Y17.CLK      Tcinck                0.272   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
                                                       M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.114ns (1.643ns logic, 0.471ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------
Slack:                  17.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.071ns (Levels of Logic = 7)
  Clock Path Skew:      -0.084ns (0.628 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.DQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X8Y12.D5       net (fanout=1)        0.448   M_counter_q[3]
    SLICE_X8Y12.COUT     Topcyd                0.312   M_counter_q[3]
                                                       M_counter_q[3]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y13.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y14.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y15.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y16.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X8Y17.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X8Y17.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X8Y18.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X8Y18.CLK      Tcinck                0.303   M_counter_q[25]
                                                       Mcount_M_counter_q_xor<25>
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.071ns (1.605ns logic, 0.466ns route)
                                                       (77.5% logic, 22.5% route)

--------------------------------------------------------------------------------
Slack:                  17.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.059ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.629 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AQ       Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X8Y13.A5       net (fanout=1)        0.456   M_counter_q[4]
    SLICE_X8Y13.COUT     Topcya                0.474   M_counter_q[7]
                                                       M_counter_q[4]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y14.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y15.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y16.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X8Y17.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X8Y17.CLK      Tcinck                0.313   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
                                                       M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.059ns (1.591ns logic, 0.468ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------
Slack:                  17.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.059ns (Levels of Logic = 5)
  Clock Path Skew:      -0.083ns (0.629 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X8Y12.A5       net (fanout=1)        0.456   M_counter_q[0]
    SLICE_X8Y12.COUT     Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y13.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y14.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y15.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y16.CLK      Tcinck                0.313   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
                                                       M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.059ns (1.591ns logic, 0.468ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------
Slack:                  17.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.055ns (Levels of Logic = 6)
  Clock Path Skew:      -0.086ns (0.628 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AQ       Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X8Y13.A5       net (fanout=1)        0.456   M_counter_q[4]
    SLICE_X8Y13.COUT     Topcya                0.474   M_counter_q[7]
                                                       M_counter_q[4]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y14.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y15.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y16.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X8Y17.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X8Y17.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X8Y18.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X8Y18.CLK      Tcinck                0.213   M_counter_q[25]
                                                       Mcount_M_counter_q_xor<25>
                                                       M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.055ns (1.584ns logic, 0.471ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------
Slack:                  17.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.055ns (Levels of Logic = 6)
  Clock Path Skew:      -0.083ns (0.629 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X8Y12.A5       net (fanout=1)        0.456   M_counter_q[0]
    SLICE_X8Y12.COUT     Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y13.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y14.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y15.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y16.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X8Y17.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X8Y17.CLK      Tcinck                0.213   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
                                                       M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.055ns (1.584ns logic, 0.471ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------
Slack:                  17.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_8 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.049ns (Levels of Logic = 5)
  Clock Path Skew:      -0.087ns (0.628 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_8 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y14.AQ       Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_8
    SLICE_X8Y14.A5       net (fanout=1)        0.456   M_counter_q[8]
    SLICE_X8Y14.COUT     Topcya                0.474   M_counter_q[11]
                                                       M_counter_q[8]_rt
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y15.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y16.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X8Y17.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X8Y17.COUT     Tbyp                  0.093   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X8Y18.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X8Y18.CLK      Tcinck                0.303   M_counter_q[25]
                                                       Mcount_M_counter_q_xor<25>
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.049ns (1.581ns logic, 0.468ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------
Slack:                  17.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.049ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.629 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AQ       Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X8Y13.A5       net (fanout=1)        0.456   M_counter_q[4]
    SLICE_X8Y13.COUT     Topcya                0.474   M_counter_q[7]
                                                       M_counter_q[4]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y14.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y15.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y16.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X8Y17.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X8Y17.CLK      Tcinck                0.303   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
                                                       M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.049ns (1.581ns logic, 0.468ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------
Slack:                  17.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.049ns (Levels of Logic = 5)
  Clock Path Skew:      -0.083ns (0.629 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X8Y12.A5       net (fanout=1)        0.456   M_counter_q[0]
    SLICE_X8Y12.COUT     Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y13.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y14.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y15.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y16.CLK      Tcinck                0.303   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
                                                       M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.049ns (1.581ns logic, 0.468ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------
Slack:                  17.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.018ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.629 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AQ       Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X8Y13.A5       net (fanout=1)        0.456   M_counter_q[4]
    SLICE_X8Y13.COUT     Topcya                0.474   M_counter_q[7]
                                                       M_counter_q[4]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y14.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y15.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y16.COUT     Tbyp                  0.093   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X8Y17.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X8Y17.CLK      Tcinck                0.272   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
                                                       M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.018ns (1.550ns logic, 0.468ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack:                  17.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.018ns (Levels of Logic = 5)
  Clock Path Skew:      -0.083ns (0.629 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AQ       Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X8Y12.A5       net (fanout=1)        0.456   M_counter_q[0]
    SLICE_X8Y12.COUT     Topcya                0.474   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X8Y13.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X8Y13.COUT     Tbyp                  0.093   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X8Y14.COUT     Tbyp                  0.093   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X8Y15.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X8Y15.COUT     Tbyp                  0.093   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X8Y16.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X8Y16.CLK      Tcinck                0.272   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
                                                       M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.018ns (1.550ns logic, 0.468ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X8Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X8Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X8Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X8Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X8Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X8Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X8Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X8Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_8/CK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_9/CK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_10/CK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_11/CK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_12/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_13/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_14/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_15/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_16/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_17/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_18/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_19/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_20/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_21/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_22/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_23/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[25]/CLK
  Logical resource: M_counter_q_24/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[25]/CLK
  Logical resource: M_counter_q_25/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_state_q_FSM_FFd1/SR
  Logical resource: M_state_q_FSM_FFd2/SR
  Location pin: SLICE_X8Y6.SR
  Clock network: M_stage_q_3_1
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.903|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 396 paths, 0 nets, and 62 connections

Design statistics:
   Minimum period:   2.903ns{1}   (Maximum frequency: 344.471MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 25 19:15:57 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



