{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615014794068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615014794068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 06 12:43:13 2021 " "Processing started: Sat Mar 06 12:43:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615014794068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014794068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux -c mux " "Command: quartus_map --read_settings_files=on --write_settings_files=off mux -c mux" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014794068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615014794418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615014794418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file or4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_4-struct " "Found design unit 1: or_4-struct" {  } { { "or4.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/or4.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804903 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_4 " "Found entity 1: or_4" {  } { { "or4.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/or4.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014804903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file and4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_4-struct " "Found design unit 1: and_4-struct" {  } { { "and4.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/and4.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804904 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_4 " "Found entity 1: and_4" {  } { { "and4.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/and4.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014804904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_41.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_41.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_41-Struct " "Found design unit 1: mux_41-Struct" {  } { { "mux_41.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/mux_41.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804905 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_41 " "Found entity 1: mux_41" {  } { { "mux_41.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/mux_41.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014804905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804906 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014804906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804908 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804908 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804908 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804908 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804908 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804908 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804908 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804908 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804908 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804908 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804908 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804908 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804908 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804908 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804908 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804908 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014804908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804909 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014804909 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhdl " "Entity \"mux\" obtained from \"mux.vhdl\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/mux.vhdl" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1615014804910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-struct " "Found design unit 1: mux-struct" {  } { { "mux.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/mux.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804910 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/mux.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014804910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mul2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_2-s " "Found design unit 1: mul_2-s" {  } { { "mul2.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/mul2.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804911 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul_2 " "Found entity 1: mul_2" {  } { { "mul2.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/mul2.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014804911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_4bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file and_4bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_4bit-s " "Found design unit 1: and_4bit-s" {  } { { "and_4bit.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/and_4bit.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804912 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_4bit " "Found entity 1: and_4bit" {  } { { "and_4bit.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/and_4bit.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014804912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file eq.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eq-s " "Found design unit 1: eq-s" {  } { { "eq.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/eq.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804912 ""} { "Info" "ISGN_ENTITY_NAME" "1 eq " "Found entity 1: eq" {  } { { "eq.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/eq.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014804912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd-s " "Found design unit 1: bcd-s" {  } { { "bcd.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/bcd.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804913 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/bcd.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014804913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myblock-struct " "Found design unit 1: myblock-struct" {  } { { "myblock.vhd" "" { Text "E:/EE214_Digital_Lab/midsem/myblock.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804914 ""} { "Info" "ISGN_ENTITY_NAME" "1 myblock " "Found entity 1: myblock" {  } { { "myblock.vhd" "" { Text "E:/EE214_Digital_Lab/midsem/myblock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014804914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014804914 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615014804956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myblock myblock:add_instance " "Elaborating entity \"myblock\" for hierarchy \"myblock:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "E:/EE214_Digital_Lab/midsem/DUT.vhdl" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014804957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_2 myblock:add_instance\|mul_2:u1 " "Elaborating entity \"mul_2\" for hierarchy \"myblock:add_instance\|mul_2:u1\"" {  } { { "myblock.vhd" "u1" { Text "E:/EE214_Digital_Lab/midsem/myblock.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014804958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd myblock:add_instance\|bcd:u2 " "Elaborating entity \"bcd\" for hierarchy \"myblock:add_instance\|bcd:u2\"" {  } { { "myblock.vhd" "u2" { Text "E:/EE214_Digital_Lab/midsem/myblock.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014804959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER myblock:add_instance\|bcd:u2\|INVERTER:i1 " "Elaborating entity \"INVERTER\" for hierarchy \"myblock:add_instance\|bcd:u2\|INVERTER:i1\"" {  } { { "bcd.vhdl" "i1" { Text "E:/EE214_Digital_Lab/midsem/bcd.vhdl" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014804960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 myblock:add_instance\|bcd:u2\|OR_2:or0 " "Elaborating entity \"OR_2\" for hierarchy \"myblock:add_instance\|bcd:u2\|OR_2:or0\"" {  } { { "bcd.vhdl" "or0" { Text "E:/EE214_Digital_Lab/midsem/bcd.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014804960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 myblock:add_instance\|bcd:u2\|AND_2:and0 " "Elaborating entity \"AND_2\" for hierarchy \"myblock:add_instance\|bcd:u2\|AND_2:and0\"" {  } { { "bcd.vhdl" "and0" { Text "E:/EE214_Digital_Lab/midsem/bcd.vhdl" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014804961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_4bit myblock:add_instance\|and_4bit:u3 " "Elaborating entity \"and_4bit\" for hierarchy \"myblock:add_instance\|and_4bit:u3\"" {  } { { "myblock.vhd" "u3" { Text "E:/EE214_Digital_Lab/midsem/myblock.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014804962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eq myblock:add_instance\|eq:u4 " "Elaborating entity \"eq\" for hierarchy \"myblock:add_instance\|eq:u4\"" {  } { { "myblock.vhd" "u4" { Text "E:/EE214_Digital_Lab/midsem/myblock.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014804963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XNOR_2 myblock:add_instance\|eq:u4\|XNOR_2:x0 " "Elaborating entity \"XNOR_2\" for hierarchy \"myblock:add_instance\|eq:u4\|XNOR_2:x0\"" {  } { { "eq.vhdl" "x0" { Text "E:/EE214_Digital_Lab/midsem/eq.vhdl" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014804964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux myblock:add_instance\|mux:u5 " "Elaborating entity \"mux\" for hierarchy \"myblock:add_instance\|mux:u5\"" {  } { { "myblock.vhd" "u5" { Text "E:/EE214_Digital_Lab/midsem/myblock.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014804966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_41 myblock:add_instance\|mux:u5\|mux_41:u1 " "Elaborating entity \"mux_41\" for hierarchy \"myblock:add_instance\|mux:u5\|mux_41:u1\"" {  } { { "mux.vhdl" "u1" { Text "E:/EE214_Digital_Lab/midsem/mux.vhdl" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014804969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_4 myblock:add_instance\|mux:u5\|mux_41:u1\|and_4:u1 " "Elaborating entity \"and_4\" for hierarchy \"myblock:add_instance\|mux:u5\|mux_41:u1\|and_4:u1\"" {  } { { "mux_41.vhdl" "u1" { Text "E:/EE214_Digital_Lab/midsem/mux_41.vhdl" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014804970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_4 myblock:add_instance\|mux:u5\|mux_41:u1\|or_4:u5 " "Elaborating entity \"or_4\" for hierarchy \"myblock:add_instance\|mux:u5\|mux_41:u1\|or_4:u5\"" {  } { { "mux_41.vhdl" "u5" { Text "E:/EE214_Digital_Lab/midsem/mux_41.vhdl" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615014804973 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[5\] GND " "Pin \"output_vector\[5\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "E:/EE214_Digital_Lab/midsem/DUT.vhdl" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615014805346 "|DUT|output_vector[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1615014805346 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615014805424 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615014805424 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615014805424 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615014805424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615014805530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 06 12:43:25 2021 " "Processing ended: Sat Mar 06 12:43:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615014805530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615014805530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615014805530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014805530 ""}
