#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Oct 30 18:06:43 2015
# Process ID: 16220
# Log file: C:/Users/hoob/Desktop/EE214/projct_4/projct_4/project_4.2/vivado.log
# Journal file: C:/Users/hoob/Desktop/EE214/projct_4/projct_4/project_4.2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hoob/Desktop/EE214/projct_4/projct_4/project_4.2/project_4.2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 690.023 ; gain = 138.828
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Fri Oct 30 18:07:44 2015] Launched impl_1...
Run output will be captured here: C:/Users/hoob/Desktop/EE214/projct_4/projct_4/project_4.2/project_4.2.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/hoob/Desktop/EE214/projct_4/projct_4/project_4.2/.Xil/Vivado-16220-hooobe/dcp/wrapper.xdc]
Finished Parsing XDC File [C:/Users/hoob/Desktop/EE214/projct_4/projct_4/project_4.2/.Xil/Vivado-16220-hooobe/dcp/wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 904.969 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 904.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 985.289 ; gain = 272.383
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/hoob/Desktop/EE214/projct_4/projct_4/project_4.2/project_4.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hoob/Desktop/EE214/projct_4/projct_4/project_4.2/project_4.2.srcs/sources_1/imports/project4.2step1/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
WARNING: [VRFC 10-1315] redeclaration of ansi port Y is not allowed [C:/Users/hoob/Desktop/EE214/projct_4/projct_4/project_4.2/project_4.2.srcs/sources_1/imports/project4.2step1/mux.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hoob/Desktop/EE214/projct_4/projct_4/project_4.2/project_4.2.srcs/sources_1/imports/project4.2step1/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
WARNING: [VRFC 10-1315] redeclaration of ansi port Y is not allowed [C:/Users/hoob/Desktop/EE214/projct_4/projct_4/project_4.2/project_4.2.srcs/sources_1/imports/project4.2step1/demux.v:28]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/hoob/Desktop/EE214/projct_4/projct_4/project_4.2/project_4.2.srcs/sources_1/imports/project4.2step1/demux.v:41]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/hoob/Desktop/EE214/projct_4/projct_4/project_4.2/project_4.2.srcs/sources_1/imports/project4.2step1/demux.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hoob/Desktop/EE214/projct_4/projct_4/project_4.2/project_4.2.srcs/sources_1/imports/project4.2step1/wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hoob/Desktop/EE214/projct_4/projct_4/project_4.2/project_4.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hoob/Desktop/EE214/projct_4/projct_4/project_4.2/project_4.2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3870fa7c70fc4f9890b9834ded632069 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot wrapper_behav xil_defaultlib.wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.wrapper
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1363.449 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/Users/hoob/Desktop/EE214/projct_4/projct_4/project_4.2/project_4.2.sim/si..."
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1363.449 ; gain = 4.777
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Fri Oct 30 18:14:07 2015] Launched impl_1...
Run output will be captured here: C:/Users/hoob/Desktop/EE214/projct_4/projct_4/project_4.2/project_4.2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714880A
set_property PROGRAM.FILE {C:/Users/hoob/Desktop/EE214/projct_4/projct_4/project_4.2/project_4.2.runs/impl_1/wrapper.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/hoob/Desktop/EE214/projct_4/projct_4/project_4.2/project_4.2.runs/impl_1/wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-3175] Target jsn-Basys3-210183714880A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210183714880A
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/hoob/Desktop/EE214/projct_4/projct_4/project_4.2/project_4.2.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hoob/Desktop/EE214/projct_4/projct_4/project_4.2/project_4.2.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Fri Oct 30 18:20:57 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 53.254 ; gain = 0.020
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 30 18:20:57 2015...
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 30 18:21:07 2015...
