    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; RE
RE__0__DM__MASK EQU 0xE00
RE__0__DM__SHIFT EQU 9
RE__0__DR EQU CYREG_PRT2_DR
RE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
RE__0__HSIOM_MASK EQU 0x0000F000
RE__0__HSIOM_SHIFT EQU 12
RE__0__INTCFG EQU CYREG_PRT2_INTCFG
RE__0__INTSTAT EQU CYREG_PRT2_INTSTAT
RE__0__MASK EQU 0x08
RE__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
RE__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
RE__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
RE__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
RE__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
RE__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
RE__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
RE__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
RE__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
RE__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
RE__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
RE__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
RE__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
RE__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
RE__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
RE__0__PC EQU CYREG_PRT2_PC
RE__0__PC2 EQU CYREG_PRT2_PC2
RE__0__PORT EQU 2
RE__0__PS EQU CYREG_PRT2_PS
RE__0__SHIFT EQU 3
RE__DR EQU CYREG_PRT2_DR
RE__INTCFG EQU CYREG_PRT2_INTCFG
RE__INTSTAT EQU CYREG_PRT2_INTSTAT
RE__MASK EQU 0x08
RE__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
RE__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
RE__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
RE__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
RE__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
RE__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
RE__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
RE__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
RE__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
RE__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
RE__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
RE__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
RE__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
RE__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
RE__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
RE__PC EQU CYREG_PRT2_PC
RE__PC2 EQU CYREG_PRT2_PC2
RE__PORT EQU 2
RE__PS EQU CYREG_PRT2_PS
RE__SHIFT EQU 3

; SW
SW__0__DM__MASK EQU 0x07
SW__0__DM__SHIFT EQU 0
SW__0__DR EQU CYREG_PRT0_DR
SW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SW__0__HSIOM_MASK EQU 0x0000000F
SW__0__HSIOM_SHIFT EQU 0
SW__0__INTCFG EQU CYREG_PRT0_INTCFG
SW__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SW__0__MASK EQU 0x01
SW__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW__0__PC EQU CYREG_PRT0_PC
SW__0__PC2 EQU CYREG_PRT0_PC2
SW__0__PORT EQU 0
SW__0__PS EQU CYREG_PRT0_PS
SW__0__SHIFT EQU 0
SW__DR EQU CYREG_PRT0_DR
SW__INTCFG EQU CYREG_PRT0_INTCFG
SW__INTSTAT EQU CYREG_PRT0_INTSTAT
SW__MASK EQU 0x01
SW__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW__PC EQU CYREG_PRT0_PC
SW__PC2 EQU CYREG_PRT0_PC2
SW__PORT EQU 0
SW__PS EQU CYREG_PRT0_PS
SW__SHIFT EQU 0

; B_LED
B_LED__0__DM__MASK EQU 0xE00
B_LED__0__DM__SHIFT EQU 9
B_LED__0__DR EQU CYREG_PRT0_DR
B_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
B_LED__0__HSIOM_MASK EQU 0x0000F000
B_LED__0__HSIOM_SHIFT EQU 12
B_LED__0__INTCFG EQU CYREG_PRT0_INTCFG
B_LED__0__INTSTAT EQU CYREG_PRT0_INTSTAT
B_LED__0__MASK EQU 0x08
B_LED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
B_LED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
B_LED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
B_LED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
B_LED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
B_LED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
B_LED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
B_LED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
B_LED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
B_LED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
B_LED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
B_LED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
B_LED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
B_LED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
B_LED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
B_LED__0__PC EQU CYREG_PRT0_PC
B_LED__0__PC2 EQU CYREG_PRT0_PC2
B_LED__0__PORT EQU 0
B_LED__0__PS EQU CYREG_PRT0_PS
B_LED__0__SHIFT EQU 3
B_LED__DR EQU CYREG_PRT0_DR
B_LED__INTCFG EQU CYREG_PRT0_INTCFG
B_LED__INTSTAT EQU CYREG_PRT0_INTSTAT
B_LED__MASK EQU 0x08
B_LED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
B_LED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
B_LED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
B_LED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
B_LED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
B_LED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
B_LED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
B_LED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
B_LED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
B_LED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
B_LED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
B_LED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
B_LED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
B_LED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
B_LED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
B_LED__PC EQU CYREG_PRT0_PC
B_LED__PC2 EQU CYREG_PRT0_PC2
B_LED__PORT EQU 0
B_LED__PS EQU CYREG_PRT0_PS
B_LED__SHIFT EQU 3

; G_LED
G_LED__0__DM__MASK EQU 0x1C0
G_LED__0__DM__SHIFT EQU 6
G_LED__0__DR EQU CYREG_PRT0_DR
G_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
G_LED__0__HSIOM_MASK EQU 0x00000F00
G_LED__0__HSIOM_SHIFT EQU 8
G_LED__0__INTCFG EQU CYREG_PRT0_INTCFG
G_LED__0__INTSTAT EQU CYREG_PRT0_INTSTAT
G_LED__0__MASK EQU 0x04
G_LED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
G_LED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
G_LED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
G_LED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
G_LED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
G_LED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
G_LED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
G_LED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
G_LED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
G_LED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
G_LED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
G_LED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
G_LED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
G_LED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
G_LED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
G_LED__0__PC EQU CYREG_PRT0_PC
G_LED__0__PC2 EQU CYREG_PRT0_PC2
G_LED__0__PORT EQU 0
G_LED__0__PS EQU CYREG_PRT0_PS
G_LED__0__SHIFT EQU 2
G_LED__DR EQU CYREG_PRT0_DR
G_LED__INTCFG EQU CYREG_PRT0_INTCFG
G_LED__INTSTAT EQU CYREG_PRT0_INTSTAT
G_LED__MASK EQU 0x04
G_LED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
G_LED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
G_LED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
G_LED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
G_LED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
G_LED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
G_LED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
G_LED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
G_LED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
G_LED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
G_LED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
G_LED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
G_LED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
G_LED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
G_LED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
G_LED__PC EQU CYREG_PRT0_PC
G_LED__PC2 EQU CYREG_PRT0_PC2
G_LED__PORT EQU 0
G_LED__PS EQU CYREG_PRT0_PS
G_LED__SHIFT EQU 2

; R_LED
R_LED__0__DM__MASK EQU 0x1C0000
R_LED__0__DM__SHIFT EQU 18
R_LED__0__DR EQU CYREG_PRT1_DR
R_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
R_LED__0__HSIOM_MASK EQU 0x0F000000
R_LED__0__HSIOM_SHIFT EQU 24
R_LED__0__INTCFG EQU CYREG_PRT1_INTCFG
R_LED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
R_LED__0__MASK EQU 0x40
R_LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
R_LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
R_LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
R_LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
R_LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
R_LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
R_LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
R_LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
R_LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
R_LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
R_LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
R_LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
R_LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
R_LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
R_LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
R_LED__0__PC EQU CYREG_PRT1_PC
R_LED__0__PC2 EQU CYREG_PRT1_PC2
R_LED__0__PORT EQU 1
R_LED__0__PS EQU CYREG_PRT1_PS
R_LED__0__SHIFT EQU 6
R_LED__DR EQU CYREG_PRT1_DR
R_LED__INTCFG EQU CYREG_PRT1_INTCFG
R_LED__INTSTAT EQU CYREG_PRT1_INTSTAT
R_LED__MASK EQU 0x40
R_LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
R_LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
R_LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
R_LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
R_LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
R_LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
R_LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
R_LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
R_LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
R_LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
R_LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
R_LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
R_LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
R_LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
R_LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
R_LED__PC EQU CYREG_PRT1_PC
R_LED__PC2 EQU CYREG_PRT1_PC2
R_LED__PORT EQU 1
R_LED__PS EQU CYREG_PRT1_PS
R_LED__SHIFT EQU 6

; UART_2_rx
UART_2_rx__0__DM__MASK EQU 0x07
UART_2_rx__0__DM__SHIFT EQU 0
UART_2_rx__0__DR EQU CYREG_PRT4_DR
UART_2_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_2_rx__0__HSIOM_MASK EQU 0x0000000F
UART_2_rx__0__HSIOM_SHIFT EQU 0
UART_2_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_2_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_2_rx__0__MASK EQU 0x01
UART_2_rx__0__PC EQU CYREG_PRT4_PC
UART_2_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_2_rx__0__PORT EQU 4
UART_2_rx__0__PS EQU CYREG_PRT4_PS
UART_2_rx__0__SHIFT EQU 0
UART_2_rx__DR EQU CYREG_PRT4_DR
UART_2_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_2_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_2_rx__MASK EQU 0x01
UART_2_rx__PC EQU CYREG_PRT4_PC
UART_2_rx__PC2 EQU CYREG_PRT4_PC2
UART_2_rx__PORT EQU 4
UART_2_rx__PS EQU CYREG_PRT4_PS
UART_2_rx__SHIFT EQU 0

; UART_2_SCB
UART_2_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_2_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_2_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_2_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_2_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_2_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_2_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_2_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_2_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_2_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_2_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_2_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_2_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_2_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_2_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_2_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_2_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_2_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_2_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_2_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_2_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_2_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_2_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_2_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_2_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_2_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_2_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_2_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_2_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_2_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_2_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_2_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_2_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_2_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_2_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_2_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_2_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_2_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_2_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_2_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_2_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_2_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_2_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_2_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_2_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_2_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_2_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_2_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_2_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_2_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_2_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_2_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_2_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_2_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_2_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_2_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_2_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_2_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_2_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_2_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_2_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_2_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_2_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_2_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_2_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_2_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_2_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_2_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_2_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_2_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_2_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_2_SCB__SS0_POSISTION EQU 0
UART_2_SCB__SS1_POSISTION EQU 1
UART_2_SCB__SS2_POSISTION EQU 2
UART_2_SCB__SS3_POSISTION EQU 3
UART_2_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_2_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_2_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_2_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_2_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_2_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_2_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_2_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_2_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; UART_2_SCB_IRQ
UART_2_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_2_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_2_SCB_IRQ__INTC_MASK EQU 0x400
UART_2_SCB_IRQ__INTC_NUMBER EQU 10
UART_2_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
UART_2_SCB_IRQ__INTC_PRIOR_NUM EQU 3
UART_2_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UART_2_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_2_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; UART_2_SCBCLK
UART_2_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_2_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
UART_2_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_2_SCBCLK__MASK EQU 0x80000000
UART_2_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

; UART_2_tx
UART_2_tx__0__DM__MASK EQU 0x38
UART_2_tx__0__DM__SHIFT EQU 3
UART_2_tx__0__DR EQU CYREG_PRT4_DR
UART_2_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_2_tx__0__HSIOM_MASK EQU 0x000000F0
UART_2_tx__0__HSIOM_SHIFT EQU 4
UART_2_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_2_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_2_tx__0__MASK EQU 0x02
UART_2_tx__0__PC EQU CYREG_PRT4_PC
UART_2_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_2_tx__0__PORT EQU 4
UART_2_tx__0__PS EQU CYREG_PRT4_PS
UART_2_tx__0__SHIFT EQU 1
UART_2_tx__DR EQU CYREG_PRT4_DR
UART_2_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_2_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_2_tx__MASK EQU 0x02
UART_2_tx__PC EQU CYREG_PRT4_PC
UART_2_tx__PC2 EQU CYREG_PRT4_PC2
UART_2_tx__PORT EQU 4
UART_2_tx__PS EQU CYREG_PRT4_PS
UART_2_tx__SHIFT EQU 1

; timer_1_isr
timer_1_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
timer_1_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
timer_1_isr__INTC_MASK EQU 0x01
timer_1_isr__INTC_NUMBER EQU 0
timer_1_isr__INTC_PRIOR_MASK EQU 0xC0
timer_1_isr__INTC_PRIOR_NUM EQU 3
timer_1_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
timer_1_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
timer_1_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; timer_clock
timer_clock__DIVIDER_MASK EQU 0x0000FFFF
timer_clock__ENABLE EQU CYREG_CLK_DIVIDER_B00
timer_clock__ENABLE_MASK EQU 0x80000000
timer_clock__MASK EQU 0x80000000
timer_clock__REGISTER EQU CYREG_CLK_DIVIDER_B00

; Timer_1_TimerUDB
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_03
Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A0_03
Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A1_03
Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D0_03
Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D1_03
Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F0_03
Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F1_03
Timer_1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Timer_1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 12
CYDEV_CHIP_DIE_PSOC4A EQU 5
CYDEV_CHIP_DIE_PSOC5LP EQU 11
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 5
CYDEV_CHIP_MEMBER_4C EQU 9
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 6
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4L EQU 8
CYDEV_CHIP_MEMBER_4M EQU 7
CYDEV_CHIP_MEMBER_5A EQU 11
CYDEV_CHIP_MEMBER_5B EQU 10
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
