$date
	Sun Oct 23 05:24:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#869475
b10100 !
1"
#869478
b10100 &
b10100 %
1$
#869479
0"
#869482
b1010 &
b1010 %
#869486
b101 &
b101 %
#869490
b10000 &
b10000 %
#869494
b1000 &
b1000 %
#869498
b100 &
b100 %
#869502
b10 &
b10 %
#869506
b1 &
b1 %
1#
#869510
b0 &
0#
b0 %
0$
#1822633
b11 !
1"
#1822634
b11 &
b11 %
1$
#1822635
0"
#1822638
b1010 &
b1010 %
#1822642
b101 &
b101 %
#1822646
b10000 &
b10000 %
#1822650
b1000 &
b1000 %
#1822654
b100 &
b100 %
#1822658
b10 &
b10 %
#1822662
b1 &
1#
b1 %
#1822666
b0 &
b0 %
0#
0$
#2870110
b11010 &
b11010 %
1$
b11010 !
1"
#2870111
0"
#2870114
b1101 &
b1101 %
#2870118
b101000 &
b101000 %
#2870122
b10100 &
b10100 %
#2870126
b1010 &
b1010 %
#2870130
b101 &
b101 %
#2870134
b10000 &
b10000 %
#2870138
b1000 &
b1000 %
#2870142
b100 &
b100 %
#2870146
b10 &
b10 %
#2870150
b1 &
1#
b1 %
#2870154
b0 &
b0 %
0#
0$
#4500012
