

================================================================
== Vitis HLS Report for 'userdma'
================================================================
* Date:           Wed May 29 12:58:15 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                              |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           |           Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |entry_proc_U0                 |entry_proc                 |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |getinstream_U0                |getinstream                |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |paralleltostreamwithburst_U0  |paralleltostreamwithburst  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |streamtoparallelwithburst_U0  |streamtoparallelwithburst  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |sendoutstream_U0              |sendoutstream              |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     18|    -|
|FIFO             |        4|    -|     623|    368|    -|
|Instance         |        0|    -|    4441|   8747|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|    5067|   9160|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|       4|     17|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |control_s_axi_U               |control_s_axi              |        0|   0|   206|   308|    0|
    |entry_proc_U0                 |entry_proc                 |        0|   0|     3|    29|    0|
    |getinstream_U0                |getinstream                |        0|   0|   125|   325|    0|
    |gmem0_m_axi_U                 |gmem0_m_axi                |        0|   0|   797|  2338|    0|
    |gmem1_m_axi_U                 |gmem1_m_axi                |        0|   0|   797|  2338|    0|
    |paralleltostreamwithburst_U0  |paralleltostreamwithburst  |        0|   0|  1752|  1804|    0|
    |sendoutstream_U0              |sendoutstream              |        0|   0|     6|    67|    0|
    |streamtoparallelwithburst_U0  |streamtoparallelwithburst  |        0|   0|   755|  1538|    0|
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |Total                         |                           |        0|   0|  4441|  8747|    0|
    +------------------------------+---------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+-----+----+-----+------+-----+---------+
    |       Name      | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+-----+----+-----+------+-----+---------+
    |inbuf_U          |        2|  163|   0|    -|  1024|   33|    33792|
    |incount_U        |        0|   99|   0|    -|     4|   32|      128|
    |kernel_mode_c_U  |        0|   99|   0|    -|     2|    2|        4|
    |outbuf_U         |        2|  163|   0|    -|  1024|   33|    33792|
    |s2mbuf_c_U       |        0|   99|   0|    -|     3|   64|      192|
    +-----------------+---------+-----+----+-----+------+-----+---------+
    |Total            |        4|  623|   0|    0|  2057|  164|    67908|
    +-----------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                  |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                         |       and|   0|  0|   2|           1|           1|
    |getinstream_U0_ap_start                        |       and|   0|  0|   2|           1|           1|
    |paralleltostreamwithburst_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_getinstream_U0_ap_ready                |        or|   0|  0|   2|           1|           1|
    |ap_sync_paralleltostreamwithburst_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                          |          |   0|  0|  18|           9|           9|
    +-----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready                 |   9|          2|    1|          2|
    |ap_sync_reg_getinstream_U0_ap_ready                |   9|          2|    1|          2|
    |ap_sync_reg_paralleltostreamwithburst_U0_ap_ready  |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              |  27|          6|    3|          6|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+---+----+-----+-----------+
    |                        Name                       | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready                 |  1|   0|    1|          0|
    |ap_sync_reg_getinstream_U0_ap_ready                |  1|   0|    1|          0|
    |ap_sync_reg_paralleltostreamwithburst_U0_ap_ready  |  1|   0|    1|          0|
    +---------------------------------------------------+---+----+-----+-----------+
    |Total                                              |  3|   0|    3|          0|
    +---------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                control|       pointer|
|s_axi_control_AWADDR   |   in|    7|       s_axi|                control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|                control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|                control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|                control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                control|       pointer|
|s_axi_control_ARADDR   |   in|    7|       s_axi|                control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|                control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|                control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|                control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|                control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|                control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|                control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|                control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|                userdma|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|                userdma|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|                userdma|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   64|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    8|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   64|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   64|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    8|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   64|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|                  gmem1|       pointer|
|inStreamTop_TDATA      |   in|   32|        axis|   inStreamTop_V_data_V|       pointer|
|inStreamTop_TKEEP      |   in|    4|        axis|   inStreamTop_V_keep_V|       pointer|
|inStreamTop_TSTRB      |   in|    4|        axis|   inStreamTop_V_strb_V|       pointer|
|inStreamTop_TUSER      |   in|    2|        axis|   inStreamTop_V_user_V|       pointer|
|inStreamTop_TLAST      |   in|    1|        axis|   inStreamTop_V_last_V|       pointer|
|inStreamTop_TVALID     |   in|    1|        axis|   inStreamTop_V_last_V|       pointer|
|inStreamTop_TREADY     |  out|    1|        axis|   inStreamTop_V_last_V|       pointer|
|outStreamTop_TDATA     |  out|   32|        axis|  outStreamTop_V_data_V|       pointer|
|outStreamTop_TKEEP     |  out|    4|        axis|  outStreamTop_V_keep_V|       pointer|
|outStreamTop_TSTRB     |  out|    4|        axis|  outStreamTop_V_strb_V|       pointer|
|outStreamTop_TUSER     |  out|    2|        axis|  outStreamTop_V_user_V|       pointer|
|outStreamTop_TLAST     |  out|    1|        axis|  outStreamTop_V_last_V|       pointer|
|outStreamTop_TVALID    |  out|    1|        axis|  outStreamTop_V_last_V|       pointer|
|outStreamTop_TREADY    |   in|    1|        axis|  outStreamTop_V_last_V|       pointer|
+-----------------------+-----+-----+------------+-----------------------+--------------+

