Source Block: serv/rtl/serv_alu.v@27:37@HdlIdDef

   wire [4:0]  shamt;

   reg         en_r;
   wire        v;
   reg         msb_lt = 1'b0;
   reg         init_r;
   wire        shamt_l;
   wire        shamt_ser;
   wire        plus_1;


Diff Content:
- 32    reg         msb_lt = 1'b0;

Clone Blocks:
Clone Blocks 1:
serv/rtl/serv_alu.v@25:35
   wire        result_lt;
   wire        result_sh;

   wire [4:0]  shamt;

   reg         en_r;
   wire        v;
   reg         msb_lt = 1'b0;
   reg         init_r;
   wire        shamt_l;
   wire        shamt_ser;

Clone Blocks 2:
serv/rtl/serv_alu.v@23:33
   wire        result_add;
   wire        result_eq;
   wire        result_lt;
   wire        result_sh;

   wire [4:0]  shamt;

   reg         en_r;
   wire        v;
   reg         msb_lt = 1'b0;
   reg         init_r;

Clone Blocks 3:
serv/rtl/serv_alu.v@26:36
   wire        result_sh;

   wire [4:0]  shamt;

   reg         en_r;
   wire        v;
   reg         msb_lt = 1'b0;
   reg         init_r;
   wire        shamt_l;
   wire        shamt_ser;
   wire        plus_1;

Clone Blocks 4:
serv/rtl/serv_alu.v@30:40
   reg         en_r;
   wire        v;
   reg         msb_lt = 1'b0;
   reg         init_r;
   wire        shamt_l;
   wire        shamt_ser;
   wire        plus_1;

   ser_add ser_add_inv_shamt_plus1
     (
      .clk (clk),

Clone Blocks 5:
serv/rtl/serv_alu.v@28:38
   wire [4:0]  shamt;

   reg         en_r;
   wire        v;
   reg         msb_lt = 1'b0;
   reg         init_r;
   wire        shamt_l;
   wire        shamt_ser;
   wire        plus_1;

   ser_add ser_add_inv_shamt_plus1

Clone Blocks 6:
serv/rtl/serv_alu.v@29:39

   reg         en_r;
   wire        v;
   reg         msb_lt = 1'b0;
   reg         init_r;
   wire        shamt_l;
   wire        shamt_ser;
   wire        plus_1;

   ser_add ser_add_inv_shamt_plus1
     (

