timestamp 1384726231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use NMOS_4T_90354340_X1_Y1_1678552161 NMOS_4T_90354340_X1_Y1_1678552161_0 1 0 602 0 1 1512
use NMOS_4T_90354340_X1_Y1_1678552161 NMOS_4T_90354340_X1_Y1_1678552161_1 -1 0 602 0 1 1512
use NMOS_S_25628869_X1_Y1_1678552162 NMOS_S_25628869_X1_Y1_1678552162_0 1 0 688 0 -1 1512
use INV_14817437_PG0_0_0_1678552160 INV_14817437_PG0_0_0_1678552160_0 1 0 1204 0 1 0
use SCM_PMOS_73046675_X1_Y1_1678552163 SCM_PMOS_73046675_X1_Y1_1678552163_0 -1 0 688 0 -1 1512
port "INN" 1 774 2436 774 2436 m1
port "OUT" 4 1206 1430 1206 1430 m1
port "VDD" 3 0 882 0 882 m4
port "VDD" 3 0 882 0 882 m4
port "VDD" 3 0 882 0 882 m4
port "VDD" 3 0 882 0 882 m4
port "VDD" 3 0 882 0 882 m4
port "VDD" 3 0 882 0 882 m4
port "VDD" 3 0 882 0 882 m4
port "VDD" 3 0 882 0 882 m4
port "VDD" 3 258 126 258 126 m2
port "INP" 5 566 2430 566 2430 m1
port "GND" 2 2368 882 2368 882 m4
port "GND" 2 2368 882 2368 882 m4
port "GND" 2 2368 882 2368 882 m4
port "GND" 2 2368 882 2368 882 m4
port "GND" 2 2368 882 2368 882 m4
port "GND" 2 2368 882 2368 882 m4
port "GND" 2 2368 882 2368 882 m4
port "GND" 2 2368 882 2368 882 m4
port "GND" 2 2368 882 2368 882 m4
port "GND" 2 2368 882 2368 882 m4
port "GND" 2 2368 882 2368 882 m4
port "GND" 2 2368 882 2368 882 m4
port "GND" 2 1032 1554 1032 1554 m2
node "INN" 0 0 774 2436 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "OUT" 0 58.4851 1206 1430 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7280 372 0 0 0 0 0 0 0 0 0 0
node "m1_312_1316#" 1 124.283 312 1316 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 17696 744 0 0 0 0 0 0 0 0
node "m1_430_1652#" 2 -53.257 430 1652 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24640 1104 17696 744 0 0 0 0 0 0 0 0
node "VDD" 8 2985.06 258 126 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16800 824 121296 4780 404480 5376 472000 4472 0 0 0 0
node "INP" 0 58.9023 566 2430 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5488 308 0 0 0 0 0 0 0 0 0 0
node "GND" 11 2980 1032 1554 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15568 892 191296 7392 404480 5376 472000 4472 0 0 0 0
node "li_663_571#" 32 234.246 663 571 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5900 336 24864 1112 3584 240 0 0 0 0 0 0 0 0
node "li_663_1495#" 32 67.6235 663 1495 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5900 336 21952 1008 6496 344 0 0 0 0 0 0 0 0
node "li_491_1579#" 97 97.4903 491 1579 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11800 672 50960 2044 0 0 0 0 0 0 0 0 0 0
substrate "SUB" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "VDD" "m1_312_1316#" 14.3954
cap "m1_430_1652#" "VDD" 7.18972
cap "li_663_571#" "li_663_1495#" 22.2655
cap "GND" "li_491_1579#" 306.134
cap "OUT" "m1_312_1316#" 0.050824
cap "OUT" "m1_430_1652#" 3.1976
cap "li_663_1495#" "m1_312_1316#" 71.1933
cap "GND" "VDD" 705.301
cap "m1_430_1652#" "li_663_1495#" 163.612
cap "OUT" "GND" 14.5007
cap "GND" "li_663_1495#" 33.4166
cap "INP" "li_491_1579#" 9.72786
cap "m1_430_1652#" "li_663_571#" 2.53865
cap "m1_430_1652#" "m1_312_1316#" 10.6128
cap "li_663_571#" "GND" 1.82796
cap "VDD" "li_491_1579#" 9.71131
cap "GND" "m1_312_1316#" 42.1551
cap "m1_430_1652#" "GND" 110.929
cap "OUT" "li_491_1579#" 26.0648
cap "li_491_1579#" "li_663_1495#" 81.11
cap "OUT" "VDD" 1.40935
cap "VDD" "li_663_1495#" 6.04881
cap "OUT" "li_663_1495#" 0.0315048
cap "li_663_571#" "li_491_1579#" 0.0104465
cap "li_491_1579#" "m1_312_1316#" 18.0211
cap "GND" "INP" 12.276
cap "li_663_571#" "VDD" 16.7802
cap "m1_430_1652#" "li_491_1579#" 278.128
cap "GND" "NMOS_4T_90354340_X1_Y1_1678552161_0/a_147_483#" 14.5682
cap "VDD" "NMOS_4T_90354340_X1_Y1_1678552161_1/a_230_483#" 24.3109
cap "GND" "VDD" 272.021
cap "NMOS_4T_90354340_X1_Y1_1678552161_1/a_230_483#" "NMOS_4T_90354340_X1_Y1_1678552161_0/a_230_483#" 41.2784
cap "VDD" "NMOS_4T_90354340_X1_Y1_1678552161_0/a_147_483#" 5.12697
cap "GND" "NMOS_4T_90354340_X1_Y1_1678552161_0/a_230_483#" 84.2281
cap "NMOS_4T_90354340_X1_Y1_1678552161_0/a_147_483#" "NMOS_4T_90354340_X1_Y1_1678552161_0/a_230_483#" 3.37511
cap "VDD" "NMOS_4T_90354340_X1_Y1_1678552161_0/a_230_483#" 287.658
cap "OUT" "GND" 4.28658
cap "INP" "NMOS_4T_90354340_X1_Y1_1678552161_0/a_230_483#" 0.982713
cap "GND" "NMOS_4T_90354340_X1_Y1_1678552161_1/a_230_483#" 71.2021
cap "OUT" "VDD" 1.11702
cap "NMOS_4T_90354340_X1_Y1_1678552161_1/a_230_483#" "NMOS_4T_90354340_X1_Y1_1678552161_0/a_147_483#" 1.2572
cap "INN" "NMOS_4T_90354340_X1_Y1_1678552161_0/a_230_483#" 0.477684
cap "OUT" "VDD" 12.9277
cap "NMOS_4T_90354340_X1_Y1_1678552161_0/a_147_483#" "GND" 1.58998
cap "OUT" "GND" 32.0394
cap "VDD" "NMOS_4T_90354340_X1_Y1_1678552161_1/a_230_483#" 45.099
cap "NMOS_4T_90354340_X1_Y1_1678552161_0/a_230_483#" "NMOS_4T_90354340_X1_Y1_1678552161_1/a_230_483#" 12.8195
cap "NMOS_4T_90354340_X1_Y1_1678552161_1/a_230_483#" "GND" 37.2756
cap "VDD" "NMOS_4T_90354340_X1_Y1_1678552161_0/a_230_483#" 7.5714
cap "VDD" "GND" 404.281
cap "NMOS_4T_90354340_X1_Y1_1678552161_0/a_230_483#" "GND" 3.11158
cap "OUT" "NMOS_4T_90354340_X1_Y1_1678552161_1/a_230_483#" -0.158695
cap "VDD" "NMOS_4T_90354340_X1_Y1_1678552161_0/a_147_483#" 2.19604
cap "NMOS_4T_90354340_X1_Y1_1678552161_1/a_230_483#" "NMOS_4T_90354340_X1_Y1_1678552161_0/a_147_483#" 485.706
cap "NMOS_4T_90354340_X1_Y1_1678552161_0/a_230_483#" "OUT" 4.14997
cap "OUT" "NMOS_4T_90354340_X1_Y1_1678552161_0/a_147_483#" 4.59643
cap "OUT" "NMOS_4T_90354340_X1_Y1_1678552161_1/a_230_483#" 8.54355
cap "INP" "VDD" 3.95234
cap "VDD" "GND" 173.496
cap "INP" "GND" 104.23
cap "NMOS_4T_90354340_X1_Y1_1678552161_0/a_230_483#" "VDD" 82.0329
cap "INP" "NMOS_4T_90354340_X1_Y1_1678552161_0/a_230_483#" 2.14311
cap "NMOS_4T_90354340_X1_Y1_1678552161_0/a_230_483#" "GND" 78.1049
cap "VDD" "INN" 17.1974
cap "VDD" "NMOS_4T_90354340_X1_Y1_1678552161_0/a_147_483#" 68.3901
cap "INP" "INN" 57.5405
cap "GND" "INN" 81.2105
cap "INP" "NMOS_4T_90354340_X1_Y1_1678552161_0/a_147_483#" 6.79453
cap "GND" "NMOS_4T_90354340_X1_Y1_1678552161_0/a_147_483#" 248.51
cap "VDD" "NMOS_4T_90354340_X1_Y1_1678552161_1/a_230_483#" 181.004
cap "NMOS_4T_90354340_X1_Y1_1678552161_0/a_230_483#" "INN" -4.17817
cap "INP" "NMOS_4T_90354340_X1_Y1_1678552161_1/a_230_483#" 0.385905
cap "GND" "NMOS_4T_90354340_X1_Y1_1678552161_1/a_230_483#" 96.1884
cap "NMOS_4T_90354340_X1_Y1_1678552161_0/a_230_483#" "NMOS_4T_90354340_X1_Y1_1678552161_0/a_147_483#" 187.949
cap "NMOS_4T_90354340_X1_Y1_1678552161_0/a_147_483#" "INN" -21.7216
cap "NMOS_4T_90354340_X1_Y1_1678552161_0/a_230_483#" "NMOS_4T_90354340_X1_Y1_1678552161_1/a_230_483#" 157.358
cap "OUT" "VDD" 8.84225
cap "NMOS_4T_90354340_X1_Y1_1678552161_1/a_230_483#" "INN" 96.4794
cap "OUT" "GND" 38.0682
cap "NMOS_4T_90354340_X1_Y1_1678552161_1/a_230_483#" "VDD" -38.1236
cap "NMOS_4T_90354340_X1_Y1_1678552161_0/a_230_483#" "VDD" 2.37717
cap "NMOS_4T_90354340_X1_Y1_1678552161_1/a_230_483#" "NMOS_4T_90354340_X1_Y1_1678552161_0/a_147_483#" 0.680376
cap "NMOS_4T_90354340_X1_Y1_1678552161_0/a_147_483#" "VDD" 8.99095
cap "NMOS_4T_90354340_X1_Y1_1678552161_1/a_230_483#" "OUT" 4.7996
cap "NMOS_4T_90354340_X1_Y1_1678552161_0/a_230_483#" "OUT" 0.135528
cap "OUT" "VDD" 32.4282
cap "NMOS_4T_90354340_X1_Y1_1678552161_0/a_147_483#" "OUT" 0.837633
cap "NMOS_4T_90354340_X1_Y1_1678552161_1/a_230_483#" "GND" 35.9073
cap "NMOS_4T_90354340_X1_Y1_1678552161_1/a_230_483#" "INN" 10.6098
cap "INN" "VDD" 5.48028
cap "GND" "VDD" 291.255
cap "NMOS_4T_90354340_X1_Y1_1678552161_0/a_230_483#" "GND" 1.77365
cap "NMOS_4T_90354340_X1_Y1_1678552161_0/a_147_483#" "GND" 2.53417
cap "OUT" "INN" 0.766872
cap "OUT" "GND" 224.618
cap "VDD" "INP" 0.314146
cap "OUT" "INP" 0.216421
cap "INN" "GND" 0.0943974
cap "GND" "INV_14817437_PG0_0_0_1678552160_0/PMOS_S_36030836_X1_Y1_1678552161_1678552160_0/w_0_0#" 26.2219
cap "NMOS_4T_90354340_X1_Y1_1678552161_1/a_230_483#" "GND" -2.42108
cap "NMOS_4T_90354340_X1_Y1_1678552161_1/a_230_483#" "INV_14817437_PG0_0_0_1678552160_0/PMOS_S_36030836_X1_Y1_1678552161_1678552160_0/w_0_0#" 1.84464
cap "GND" "INV_14817437_PG0_0_0_1678552160_0/PMOS_S_36030836_X1_Y1_1678552161_1678552160_0/w_0_0#" 14.1427
merge "SCM_PMOS_73046675_X1_Y1_1678552163_0/SUB" "INV_14817437_PG0_0_0_1678552160_0/SUB" -2164.98 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 -5376 -416 0 0 0 0 0 0 0 0
merge "INV_14817437_PG0_0_0_1678552160_0/SUB" "INV_14817437_PG0_0_0_1678552160_0/NMOS_S_25628869_X1_Y1_1678552160_1678552160_0/a_147_483#"
merge "INV_14817437_PG0_0_0_1678552160_0/NMOS_S_25628869_X1_Y1_1678552160_1678552160_0/a_147_483#" "NMOS_S_25628869_X1_Y1_1678552162_0/a_147_483#"
merge "NMOS_S_25628869_X1_Y1_1678552162_0/a_147_483#" "NMOS_4T_90354340_X1_Y1_1678552161_1/a_241_1232#"
merge "NMOS_4T_90354340_X1_Y1_1678552161_1/a_241_1232#" "NMOS_4T_90354340_X1_Y1_1678552161_0/a_241_1232#"
merge "NMOS_4T_90354340_X1_Y1_1678552161_0/a_241_1232#" "SUB"
merge "SUB" "GND"
merge "SCM_PMOS_73046675_X1_Y1_1678552163_0/a_200_252#" "NMOS_S_25628869_X1_Y1_1678552162_0/a_200_252#" -1099.15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5712 -428 -5376 -416 0 0 0 0 0 0 0 0
merge "NMOS_S_25628869_X1_Y1_1678552162_0/a_200_252#" "li_663_571#"
merge "li_663_571#" "NMOS_4T_90354340_X1_Y1_1678552161_0/a_230_483#"
merge "NMOS_4T_90354340_X1_Y1_1678552161_0/a_230_483#" "li_663_1495#"
merge "INV_14817437_PG0_0_0_1678552160_0/m1_140_1400#" "OUT" -173.962 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3136 -224 0 0 0 0 0 0 0 0 0 0
merge "SCM_PMOS_73046675_X1_Y1_1678552163_0/w_0_0#" "INV_14817437_PG0_0_0_1678552160_0/PMOS_S_36030836_X1_Y1_1678552161_1678552160_0/w_0_0#" -1369.99 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5376 -416 0 0 0 0 0 0 0 0
merge "INV_14817437_PG0_0_0_1678552160_0/PMOS_S_36030836_X1_Y1_1678552161_1678552160_0/w_0_0#" "VDD"
merge "SCM_PMOS_73046675_X1_Y1_1678552163_0/a_402_483#" "INV_14817437_PG0_0_0_1678552160_0/li_61_571#" -842.281 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1700 -168 -10976 -728 0 0 0 0 0 0 0 0 0 0
merge "INV_14817437_PG0_0_0_1678552160_0/li_61_571#" "NMOS_4T_90354340_X1_Y1_1678552161_1/a_230_483#"
merge "NMOS_4T_90354340_X1_Y1_1678552161_1/a_230_483#" "li_491_1579#"
merge "li_491_1579#" "m1_312_1316#"
merge "NMOS_4T_90354340_X1_Y1_1678552161_0/a_200_252#" "INN" -97.4938 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_25628869_X1_Y1_1678552162_0/a_230_483#" "NMOS_4T_90354340_X1_Y1_1678552161_1/a_147_483#" -721.899 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9184 -664 0 0 0 0 0 0 0 0 0 0
merge "NMOS_4T_90354340_X1_Y1_1678552161_1/a_147_483#" "NMOS_4T_90354340_X1_Y1_1678552161_0/a_147_483#"
merge "NMOS_4T_90354340_X1_Y1_1678552161_0/a_147_483#" "m1_430_1652#"
merge "NMOS_4T_90354340_X1_Y1_1678552161_1/a_200_252#" "INP" -122.17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3136 -224 0 0 0 0 0 0 0 0 0 0
