m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/questa_proj
vALU
Z0 !s110 1711522068
!i10b 1
!s100 `QAKcL1INjfSWKog>Yg?71
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IdN?9<JIY8a^iPeGjgO8R@2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/model_sim_proj
Z4 w1709050828
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU.v
!i122 2397
L0 1 30
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1711522068.000000
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU.v|
!i113 1
Z7 o-work work
Z8 tCvgOpt 0
n@a@l@u
vALU_Decoder
Z9 !s110 1711522072
!i10b 1
!s100 l9f]2l_gGB]1kWHLERDB?1
R1
I`TFfnE9]A6ZlleN00lb0_1
R2
R3
w1711435573
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU_Decoder.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU_Decoder.v
!i122 2411
L0 1 42
R5
r1
!s85 0
31
Z10 !s108 1711522072.000000
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU_Decoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU_Decoder.v|
!i113 1
R7
R8
n@a@l@u_@decoder
vBit_Rate_Pulse
Z11 !s110 1711522065
!i10b 1
!s100 T96YkDYP4k9PbML=GmChO1
R1
I8`i8j@;7NmbQ?QaejS]572
R2
R3
w1667174214
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Bit_Rate_Pulse.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Bit_Rate_Pulse.v
!i122 2385
L0 7 30
R5
r1
!s85 0
31
Z12 !s108 1711522065.000000
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Bit_Rate_Pulse.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Bit_Rate_Pulse.v|
!i113 1
R7
R8
n@bit_@rate_@pulse
vBit_Rate_Pulse_Tx
R0
!i10b 1
!s100 iMo_ng45kaLjG31aZT<Y90
R1
IAPlMK2I4[OKVnEEK@VT6=0
R2
R3
w1667180351
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Bit_Rate_Pulse_Tx.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Bit_Rate_Pulse_Tx.v
!i122 2396
L0 3 32
R5
r1
!s85 0
31
R6
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Bit_Rate_Pulse_Tx.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Bit_Rate_Pulse_Tx.v|
!i113 1
R7
R8
n@bit_@rate_@pulse_@tx
vClock_Gen
Z13 !s110 1711522069
!i10b 1
!s100 6cB4;D3:]SMIV>V@EXWhd2
R1
ISMCUk?Je0hdWn4Gg00nCH1
R2
R3
R4
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Clock_Gen_bb.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Clock_Gen_bb.v
!i122 2399
L0 35 8
R5
r1
!s85 0
31
Z14 !s108 1711522069.000000
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Clock_Gen_bb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Clock_Gen_bb.v|
!i113 1
R7
R8
n@clock_@gen
vcont_1s_RCO
R13
!i10b 1
!s100 [zk_DC>33N1a=me^oYnI:1
R1
IGVJWcze`CAmJZoXS9L8o50
R2
R3
R4
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/cont_1s_RCO.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/cont_1s_RCO.v
!i122 2400
L0 6 22
R5
r1
!s85 0
31
R14
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/cont_1s_RCO.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/cont_1s_RCO.v|
!i113 1
R7
R8
ncont_1s_@r@c@o
vControl_Signals
Z15 !s110 1711522077
!i10b 1
!s100 <l;cW7L1T?5daz_W4_;@O3
R1
I[5kl2kRM>i?lGBU3`XebQ1
R2
R3
w1711072954
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Signals.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Signals.v
!i122 2426
L0 1 180
R5
r1
!s85 0
31
Z16 !s108 1711522077.000000
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Signals.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Signals.v|
!i113 1
R7
R8
n@control_@signals
vControl_Unit
Z17 !s110 1711522073
!i10b 1
!s100 ZnT0UQ1e8<e^iTcndLkzK0
R1
IR^=zmI5hSGGCD_H1<l>]A2
R2
R3
w1709654956
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Unit.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Unit.v
!i122 2412
L0 1 65
R5
r1
!s85 0
31
R10
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Unit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Unit.v|
!i113 1
R7
R8
n@control_@unit
vCounter_Param
R11
!i10b 1
!s100 UT59g6Z79ezzVn[234Pm_0
R1
I5NX?@AQhC=GKoTL9deac10
R2
R3
w1710967196
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Counter_Param.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Counter_Param.v
!i122 2386
L0 7 18
R5
r1
!s85 0
31
R12
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Counter_Param.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Counter_Param.v|
!i113 1
R7
R8
n@counter_@param
vCounter_Param_Tx
Z18 !s110 1711522067
!i10b 1
!s100 YN=:jbmLQkz:g<WKkO`?U0
R1
IF>lPG51O]SBRQ;?4A[P?J1
R2
R3
w1667174675
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Counter_Param_Tx.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Counter_Param_Tx.v
!i122 2393
L0 6 19
R5
r1
!s85 0
31
Z19 !s108 1711522067.000000
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Counter_Param_Tx.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Counter_Param_Tx.v|
!i113 1
R7
R8
n@counter_@param_@tx
vData_Memory
Z20 !s110 1711522070
!i10b 1
!s100 XXP8lFRcERP`YG1me:za?3
R1
I<_f=f8Z^1aFfUT14?4?@o0
R2
R3
R4
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Memory.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Memory.v
!i122 2401
Z21 L0 1 28
R5
r1
!s85 0
31
R14
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Memory.v|
!i113 1
R7
R8
n@data_@memory
vData_Path
Z22 !s110 1711522074
!i10b 1
!s100 =lL8_n^T<D^8O:d0P:]]>0
R1
IF9XnD9_5<6_a3:2@bGD2n3
R2
R3
w1711516504
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v
!i122 2417
L0 1 194
R5
r1
!s85 0
31
Z23 !s108 1711522074.000000
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v|
!i113 1
R7
R8
n@data_@path
vDecoder
R20
!i10b 1
!s100 ee<JS<[WUXYDoZ?KEdgX^1
R1
IPXn09bb<Cg]3gXF]CP9Pj2
R2
R3
R4
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Decoder.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Decoder.v
!i122 2402
L0 1 44
R5
r1
!s85 0
31
Z24 !s108 1711522070.000000
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Decoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Decoder.v|
!i113 1
R7
R8
n@decoder
vdecoder_bin_hex_7seg
!s110 1710828408
!i10b 1
!s100 ;G]h1cahdC^UcfQnHgXW[0
R1
IWHb9FK8S:Ql?^CDCen@H@3
R2
R3
w1667175443
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/DecoderBinDec7seg.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/DecoderBinDec7seg.v
!i122 1446
Z25 L0 1 23
R5
r1
!s85 0
31
!s108 1710828408.000000
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/DecoderBinDec7seg.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/DecoderBinDec7seg.v|
!i113 1
R7
R8
vDevice_Select
Z26 !s110 1711522075
!i10b 1
!s100 h5bi5aIXGj1FaTFFUI7UY0
R1
IjPcO6UibZ1dBMLG]ZR3^Q3
R2
R3
w1711518831
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Select.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Select.v
!i122 2419
L0 1 77
R5
r1
!s85 0
31
R23
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Select.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Select.v|
!i113 1
R7
R8
n@device_@select
vDevice_Selector
Z27 !s110 1711522076
!i10b 1
!s100 US[ih?jMfQSB=cI66Nznk1
R1
IPz?3b4lC1B<ZCdZ:JGmKN2
R2
R3
w1711416924
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Selector.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Selector.v
!i122 2425
L0 1 37
R5
r1
!s85 0
31
Z28 !s108 1711522076.000000
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Selector.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Selector.v|
!i113 1
R7
R8
n@device_@selector
vExtend
R17
!i10b 1
!s100 HV0bTb11S?3m=EmXECR=K0
R1
IaU5GAfGf_jb8CgBU5nZM?3
R2
R3
w1710566968
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Extend.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Extend.v
!i122 2413
Z29 L0 1 22
R5
r1
!s85 0
31
Z30 !s108 1711522073.000000
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Extend.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Extend.v|
!i113 1
R7
R8
n@extend
vFF_D_enable
Z31 !s110 1711522066
!i10b 1
!s100 _Fm[o]<EJ@JIL?n2WWD5?0
R1
IT3PGnQ5:BR5kiNjOKheaJ1
R2
R3
Z32 w1710966347
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/FF_D_enable.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/FF_D_enable.v
!i122 2387
L0 6 18
R5
r1
!s85 0
31
R12
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/FF_D_enable.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/FF_D_enable.v|
!i113 1
R7
R8
n@f@f_@d_enable
vFSM_UART_Rx
R31
!i10b 1
!s100 zJ@2QBKFe15:Xd;4FJ1:D3
R1
I_QWX2df63BkoXi1UL;C@j3
R2
R3
w1710998061
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/FSM_UART_Rx.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/FSM_UART_Rx.v
!i122 2388
L0 7 134
R5
r1
!s85 0
31
Z33 !s108 1711522066.000000
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/FSM_UART_Rx.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/FSM_UART_Rx.v|
!i113 1
R7
R8
n@f@s@m_@u@a@r@t_@rx
vHeard_Bit
R31
!i10b 1
!s100 U80PhAQ?X4_?82V>SOg451
R1
IAP0V:YOF@H0j>jHTC1jaK3
R2
R3
w1710966346
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Heard_Bit.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Heard_Bit.v
!i122 2389
L0 8 50
R5
r1
!s85 0
31
R33
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Heard_Bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Heard_Bit.v|
!i113 1
R7
R8
n@heard_@bit
vInstr_Decoder
R17
!i10b 1
!s100 WDidXRiN]dG@cK9H=>Yh60
R1
Ih@Y`EnW]hiP0?INeXR0MP2
R2
R3
w1710567956
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Instr_Decoder.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Instr_Decoder.v
!i122 2415
L0 1 49
R5
r1
!s85 0
31
R30
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Instr_Decoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Instr_Decoder.v|
!i113 1
R7
R8
n@instr_@decoder
vMemory_System
R17
!i10b 1
!s100 oT:aGoAEfX_GJC2=A`FOG0
R1
I7FEMA8iBaO`9H?Omo9Q7c1
R2
R3
w1711516226
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Memory_System.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Memory_System.v
!i122 2414
L0 1 73
R5
r1
!s85 0
31
R30
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Memory_System.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Memory_System.v|
!i113 1
R7
R8
n@memory_@system
vMux2x1
R20
!i10b 1
!s100 keHj7WY5R3kd;>C=4PK8P2
R1
IM<X55;nA:W5:1f;e9;;ZM2
R2
R3
R4
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux2x1.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux2x1.v
!i122 2403
Z34 L0 1 20
R5
r1
!s85 0
31
R24
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux2x1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux2x1.v|
!i113 1
R7
R8
n@mux2x1
vMux32x1
R20
!i10b 1
!s100 ]LOZIP^B=WTncm=o]ZHA?0
R1
IOjBDW4WBnoMO_?@oe4:g01
R2
R3
R4
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux32x1.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux32x1.v
!i122 2404
L0 1 79
R5
r1
!s85 0
31
R24
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux32x1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux32x1.v|
!i113 1
R7
R8
n@mux32x1
vMux3x1
R9
!i10b 1
!s100 dKU9TQMcfeY[l<8JVKV6@3
R1
IFc[HM2N6lZL2NkjXoCzOn0
R2
R3
Z35 w1709253442
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux3x1.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux3x1.v
!i122 2409
R25
R5
r1
!s85 0
31
Z36 !s108 1711522071.000000
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux3x1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux3x1.v|
!i113 1
R7
R8
n@mux3x1
vMux4x1
R9
!i10b 1
!s100 SD?HQB7m^GbS2GRTaOC361
R1
IJVnhC:j6iiOR>gAJ[W4=<2
R2
R3
R35
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux4x1.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux4x1.v
!i122 2410
L0 1 25
R5
r1
!s85 0
31
R10
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux4x1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux4x1.v|
!i113 1
R7
R8
n@mux4x1
vProgram_Memory
R22
!i10b 1
!s100 ]:@;f=Km`gMYi:Yc?]2NQ1
R1
I7RG9<WZzOTO7KJN2?W1SY1
R2
R3
w1711514994
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Program_Memory.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Program_Memory.v
!i122 2416
R29
R5
r1
!s85 0
31
R30
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Program_Memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Program_Memory.v|
!i113 1
R7
R8
n@program_@memory
vReg_Param
R31
!i10b 1
!s100 oTE6=ci6<WUgG>@Y<O?Sc0
R1
I?@W<hT2AeCljG2E6@<bkX3
R2
R3
R32
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Reg_Param.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Reg_Param.v
!i122 2390
L0 5 18
R5
r1
!s85 0
31
R33
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Reg_Param.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Reg_Param.v|
!i113 1
R7
R8
n@reg_@param
vRegister
Z37 !s110 1711522071
!i10b 1
!s100 322iN_ji@>13dA@BV:zXn0
R1
IG8_8YBIB:VeFA8ZZjFb5C1
R2
R3
R4
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register.v
!i122 2405
Z38 L0 1 21
R5
r1
!s85 0
31
R24
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register.v|
!i113 1
R7
R8
n@register
vRegister_File
R37
!i10b 1
!s100 UEAdR975;<6m1J9d[]Q[E3
R1
Ia6GD^PaacdP7TZ>2EU`7<3
R2
R3
w1709251808
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_File.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_File.v
!i122 2407
L0 1 355
R5
r1
!s85 0
31
R36
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_File.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_File.v|
!i113 1
R7
R8
n@register_@file
vRegister_Mux
R15
!i10b 1
!s100 In=>3QHdZG;S5=JlmM2CN0
R1
I;;WcGR^e9fS87oEWbj2a:1
R2
R3
w1711429908
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_Mux.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_Mux.v
!i122 2428
L0 1 26
R5
r1
!s85 0
31
R16
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_Mux.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_Mux.v|
!i113 1
R7
R8
n@register_@mux
vRISC_V_Multi_Cycle
R26
!i10b 1
!s100 1e0_1UQkJjJ]V[]oFONh13
R1
IkeiCLb134MfYeE9FADZGR3
R2
R3
w1711520056
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle.v
!i122 2422
L0 1 102
R5
r1
!s85 0
31
Z39 !s108 1711522075.000000
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle.v|
!i113 1
R7
R8
n@r@i@s@c_@v_@multi_@cycle
vRISC_V_Multi_Cycle_Processor
R27
!i10b 1
!s100 3dGlkRc7a70zXH<PFZzm[0
R1
IM:S2YjaK`W=fo8;02II7b2
R2
R3
w1711420338
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v
!i122 2424
L0 1 41
R5
r1
!s85 0
31
R28
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v|
!i113 1
R7
R8
n@r@i@s@c_@v_@multi_@cycle_@processor
vRISC_V_Multi_Cycle_Processor_TB
R15
!i10b 1
!s100 UMQFQ@Y]DWhUiB3O:?cHG1
R1
I:WMEM`=LF2?U1_RTHG[Vo0
R2
R3
w1711518965
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor_TB.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor_TB.v
!i122 2427
L0 2 41
R5
r1
!s85 0
31
R16
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor_TB.v|
!i113 1
R7
R8
n@r@i@s@c_@v_@multi_@cycle_@processor_@t@b
vRISC_V_Multi_Cycle_TB
!s110 1710827844
!i10b 1
!s100 ;SI9Yjb14ZVDKa_[3G<=33
R1
I;NUCje==>HnUC@FNbiE:C1
R2
R3
w1710736155
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_TB.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_TB.v
!i122 1203
R21
R5
r1
!s85 0
31
!s108 1710827844.000000
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_TB.v|
!i113 1
R7
R8
n@r@i@s@c_@v_@multi_@cycle_@t@b
vRISC_V_Processor
R37
!i10b 1
!s100 K><zEVSN`Yf6Z6W5cJ_NT0
R1
IfB8d6WYNb[=OQ4hCJed^62
R2
R3
w1709251958
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Processor.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Processor.v
!i122 2408
L0 1 32
R5
r1
!s85 0
31
R36
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Processor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Processor.v|
!i113 1
R7
R8
n@r@i@s@c_@v_@processor
vRx_Register_Decoder
Z40 !s110 1711522078
!i10b 1
!s100 k5mIYDa]6[[2J`Qh6LoSD3
R1
I`O9=m31DLTJkZe;nRdoE<3
R2
R3
w1711419246
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Rx_Register_Decoder.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Rx_Register_Decoder.v
!i122 2432
Z41 L0 1 27
R5
r1
!s85 0
31
Z42 !s108 1711522078.000000
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Rx_Register_Decoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Rx_Register_Decoder.v|
!i113 1
R7
R8
n@rx_@register_@decoder
vSerializer
R0
!i10b 1
!s100 Ob13L4CzA@[BLW6U0fF:S3
R1
I][2T1SfQf_KN`9CVI=RWG2
R2
R3
w1667174713
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Serializer.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Serializer.v
!i122 2394
L0 2 32
R5
r1
!s85 0
31
R19
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Serializer.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Serializer.v|
!i113 1
R7
R8
n@serializer
vShift_Left_2
R37
!i10b 1
!s100 TQQnOJdNH1YY4j]C1UNdg1
R1
I>6[@Ra_V?l@R;g]aJ97`_1
R2
R3
R4
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Shift_Left_2.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Shift_Left_2.v
!i122 2406
L0 1 14
R5
r1
!s85 0
31
R36
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Shift_Left_2.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Shift_Left_2.v|
!i113 1
R7
R8
n@shift_@left_2
vShift_Register_R_Param
R18
!i10b 1
!s100 5T7TzLS8j>@>R]`H]FZGX1
R1
Ib]ERf2@UHFJY=0^^?Q9131
R2
R3
w1710966348
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Shift_Register_R_Param.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Shift_Register_R_Param.v
!i122 2391
L0 7 17
R5
r1
!s85 0
31
R19
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Shift_Register_R_Param.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Shift_Register_R_Param.v|
!i113 1
R7
R8
n@shift_@register_@r_@param
vSign_Extend
R22
!i10b 1
!s100 EY]@NKO202gE0fh^Pd`L22
R1
I0c8V3U@I^P_AB8:8RhG4=1
R2
R3
w1711070361
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Sign_Extend.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Sign_Extend.v
!i122 2418
R34
R5
r1
!s85 0
31
R23
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Sign_Extend.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Sign_Extend.v|
!i113 1
R7
R8
n@sign_@extend
vTx_Register_Decoder
R40
!i10b 1
!s100 HoRa@2DnC=<EF9ebk<3U80
R1
I3R9j16GNIo2MJ^AQRL64c1
R2
R3
w1711058823
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Tx_Register_Decoder.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Tx_Register_Decoder.v
!i122 2429
R41
R5
r1
!s85 0
31
R16
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Tx_Register_Decoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Tx_Register_Decoder.v|
!i113 1
R7
R8
n@tx_@register_@decoder
vTx_Register_Encoder
!s110 1711522079
!i10b 1
!s100 m5^DE]YWZW4C9Hl:cMe@A3
R1
I9TkHFZ@>7Fz@[z>mh9B_]1
R2
R3
w1711003365
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Tx_Register_Encoder.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Tx_Register_Encoder.v
!i122 2433
R38
R5
r1
!s85 0
31
!s108 1711522079.000000
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Tx_Register_Encoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Tx_Register_Encoder.v|
!i113 1
R7
R8
n@tx_@register_@encoder
vUART_Full_Duplex
R26
!i10b 1
!s100 n;<[hX4^bKRBL4S1iJ1Ya1
R1
IoA]TM^0K_`ZE7ZKW1OLHc1
R2
R3
w1711056670
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Full_Duplex.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Full_Duplex.v
!i122 2421
L0 1 54
R5
r1
!s85 0
31
R39
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Full_Duplex.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Full_Duplex.v|
!i113 1
R7
R8
n@u@a@r@t_@full_@duplex
vUART_Register_Decode
R40
!i10b 1
!s100 DEEU2jJ19Ql<]Td61Q1`23
R1
INcTX:3?0EmXISbdFMbHh93
R2
R3
w1711519943
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Register_Decode.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Register_Decode.v
!i122 2430
L0 1 112
R5
r1
!s85 0
31
R42
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Register_Decode.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Register_Decode.v|
!i113 1
R7
R8
n@u@a@r@t_@register_@decode
vUART_Rx
R27
!i10b 1
!s100 DPiTC5XVK68B5>iEkcH9e3
R1
IDf3>Q?9kQTzIjVIh0JlL82
R2
R3
w1710966344
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v
!i122 2423
L0 2 101
R5
r1
!s85 0
31
R39
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v|
!i113 1
R7
R8
n@u@a@r@t_@rx
vUART_Rx_TB
R18
!i10b 1
!s100 Pjf=TGSgK]71CK]^P9fgO3
R1
IV86o?GkG4n=1UEJa2UAn22
R2
R3
w1667174366
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx_TB.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx_TB.v
!i122 2392
L0 5 28
R5
r1
!s85 0
31
R19
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx_TB.v|
!i113 1
R7
R8
n@u@a@r@t_@rx_@t@b
vUART_Tx
R26
!i10b 1
!s100 jDeb0i^eZ>U6B5ZAkk<4n1
R1
I<Zo[fR6<]M0C`olF:EHVH3
R2
R3
w1711056484
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx.v
!i122 2420
L0 1 78
R5
r1
!s85 0
31
R39
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx.v|
!i113 1
R7
R8
n@u@a@r@t_@tx
vUart_Tx_Fsm
R0
!i10b 1
!s100 INNlFSk^2hV?LUbPf<[eU1
R1
Ii<KVAA?ZVWg[KL:]hTz2e3
R2
R3
w1711056485
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Uart_Tx_Fsm.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Uart_Tx_Fsm.v
!i122 2395
L0 2 89
R5
r1
!s85 0
31
R6
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Uart_Tx_Fsm.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Uart_Tx_Fsm.v|
!i113 1
R7
R8
n@uart_@tx_@fsm
vUART_Tx_Rx
R40
!i10b 1
!s100 YY1EVh3ngG6]Rma07RCEj0
R1
IF0Kj:X:=_@gE`o]H=9b`P3
R2
R3
w1711519940
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_Rx.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_Rx.v
!i122 2431
L0 1 80
R5
r1
!s85 0
31
R42
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_Rx.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_Rx.v|
!i113 1
R7
R8
n@u@a@r@t_@tx_@rx
vUART_Tx_tb
R11
!i10b 1
!s100 >A7h=C2FLH@9T39Rg]KM>2
R1
I07G4JZ`?CmcIdOCB2SGCk1
R2
R3
w1666934055
8C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_tb.v
FC:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_tb.v
!i122 2384
L0 2 26
R5
r1
!s85 0
31
R12
!s107 C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_tb.v|
!i113 1
R7
R8
n@u@a@r@t_@tx_tb
