
FOCG431.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009cec  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f0  08009ec4  08009ec4  00019ec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a2b4  0800a2b4  00020684  2**0
                  CONTENTS
  4 .ARM          00000008  0800a2b4  0800a2b4  0001a2b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a2bc  0800a2bc  00020684  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a2bc  0800a2bc  0001a2bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a2c0  0800a2c0  0001a2c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000684  20000000  0800a2c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000016d8  20000684  0800a948  00020684  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001d5c  0800a948  00021d5c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020684  2**0
                  CONTENTS, READONLY
 12 .debug_line   00045c59  00000000  00000000  000206b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_info   0004a3fc  00000000  00000000  0006630d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00008767  00000000  00000000  000b0709  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001e40  00000000  00000000  000b8e70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00103a7a  00000000  00000000  000bacb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00005ed8  00000000  00000000  001be730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_loc    0002f6dd  00000000  00000000  001c4608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002c560  00000000  00000000  001f3ce5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00220245  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005840  00000000  00000000  00220298  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000684 	.word	0x20000684
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08009eac 	.word	0x08009eac

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000688 	.word	0x20000688
 8000214:	08009eac 	.word	0x08009eac

08000218 <__aeabi_dmul>:
 8000218:	b570      	push	{r4, r5, r6, lr}
 800021a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800021e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000222:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000226:	bf1d      	ittte	ne
 8000228:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800022c:	ea94 0f0c 	teqne	r4, ip
 8000230:	ea95 0f0c 	teqne	r5, ip
 8000234:	f000 f8de 	bleq	80003f4 <__aeabi_dmul+0x1dc>
 8000238:	442c      	add	r4, r5
 800023a:	ea81 0603 	eor.w	r6, r1, r3
 800023e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000242:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000246:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800024a:	bf18      	it	ne
 800024c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000250:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000254:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000258:	d038      	beq.n	80002cc <__aeabi_dmul+0xb4>
 800025a:	fba0 ce02 	umull	ip, lr, r0, r2
 800025e:	f04f 0500 	mov.w	r5, #0
 8000262:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000266:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800026a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800026e:	f04f 0600 	mov.w	r6, #0
 8000272:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000276:	f09c 0f00 	teq	ip, #0
 800027a:	bf18      	it	ne
 800027c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000280:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000284:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000288:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800028c:	d204      	bcs.n	8000298 <__aeabi_dmul+0x80>
 800028e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000292:	416d      	adcs	r5, r5
 8000294:	eb46 0606 	adc.w	r6, r6, r6
 8000298:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800029c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80002b0:	bf88      	it	hi
 80002b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80002b6:	d81e      	bhi.n	80002f6 <__aeabi_dmul+0xde>
 80002b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80002bc:	bf08      	it	eq
 80002be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002c2:	f150 0000 	adcs.w	r0, r0, #0
 80002c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ca:	bd70      	pop	{r4, r5, r6, pc}
 80002cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80002d0:	ea46 0101 	orr.w	r1, r6, r1
 80002d4:	ea40 0002 	orr.w	r0, r0, r2
 80002d8:	ea81 0103 	eor.w	r1, r1, r3
 80002dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002e0:	bfc2      	ittt	gt
 80002e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002ea:	bd70      	popgt	{r4, r5, r6, pc}
 80002ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002f0:	f04f 0e00 	mov.w	lr, #0
 80002f4:	3c01      	subs	r4, #1
 80002f6:	f300 80ab 	bgt.w	8000450 <__aeabi_dmul+0x238>
 80002fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002fe:	bfde      	ittt	le
 8000300:	2000      	movle	r0, #0
 8000302:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000306:	bd70      	pople	{r4, r5, r6, pc}
 8000308:	f1c4 0400 	rsb	r4, r4, #0
 800030c:	3c20      	subs	r4, #32
 800030e:	da35      	bge.n	800037c <__aeabi_dmul+0x164>
 8000310:	340c      	adds	r4, #12
 8000312:	dc1b      	bgt.n	800034c <__aeabi_dmul+0x134>
 8000314:	f104 0414 	add.w	r4, r4, #20
 8000318:	f1c4 0520 	rsb	r5, r4, #32
 800031c:	fa00 f305 	lsl.w	r3, r0, r5
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f205 	lsl.w	r2, r1, r5
 8000328:	ea40 0002 	orr.w	r0, r0, r2
 800032c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000330:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000334:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000338:	fa21 f604 	lsr.w	r6, r1, r4
 800033c:	eb42 0106 	adc.w	r1, r2, r6
 8000340:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000344:	bf08      	it	eq
 8000346:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800034a:	bd70      	pop	{r4, r5, r6, pc}
 800034c:	f1c4 040c 	rsb	r4, r4, #12
 8000350:	f1c4 0520 	rsb	r5, r4, #32
 8000354:	fa00 f304 	lsl.w	r3, r0, r4
 8000358:	fa20 f005 	lsr.w	r0, r0, r5
 800035c:	fa01 f204 	lsl.w	r2, r1, r4
 8000360:	ea40 0002 	orr.w	r0, r0, r2
 8000364:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000368:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000374:	bf08      	it	eq
 8000376:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800037a:	bd70      	pop	{r4, r5, r6, pc}
 800037c:	f1c4 0520 	rsb	r5, r4, #32
 8000380:	fa00 f205 	lsl.w	r2, r0, r5
 8000384:	ea4e 0e02 	orr.w	lr, lr, r2
 8000388:	fa20 f304 	lsr.w	r3, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea43 0302 	orr.w	r3, r3, r2
 8000394:	fa21 f004 	lsr.w	r0, r1, r4
 8000398:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800039c:	fa21 f204 	lsr.w	r2, r1, r4
 80003a0:	ea20 0002 	bic.w	r0, r0, r2
 80003a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f094 0f00 	teq	r4, #0
 80003b8:	d10f      	bne.n	80003da <__aeabi_dmul+0x1c2>
 80003ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80003be:	0040      	lsls	r0, r0, #1
 80003c0:	eb41 0101 	adc.w	r1, r1, r1
 80003c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003c8:	bf08      	it	eq
 80003ca:	3c01      	subeq	r4, #1
 80003cc:	d0f7      	beq.n	80003be <__aeabi_dmul+0x1a6>
 80003ce:	ea41 0106 	orr.w	r1, r1, r6
 80003d2:	f095 0f00 	teq	r5, #0
 80003d6:	bf18      	it	ne
 80003d8:	4770      	bxne	lr
 80003da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80003de:	0052      	lsls	r2, r2, #1
 80003e0:	eb43 0303 	adc.w	r3, r3, r3
 80003e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003e8:	bf08      	it	eq
 80003ea:	3d01      	subeq	r5, #1
 80003ec:	d0f7      	beq.n	80003de <__aeabi_dmul+0x1c6>
 80003ee:	ea43 0306 	orr.w	r3, r3, r6
 80003f2:	4770      	bx	lr
 80003f4:	ea94 0f0c 	teq	r4, ip
 80003f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003fc:	bf18      	it	ne
 80003fe:	ea95 0f0c 	teqne	r5, ip
 8000402:	d00c      	beq.n	800041e <__aeabi_dmul+0x206>
 8000404:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000408:	bf18      	it	ne
 800040a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800040e:	d1d1      	bne.n	80003b4 <__aeabi_dmul+0x19c>
 8000410:	ea81 0103 	eor.w	r1, r1, r3
 8000414:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000418:	f04f 0000 	mov.w	r0, #0
 800041c:	bd70      	pop	{r4, r5, r6, pc}
 800041e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000422:	bf06      	itte	eq
 8000424:	4610      	moveq	r0, r2
 8000426:	4619      	moveq	r1, r3
 8000428:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800042c:	d019      	beq.n	8000462 <__aeabi_dmul+0x24a>
 800042e:	ea94 0f0c 	teq	r4, ip
 8000432:	d102      	bne.n	800043a <__aeabi_dmul+0x222>
 8000434:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000438:	d113      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800043a:	ea95 0f0c 	teq	r5, ip
 800043e:	d105      	bne.n	800044c <__aeabi_dmul+0x234>
 8000440:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000444:	bf1c      	itt	ne
 8000446:	4610      	movne	r0, r2
 8000448:	4619      	movne	r1, r3
 800044a:	d10a      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800044c:	ea81 0103 	eor.w	r1, r1, r3
 8000450:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000454:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd70      	pop	{r4, r5, r6, pc}
 8000462:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000466:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800046a:	bd70      	pop	{r4, r5, r6, pc}

0800046c <__aeabi_drsub>:
 800046c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000470:	e002      	b.n	8000478 <__adddf3>
 8000472:	bf00      	nop

08000474 <__aeabi_dsub>:
 8000474:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000478 <__adddf3>:
 8000478:	b530      	push	{r4, r5, lr}
 800047a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800047e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000482:	ea94 0f05 	teq	r4, r5
 8000486:	bf08      	it	eq
 8000488:	ea90 0f02 	teqeq	r0, r2
 800048c:	bf1f      	itttt	ne
 800048e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000492:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000496:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800049a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800049e:	f000 80e2 	beq.w	8000666 <__adddf3+0x1ee>
 80004a2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004a6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004aa:	bfb8      	it	lt
 80004ac:	426d      	neglt	r5, r5
 80004ae:	dd0c      	ble.n	80004ca <__adddf3+0x52>
 80004b0:	442c      	add	r4, r5
 80004b2:	ea80 0202 	eor.w	r2, r0, r2
 80004b6:	ea81 0303 	eor.w	r3, r1, r3
 80004ba:	ea82 0000 	eor.w	r0, r2, r0
 80004be:	ea83 0101 	eor.w	r1, r3, r1
 80004c2:	ea80 0202 	eor.w	r2, r0, r2
 80004c6:	ea81 0303 	eor.w	r3, r1, r3
 80004ca:	2d36      	cmp	r5, #54	; 0x36
 80004cc:	bf88      	it	hi
 80004ce:	bd30      	pophi	{r4, r5, pc}
 80004d0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80004d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004d8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80004dc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004e0:	d002      	beq.n	80004e8 <__adddf3+0x70>
 80004e2:	4240      	negs	r0, r0
 80004e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004e8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004f0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004f4:	d002      	beq.n	80004fc <__adddf3+0x84>
 80004f6:	4252      	negs	r2, r2
 80004f8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004fc:	ea94 0f05 	teq	r4, r5
 8000500:	f000 80a7 	beq.w	8000652 <__adddf3+0x1da>
 8000504:	f1a4 0401 	sub.w	r4, r4, #1
 8000508:	f1d5 0e20 	rsbs	lr, r5, #32
 800050c:	db0d      	blt.n	800052a <__adddf3+0xb2>
 800050e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000512:	fa22 f205 	lsr.w	r2, r2, r5
 8000516:	1880      	adds	r0, r0, r2
 8000518:	f141 0100 	adc.w	r1, r1, #0
 800051c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000520:	1880      	adds	r0, r0, r2
 8000522:	fa43 f305 	asr.w	r3, r3, r5
 8000526:	4159      	adcs	r1, r3
 8000528:	e00e      	b.n	8000548 <__adddf3+0xd0>
 800052a:	f1a5 0520 	sub.w	r5, r5, #32
 800052e:	f10e 0e20 	add.w	lr, lr, #32
 8000532:	2a01      	cmp	r2, #1
 8000534:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000538:	bf28      	it	cs
 800053a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800053e:	fa43 f305 	asr.w	r3, r3, r5
 8000542:	18c0      	adds	r0, r0, r3
 8000544:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000548:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800054c:	d507      	bpl.n	800055e <__adddf3+0xe6>
 800054e:	f04f 0e00 	mov.w	lr, #0
 8000552:	f1dc 0c00 	rsbs	ip, ip, #0
 8000556:	eb7e 0000 	sbcs.w	r0, lr, r0
 800055a:	eb6e 0101 	sbc.w	r1, lr, r1
 800055e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000562:	d31b      	bcc.n	800059c <__adddf3+0x124>
 8000564:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000568:	d30c      	bcc.n	8000584 <__adddf3+0x10c>
 800056a:	0849      	lsrs	r1, r1, #1
 800056c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000570:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000574:	f104 0401 	add.w	r4, r4, #1
 8000578:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800057c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000580:	f080 809a 	bcs.w	80006b8 <__adddf3+0x240>
 8000584:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000588:	bf08      	it	eq
 800058a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800058e:	f150 0000 	adcs.w	r0, r0, #0
 8000592:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000596:	ea41 0105 	orr.w	r1, r1, r5
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005a0:	4140      	adcs	r0, r0
 80005a2:	eb41 0101 	adc.w	r1, r1, r1
 80005a6:	3c01      	subs	r4, #1
 80005a8:	bf28      	it	cs
 80005aa:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80005ae:	d2e9      	bcs.n	8000584 <__adddf3+0x10c>
 80005b0:	f091 0f00 	teq	r1, #0
 80005b4:	bf04      	itt	eq
 80005b6:	4601      	moveq	r1, r0
 80005b8:	2000      	moveq	r0, #0
 80005ba:	fab1 f381 	clz	r3, r1
 80005be:	bf08      	it	eq
 80005c0:	3320      	addeq	r3, #32
 80005c2:	f1a3 030b 	sub.w	r3, r3, #11
 80005c6:	f1b3 0220 	subs.w	r2, r3, #32
 80005ca:	da0c      	bge.n	80005e6 <__adddf3+0x16e>
 80005cc:	320c      	adds	r2, #12
 80005ce:	dd08      	ble.n	80005e2 <__adddf3+0x16a>
 80005d0:	f102 0c14 	add.w	ip, r2, #20
 80005d4:	f1c2 020c 	rsb	r2, r2, #12
 80005d8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005dc:	fa21 f102 	lsr.w	r1, r1, r2
 80005e0:	e00c      	b.n	80005fc <__adddf3+0x184>
 80005e2:	f102 0214 	add.w	r2, r2, #20
 80005e6:	bfd8      	it	le
 80005e8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ec:	fa01 f102 	lsl.w	r1, r1, r2
 80005f0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005f4:	bfdc      	itt	le
 80005f6:	ea41 010c 	orrle.w	r1, r1, ip
 80005fa:	4090      	lslle	r0, r2
 80005fc:	1ae4      	subs	r4, r4, r3
 80005fe:	bfa2      	ittt	ge
 8000600:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000604:	4329      	orrge	r1, r5
 8000606:	bd30      	popge	{r4, r5, pc}
 8000608:	ea6f 0404 	mvn.w	r4, r4
 800060c:	3c1f      	subs	r4, #31
 800060e:	da1c      	bge.n	800064a <__adddf3+0x1d2>
 8000610:	340c      	adds	r4, #12
 8000612:	dc0e      	bgt.n	8000632 <__adddf3+0x1ba>
 8000614:	f104 0414 	add.w	r4, r4, #20
 8000618:	f1c4 0220 	rsb	r2, r4, #32
 800061c:	fa20 f004 	lsr.w	r0, r0, r4
 8000620:	fa01 f302 	lsl.w	r3, r1, r2
 8000624:	ea40 0003 	orr.w	r0, r0, r3
 8000628:	fa21 f304 	lsr.w	r3, r1, r4
 800062c:	ea45 0103 	orr.w	r1, r5, r3
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	f1c4 040c 	rsb	r4, r4, #12
 8000636:	f1c4 0220 	rsb	r2, r4, #32
 800063a:	fa20 f002 	lsr.w	r0, r0, r2
 800063e:	fa01 f304 	lsl.w	r3, r1, r4
 8000642:	ea40 0003 	orr.w	r0, r0, r3
 8000646:	4629      	mov	r1, r5
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	fa21 f004 	lsr.w	r0, r1, r4
 800064e:	4629      	mov	r1, r5
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	f094 0f00 	teq	r4, #0
 8000656:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800065a:	bf06      	itte	eq
 800065c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000660:	3401      	addeq	r4, #1
 8000662:	3d01      	subne	r5, #1
 8000664:	e74e      	b.n	8000504 <__adddf3+0x8c>
 8000666:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800066a:	bf18      	it	ne
 800066c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000670:	d029      	beq.n	80006c6 <__adddf3+0x24e>
 8000672:	ea94 0f05 	teq	r4, r5
 8000676:	bf08      	it	eq
 8000678:	ea90 0f02 	teqeq	r0, r2
 800067c:	d005      	beq.n	800068a <__adddf3+0x212>
 800067e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000682:	bf04      	itt	eq
 8000684:	4619      	moveq	r1, r3
 8000686:	4610      	moveq	r0, r2
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	ea91 0f03 	teq	r1, r3
 800068e:	bf1e      	ittt	ne
 8000690:	2100      	movne	r1, #0
 8000692:	2000      	movne	r0, #0
 8000694:	bd30      	popne	{r4, r5, pc}
 8000696:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800069a:	d105      	bne.n	80006a8 <__adddf3+0x230>
 800069c:	0040      	lsls	r0, r0, #1
 800069e:	4149      	adcs	r1, r1
 80006a0:	bf28      	it	cs
 80006a2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd30      	pop	{r4, r5, pc}
 80006a8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80006ac:	bf3c      	itt	cc
 80006ae:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80006b2:	bd30      	popcc	{r4, r5, pc}
 80006b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006b8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80006bc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd30      	pop	{r4, r5, pc}
 80006c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ca:	bf1a      	itte	ne
 80006cc:	4619      	movne	r1, r3
 80006ce:	4610      	movne	r0, r2
 80006d0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006d4:	bf1c      	itt	ne
 80006d6:	460b      	movne	r3, r1
 80006d8:	4602      	movne	r2, r0
 80006da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006de:	bf06      	itte	eq
 80006e0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006e4:	ea91 0f03 	teqeq	r1, r3
 80006e8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006ec:	bd30      	pop	{r4, r5, pc}
 80006ee:	bf00      	nop

080006f0 <__aeabi_ui2d>:
 80006f0:	f090 0f00 	teq	r0, #0
 80006f4:	bf04      	itt	eq
 80006f6:	2100      	moveq	r1, #0
 80006f8:	4770      	bxeq	lr
 80006fa:	b530      	push	{r4, r5, lr}
 80006fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000700:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000704:	f04f 0500 	mov.w	r5, #0
 8000708:	f04f 0100 	mov.w	r1, #0
 800070c:	e750      	b.n	80005b0 <__adddf3+0x138>
 800070e:	bf00      	nop

08000710 <__aeabi_i2d>:
 8000710:	f090 0f00 	teq	r0, #0
 8000714:	bf04      	itt	eq
 8000716:	2100      	moveq	r1, #0
 8000718:	4770      	bxeq	lr
 800071a:	b530      	push	{r4, r5, lr}
 800071c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000720:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000724:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000728:	bf48      	it	mi
 800072a:	4240      	negmi	r0, r0
 800072c:	f04f 0100 	mov.w	r1, #0
 8000730:	e73e      	b.n	80005b0 <__adddf3+0x138>
 8000732:	bf00      	nop

08000734 <__aeabi_f2d>:
 8000734:	0042      	lsls	r2, r0, #1
 8000736:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800073a:	ea4f 0131 	mov.w	r1, r1, rrx
 800073e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000742:	bf1f      	itttt	ne
 8000744:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000748:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800074c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000750:	4770      	bxne	lr
 8000752:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000756:	bf08      	it	eq
 8000758:	4770      	bxeq	lr
 800075a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800075e:	bf04      	itt	eq
 8000760:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000764:	4770      	bxeq	lr
 8000766:	b530      	push	{r4, r5, lr}
 8000768:	f44f 7460 	mov.w	r4, #896	; 0x380
 800076c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000774:	e71c      	b.n	80005b0 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_ul2d>:
 8000778:	ea50 0201 	orrs.w	r2, r0, r1
 800077c:	bf08      	it	eq
 800077e:	4770      	bxeq	lr
 8000780:	b530      	push	{r4, r5, lr}
 8000782:	f04f 0500 	mov.w	r5, #0
 8000786:	e00a      	b.n	800079e <__aeabi_l2d+0x16>

08000788 <__aeabi_l2d>:
 8000788:	ea50 0201 	orrs.w	r2, r0, r1
 800078c:	bf08      	it	eq
 800078e:	4770      	bxeq	lr
 8000790:	b530      	push	{r4, r5, lr}
 8000792:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000796:	d502      	bpl.n	800079e <__aeabi_l2d+0x16>
 8000798:	4240      	negs	r0, r0
 800079a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800079e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007a2:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007aa:	f43f aed8 	beq.w	800055e <__adddf3+0xe6>
 80007ae:	f04f 0203 	mov.w	r2, #3
 80007b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007b6:	bf18      	it	ne
 80007b8:	3203      	addne	r2, #3
 80007ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007be:	bf18      	it	ne
 80007c0:	3203      	addne	r2, #3
 80007c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007c6:	f1c2 0320 	rsb	r3, r2, #32
 80007ca:	fa00 fc03 	lsl.w	ip, r0, r3
 80007ce:	fa20 f002 	lsr.w	r0, r0, r2
 80007d2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007d6:	ea40 000e 	orr.w	r0, r0, lr
 80007da:	fa21 f102 	lsr.w	r1, r1, r2
 80007de:	4414      	add	r4, r2
 80007e0:	e6bd      	b.n	800055e <__adddf3+0xe6>
 80007e2:	bf00      	nop

080007e4 <__aeabi_d2iz>:
 80007e4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007e8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80007ec:	d215      	bcs.n	800081a <__aeabi_d2iz+0x36>
 80007ee:	d511      	bpl.n	8000814 <__aeabi_d2iz+0x30>
 80007f0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80007f4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007f8:	d912      	bls.n	8000820 <__aeabi_d2iz+0x3c>
 80007fa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007fe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000802:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000806:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800080a:	fa23 f002 	lsr.w	r0, r3, r2
 800080e:	bf18      	it	ne
 8000810:	4240      	negne	r0, r0
 8000812:	4770      	bx	lr
 8000814:	f04f 0000 	mov.w	r0, #0
 8000818:	4770      	bx	lr
 800081a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800081e:	d105      	bne.n	800082c <__aeabi_d2iz+0x48>
 8000820:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000824:	bf08      	it	eq
 8000826:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800082a:	4770      	bx	lr
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop

08000834 <__aeabi_uldivmod>:
 8000834:	b953      	cbnz	r3, 800084c <__aeabi_uldivmod+0x18>
 8000836:	b94a      	cbnz	r2, 800084c <__aeabi_uldivmod+0x18>
 8000838:	2900      	cmp	r1, #0
 800083a:	bf08      	it	eq
 800083c:	2800      	cmpeq	r0, #0
 800083e:	bf1c      	itt	ne
 8000840:	f04f 31ff 	movne.w	r1, #4294967295
 8000844:	f04f 30ff 	movne.w	r0, #4294967295
 8000848:	f000 b974 	b.w	8000b34 <__aeabi_idiv0>
 800084c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000850:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000854:	f000 f806 	bl	8000864 <__udivmoddi4>
 8000858:	f8dd e004 	ldr.w	lr, [sp, #4]
 800085c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000860:	b004      	add	sp, #16
 8000862:	4770      	bx	lr

08000864 <__udivmoddi4>:
 8000864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000868:	9d08      	ldr	r5, [sp, #32]
 800086a:	4604      	mov	r4, r0
 800086c:	468e      	mov	lr, r1
 800086e:	2b00      	cmp	r3, #0
 8000870:	d14d      	bne.n	800090e <__udivmoddi4+0xaa>
 8000872:	428a      	cmp	r2, r1
 8000874:	4694      	mov	ip, r2
 8000876:	d969      	bls.n	800094c <__udivmoddi4+0xe8>
 8000878:	fab2 f282 	clz	r2, r2
 800087c:	b152      	cbz	r2, 8000894 <__udivmoddi4+0x30>
 800087e:	fa01 f302 	lsl.w	r3, r1, r2
 8000882:	f1c2 0120 	rsb	r1, r2, #32
 8000886:	fa20 f101 	lsr.w	r1, r0, r1
 800088a:	fa0c fc02 	lsl.w	ip, ip, r2
 800088e:	ea41 0e03 	orr.w	lr, r1, r3
 8000892:	4094      	lsls	r4, r2
 8000894:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000898:	0c21      	lsrs	r1, r4, #16
 800089a:	fbbe f6f8 	udiv	r6, lr, r8
 800089e:	fa1f f78c 	uxth.w	r7, ip
 80008a2:	fb08 e316 	mls	r3, r8, r6, lr
 80008a6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80008aa:	fb06 f107 	mul.w	r1, r6, r7
 80008ae:	4299      	cmp	r1, r3
 80008b0:	d90a      	bls.n	80008c8 <__udivmoddi4+0x64>
 80008b2:	eb1c 0303 	adds.w	r3, ip, r3
 80008b6:	f106 30ff 	add.w	r0, r6, #4294967295
 80008ba:	f080 811f 	bcs.w	8000afc <__udivmoddi4+0x298>
 80008be:	4299      	cmp	r1, r3
 80008c0:	f240 811c 	bls.w	8000afc <__udivmoddi4+0x298>
 80008c4:	3e02      	subs	r6, #2
 80008c6:	4463      	add	r3, ip
 80008c8:	1a5b      	subs	r3, r3, r1
 80008ca:	b2a4      	uxth	r4, r4
 80008cc:	fbb3 f0f8 	udiv	r0, r3, r8
 80008d0:	fb08 3310 	mls	r3, r8, r0, r3
 80008d4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80008d8:	fb00 f707 	mul.w	r7, r0, r7
 80008dc:	42a7      	cmp	r7, r4
 80008de:	d90a      	bls.n	80008f6 <__udivmoddi4+0x92>
 80008e0:	eb1c 0404 	adds.w	r4, ip, r4
 80008e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80008e8:	f080 810a 	bcs.w	8000b00 <__udivmoddi4+0x29c>
 80008ec:	42a7      	cmp	r7, r4
 80008ee:	f240 8107 	bls.w	8000b00 <__udivmoddi4+0x29c>
 80008f2:	4464      	add	r4, ip
 80008f4:	3802      	subs	r0, #2
 80008f6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80008fa:	1be4      	subs	r4, r4, r7
 80008fc:	2600      	movs	r6, #0
 80008fe:	b11d      	cbz	r5, 8000908 <__udivmoddi4+0xa4>
 8000900:	40d4      	lsrs	r4, r2
 8000902:	2300      	movs	r3, #0
 8000904:	e9c5 4300 	strd	r4, r3, [r5]
 8000908:	4631      	mov	r1, r6
 800090a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800090e:	428b      	cmp	r3, r1
 8000910:	d909      	bls.n	8000926 <__udivmoddi4+0xc2>
 8000912:	2d00      	cmp	r5, #0
 8000914:	f000 80ef 	beq.w	8000af6 <__udivmoddi4+0x292>
 8000918:	2600      	movs	r6, #0
 800091a:	e9c5 0100 	strd	r0, r1, [r5]
 800091e:	4630      	mov	r0, r6
 8000920:	4631      	mov	r1, r6
 8000922:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000926:	fab3 f683 	clz	r6, r3
 800092a:	2e00      	cmp	r6, #0
 800092c:	d14a      	bne.n	80009c4 <__udivmoddi4+0x160>
 800092e:	428b      	cmp	r3, r1
 8000930:	d302      	bcc.n	8000938 <__udivmoddi4+0xd4>
 8000932:	4282      	cmp	r2, r0
 8000934:	f200 80f9 	bhi.w	8000b2a <__udivmoddi4+0x2c6>
 8000938:	1a84      	subs	r4, r0, r2
 800093a:	eb61 0303 	sbc.w	r3, r1, r3
 800093e:	2001      	movs	r0, #1
 8000940:	469e      	mov	lr, r3
 8000942:	2d00      	cmp	r5, #0
 8000944:	d0e0      	beq.n	8000908 <__udivmoddi4+0xa4>
 8000946:	e9c5 4e00 	strd	r4, lr, [r5]
 800094a:	e7dd      	b.n	8000908 <__udivmoddi4+0xa4>
 800094c:	b902      	cbnz	r2, 8000950 <__udivmoddi4+0xec>
 800094e:	deff      	udf	#255	; 0xff
 8000950:	fab2 f282 	clz	r2, r2
 8000954:	2a00      	cmp	r2, #0
 8000956:	f040 8092 	bne.w	8000a7e <__udivmoddi4+0x21a>
 800095a:	eba1 010c 	sub.w	r1, r1, ip
 800095e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000962:	fa1f fe8c 	uxth.w	lr, ip
 8000966:	2601      	movs	r6, #1
 8000968:	0c20      	lsrs	r0, r4, #16
 800096a:	fbb1 f3f7 	udiv	r3, r1, r7
 800096e:	fb07 1113 	mls	r1, r7, r3, r1
 8000972:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000976:	fb0e f003 	mul.w	r0, lr, r3
 800097a:	4288      	cmp	r0, r1
 800097c:	d908      	bls.n	8000990 <__udivmoddi4+0x12c>
 800097e:	eb1c 0101 	adds.w	r1, ip, r1
 8000982:	f103 38ff 	add.w	r8, r3, #4294967295
 8000986:	d202      	bcs.n	800098e <__udivmoddi4+0x12a>
 8000988:	4288      	cmp	r0, r1
 800098a:	f200 80cb 	bhi.w	8000b24 <__udivmoddi4+0x2c0>
 800098e:	4643      	mov	r3, r8
 8000990:	1a09      	subs	r1, r1, r0
 8000992:	b2a4      	uxth	r4, r4
 8000994:	fbb1 f0f7 	udiv	r0, r1, r7
 8000998:	fb07 1110 	mls	r1, r7, r0, r1
 800099c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80009a0:	fb0e fe00 	mul.w	lr, lr, r0
 80009a4:	45a6      	cmp	lr, r4
 80009a6:	d908      	bls.n	80009ba <__udivmoddi4+0x156>
 80009a8:	eb1c 0404 	adds.w	r4, ip, r4
 80009ac:	f100 31ff 	add.w	r1, r0, #4294967295
 80009b0:	d202      	bcs.n	80009b8 <__udivmoddi4+0x154>
 80009b2:	45a6      	cmp	lr, r4
 80009b4:	f200 80bb 	bhi.w	8000b2e <__udivmoddi4+0x2ca>
 80009b8:	4608      	mov	r0, r1
 80009ba:	eba4 040e 	sub.w	r4, r4, lr
 80009be:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80009c2:	e79c      	b.n	80008fe <__udivmoddi4+0x9a>
 80009c4:	f1c6 0720 	rsb	r7, r6, #32
 80009c8:	40b3      	lsls	r3, r6
 80009ca:	fa22 fc07 	lsr.w	ip, r2, r7
 80009ce:	ea4c 0c03 	orr.w	ip, ip, r3
 80009d2:	fa20 f407 	lsr.w	r4, r0, r7
 80009d6:	fa01 f306 	lsl.w	r3, r1, r6
 80009da:	431c      	orrs	r4, r3
 80009dc:	40f9      	lsrs	r1, r7
 80009de:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80009e2:	fa00 f306 	lsl.w	r3, r0, r6
 80009e6:	fbb1 f8f9 	udiv	r8, r1, r9
 80009ea:	0c20      	lsrs	r0, r4, #16
 80009ec:	fa1f fe8c 	uxth.w	lr, ip
 80009f0:	fb09 1118 	mls	r1, r9, r8, r1
 80009f4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80009f8:	fb08 f00e 	mul.w	r0, r8, lr
 80009fc:	4288      	cmp	r0, r1
 80009fe:	fa02 f206 	lsl.w	r2, r2, r6
 8000a02:	d90b      	bls.n	8000a1c <__udivmoddi4+0x1b8>
 8000a04:	eb1c 0101 	adds.w	r1, ip, r1
 8000a08:	f108 3aff 	add.w	sl, r8, #4294967295
 8000a0c:	f080 8088 	bcs.w	8000b20 <__udivmoddi4+0x2bc>
 8000a10:	4288      	cmp	r0, r1
 8000a12:	f240 8085 	bls.w	8000b20 <__udivmoddi4+0x2bc>
 8000a16:	f1a8 0802 	sub.w	r8, r8, #2
 8000a1a:	4461      	add	r1, ip
 8000a1c:	1a09      	subs	r1, r1, r0
 8000a1e:	b2a4      	uxth	r4, r4
 8000a20:	fbb1 f0f9 	udiv	r0, r1, r9
 8000a24:	fb09 1110 	mls	r1, r9, r0, r1
 8000a28:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000a2c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000a30:	458e      	cmp	lr, r1
 8000a32:	d908      	bls.n	8000a46 <__udivmoddi4+0x1e2>
 8000a34:	eb1c 0101 	adds.w	r1, ip, r1
 8000a38:	f100 34ff 	add.w	r4, r0, #4294967295
 8000a3c:	d26c      	bcs.n	8000b18 <__udivmoddi4+0x2b4>
 8000a3e:	458e      	cmp	lr, r1
 8000a40:	d96a      	bls.n	8000b18 <__udivmoddi4+0x2b4>
 8000a42:	3802      	subs	r0, #2
 8000a44:	4461      	add	r1, ip
 8000a46:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000a4a:	fba0 9402 	umull	r9, r4, r0, r2
 8000a4e:	eba1 010e 	sub.w	r1, r1, lr
 8000a52:	42a1      	cmp	r1, r4
 8000a54:	46c8      	mov	r8, r9
 8000a56:	46a6      	mov	lr, r4
 8000a58:	d356      	bcc.n	8000b08 <__udivmoddi4+0x2a4>
 8000a5a:	d053      	beq.n	8000b04 <__udivmoddi4+0x2a0>
 8000a5c:	b15d      	cbz	r5, 8000a76 <__udivmoddi4+0x212>
 8000a5e:	ebb3 0208 	subs.w	r2, r3, r8
 8000a62:	eb61 010e 	sbc.w	r1, r1, lr
 8000a66:	fa01 f707 	lsl.w	r7, r1, r7
 8000a6a:	fa22 f306 	lsr.w	r3, r2, r6
 8000a6e:	40f1      	lsrs	r1, r6
 8000a70:	431f      	orrs	r7, r3
 8000a72:	e9c5 7100 	strd	r7, r1, [r5]
 8000a76:	2600      	movs	r6, #0
 8000a78:	4631      	mov	r1, r6
 8000a7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a7e:	f1c2 0320 	rsb	r3, r2, #32
 8000a82:	40d8      	lsrs	r0, r3
 8000a84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a88:	fa21 f303 	lsr.w	r3, r1, r3
 8000a8c:	4091      	lsls	r1, r2
 8000a8e:	4301      	orrs	r1, r0
 8000a90:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a94:	fa1f fe8c 	uxth.w	lr, ip
 8000a98:	fbb3 f0f7 	udiv	r0, r3, r7
 8000a9c:	fb07 3610 	mls	r6, r7, r0, r3
 8000aa0:	0c0b      	lsrs	r3, r1, #16
 8000aa2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000aa6:	fb00 f60e 	mul.w	r6, r0, lr
 8000aaa:	429e      	cmp	r6, r3
 8000aac:	fa04 f402 	lsl.w	r4, r4, r2
 8000ab0:	d908      	bls.n	8000ac4 <__udivmoddi4+0x260>
 8000ab2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ab6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000aba:	d22f      	bcs.n	8000b1c <__udivmoddi4+0x2b8>
 8000abc:	429e      	cmp	r6, r3
 8000abe:	d92d      	bls.n	8000b1c <__udivmoddi4+0x2b8>
 8000ac0:	3802      	subs	r0, #2
 8000ac2:	4463      	add	r3, ip
 8000ac4:	1b9b      	subs	r3, r3, r6
 8000ac6:	b289      	uxth	r1, r1
 8000ac8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000acc:	fb07 3316 	mls	r3, r7, r6, r3
 8000ad0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ad4:	fb06 f30e 	mul.w	r3, r6, lr
 8000ad8:	428b      	cmp	r3, r1
 8000ada:	d908      	bls.n	8000aee <__udivmoddi4+0x28a>
 8000adc:	eb1c 0101 	adds.w	r1, ip, r1
 8000ae0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ae4:	d216      	bcs.n	8000b14 <__udivmoddi4+0x2b0>
 8000ae6:	428b      	cmp	r3, r1
 8000ae8:	d914      	bls.n	8000b14 <__udivmoddi4+0x2b0>
 8000aea:	3e02      	subs	r6, #2
 8000aec:	4461      	add	r1, ip
 8000aee:	1ac9      	subs	r1, r1, r3
 8000af0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000af4:	e738      	b.n	8000968 <__udivmoddi4+0x104>
 8000af6:	462e      	mov	r6, r5
 8000af8:	4628      	mov	r0, r5
 8000afa:	e705      	b.n	8000908 <__udivmoddi4+0xa4>
 8000afc:	4606      	mov	r6, r0
 8000afe:	e6e3      	b.n	80008c8 <__udivmoddi4+0x64>
 8000b00:	4618      	mov	r0, r3
 8000b02:	e6f8      	b.n	80008f6 <__udivmoddi4+0x92>
 8000b04:	454b      	cmp	r3, r9
 8000b06:	d2a9      	bcs.n	8000a5c <__udivmoddi4+0x1f8>
 8000b08:	ebb9 0802 	subs.w	r8, r9, r2
 8000b0c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000b10:	3801      	subs	r0, #1
 8000b12:	e7a3      	b.n	8000a5c <__udivmoddi4+0x1f8>
 8000b14:	4646      	mov	r6, r8
 8000b16:	e7ea      	b.n	8000aee <__udivmoddi4+0x28a>
 8000b18:	4620      	mov	r0, r4
 8000b1a:	e794      	b.n	8000a46 <__udivmoddi4+0x1e2>
 8000b1c:	4640      	mov	r0, r8
 8000b1e:	e7d1      	b.n	8000ac4 <__udivmoddi4+0x260>
 8000b20:	46d0      	mov	r8, sl
 8000b22:	e77b      	b.n	8000a1c <__udivmoddi4+0x1b8>
 8000b24:	3b02      	subs	r3, #2
 8000b26:	4461      	add	r1, ip
 8000b28:	e732      	b.n	8000990 <__udivmoddi4+0x12c>
 8000b2a:	4630      	mov	r0, r6
 8000b2c:	e709      	b.n	8000942 <__udivmoddi4+0xde>
 8000b2e:	4464      	add	r4, ip
 8000b30:	3802      	subs	r0, #2
 8000b32:	e742      	b.n	80009ba <__udivmoddi4+0x156>

08000b34 <__aeabi_idiv0>:
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop

08000b38 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b38:	480d      	ldr	r0, [pc, #52]	; (8000b70 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b3a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b3c:	480d      	ldr	r0, [pc, #52]	; (8000b74 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b3e:	490e      	ldr	r1, [pc, #56]	; (8000b78 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b40:	4a0e      	ldr	r2, [pc, #56]	; (8000b7c <LoopForever+0xe>)
  movs r3, #0
 8000b42:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000b44:	e002      	b.n	8000b4c <LoopCopyDataInit>

08000b46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b4a:	3304      	adds	r3, #4

08000b4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b50:	d3f9      	bcc.n	8000b46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b52:	4a0b      	ldr	r2, [pc, #44]	; (8000b80 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b54:	4c0b      	ldr	r4, [pc, #44]	; (8000b84 <LoopForever+0x16>)
  movs r3, #0
 8000b56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b58:	e001      	b.n	8000b5e <LoopFillZerobss>

08000b5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b5c:	3204      	adds	r2, #4

08000b5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b60:	d3fb      	bcc.n	8000b5a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000b62:	f003 ff03 	bl	800496c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b66:	f009 f967 	bl	8009e38 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b6a:	f000 fbe9 	bl	8001340 <main>

08000b6e <LoopForever>:

LoopForever:
    b LoopForever
 8000b6e:	e7fe      	b.n	8000b6e <LoopForever>
  ldr   r0, =_estack
 8000b70:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000b74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b78:	20000684 	.word	0x20000684
  ldr r2, =_sidata
 8000b7c:	0800a2c4 	.word	0x0800a2c4
  ldr r2, =_sbss
 8000b80:	20000684 	.word	0x20000684
  ldr r4, =_ebss
 8000b84:	20001d5c 	.word	0x20001d5c

08000b88 <BusFault_Handler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b88:	e7fe      	b.n	8000b88 <BusFault_Handler>
	...

08000b8c <ASPEP_start>:

  return (crc == 0U);
}

void ASPEP_start(ASPEP_Handle_t *pHandle)
{
 8000b8c:	b570      	push	{r4, r5, r6, lr}
 8000b8e:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->fASPEP_HWInit(pHandle->HWIp);
 8000b90:	6940      	ldr	r0, [r0, #20]
 8000b92:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000b94:	4798      	blx	r3
    pHandle->ASPEP_State = ASPEP_IDLE;
 8000b96:	2300      	movs	r3, #0
    pHandle->ASPEP_TL_State = WAITING_PACKET;
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/

    /* Configure UART to receive first packet*/
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000b98:	6d65      	ldr	r5, [r4, #84]	; 0x54
    pHandle->ASPEP_State = ASPEP_IDLE;
 8000b9a:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
 8000b9e:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000ba2:	6960      	ldr	r0, [r4, #20]
 8000ba4:	f104 011c 	add.w	r1, r4, #28
 8000ba8:	462b      	mov	r3, r5
 8000baa:	2204      	movs	r2, #4
#ifdef NULL_PTR_ASP
  }
#endif
}
 8000bac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000bb0:	4718      	bx	r3
 8000bb2:	bf00      	nop

08000bb4 <ASPEP_sendBeacon>:

void ASPEP_sendBeacon(ASPEP_Handle_t *pHandle, ASPEP_Capabilities_def *capabilities)
{
 8000bb4:	b410      	push	{r4}
  {
#endif
    uint32_t *packet = (uint32_t *)pHandle->ctrlBuffer.buffer; //cstat !MISRAC2012-Rule-11.3
    *packet = (BEACON
               | (((uint32_t)capabilities->version) << 4U)
               | (((uint32_t)capabilities->DATA_CRC) << 7U)
 8000bb6:	780b      	ldrb	r3, [r1, #0]
               | (((uint32_t)capabilities->version) << 4U)
 8000bb8:	790a      	ldrb	r2, [r1, #4]
               | (((uint32_t)capabilities->RX_maxSize) << 8U)
               | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 8000bba:	f891 c002 	ldrb.w	ip, [r1, #2]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000bbe:	4c1e      	ldr	r4, [pc, #120]	; (8000c38 <ASPEP_sendBeacon+0x84>)
               | (((uint32_t)capabilities->DATA_CRC) << 7U)
 8000bc0:	01db      	lsls	r3, r3, #7
               | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 8000bc2:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
               | (((uint32_t)capabilities->RX_maxSize) << 8U)
 8000bc6:	784a      	ldrb	r2, [r1, #1]
               | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 8000bc8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000bcc:	78ca      	ldrb	r2, [r1, #3]
 8000bce:	ea43 338c 	orr.w	r3, r3, ip, lsl #14
 8000bd2:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000bd6:	b2da      	uxtb	r2, r3
 8000bd8:	f042 0205 	orr.w	r2, r2, #5
  header &= 0x0fffffffU;
 8000bdc:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000be0:	5ca2      	ldrb	r2, [r4, r2]
 8000be2:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 8000be6:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000be8:	5ca2      	ldrb	r2, [r4, r2]
 8000bea:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
 8000bee:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000bf0:	5ca2      	ldrb	r2, [r4, r2]
 8000bf2:	4c12      	ldr	r4, [pc, #72]	; (8000c3c <ASPEP_sendBeacon+0x88>)
 8000bf4:	ea82 6211 	eor.w	r2, r2, r1, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 8000bf8:	5ca2      	ldrb	r2, [r4, r2]
 8000bfa:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8000bfe:	f043 0305 	orr.w	r3, r3, #5
 8000c02:	6203      	str	r3, [r0, #32]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c04:	b672      	cpsid	i
  {
#endif
    /* Insert CRC header in the packet to send */
    ASPEP_ComputeHeaderCRC((uint32_t *)txBuffer); //cstat !MISRAC2012-Rule-11.5
    __disable_irq(); /*TODO: Disable High frequency task is enough */
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000c06:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8000c08:	b14b      	cbz	r3, 8000c1e <ASPEP_sendBeacon+0x6a>
  __ASM volatile ("cpsie i" : : : "memory");
 8000c0a:	b662      	cpsie	i
          pHandle->syncBuffer.length = bufferLength;
        }
      }
      else if(ASPEP_CTRL == dataType)
      {
        if (pHandle->ctrlBuffer.state != available)
 8000c0c:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000c10:	b913      	cbnz	r3, 8000c18 <ASPEP_sendBeacon+0x64>
        {
          result = ASPEP_BUFFER_ERROR;
        }
        else
        {
          pHandle->ctrlBuffer.state = pending;
 8000c12:	2302      	movs	r3, #2
 8000c14:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
}
 8000c18:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000c1c:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000c1e:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 8000c22:	2303      	movs	r3, #3
 8000c24:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000c28:	6481      	str	r1, [r0, #72]	; 0x48
 8000c2a:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000c2c:	2204      	movs	r2, #4
 8000c2e:	6d83      	ldr	r3, [r0, #88]	; 0x58
}
 8000c30:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000c34:	6940      	ldr	r0, [r0, #20]
 8000c36:	4718      	bx	r3
 8000c38:	08009ed4 	.word	0x08009ed4
 8000c3c:	08009ec4 	.word	0x08009ec4

08000c40 <ASPEP_sendPing>:
{
 8000c40:	b530      	push	{r4, r5, lr}
              | (uint32_t)((uint32_t)cBit << 5U)
 8000c42:	ea4f 1c41 	mov.w	ip, r1, lsl #5
    uint8_t Nbit = pHandle->syncPacketCount & 0x1U; /* Keep only LSB */
 8000c46:	f890 e060 	ldrb.w	lr, [r0, #96]	; 0x60
    uint8_t ipID = pHandle->liid & 0xFU;
 8000c4a:	f890 4063 	ldrb.w	r4, [r0, #99]	; 0x63
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000c4e:	4d1e      	ldr	r5, [pc, #120]	; (8000cc8 <ASPEP_sendPing+0x88>)
              | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000c50:	ea4c 1c01 	orr.w	ip, ip, r1, lsl #4
              | (uint32_t)((uint32_t)Nbit << 6U)
 8000c54:	f00e 0e01 	and.w	lr, lr, #1
              | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000c58:	ea4c 3c02 	orr.w	ip, ip, r2, lsl #12
 8000c5c:	ea4c 138e 	orr.w	r3, ip, lr, lsl #6
 8000c60:	ea43 13ce 	orr.w	r3, r3, lr, lsl #7
              | (uint32_t)((uint32_t)ipID << 8U)
 8000c64:	f004 040f 	and.w	r4, r4, #15
              | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000c68:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000c6c:	b2da      	uxtb	r2, r3
 8000c6e:	4c17      	ldr	r4, [pc, #92]	; (8000ccc <ASPEP_sendPing+0x8c>)
 8000c70:	f042 0206 	orr.w	r2, r2, #6
              | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000c74:	f043 0106 	orr.w	r1, r3, #6
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000c78:	5ca2      	ldrb	r2, [r4, r2]
 8000c7a:	ea82 2213 	eor.w	r2, r2, r3, lsr #8
 8000c7e:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000c80:	5ca2      	ldrb	r2, [r4, r2]
 8000c82:	ea82 4213 	eor.w	r2, r2, r3, lsr #16
 8000c86:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000c88:	5ca2      	ldrb	r2, [r4, r2]
 8000c8a:	ea82 6313 	eor.w	r3, r2, r3, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 8000c8e:	5ceb      	ldrb	r3, [r5, r3]
 8000c90:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 8000c94:	6203      	str	r3, [r0, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8000c96:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000c98:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8000c9a:	b13b      	cbz	r3, 8000cac <ASPEP_sendPing+0x6c>
  __ASM volatile ("cpsie i" : : : "memory");
 8000c9c:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 8000c9e:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000ca2:	b913      	cbnz	r3, 8000caa <ASPEP_sendPing+0x6a>
          pHandle->ctrlBuffer.state = pending;
 8000ca4:	2302      	movs	r3, #2
 8000ca6:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
}
 8000caa:	bd30      	pop	{r4, r5, pc}
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000cac:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000cb6:	6481      	str	r1, [r0, #72]	; 0x48
 8000cb8:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000cba:	2204      	movs	r2, #4
 8000cbc:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8000cbe:	6940      	ldr	r0, [r0, #20]
}
 8000cc0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000cc4:	4718      	bx	r3
 8000cc6:	bf00      	nop
 8000cc8:	08009ec4 	.word	0x08009ec4
 8000ccc:	08009ed4 	.word	0x08009ed4

08000cd0 <ASPEP_getBuffer>:
    if (MCTL_SYNC == syncAsync)
 8000cd0:	2a0a      	cmp	r2, #10
{
 8000cd2:	b410      	push	{r4}
 8000cd4:	4603      	mov	r3, r0
    if (MCTL_SYNC == syncAsync)
 8000cd6:	d00b      	beq.n	8000cf0 <ASPEP_getBuffer+0x20>
      if ((pHandle->asyncBufferA.state > writeLock) && (pHandle->asyncBufferB.state > writeLock))
 8000cd8:	f890 2036 	ldrb.w	r2, [r0, #54]	; 0x36
 8000cdc:	2a01      	cmp	r2, #1
 8000cde:	d921      	bls.n	8000d24 <ASPEP_getBuffer+0x54>
 8000ce0:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 8000ce4:	2a01      	cmp	r2, #1
 8000ce6:	d911      	bls.n	8000d0c <ASPEP_getBuffer+0x3c>
        result = false;
 8000ce8:	2000      	movs	r0, #0
}
 8000cea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000cee:	4770      	bx	lr
      if (pHandle->syncBuffer.state <= writeLock) /* Possible values are free or writeLock*/
 8000cf0:	f890 202e 	ldrb.w	r2, [r0, #46]	; 0x2e
 8000cf4:	2a01      	cmp	r2, #1
 8000cf6:	d8f7      	bhi.n	8000ce8 <ASPEP_getBuffer+0x18>
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 8000cf8:	6a82      	ldr	r2, [r0, #40]	; 0x28
        pHandle->syncBuffer.state = writeLock;
 8000cfa:	2401      	movs	r4, #1
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 8000cfc:	3204      	adds	r2, #4
 8000cfe:	600a      	str	r2, [r1, #0]
        pHandle->syncBuffer.state = writeLock;
 8000d00:	f883 402e 	strb.w	r4, [r3, #46]	; 0x2e
  bool result = true;
 8000d04:	4620      	mov	r0, r4
}
 8000d06:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000d0a:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 8000d0c:	6b82      	ldr	r2, [r0, #56]	; 0x38
          pHandle->asyncBufferB.state = writeLock;
 8000d0e:	2001      	movs	r0, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 8000d10:	f103 0438 	add.w	r4, r3, #56	; 0x38
          pHandle->asyncBufferB.state = writeLock;
 8000d14:	f883 003e 	strb.w	r0, [r3, #62]	; 0x3e
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 8000d18:	3204      	adds	r2, #4
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 8000d1a:	641c      	str	r4, [r3, #64]	; 0x40
}
 8000d1c:	f85d 4b04 	ldr.w	r4, [sp], #4
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 8000d20:	600a      	str	r2, [r1, #0]
}
 8000d22:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 8000d24:	6b02      	ldr	r2, [r0, #48]	; 0x30
          pHandle->asyncBufferA.state = writeLock;
 8000d26:	2001      	movs	r0, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 8000d28:	f103 0430 	add.w	r4, r3, #48	; 0x30
          pHandle->asyncBufferA.state = writeLock;
 8000d2c:	f883 0036 	strb.w	r0, [r3, #54]	; 0x36
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 8000d30:	3204      	adds	r2, #4
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 8000d32:	641c      	str	r4, [r3, #64]	; 0x40
}
 8000d34:	f85d 4b04 	ldr.w	r4, [sp], #4
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 8000d38:	600a      	str	r2, [r1, #0]
}
 8000d3a:	4770      	bx	lr

08000d3c <ASPEP_sendPacket>:
{
 8000d3c:	b570      	push	{r4, r5, r6, lr}
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 8000d3e:	f890 4064 	ldrb.w	r4, [r0, #100]	; 0x64
 8000d42:	2c02      	cmp	r4, #2
 8000d44:	d002      	beq.n	8000d4c <ASPEP_sendPacket+0x10>
      result = ASPEP_NOT_CONNECTED;
 8000d46:	2102      	movs	r1, #2
}
 8000d48:	4608      	mov	r0, r1
 8000d4a:	bd70      	pop	{r4, r5, r6, pc}
      tmpHeader = ((uint32_t)((uint32_t)txDataLengthTemp << (uint32_t)4) | (uint32_t)syncAsync);
 8000d4c:	ea43 1402 	orr.w	r4, r3, r2, lsl #4
      *header = tmpHeader;
 8000d50:	f841 4c04 	str.w	r4, [r1, #-4]
      if (1U == pHandle->Capabilities.DATA_CRC)
 8000d54:	f890 406c 	ldrb.w	r4, [r0, #108]	; 0x6c
 8000d58:	2c01      	cmp	r4, #1
 8000d5a:	d104      	bne.n	8000d66 <ASPEP_sendPacket+0x2a>
        packet[txDataLengthTemp] = (uint8_t)0xCA; /* Dummy CRC */
 8000d5c:	f64f 64ca 	movw	r4, #65226	; 0xfeca
 8000d60:	528c      	strh	r4, [r1, r2]
        txDataLengthTemp += (uint16_t)ASPEP_DATACRC_SIZE;
 8000d62:	3202      	adds	r2, #2
 8000d64:	b292      	uxth	r2, r2
      if (MCTL_SYNC == syncAsync)
 8000d66:	2b0a      	cmp	r3, #10
 8000d68:	d103      	bne.n	8000d72 <ASPEP_sendPacket+0x36>
        if (pSupHandle->MCP_PacketAvailable)
 8000d6a:	7c04      	ldrb	r4, [r0, #16]
 8000d6c:	b394      	cbz	r4, 8000dd4 <ASPEP_sendPacket+0x98>
          pSupHandle->MCP_PacketAvailable = false; /* CMD from master is processed*/
 8000d6e:	2400      	movs	r4, #0
 8000d70:	7404      	strb	r4, [r0, #16]
  uint32_t header = *headerPtr;
 8000d72:	f851 4c04 	ldr.w	r4, [r1, #-4]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000d76:	4d35      	ldr	r5, [pc, #212]	; (8000e4c <ASPEP_sendPacket+0x110>)
 8000d78:	b2e6      	uxtb	r6, r4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000d7a:	f3c4 2e07 	ubfx	lr, r4, #8, #8
 8000d7e:	5dae      	ldrb	r6, [r5, r6]
 8000d80:	ea8e 0e06 	eor.w	lr, lr, r6
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 8000d84:	3204      	adds	r2, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000d86:	f815 600e 	ldrb.w	r6, [r5, lr]
 8000d8a:	f3c4 4e07 	ubfx	lr, r4, #16, #8
 8000d8e:	ea8e 0e06 	eor.w	lr, lr, r6
      header--; /* Header ues 4*8 bits on top of txBuffer*/
 8000d92:	f1a1 0c04 	sub.w	ip, r1, #4
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000d96:	f815 e00e 	ldrb.w	lr, [r5, lr]
 8000d9a:	f3c4 6503 	ubfx	r5, r4, #24, #4
 8000d9e:	ea8e 0e05 	eor.w	lr, lr, r5
 8000da2:	4d2b      	ldr	r5, [pc, #172]	; (8000e50 <ASPEP_sendPacket+0x114>)
  *headerPtr |= (uint32_t)crc << 28;
 8000da4:	f815 500e 	ldrb.w	r5, [r5, lr]
 8000da8:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 8000dac:	b292      	uxth	r2, r2
  *headerPtr |= (uint32_t)crc << 28;
 8000dae:	f841 4c04 	str.w	r4, [r1, #-4]
  __ASM volatile ("cpsid i" : : : "memory");
 8000db2:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000db4:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8000db6:	b1e1      	cbz	r1, 8000df2 <ASPEP_sendPacket+0xb6>
  __ASM volatile ("cpsie i" : : : "memory");
 8000db8:	b662      	cpsie	i
      if (MCTL_ASYNC == dataType)
 8000dba:	2b09      	cmp	r3, #9
 8000dbc:	d00d      	beq.n	8000dda <ASPEP_sendPacket+0x9e>
      else if (MCTL_SYNC == dataType)
 8000dbe:	2b0a      	cmp	r3, #10
 8000dc0:	d02e      	beq.n	8000e20 <ASPEP_sendPacket+0xe4>
      else if(ASPEP_CTRL == dataType)
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d132      	bne.n	8000e2c <ASPEP_sendPacket+0xf0>
        if (pHandle->ctrlBuffer.state != available)
 8000dc6:	f890 1024 	ldrb.w	r1, [r0, #36]	; 0x24
 8000dca:	bb69      	cbnz	r1, 8000e28 <ASPEP_sendPacket+0xec>
          pHandle->ctrlBuffer.state = pending;
 8000dcc:	2302      	movs	r3, #2
 8000dce:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
 8000dd2:	e7b9      	b.n	8000d48 <ASPEP_sendPacket+0xc>
          result = MCTL_SYNC_NOT_EXPECTED;
 8000dd4:	2101      	movs	r1, #1
}
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	bd70      	pop	{r4, r5, r6, pc}
        if (txBuffer != (uint8_t *)pHandle->lastRequestedAsyncBuff->buffer)
 8000dda:	6c03      	ldr	r3, [r0, #64]	; 0x40
        if (NULL == pHandle->asyncNextBuffer)
 8000ddc:	6c44      	ldr	r4, [r0, #68]	; 0x44
        if (txBuffer != (uint8_t *)pHandle->lastRequestedAsyncBuff->buffer)
 8000dde:	6819      	ldr	r1, [r3, #0]
          result = ASPEP_BUFFER_ERROR;
 8000de0:	458c      	cmp	ip, r1
 8000de2:	bf14      	ite	ne
 8000de4:	2103      	movne	r1, #3
 8000de6:	2100      	moveq	r1, #0
        if (NULL == pHandle->asyncNextBuffer)
 8000de8:	b36c      	cbz	r4, 8000e46 <ASPEP_sendPacket+0x10a>
        pHandle->lastRequestedAsyncBuff->state = pending;
 8000dea:	2002      	movs	r0, #2
 8000dec:	7198      	strb	r0, [r3, #6]
        pHandle->lastRequestedAsyncBuff->length = bufferLength;
 8000dee:	809a      	strh	r2, [r3, #4]
 8000df0:	e7aa      	b.n	8000d48 <ASPEP_sendPacket+0xc>
      if (MCTL_ASYNC == dataType)
 8000df2:	2b09      	cmp	r3, #9
 8000df4:	d022      	beq.n	8000e3c <ASPEP_sendPacket+0x100>
      else if (MCTL_SYNC == dataType)
 8000df6:	2b0a      	cmp	r3, #10
        pHandle->syncBuffer.state = readLock;
 8000df8:	f04f 0103 	mov.w	r1, #3
        pHandle->lockBuffer = (void *) &pHandle->syncBuffer;
 8000dfc:	bf0b      	itete	eq
 8000dfe:	f100 0328 	addeq.w	r3, r0, #40	; 0x28
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000e02:	f100 0320 	addne.w	r3, r0, #32
        pHandle->syncBuffer.state = readLock;
 8000e06:	f880 102e 	strbeq.w	r1, [r0, #46]	; 0x2e
        pHandle->ctrlBuffer.state = readLock;
 8000e0a:	f880 1024 	strbne.w	r1, [r0, #36]	; 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000e0e:	6483      	str	r3, [r0, #72]	; 0x48
 8000e10:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000e12:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8000e14:	6940      	ldr	r0, [r0, #20]
 8000e16:	4661      	mov	r1, ip
 8000e18:	4798      	blx	r3
 8000e1a:	2100      	movs	r1, #0
}
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	bd70      	pop	{r4, r5, r6, pc}
        if (pHandle -> syncBuffer.state != writeLock)
 8000e20:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d003      	beq.n	8000e30 <ASPEP_sendPacket+0xf4>
          result = ASPEP_BUFFER_ERROR;
 8000e28:	2103      	movs	r1, #3
 8000e2a:	e78d      	b.n	8000d48 <ASPEP_sendPacket+0xc>
  uint8_t result = ASPEP_OK;
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	e78b      	b.n	8000d48 <ASPEP_sendPacket+0xc>
          pHandle->syncBuffer.state = pending;
 8000e30:	2302      	movs	r3, #2
 8000e32:	f880 302e 	strb.w	r3, [r0, #46]	; 0x2e
          pHandle->syncBuffer.length = bufferLength;
 8000e36:	8582      	strh	r2, [r0, #44]	; 0x2c
  uint8_t result = ASPEP_OK;
 8000e38:	2100      	movs	r1, #0
 8000e3a:	e785      	b.n	8000d48 <ASPEP_sendPacket+0xc>
        pHandle->lastRequestedAsyncBuff->state = readLock;
 8000e3c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000e3e:	2103      	movs	r1, #3
 8000e40:	7199      	strb	r1, [r3, #6]
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 8000e42:	6483      	str	r3, [r0, #72]	; 0x48
 8000e44:	e7e4      	b.n	8000e10 <ASPEP_sendPacket+0xd4>
          pHandle->asyncNextBuffer = pHandle->lastRequestedAsyncBuff;
 8000e46:	6443      	str	r3, [r0, #68]	; 0x44
 8000e48:	e7cf      	b.n	8000dea <ASPEP_sendPacket+0xae>
 8000e4a:	bf00      	nop
 8000e4c:	08009ed4 	.word	0x08009ed4
 8000e50:	08009ec4 	.word	0x08009ec4

08000e54 <ASPEP_HWDataTransmittedIT>:
/* ASPEP_HWDataTransmittedIT is called as soon as previous packet transfer is completed */
/* pHandle->lockBuffer is set before packet transmission and is never read here after */
/* therefore, there is no need to protect this ISR against another higher priority ISR (HF Task)*/

void ASPEP_HWDataTransmittedIT(ASPEP_Handle_t *pHandle)
{
 8000e54:	b510      	push	{r4, lr}
  }
  else
  {
#endif
    /* First free previous readLock buffer */
    if (pHandle->ctrlBuffer.state == readLock)
 8000e56:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000e5a:	2b03      	cmp	r3, #3
{
 8000e5c:	4604      	mov	r4, r0
    if (pHandle->ctrlBuffer.state == readLock)
 8000e5e:	d013      	beq.n	8000e88 <ASPEP_HWDataTransmittedIT+0x34>
      pHandle->ctrlBuffer.state = available;
    }
    else /* if previous buffer was not ASPEP_CTRL, then the buffer locked is a MCTL_Buff_t */
    {
      MCTL_Buff_t *tempBuff = (MCTL_Buff_t *)pHandle->lockBuffer; //cstat !MISRAC2012-Rule-11.5
      tempBuff->state = available;
 8000e60:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8000e62:	2100      	movs	r1, #0
 8000e64:	7191      	strb	r1, [r2, #6]
    }
    if (pHandle->syncBuffer.state == pending)
 8000e66:	f890 202e 	ldrb.w	r2, [r0, #46]	; 0x2e
 8000e6a:	2a02      	cmp	r2, #2
 8000e6c:	d013      	beq.n	8000e96 <ASPEP_HWDataTransmittedIT+0x42>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
      pHandle->syncBuffer.state = readLock;
    }
    /* Second prepare transfer of pending buffer */
    else if (pHandle->ctrlBuffer.state == pending)
 8000e6e:	2b02      	cmp	r3, #2
 8000e70:	d11d      	bne.n	8000eae <ASPEP_HWDataTransmittedIT+0x5a>
    {
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8000e72:	f100 0120 	add.w	r1, r0, #32
      pHandle->fASPEP_send(pHandle ->HWIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8000e76:	6d83      	ldr	r3, [r0, #88]	; 0x58
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8000e78:	6481      	str	r1, [r0, #72]	; 0x48
      pHandle->fASPEP_send(pHandle ->HWIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8000e7a:	2204      	movs	r2, #4
 8000e7c:	6940      	ldr	r0, [r0, #20]
 8000e7e:	4798      	blx	r3
      pHandle->ctrlBuffer.state = readLock;
 8000e80:	2303      	movs	r3, #3
 8000e82:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      __enable_irq();
    }
#ifdef NULL_PTR_ASP
  }
#endif
}
 8000e86:	bd10      	pop	{r4, pc}
    if (pHandle->syncBuffer.state == pending)
 8000e88:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
      pHandle->ctrlBuffer.state = available;
 8000e8c:	2200      	movs	r2, #0
    if (pHandle->syncBuffer.state == pending)
 8000e8e:	2b02      	cmp	r3, #2
      pHandle->ctrlBuffer.state = available;
 8000e90:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    if (pHandle->syncBuffer.state == pending)
 8000e94:	d10b      	bne.n	8000eae <ASPEP_HWDataTransmittedIT+0x5a>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8000e96:	f104 0028 	add.w	r0, r4, #40	; 0x28
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 8000e9a:	6da3      	ldr	r3, [r4, #88]	; 0x58
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8000e9c:	64a0      	str	r0, [r4, #72]	; 0x48
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 8000e9e:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 8000ea0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000ea2:	6960      	ldr	r0, [r4, #20]
 8000ea4:	4798      	blx	r3
      pHandle->syncBuffer.state = readLock;
 8000ea6:	2303      	movs	r3, #3
 8000ea8:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
}
 8000eac:	bd10      	pop	{r4, pc}
  __ASM volatile ("cpsid i" : : : "memory");
 8000eae:	b672      	cpsid	i
      if (pHandle->asyncNextBuffer != NULL)
 8000eb0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000eb2:	b1cb      	cbz	r3, 8000ee8 <ASPEP_HWDataTransmittedIT+0x94>
        pHandle->asyncNextBuffer->state = readLock;
 8000eb4:	2203      	movs	r2, #3
        pHandle->lockBuffer = (void *)pHandle->asyncNextBuffer;
 8000eb6:	64a3      	str	r3, [r4, #72]	; 0x48
        pHandle->asyncNextBuffer->state = readLock;
 8000eb8:	719a      	strb	r2, [r3, #6]
        pHandle->fASPEP_send(pHandle ->HWIp, pHandle->asyncNextBuffer->buffer, pHandle->asyncNextBuffer->length);
 8000eba:	6819      	ldr	r1, [r3, #0]
 8000ebc:	889a      	ldrh	r2, [r3, #4]
 8000ebe:	6960      	ldr	r0, [r4, #20]
 8000ec0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000ec2:	4798      	blx	r3
        if ((pHandle->asyncBufferA.state == pending) || (pHandle->asyncBufferB.state == pending))
 8000ec4:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8000ec8:	2b02      	cmp	r3, #2
 8000eca:	d007      	beq.n	8000edc <ASPEP_HWDataTransmittedIT+0x88>
 8000ecc:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8000ed0:	2b02      	cmp	r3, #2
 8000ed2:	d003      	beq.n	8000edc <ASPEP_HWDataTransmittedIT+0x88>
          pHandle->asyncNextBuffer = NULL;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	6463      	str	r3, [r4, #68]	; 0x44
  __ASM volatile ("cpsie i" : : : "memory");
 8000ed8:	b662      	cpsie	i
}
 8000eda:	bd10      	pop	{r4, pc}
          uint32_t temp = (uint32_t)&pHandle->asyncBufferA + (uint32_t)&pHandle->asyncBufferB
 8000edc:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000ede:	0063      	lsls	r3, r4, #1
 8000ee0:	3368      	adds	r3, #104	; 0x68
 8000ee2:	1a9b      	subs	r3, r3, r2
          pHandle->asyncNextBuffer = (MCTL_Buff_t *) temp; //cstat !MISRAC2012-Rule-11.4
 8000ee4:	6463      	str	r3, [r4, #68]	; 0x44
        {
 8000ee6:	e7f7      	b.n	8000ed8 <ASPEP_HWDataTransmittedIT+0x84>
        pHandle->lockBuffer = NULL;
 8000ee8:	64a3      	str	r3, [r4, #72]	; 0x48
 8000eea:	e7f5      	b.n	8000ed8 <ASPEP_HWDataTransmittedIT+0x84>

08000eec <ASPEP_RXframeProcess>:

uint8_t *ASPEP_RXframeProcess(MCTL_Handle_t *pSupHandle, uint16_t *packetLength)
{
 8000eec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
    uint16_t packetNumber;
    bool validCRCData = true;

    *packetLength = 0;
    if (pHandle->NewPacketAvailable)
 8000ef0:	f890 3061 	ldrb.w	r3, [r0, #97]	; 0x61
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
 8000ef4:	69c2      	ldr	r2, [r0, #28]
    *packetLength = 0;
 8000ef6:	2500      	movs	r5, #0
{
 8000ef8:	4604      	mov	r4, r0
    *packetLength = 0;
 8000efa:	800d      	strh	r5, [r1, #0]
    if (pHandle->NewPacketAvailable)
 8000efc:	b193      	cbz	r3, 8000f24 <ASPEP_RXframeProcess+0x38>
    {
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
      switch (pHandle->ASPEP_State)
 8000efe:	f890 6064 	ldrb.w	r6, [r0, #100]	; 0x64
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
 8000f02:	f880 5061 	strb.w	r5, [r0, #97]	; 0x61
      switch (pHandle->ASPEP_State)
 8000f06:	2e01      	cmp	r6, #1
 8000f08:	d054      	beq.n	8000fb4 <ASPEP_RXframeProcess+0xc8>
 8000f0a:	2e02      	cmp	r6, #2
 8000f0c:	d03e      	beq.n	8000f8c <ASPEP_RXframeProcess+0xa0>
 8000f0e:	2e00      	cmp	r6, #0
 8000f10:	d033      	beq.n	8000f7a <ASPEP_RXframeProcess+0x8e>

        default:
          break;
      }
      /* The valid received packet is now safely consumes, we are ready to receive a new packet */
      pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000f12:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000f14:	6960      	ldr	r0, [r4, #20]
 8000f16:	2204      	movs	r2, #4
 8000f18:	f104 011c 	add.w	r1, r4, #28
 8000f1c:	4798      	blx	r3
    }
#ifdef NULL_PTR_ASP
  }
#endif
  return (result);
}
 8000f1e:	4628      	mov	r0, r5
 8000f20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    else if (pHandle->badPacketFlag > ASPEP_OK)
 8000f24:	f890 5062 	ldrb.w	r5, [r0, #98]	; 0x62
 8000f28:	2d00      	cmp	r5, #0
 8000f2a:	d0f8      	beq.n	8000f1e <ASPEP_RXframeProcess+0x32>
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 8000f2c:	042b      	lsls	r3, r5, #16
 8000f2e:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000f32:	f3c5 2307 	ubfx	r3, r5, #8, #8
 8000f36:	4995      	ldr	r1, [pc, #596]	; (800118c <ASPEP_RXframeProcess+0x2a0>)
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000f38:	4895      	ldr	r0, [pc, #596]	; (8001190 <ASPEP_RXframeProcess+0x2a4>)
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000f3a:	f083 0309 	eor.w	r3, r3, #9
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000f3e:	5cca      	ldrb	r2, [r1, r3]
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 8000f40:	f045 030f 	orr.w	r3, r5, #15
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000f44:	ea82 4515 	eor.w	r5, r2, r5, lsr #16
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000f48:	5d4a      	ldrb	r2, [r1, r5]
  *headerPtr |= (uint32_t)crc << 28;
 8000f4a:	5c82      	ldrb	r2, [r0, r2]
 8000f4c:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8000f50:	6223      	str	r3, [r4, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8000f52:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000f54:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d03a      	beq.n	8000fd0 <ASPEP_RXframeProcess+0xe4>
  __ASM volatile ("cpsie i" : : : "memory");
 8000f5a:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 8000f5c:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8000f60:	b913      	cbnz	r3, 8000f68 <ASPEP_RXframeProcess+0x7c>
          pHandle->ctrlBuffer.state = pending;
 8000f62:	2302      	movs	r3, #2
 8000f64:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      pHandle->badPacketFlag = ASPEP_OK;
 8000f68:	2500      	movs	r5, #0
      pHandle->fASPEP_HWSync(pHandle->HWIp);
 8000f6a:	6960      	ldr	r0, [r4, #20]
 8000f6c:	6d23      	ldr	r3, [r4, #80]	; 0x50
      pHandle->badPacketFlag = ASPEP_OK;
 8000f6e:	f884 5062 	strb.w	r5, [r4, #98]	; 0x62
      pHandle->fASPEP_HWSync(pHandle->HWIp);
 8000f72:	4798      	blx	r3
}
 8000f74:	4628      	mov	r0, r5
 8000f76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          if (BEACON == pHandle->rxPacketType)
 8000f7a:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8000f7c:	2b05      	cmp	r3, #5
 8000f7e:	f000 8095 	beq.w	80010ac <ASPEP_RXframeProcess+0x1c0>
          else if (PING == pHandle->rxPacketType)
 8000f82:	2b06      	cmp	r3, #6
 8000f84:	f000 80d7 	beq.w	8001136 <ASPEP_RXframeProcess+0x24a>
  uint8_t *result = NULL;
 8000f88:	4635      	mov	r5, r6
 8000f8a:	e7c2      	b.n	8000f12 <ASPEP_RXframeProcess+0x26>
          if (BEACON == pHandle->rxPacketType)
 8000f8c:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8000f8e:	2b05      	cmp	r3, #5
 8000f90:	d05f      	beq.n	8001052 <ASPEP_RXframeProcess+0x166>
          else if (PING == pHandle->rxPacketType)
 8000f92:	2b06      	cmp	r3, #6
 8000f94:	f000 80d6 	beq.w	8001144 <ASPEP_RXframeProcess+0x258>
          else if (DATA_PACKET == pHandle->rxPacketType)
 8000f98:	2b09      	cmp	r3, #9
 8000f9a:	d1ba      	bne.n	8000f12 <ASPEP_RXframeProcess+0x26>
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from master */
 8000f9c:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
              *packetLength = pHandle->rxLength;
 8000fa0:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
              result = pHandle->rxBuffer;
 8000fa4:	69a5      	ldr	r5, [r4, #24]
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from master */
 8000fa6:	3301      	adds	r3, #1
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8000fa8:	2001      	movs	r0, #1
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from master */
 8000faa:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8000fae:	7420      	strb	r0, [r4, #16]
              *packetLength = pHandle->rxLength;
 8000fb0:	800a      	strh	r2, [r1, #0]
              result = pHandle->rxBuffer;
 8000fb2:	e7ae      	b.n	8000f12 <ASPEP_RXframeProcess+0x26>
          if (BEACON == pHandle->rxPacketType)
 8000fb4:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8000fb6:	2b05      	cmp	r3, #5
 8000fb8:	d016      	beq.n	8000fe8 <ASPEP_RXframeProcess+0xfc>
          else if (PING == pHandle->rxPacketType)
 8000fba:	2b06      	cmp	r3, #6
 8000fbc:	d1a9      	bne.n	8000f12 <ASPEP_RXframeProcess+0x26>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8000fbe:	f3c2 320f 	ubfx	r2, r2, #12, #16
 8000fc2:	4631      	mov	r1, r6
 8000fc4:	f7ff fe3c 	bl	8000c40 <ASPEP_sendPing>
            pHandle->ASPEP_State = ASPEP_CONNECTED;
 8000fc8:	2302      	movs	r3, #2
 8000fca:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
 8000fce:	e7a0      	b.n	8000f12 <ASPEP_RXframeProcess+0x26>
  (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000fd0:	f104 0120 	add.w	r1, r4, #32
        pHandle->ctrlBuffer.state = readLock;
 8000fd4:	2303      	movs	r3, #3
 8000fd6:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000fda:	64a1      	str	r1, [r4, #72]	; 0x48
 8000fdc:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000fde:	2204      	movs	r2, #4
 8000fe0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000fe2:	6960      	ldr	r0, [r4, #20]
 8000fe4:	4798      	blx	r3
  return (result);
 8000fe6:	e7bf      	b.n	8000f68 <ASPEP_RXframeProcess+0x7c>
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 8000fe8:	7f03      	ldrb	r3, [r0, #28]
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 8000fea:	7f40      	ldrb	r0, [r0, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000fec:	f894 106d 	ldrb.w	r1, [r4, #109]	; 0x6d
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000ff0:	f894 506c 	ldrb.w	r5, [r4, #108]	; 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000ff4:	f894 606e 	ldrb.w	r6, [r4, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000ff8:	f894 706f 	ldrb.w	r7, [r4, #111]	; 0x6f
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 8000ffc:	f000 003f 	and.w	r0, r0, #63	; 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 8001000:	09db      	lsrs	r3, r3, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8001002:	4281      	cmp	r1, r0
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8001004:	f3c2 3c86 	ubfx	ip, r2, #14, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8001008:	bf28      	it	cs
 800100a:	4601      	movcs	r1, r0
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800100c:	42ab      	cmp	r3, r5
 800100e:	4698      	mov	r8, r3
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21); /*Bits 21 to 27  */
 8001010:	f3c2 5e46 	ubfx	lr, r2, #21, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001014:	bf28      	it	cs
 8001016:	46a8      	movcs	r8, r5
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001018:	45b4      	cmp	ip, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800101a:	f884 806c 	strb.w	r8, [r4, #108]	; 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 800101e:	46e0      	mov	r8, ip
 8001020:	bf28      	it	cs
 8001022:	46b0      	movcs	r8, r6
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001024:	45be      	cmp	lr, r7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001026:	f884 806e 	strb.w	r8, [r4, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 800102a:	46f0      	mov	r8, lr
 800102c:	bf28      	it	cs
 800102e:	46b8      	movcs	r8, r7
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8001030:	42ab      	cmp	r3, r5
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8001032:	f884 106d 	strb.w	r1, [r4, #109]	; 0x6d
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001036:	f884 806f 	strb.w	r8, [r4, #111]	; 0x6f
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 800103a:	f240 8088 	bls.w	800114e <ASPEP_RXframeProcess+0x262>
              pHandle->ASPEP_State = ASPEP_IDLE;
 800103e:	2300      	movs	r3, #0
 8001040:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8001044:	f104 016c 	add.w	r1, r4, #108	; 0x6c
 8001048:	4620      	mov	r0, r4
 800104a:	f7ff fdb3 	bl	8000bb4 <ASPEP_sendBeacon>
  uint8_t *result = NULL;
 800104e:	2500      	movs	r5, #0
 8001050:	e75f      	b.n	8000f12 <ASPEP_RXframeProcess+0x26>
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 8001052:	7f03      	ldrb	r3, [r0, #28]
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 8001054:	7f40      	ldrb	r0, [r0, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8001056:	f894 106d 	ldrb.w	r1, [r4, #109]	; 0x6d
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800105a:	f894 606c 	ldrb.w	r6, [r4, #108]	; 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 800105e:	f894 c06e 	ldrb.w	ip, [r4, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001062:	f894 706f 	ldrb.w	r7, [r4, #111]	; 0x6f
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 8001066:	f000 003f 	and.w	r0, r0, #63	; 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 800106a:	09db      	lsrs	r3, r3, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 800106c:	4281      	cmp	r1, r0
 800106e:	bf28      	it	cs
 8001070:	4601      	movcs	r1, r0
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8001072:	f3c2 3e86 	ubfx	lr, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001076:	42b3      	cmp	r3, r6
 8001078:	4699      	mov	r9, r3
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21); /*Bits 21 to 27  */
 800107a:	f3c2 5846 	ubfx	r8, r2, #21, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800107e:	bf28      	it	cs
 8001080:	46b1      	movcs	r9, r6
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001082:	45e6      	cmp	lr, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001084:	f884 906c 	strb.w	r9, [r4, #108]	; 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001088:	46f1      	mov	r9, lr
 800108a:	bf28      	it	cs
 800108c:	46e1      	movcs	r9, ip
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 800108e:	45b8      	cmp	r8, r7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001090:	f884 906e 	strb.w	r9, [r4, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001094:	46c1      	mov	r9, r8
 8001096:	bf28      	it	cs
 8001098:	46b9      	movcs	r9, r7
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 800109a:	42b3      	cmp	r3, r6
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 800109c:	f884 106d 	strb.w	r1, [r4, #109]	; 0x6d
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80010a0:	f884 906f 	strb.w	r9, [r4, #111]	; 0x6f
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80010a4:	d964      	bls.n	8001170 <ASPEP_RXframeProcess+0x284>
 80010a6:	f884 5064 	strb.w	r5, [r4, #100]	; 0x64
 80010aa:	e7cb      	b.n	8001044 <ASPEP_RXframeProcess+0x158>
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 80010ac:	7f65      	ldrb	r5, [r4, #29]
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 80010ae:	7f00      	ldrb	r0, [r0, #28]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80010b0:	f894 306d 	ldrb.w	r3, [r4, #109]	; 0x6d
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80010b4:	f894 c06c 	ldrb.w	ip, [r4, #108]	; 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80010b8:	f894 e06e 	ldrb.w	lr, [r4, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80010bc:	f894 806f 	ldrb.w	r8, [r4, #111]	; 0x6f
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 80010c0:	f005 053f 	and.w	r5, r5, #63	; 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 80010c4:	09c0      	lsrs	r0, r0, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80010c6:	42ab      	cmp	r3, r5
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 80010c8:	f3c2 3786 	ubfx	r7, r2, #14, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80010cc:	bf28      	it	cs
 80010ce:	462b      	movcs	r3, r5
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80010d0:	4560      	cmp	r0, ip
 80010d2:	4601      	mov	r1, r0
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21); /*Bits 21 to 27  */
 80010d4:	f3c2 5946 	ubfx	r9, r2, #21, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80010d8:	bf28      	it	cs
 80010da:	4661      	movcs	r1, ip
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80010dc:	4577      	cmp	r7, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80010de:	f884 106c 	strb.w	r1, [r4, #108]	; 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80010e2:	4639      	mov	r1, r7
 80010e4:	bf28      	it	cs
 80010e6:	4671      	movcs	r1, lr
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80010e8:	45c1      	cmp	r9, r8
 80010ea:	464e      	mov	r6, r9
 80010ec:	bf28      	it	cs
 80010ee:	4646      	movcs	r6, r8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80010f0:	4560      	cmp	r0, ip
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80010f2:	f884 306d 	strb.w	r3, [r4, #109]	; 0x6d
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80010f6:	f884 106e 	strb.w	r1, [r4, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80010fa:	f884 606f 	strb.w	r6, [r4, #111]	; 0x6f
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80010fe:	d8a1      	bhi.n	8001044 <ASPEP_RXframeProcess+0x158>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8001100:	429d      	cmp	r5, r3
 8001102:	d89f      	bhi.n	8001044 <ASPEP_RXframeProcess+0x158>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8001104:	4577      	cmp	r7, lr
 8001106:	d89d      	bhi.n	8001044 <ASPEP_RXframeProcess+0x158>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8001108:	45c1      	cmp	r9, r8
 800110a:	d89b      	bhi.n	8001044 <ASPEP_RXframeProcess+0x158>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 800110c:	f894 0070 	ldrb.w	r0, [r4, #112]	; 0x70
 8001110:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8001114:	4290      	cmp	r0, r2
 8001116:	d195      	bne.n	8001044 <ASPEP_RXframeProcess+0x158>
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8001118:	1c4a      	adds	r2, r1, #1
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 800111a:	3301      	adds	r3, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 800111c:	b2d2      	uxtb	r2, r2
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 800111e:	b2db      	uxtb	r3, r3
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8001120:	0152      	lsls	r2, r2, #5
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8001122:	01b6      	lsls	r6, r6, #6
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8001124:	015b      	lsls	r3, r3, #5
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8001126:	2101      	movs	r1, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8001128:	81a2      	strh	r2, [r4, #12]
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 800112a:	81e6      	strh	r6, [r4, #14]
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 800112c:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8001130:	f884 1064 	strb.w	r1, [r4, #100]	; 0x64
 8001134:	e786      	b.n	8001044 <ASPEP_RXframeProcess+0x158>
            ASPEP_sendPing(pHandle, ASPEP_PING_RESET, packetNumber);
 8001136:	f3c2 320f 	ubfx	r2, r2, #12, #16
 800113a:	4631      	mov	r1, r6
 800113c:	f7ff fd80 	bl	8000c40 <ASPEP_sendPing>
  uint8_t *result = NULL;
 8001140:	4635      	mov	r5, r6
 8001142:	e6e6      	b.n	8000f12 <ASPEP_RXframeProcess+0x26>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8001144:	7f42      	ldrb	r2, [r0, #29]
 8001146:	2101      	movs	r1, #1
 8001148:	f7ff fd7a 	bl	8000c40 <ASPEP_sendPing>
 800114c:	e6e1      	b.n	8000f12 <ASPEP_RXframeProcess+0x26>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 800114e:	4288      	cmp	r0, r1
 8001150:	f63f af75 	bhi.w	800103e <ASPEP_RXframeProcess+0x152>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8001154:	45b4      	cmp	ip, r6
 8001156:	f63f af72 	bhi.w	800103e <ASPEP_RXframeProcess+0x152>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 800115a:	45be      	cmp	lr, r7
 800115c:	f63f af6f 	bhi.w	800103e <ASPEP_RXframeProcess+0x152>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8001160:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
 8001164:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8001168:	4293      	cmp	r3, r2
 800116a:	f47f af68 	bne.w	800103e <ASPEP_RXframeProcess+0x152>
 800116e:	e769      	b.n	8001044 <ASPEP_RXframeProcess+0x158>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8001170:	4288      	cmp	r0, r1
 8001172:	d898      	bhi.n	80010a6 <ASPEP_RXframeProcess+0x1ba>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8001174:	45e6      	cmp	lr, ip
 8001176:	d896      	bhi.n	80010a6 <ASPEP_RXframeProcess+0x1ba>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8001178:	45b8      	cmp	r8, r7
 800117a:	d894      	bhi.n	80010a6 <ASPEP_RXframeProcess+0x1ba>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 800117c:	f894 5070 	ldrb.w	r5, [r4, #112]	; 0x70
 8001180:	f3c2 1202 	ubfx	r2, r2, #4, #3
              pHandle->ASPEP_State = ASPEP_IDLE;
 8001184:	1aab      	subs	r3, r5, r2
 8001186:	425d      	negs	r5, r3
 8001188:	415d      	adcs	r5, r3
 800118a:	e78c      	b.n	80010a6 <ASPEP_RXframeProcess+0x1ba>
 800118c:	08009ed4 	.word	0x08009ed4
 8001190:	08009ec4 	.word	0x08009ec4

08001194 <ASPEP_HWDataReceivedIT>:

/* This function is called once DMA has transfered the configure number of byte*/
void ASPEP_HWDataReceivedIT(ASPEP_Handle_t *pHandle)
{
 8001194:	b510      	push	{r4, lr}
    /* Upon reception of a Newpacket the DMA will be re-configured only once the answer has been sent.
      * This is mandatory to avoid a race condition in case of a new packet is received while executing ASPEP_
      * RXframeProcess
      * If the packet received contains an error in the header, the HW IP will be re-synchronised first, and DMA will be
      * configured after.*/
    switch (pHandle->ASPEP_TL_State)
 8001196:	f890 3065 	ldrb.w	r3, [r0, #101]	; 0x65
{
 800119a:	4604      	mov	r4, r0
    switch (pHandle->ASPEP_TL_State)
 800119c:	b13b      	cbz	r3, 80011ae <ASPEP_HWDataReceivedIT+0x1a>
 800119e:	2b01      	cmp	r3, #1
 80011a0:	d104      	bne.n	80011ac <ASPEP_HWDataReceivedIT+0x18>
        break;
      }

      case WAITING_PAYLOAD:
      {
        pHandle->ASPEP_TL_State = WAITING_PACKET;
 80011a2:	2200      	movs	r2, #0
 80011a4:	f880 2065 	strb.w	r2, [r0, #101]	; 0x65
        /* Payload received, */
        pHandle->NewPacketAvailable = true;
 80011a8:	f880 3061 	strb.w	r3, [r0, #97]	; 0x61
        break;
    }
#ifdef NULL_PTR_ASP
  }
#endif
}
 80011ac:	bd10      	pop	{r4, pc}
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 80011ae:	69c1      	ldr	r1, [r0, #28]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 80011b0:	4a1e      	ldr	r2, [pc, #120]	; (800122c <ASPEP_HWDataReceivedIT+0x98>)
 80011b2:	b2cb      	uxtb	r3, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 80011b4:	5cd3      	ldrb	r3, [r2, r3]
 80011b6:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 80011ba:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 80011bc:	5cd3      	ldrb	r3, [r2, r3]
 80011be:	ea83 4311 	eor.w	r3, r3, r1, lsr #16
 80011c2:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 24U) & 0xffU)];
 80011c4:	5cd3      	ldrb	r3, [r2, r3]
 80011c6:	ea83 6111 	eor.w	r1, r3, r1, lsr #24
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 80011ca:	5c53      	ldrb	r3, [r2, r1]
 80011cc:	b95b      	cbnz	r3, 80011e6 <ASPEP_HWDataReceivedIT+0x52>
          pHandle->rxPacketType = (ASPEP_packetType)(((uint32_t)pHandle->rxHeader[0]) & ID_MASK);
 80011ce:	7f03      	ldrb	r3, [r0, #28]
 80011d0:	f003 030f 	and.w	r3, r3, #15
 80011d4:	2b06      	cmp	r3, #6
 80011d6:	6683      	str	r3, [r0, #104]	; 0x68
          switch (pHandle->rxPacketType)
 80011d8:	d809      	bhi.n	80011ee <ASPEP_HWDataReceivedIT+0x5a>
 80011da:	2b04      	cmp	r3, #4
 80011dc:	d81e      	bhi.n	800121c <ASPEP_HWDataReceivedIT+0x88>
              pHandle->badPacketFlag = ASPEP_BAD_PACKET_TYPE;
 80011de:	2301      	movs	r3, #1
 80011e0:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
}
 80011e4:	bd10      	pop	{r4, pc}
          pHandle->badPacketFlag = ASPEP_BAD_CRC_HEADER;
 80011e6:	2304      	movs	r3, #4
 80011e8:	f880 3062 	strb.w	r3, [r0, #98]	; 0x62
}
 80011ec:	bd10      	pop	{r4, pc}
 80011ee:	2b09      	cmp	r3, #9
 80011f0:	d1f5      	bne.n	80011de <ASPEP_HWDataReceivedIT+0x4a>
              pHandle->rxLength = (uint16_t)((*((uint16_t *)pHandle->rxHeader) & 0x1FFF0U) >> (uint16_t)4);
 80011f2:	8b83      	ldrh	r3, [r0, #28]
 80011f4:	091b      	lsrs	r3, r3, #4
 80011f6:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
              if (0U == pHandle->rxLength) /* data packet with length 0 is a valid packet */
 80011fa:	b17b      	cbz	r3, 800121c <ASPEP_HWDataReceivedIT+0x88>
              else if (pHandle->rxLength <= pHandle->maxRXPayload)
 80011fc:	f8b0 205e 	ldrh.w	r2, [r0, #94]	; 0x5e
 8001200:	429a      	cmp	r2, r3
 8001202:	d30f      	bcc.n	8001224 <ASPEP_HWDataReceivedIT+0x90>
                pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxBuffer,  /* need to read + 2 bytes CRC*/
 8001204:	f890 206c 	ldrb.w	r2, [r0, #108]	; 0x6c
 8001208:	6981      	ldr	r1, [r0, #24]
 800120a:	6940      	ldr	r0, [r0, #20]
 800120c:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8001210:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001212:	4798      	blx	r3
                pHandle->ASPEP_TL_State = WAITING_PAYLOAD;
 8001214:	2301      	movs	r3, #1
 8001216:	f884 3065 	strb.w	r3, [r4, #101]	; 0x65
}
 800121a:	bd10      	pop	{r4, pc}
              pHandle->NewPacketAvailable = true;
 800121c:	2301      	movs	r3, #1
 800121e:	f884 3061 	strb.w	r3, [r4, #97]	; 0x61
}
 8001222:	bd10      	pop	{r4, pc}
                pHandle->badPacketFlag = ASPEP_BAD_PACKET_SIZE;
 8001224:	2302      	movs	r3, #2
 8001226:	f880 3062 	strb.w	r3, [r0, #98]	; 0x62
}
 800122a:	bd10      	pop	{r4, pc}
 800122c:	08009ed4 	.word	0x08009ed4

08001230 <ASPEP_HWDMAReset>:

/* Called after debugger has stopped the MCU*/
void ASPEP_HWDMAReset(ASPEP_Handle_t *pHandle)
{
 8001230:	4601      	mov	r1, r0
  {
#endif
    /* We must reset the RX state machine to be sure to not be in Waiting packet state */
    /* Otherwise the arrival of a new packet will trigger a NewPacketAvailable despite */
    /* the fact that bytes have been lost because of overrun (debugger paused for instance) */
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 8001232:	2200      	movs	r2, #0
 8001234:	f880 2065 	strb.w	r2, [r0, #101]	; 0x65
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8001238:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800123a:	6940      	ldr	r0, [r0, #20]
 800123c:	2204      	movs	r2, #4
 800123e:	311c      	adds	r1, #28
 8001240:	4718      	bx	r3
 8001242:	bf00      	nop

08001244 <DAC_Init>:
/**
  * @brief  Hardware and software initialization of the DAC object.
  * @param  pHandle pointer on related component instance.
  */
__weak void DAC_Init(DAC_Handle_t *pHandle)
{
 8001244:	b508      	push	{r3, lr}
 8001246:	4601      	mov	r1, r0
  else
  {
#endif
    /* Enable DAC Channel1 */
    /* By default send Ia motor 1 */
    (void)RI_GetPtrReg((MC_REG_I_A + 0x1U), (void *)&pHandle->ptrDataCh[DAC_CH1]); //cstat !MISRAC2012-Rule-11.5
 8001248:	f240 70d1 	movw	r0, #2001	; 0x7d1
 800124c:	f002 fda0 	bl	8003d90 <RI_GetPtrReg>
  *             Refer to device datasheet for channels availability.
  * @retval None
  */
__STATIC_INLINE void LL_DAC_Enable(DAC_TypeDef *DACx, uint32_t DAC_Channel)
{
  SET_BIT(DACx->CR,
 8001250:	4a02      	ldr	r2, [pc, #8]	; (800125c <DAC_Init+0x18>)
 8001252:	6813      	ldr	r3, [r2, #0]
 8001254:	f043 0301 	orr.w	r3, r3, #1
 8001258:	6013      	str	r3, [r2, #0]
    LL_DAC_Enable(DAC1, LL_DAC_CHANNEL_1);
#ifdef NULL_PTR_DAC_UI
  }
  #endif

}
 800125a:	bd08      	pop	{r3, pc}
 800125c:	50000800 	.word	0x50000800

08001260 <DAC_Exec>:
  *         variables will be provided in the related output channels.
  * @param  pHandle pointer on related component instance.
  */

__weak void DAC_Exec(DAC_Handle_t *pHandle)
{
 8001260:	b410      	push	{r4}
  * @param  Data Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_DAC_ConvertData12LeftAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
{
  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS)
 8001262:	4c0a      	ldr	r4, [pc, #40]	; (800128c <DAC_Exec+0x2c>)
  }
  else
  {
#endif
    uint32_t temp1;
    temp1 = DACOFF + (uint32_t)*((uint16_t*) pHandle->ptrDataCh[DAC_CH1]); //cstat !MISRAC2012-Rule-11.3
 8001264:	6803      	ldr	r3, [r0, #0]
                                             & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0);

  MODIFY_REG(*preg, DAC_DHR12L1_DACC1DHR, Data);
 8001266:	6862      	ldr	r2, [r4, #4]
 8001268:	881b      	ldrh	r3, [r3, #0]
  SET_BIT(DACx->SWTRIGR,
 800126a:	4909      	ldr	r1, [pc, #36]	; (8001290 <DAC_Exec+0x30>)
  MODIFY_REG(*preg, DAC_DHR12L1_DACC1DHR, Data);
 800126c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001270:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001274:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001278:	4313      	orrs	r3, r2
 800127a:	6063      	str	r3, [r4, #4]
  SET_BIT(DACx->SWTRIGR,
 800127c:	684b      	ldr	r3, [r1, #4]
    LL_DAC_ConvertData12LeftAligned(DAC1, LL_DAC_CHANNEL_1, temp1);
    LL_DAC_TrigSWConversion(DAC1, LL_DAC_CHANNEL_1);
#ifdef NULL_PTR_DAC_UI
  }
#endif
}
 800127e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001282:	f043 0301 	orr.w	r3, r3, #1
 8001286:	604b      	str	r3, [r1, #4]
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	50000808 	.word	0x50000808
 8001290:	50000800 	.word	0x50000800

08001294 <DAC_SetChannelConfig>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->dataCh[bChannel] = regID;
 8001294:	1d0b      	adds	r3, r1, #4
    (void)RI_GetPtrReg(regID, (void *)&pHandle->ptrDataCh[bChannel]); //cstat !MISRAC2012-Rule-11.5
 8001296:	eb00 0181 	add.w	r1, r0, r1, lsl #2
    pHandle->dataCh[bChannel] = regID;
 800129a:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
    (void)RI_GetPtrReg(regID, (void *)&pHandle->ptrDataCh[bChannel]); //cstat !MISRAC2012-Rule-11.5
 800129e:	4610      	mov	r0, r2
 80012a0:	f002 bd76 	b.w	8003d90 <RI_GetPtrReg>

080012a4 <DAC_GetChannelConfig>:
uint16_t DAC_GetChannelConfig(DAC_Handle_t *pHandle, DAC_Channel_t bChannel)
{
#ifdef NULL_PTR_DAC_UI
  return ((NULL == pHandle) ? 0U : pHandle->dataCh[bChannel]);
#else
  return (pHandle->dataCh[bChannel]);
 80012a4:	3104      	adds	r1, #4
#endif
}
 80012a6:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
 80012aa:	4770      	bx	lr
 80012ac:	0000      	movs	r0, r0
	...

080012b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012b0:	b500      	push	{lr}
 80012b2:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012b4:	2238      	movs	r2, #56	; 0x38
 80012b6:	2100      	movs	r1, #0
 80012b8:	a806      	add	r0, sp, #24
 80012ba:	f008 fdef 	bl	8009e9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012be:	2000      	movs	r0, #0
 80012c0:	e9cd 0000 	strd	r0, r0, [sp]
 80012c4:	e9cd 0002 	strd	r0, r0, [sp, #8]
 80012c8:	9004      	str	r0, [sp, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80012ca:	f004 fda9 	bl	8005e20 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012ce:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8001328 <SystemClock_Config+0x78>
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012d2:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012d4:	2103      	movs	r1, #3
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 80012d6:	2206      	movs	r2, #6
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012d8:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 80012dc:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 80012de:	2155      	movs	r1, #85	; 0x55
 80012e0:	2208      	movs	r2, #8
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012e2:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012e4:	ed8d 7b06 	vstr	d7, [sp, #24]
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 80012e8:	e9cd 1210 	strd	r1, r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80012ec:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012f0:	f004 fe1c 	bl	8005f2c <HAL_RCC_OscConfig>
 80012f4:	b108      	cbz	r0, 80012fa <SystemClock_Config+0x4a>
  __ASM volatile ("cpsid i" : : : "memory");
 80012f6:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012f8:	e7fe      	b.n	80012f8 <SystemClock_Config+0x48>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012fa:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8001330 <SystemClock_Config+0x80>
 80012fe:	ed8d 7b00 	vstr	d7, [sp]
 8001302:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8001338 <SystemClock_Config+0x88>
 8001306:	4603      	mov	r3, r0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001308:	2104      	movs	r1, #4
 800130a:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800130c:	ed8d 7b02 	vstr	d7, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001310:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001312:	f005 f88f 	bl	8006434 <HAL_RCC_ClockConfig>
 8001316:	b108      	cbz	r0, 800131c <SystemClock_Config+0x6c>
 8001318:	b672      	cpsid	i
  while (1)
 800131a:	e7fe      	b.n	800131a <SystemClock_Config+0x6a>
  HAL_RCC_EnableCSS();
 800131c:	f005 f9c6 	bl	80066ac <HAL_RCC_EnableCSS>
}
 8001320:	b015      	add	sp, #84	; 0x54
 8001322:	f85d fb04 	ldr.w	pc, [sp], #4
 8001326:	bf00      	nop
 8001328:	00000001 	.word	0x00000001
 800132c:	00010000 	.word	0x00010000
 8001330:	0000000f 	.word	0x0000000f
 8001334:	00000003 	.word	0x00000003
	...

08001340 <main>:
{
 8001340:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001344:	2400      	movs	r4, #0
{
 8001346:	b0ad      	sub	sp, #180	; 0xb4
  HAL_Init();
 8001348:	f003 fb40 	bl	80049cc <HAL_Init>
  SystemClock_Config();
 800134c:	f7ff ffb0 	bl	80012b0 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001350:	e9cd 441c 	strd	r4, r4, [sp, #112]	; 0x70
 8001354:	e9cd 441e 	strd	r4, r4, [sp, #120]	; 0x78
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001358:	4da9      	ldr	r5, [pc, #676]	; (8001600 <main+0x2c0>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800135a:	9420      	str	r4, [sp, #128]	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800135c:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800135e:	f043 0304 	orr.w	r3, r3, #4
 8001362:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001364:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001366:	f003 0304 	and.w	r3, r3, #4
 800136a:	9303      	str	r3, [sp, #12]
 800136c:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800136e:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001370:	2120      	movs	r1, #32
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001372:	430b      	orrs	r3, r1
 8001374:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001376:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001378:	400b      	ands	r3, r1
 800137a:	9304      	str	r3, [sp, #16]
 800137c:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800137e:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001380:	f043 0301 	orr.w	r3, r3, #1
 8001384:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001386:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001388:	f003 0301 	and.w	r3, r3, #1
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800138c:	4622      	mov	r2, r4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800138e:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001390:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001394:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001396:	f004 fd3d 	bl	8005e14 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin, GPIO_PIN_RESET);
 800139a:	4622      	mov	r2, r4
 800139c:	4899      	ldr	r0, [pc, #612]	; (8001604 <main+0x2c4>)
 800139e:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 80013a2:	f004 fd37 	bl	8005e14 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 80013a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013aa:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 80013ae:	4895      	ldr	r0, [pc, #596]	; (8001604 <main+0x2c4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b0:	941e      	str	r4, [sp, #120]	; 0x78
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 80013b2:	a91c      	add	r1, sp, #112	; 0x70
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 80013b4:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 80013b8:	f004 fc34 	bl	8005c24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD2_Pin;
 80013bc:	2220      	movs	r2, #32
 80013be:	2301      	movs	r3, #1
 80013c0:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80013c4:	a91c      	add	r1, sp, #112	; 0x70
  GPIO_InitStruct.Pin = LD2_Pin;
 80013c6:	2200      	movs	r2, #0
 80013c8:	2300      	movs	r3, #0
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80013ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = LD2_Pin;
 80013ce:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80013d2:	f004 fc27 	bl	8005c24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin;
 80013d6:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 80013da:	2301      	movs	r3, #1
 80013dc:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013e0:	4888      	ldr	r0, [pc, #544]	; (8001604 <main+0x2c4>)
  GPIO_InitStruct.Pin = M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin;
 80013e2:	2202      	movs	r2, #2
 80013e4:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013e6:	a91c      	add	r1, sp, #112	; 0x70
  GPIO_InitStruct.Pin = M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin;
 80013e8:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013ec:	f004 fc1a 	bl	8005c24 <HAL_GPIO_Init>
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80013f0:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80013f2:	f043 0304 	orr.w	r3, r3, #4
 80013f6:	64ab      	str	r3, [r5, #72]	; 0x48
 80013f8:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80013fa:	f003 0304 	and.w	r3, r3, #4
 80013fe:	9301      	str	r3, [sp, #4]
 8001400:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001402:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8001404:	f043 0302 	orr.w	r3, r3, #2
 8001408:	64ab      	str	r3, [r5, #72]	; 0x48
 800140a:	6cab      	ldr	r3, [r5, #72]	; 0x48
  hadc1.Instance = ADC1;
 800140c:	4d7e      	ldr	r5, [pc, #504]	; (8001608 <main+0x2c8>)
  ADC_MultiModeTypeDef multimode = {0};
 800140e:	9414      	str	r4, [sp, #80]	; 0x50
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001410:	f003 0302 	and.w	r3, r3, #2
 8001414:	9302      	str	r3, [sp, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001416:	4621      	mov	r1, r4
 8001418:	223c      	movs	r2, #60	; 0x3c
 800141a:	a81c      	add	r0, sp, #112	; 0x70
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 800141c:	f44f 4700 	mov.w	r7, #32768	; 0x8000
  ADC_MultiModeTypeDef multimode = {0};
 8001420:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001424:	9b02      	ldr	r3, [sp, #8]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001426:	2604      	movs	r6, #4
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001428:	f008 fd38 	bl	8009e9c <memset>
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800142c:	e9c5 4401 	strd	r4, r4, [r5, #4]
  hadc1.Init.GainCompensation = 0;
 8001430:	e9c5 7403 	strd	r7, r4, [r5, #12]
  hadc1.Instance = ADC1;
 8001434:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001438:	83ac      	strh	r4, [r5, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800143a:	f885 4024 	strb.w	r4, [r5, #36]	; 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800143e:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001442:	63ec      	str	r4, [r5, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001444:	f885 4040 	strb.w	r4, [r5, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001448:	4628      	mov	r0, r5
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800144a:	2401      	movs	r4, #1
  hadc1.Instance = ADC1;
 800144c:	602b      	str	r3, [r5, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800144e:	616c      	str	r4, [r5, #20]
  hadc1.Init.NbrOfConversion = 1;
 8001450:	622c      	str	r4, [r5, #32]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001452:	61ae      	str	r6, [r5, #24]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001454:	f003 faee 	bl	8004a34 <HAL_ADC_Init>
 8001458:	b108      	cbz	r0, 800145e <main+0x11e>
 800145a:	b672      	cpsid	i
  while (1)
 800145c:	e7fe      	b.n	800145c <main+0x11c>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800145e:	9014      	str	r0, [sp, #80]	; 0x50
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001460:	a914      	add	r1, sp, #80	; 0x50
 8001462:	4628      	mov	r0, r5
 8001464:	f004 f950 	bl	8005708 <HAL_ADCEx_MultiModeConfigChannel>
 8001468:	b108      	cbz	r0, 800146e <main+0x12e>
 800146a:	b672      	cpsid	i
  while (1)
 800146c:	e7fe      	b.n	800146c <main+0x12c>
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 800146e:	ed9f 8b60 	vldr	d8, [pc, #384]	; 80015f0 <main+0x2b0>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001472:	4b66      	ldr	r3, [pc, #408]	; (800160c <main+0x2cc>)
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001474:	f8ad 0094 	strh.w	r0, [sp, #148]	; 0x94
  sConfigInjected.InjectedOffset = 0;
 8001478:	e9cd 6020 	strd	r6, r0, [sp, #128]	; 0x80
  sConfigInjected.QueueInjectedContext = DISABLE;
 800147c:	f88d 0096 	strb.w	r0, [sp, #150]	; 0x96
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001480:	f88d 00a0 	strb.w	r0, [sp, #160]	; 0xa0
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001484:	f04f 0a09 	mov.w	sl, #9
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001488:	f04f 097f 	mov.w	r9, #127	; 0x7f
  sConfigInjected.InjectedNbrOfConversion = 2;
 800148c:	f04f 0802 	mov.w	r8, #2
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001490:	a91c      	add	r1, sp, #112	; 0x70
 8001492:	4628      	mov	r0, r5
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001494:	e9cd 3a1c 	strd	r3, sl, [sp, #112]	; 0x70
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8001498:	ed8d 8b26 	vstr	d8, [sp, #152]	; 0x98
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 800149c:	941e      	str	r4, [sp, #120]	; 0x78
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 800149e:	f8cd 907c 	str.w	r9, [sp, #124]	; 0x7c
  sConfigInjected.InjectedNbrOfConversion = 2;
 80014a2:	f8cd 8090 	str.w	r8, [sp, #144]	; 0x90
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80014a6:	f003 fe35 	bl	8005114 <HAL_ADCEx_InjectedConfigChannel>
 80014aa:	b108      	cbz	r0, 80014b0 <main+0x170>
 80014ac:	b672      	cpsid	i
  while (1)
 80014ae:	e7fe      	b.n	80014ae <main+0x16e>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 80014b0:	a351      	add	r3, pc, #324	; (adr r3, 80015f8 <main+0x2b8>)
 80014b2:	e9d3 2300 	ldrd	r2, r3, [r3]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80014b6:	4628      	mov	r0, r5
 80014b8:	a91c      	add	r1, sp, #112	; 0x70
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 80014ba:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80014be:	f003 fe29 	bl	8005114 <HAL_ADCEx_InjectedConfigChannel>
 80014c2:	4683      	mov	fp, r0
 80014c4:	b108      	cbz	r0, 80014ca <main+0x18a>
 80014c6:	b672      	cpsid	i
  while (1)
 80014c8:	e7fe      	b.n	80014c8 <main+0x188>
  hadc2.Instance = ADC2;
 80014ca:	4d51      	ldr	r5, [pc, #324]	; (8001610 <main+0x2d0>)
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80014cc:	4601      	mov	r1, r0
 80014ce:	223c      	movs	r2, #60	; 0x3c
 80014d0:	a81c      	add	r0, sp, #112	; 0x70
 80014d2:	f008 fce3 	bl	8009e9c <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 80014d6:	2220      	movs	r2, #32
 80014d8:	4659      	mov	r1, fp
 80014da:	a814      	add	r0, sp, #80	; 0x50
 80014dc:	f008 fcde 	bl	8009e9c <memset>
  hadc2.Instance = ADC2;
 80014e0:	4b4c      	ldr	r3, [pc, #304]	; (8001614 <main+0x2d4>)
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80014e2:	f8a5 b01c 	strh.w	fp, [r5, #28]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80014e6:	4628      	mov	r0, r5
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80014e8:	e9c5 bb01 	strd	fp, fp, [r5, #4]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80014ec:	e9c5 b404 	strd	fp, r4, [r5, #16]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014f0:	e9c5 bb0b 	strd	fp, fp, [r5, #44]	; 0x2c
  hadc2.Init.DataAlign = ADC_DATAALIGN_LEFT;
 80014f4:	60ef      	str	r7, [r5, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014f6:	61ae      	str	r6, [r5, #24]
  hadc2.Init.NbrOfConversion = 2;
 80014f8:	f8c5 8020 	str.w	r8, [r5, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80014fc:	f885 b024 	strb.w	fp, [r5, #36]	; 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001500:	f885 b038 	strb.w	fp, [r5, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001504:	f8c5 b03c 	str.w	fp, [r5, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001508:	f885 b040 	strb.w	fp, [r5, #64]	; 0x40
  hadc2.Instance = ADC2;
 800150c:	602b      	str	r3, [r5, #0]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800150e:	f003 fa91 	bl	8004a34 <HAL_ADC_Init>
 8001512:	b108      	cbz	r0, 8001518 <main+0x1d8>
 8001514:	b672      	cpsid	i
  while (1)
 8001516:	e7fe      	b.n	8001516 <main+0x1d6>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 8001518:	4b3f      	ldr	r3, [pc, #252]	; (8001618 <main+0x2d8>)
  sConfigInjected.InjectedOffset = 0;
 800151a:	9021      	str	r0, [sp, #132]	; 0x84
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800151c:	f8ad 0094 	strh.w	r0, [sp, #148]	; 0x94
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001520:	f88d 0096 	strb.w	r0, [sp, #150]	; 0x96
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001524:	f88d 00a0 	strb.w	r0, [sp, #160]	; 0xa0
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001528:	a91c      	add	r1, sp, #112	; 0x70
 800152a:	4628      	mov	r0, r5
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 800152c:	ed8d 8b26 	vstr	d8, [sp, #152]	; 0x98
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8001530:	e9cd a41d 	strd	sl, r4, [sp, #116]	; 0x74
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001534:	e9cd 961f 	strd	r9, r6, [sp, #124]	; 0x7c
  sConfigInjected.InjectedNbrOfConversion = 2;
 8001538:	f8cd 8090 	str.w	r8, [sp, #144]	; 0x90
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 800153c:	931c      	str	r3, [sp, #112]	; 0x70
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800153e:	f003 fde9 	bl	8005114 <HAL_ADCEx_InjectedConfigChannel>
 8001542:	b108      	cbz	r0, 8001548 <main+0x208>
 8001544:	b672      	cpsid	i
  while (1)
 8001546:	e7fe      	b.n	8001546 <main+0x206>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_6;
 8001548:	4a34      	ldr	r2, [pc, #208]	; (800161c <main+0x2dc>)
 800154a:	f240 130f 	movw	r3, #271	; 0x10f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800154e:	a91c      	add	r1, sp, #112	; 0x70
 8001550:	4628      	mov	r0, r5
  sConfigInjected.InjectedChannel = ADC_CHANNEL_6;
 8001552:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001556:	f003 fddd 	bl	8005114 <HAL_ADCEx_InjectedConfigChannel>
 800155a:	b108      	cbz	r0, 8001560 <main+0x220>
 800155c:	b672      	cpsid	i
  while (1)
 800155e:	e7fe      	b.n	800155e <main+0x21e>
  sConfig.Channel = ADC_CHANNEL_2;
 8001560:	4a2f      	ldr	r2, [pc, #188]	; (8001620 <main+0x2e0>)
 8001562:	2306      	movs	r3, #6
 8001564:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8001568:	2204      	movs	r2, #4
 800156a:	237f      	movs	r3, #127	; 0x7f
 800156c:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001570:	a914      	add	r1, sp, #80	; 0x50
  sConfig.Channel = ADC_CHANNEL_2;
 8001572:	2204      	movs	r2, #4
 8001574:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001576:	4628      	mov	r0, r5
  sConfig.Channel = ADC_CHANNEL_2;
 8001578:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800157c:	f003 fb5e 	bl	8004c3c <HAL_ADC_ConfigChannel>
 8001580:	b108      	cbz	r0, 8001586 <main+0x246>
 8001582:	b672      	cpsid	i
  while (1)
 8001584:	e7fe      	b.n	8001584 <main+0x244>
  sConfig.Channel = ADC_CHANNEL_8;
 8001586:	4a27      	ldr	r2, [pc, #156]	; (8001624 <main+0x2e4>)
 8001588:	230c      	movs	r3, #12
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800158a:	4628      	mov	r0, r5
 800158c:	a914      	add	r1, sp, #80	; 0x50
  sConfig.Channel = ADC_CHANNEL_8;
 800158e:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001592:	f003 fb53 	bl	8004c3c <HAL_ADC_ConfigChannel>
 8001596:	b108      	cbz	r0, 800159c <main+0x25c>
 8001598:	b672      	cpsid	i
  while (1)
 800159a:	e7fe      	b.n	800159a <main+0x25a>
  hcordic.Instance = CORDIC;
 800159c:	4822      	ldr	r0, [pc, #136]	; (8001628 <main+0x2e8>)
 800159e:	4b23      	ldr	r3, [pc, #140]	; (800162c <main+0x2ec>)
 80015a0:	6003      	str	r3, [r0, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 80015a2:	f004 f917 	bl	80057d4 <HAL_CORDIC_Init>
 80015a6:	b108      	cbz	r0, 80015ac <main+0x26c>
 80015a8:	b672      	cpsid	i
  while (1)
 80015aa:	e7fe      	b.n	80015aa <main+0x26a>
  hdac1.Instance = DAC1;
 80015ac:	4c20      	ldr	r4, [pc, #128]	; (8001630 <main+0x2f0>)
  DAC_ChannelConfTypeDef sConfig = {0};
 80015ae:	2230      	movs	r2, #48	; 0x30
 80015b0:	2100      	movs	r1, #0
 80015b2:	a81c      	add	r0, sp, #112	; 0x70
 80015b4:	f008 fc72 	bl	8009e9c <memset>
  hdac1.Instance = DAC1;
 80015b8:	4b1e      	ldr	r3, [pc, #120]	; (8001634 <main+0x2f4>)
 80015ba:	6023      	str	r3, [r4, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80015bc:	4620      	mov	r0, r4
 80015be:	f004 f9a1 	bl	8005904 <HAL_DAC_Init>
 80015c2:	4602      	mov	r2, r0
 80015c4:	b108      	cbz	r0, 80015ca <main+0x28a>
 80015c6:	b672      	cpsid	i
  while (1)
 80015c8:	e7fe      	b.n	80015c8 <main+0x288>
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80015ca:	2602      	movs	r6, #2
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80015cc:	4620      	mov	r0, r4
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80015ce:	2701      	movs	r7, #1
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80015d0:	a91c      	add	r1, sp, #112	; 0x70
  sConfig.DAC_Trigger = DAC_TRIGGER_SOFTWARE;
 80015d2:	e9cd 261e 	strd	r2, r6, [sp, #120]	; 0x78
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 80015d6:	e9cd 2620 	strd	r2, r6, [sp, #128]	; 0x80
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80015da:	961c      	str	r6, [sp, #112]	; 0x70
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80015dc:	f8ad 2074 	strh.w	r2, [sp, #116]	; 0x74
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80015e0:	9223      	str	r2, [sp, #140]	; 0x8c
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80015e2:	9722      	str	r7, [sp, #136]	; 0x88
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80015e4:	f004 f9a4 	bl	8005930 <HAL_DAC_ConfigChannel>
 80015e8:	4604      	mov	r4, r0
 80015ea:	b328      	cbz	r0, 8001638 <main+0x2f8>
 80015ec:	b672      	cpsid	i
  while (1)
 80015ee:	e7fe      	b.n	80015ee <main+0x2ae>
 80015f0:	00000080 	.word	0x00000080
 80015f4:	00000080 	.word	0x00000080
 80015f8:	1d500080 	.word	0x1d500080
 80015fc:	0000010f 	.word	0x0000010f
 8001600:	40021000 	.word	0x40021000
 8001604:	48000800 	.word	0x48000800
 8001608:	200006ac 	.word	0x200006ac
 800160c:	04300002 	.word	0x04300002
 8001610:	20000718 	.word	0x20000718
 8001614:	50000100 	.word	0x50000100
 8001618:	1d500080 	.word	0x1d500080
 800161c:	19200040 	.word	0x19200040
 8001620:	08600004 	.word	0x08600004
 8001624:	21800100 	.word	0x21800100
 8001628:	20000784 	.word	0x20000784
 800162c:	40020c00 	.word	0x40020c00
 8001630:	200007ac 	.word	0x200007ac
 8001634:	50000800 	.word	0x50000800
  htim1.Instance = TIM1;
 8001638:	4d83      	ldr	r5, [pc, #524]	; (8001848 <main+0x508>)
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800163a:	900e      	str	r0, [sp, #56]	; 0x38
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800163c:	4601      	mov	r1, r0
  TIM_OC_InitTypeDef sConfigOC = {0};
 800163e:	e9cd 0014 	strd	r0, r0, [sp, #80]	; 0x50
 8001642:	e9cd 0016 	strd	r0, r0, [sp, #88]	; 0x58
 8001646:	e9cd 0018 	strd	r0, r0, [sp, #96]	; 0x60
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800164a:	e9cd 000f 	strd	r0, r0, [sp, #60]	; 0x3c
 800164e:	e9cd 0011 	strd	r0, r0, [sp, #68]	; 0x44
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001652:	e9cd 0007 	strd	r0, r0, [sp, #28]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8001656:	e9cd 000b 	strd	r0, r0, [sp, #44]	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800165a:	9006      	str	r0, [sp, #24]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 800165c:	900a      	str	r0, [sp, #40]	; 0x28
  TIM_OC_InitTypeDef sConfigOC = {0};
 800165e:	901a      	str	r0, [sp, #104]	; 0x68
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001660:	2234      	movs	r2, #52	; 0x34
 8001662:	a81c      	add	r0, sp, #112	; 0x70
 8001664:	f008 fc1a 	bl	8009e9c <memset>
  htim1.Instance = TIM1;
 8001668:	4b78      	ldr	r3, [pc, #480]	; (800184c <main+0x50c>)
 800166a:	602b      	str	r3, [r5, #0]
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
 800166c:	2120      	movs	r1, #32
 800166e:	f241 039a 	movw	r3, #4250	; 0x109a
 8001672:	e9c5 1302 	strd	r1, r3, [r5, #8]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001676:	4628      	mov	r0, r5
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001678:	f44f 7380 	mov.w	r3, #256	; 0x100
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 800167c:	e9c5 7405 	strd	r7, r4, [r5, #20]
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 8001680:	606c      	str	r4, [r5, #4]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001682:	612b      	str	r3, [r5, #16]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001684:	f005 fa22 	bl	8006acc <HAL_TIM_Base_Init>
 8001688:	b108      	cbz	r0, 800168e <main+0x34e>
 800168a:	b672      	cpsid	i
  while (1)
 800168c:	e7fe      	b.n	800168c <main+0x34c>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800168e:	4628      	mov	r0, r5
 8001690:	f005 faa6 	bl	8006be0 <HAL_TIM_PWM_Init>
 8001694:	b108      	cbz	r0, 800169a <main+0x35a>
 8001696:	b672      	cpsid	i
  while (1)
 8001698:	e7fe      	b.n	8001698 <main+0x358>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 800169a:	2206      	movs	r2, #6
 800169c:	2310      	movs	r3, #16
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 800169e:	a90e      	add	r1, sp, #56	; 0x38
 80016a0:	4628      	mov	r0, r5
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 80016a2:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80016a6:	f005 fb23 	bl	8006cf0 <HAL_TIM_SlaveConfigSynchro>
 80016aa:	b108      	cbz	r0, 80016b0 <main+0x370>
 80016ac:	b672      	cpsid	i
  while (1)
 80016ae:	e7fe      	b.n	80016ae <main+0x36e>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016b0:	9008      	str	r0, [sp, #32]
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80016b2:	2270      	movs	r2, #112	; 0x70
 80016b4:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016b6:	a906      	add	r1, sp, #24
 80016b8:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80016ba:	e9cd 2306 	strd	r2, r3, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016be:	f005 fcfb 	bl	80070b8 <HAL_TIMEx_MasterConfigSynchronization>
 80016c2:	b108      	cbz	r0, 80016c8 <main+0x388>
 80016c4:	b672      	cpsid	i
  while (1)
 80016c6:	e7fe      	b.n	80016c6 <main+0x386>
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_LOW;
 80016c8:	970c      	str	r7, [sp, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 80016ca:	aa0a      	add	r2, sp, #40	; 0x28
 80016cc:	4631      	mov	r1, r6
 80016ce:	4628      	mov	r0, r5
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_BKIN;
 80016d0:	2601      	movs	r6, #1
 80016d2:	2701      	movs	r7, #1
 80016d4:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 80016d8:	f005 fd86 	bl	80071e8 <HAL_TIMEx_ConfigBreakInput>
 80016dc:	4602      	mov	r2, r0
 80016de:	b108      	cbz	r0, 80016e4 <main+0x3a4>
 80016e0:	b672      	cpsid	i
  while (1)
 80016e2:	e7fe      	b.n	80016e2 <main+0x3a2>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016e4:	2100      	movs	r1, #0
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80016e6:	901a      	str	r0, [sp, #104]	; 0x68
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016e8:	2060      	movs	r0, #96	; 0x60
 80016ea:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
 80016ee:	2000      	movs	r0, #0
 80016f0:	2100      	movs	r1, #0
 80016f2:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 80016f6:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016fa:	a914      	add	r1, sp, #80	; 0x50
 80016fc:	4628      	mov	r0, r5
 80016fe:	f005 fbdd 	bl	8006ebc <HAL_TIM_PWM_ConfigChannel>
 8001702:	b108      	cbz	r0, 8001708 <main+0x3c8>
 8001704:	b672      	cpsid	i
  while (1)
 8001706:	e7fe      	b.n	8001706 <main+0x3c6>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001708:	2204      	movs	r2, #4
 800170a:	a914      	add	r1, sp, #80	; 0x50
 800170c:	4628      	mov	r0, r5
 800170e:	f005 fbd5 	bl	8006ebc <HAL_TIM_PWM_ConfigChannel>
 8001712:	b108      	cbz	r0, 8001718 <main+0x3d8>
 8001714:	b672      	cpsid	i
  while (1)
 8001716:	e7fe      	b.n	8001716 <main+0x3d6>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001718:	2208      	movs	r2, #8
 800171a:	a914      	add	r1, sp, #80	; 0x50
 800171c:	4628      	mov	r0, r5
 800171e:	f005 fbcd 	bl	8006ebc <HAL_TIM_PWM_ConfigChannel>
 8001722:	b108      	cbz	r0, 8001728 <main+0x3e8>
 8001724:	b672      	cpsid	i
  while (1)
 8001726:	e7fe      	b.n	8001726 <main+0x3e6>
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001728:	2370      	movs	r3, #112	; 0x70
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800172a:	4847      	ldr	r0, [pc, #284]	; (8001848 <main+0x508>)
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 800172c:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800172e:	220c      	movs	r2, #12
 8001730:	a914      	add	r1, sp, #80	; 0x50
 8001732:	f005 fbc3 	bl	8006ebc <HAL_TIM_PWM_ConfigChannel>
 8001736:	b108      	cbz	r0, 800173c <main+0x3fc>
 8001738:	b672      	cpsid	i
  while (1)
 800173a:	e7fe      	b.n	800173a <main+0x3fa>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 800173c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001740:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001744:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
 8001748:	f44f 7280 	mov.w	r2, #256	; 0x100
 800174c:	2300      	movs	r3, #0
 800174e:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
 8001752:	2200      	movs	r2, #0
 8001754:	2300      	movs	r3, #0
 8001756:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
 800175a:	e9cd 2322 	strd	r2, r3, [sp, #136]	; 0x88
 800175e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001762:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001766:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800176a:	9028      	str	r0, [sp, #160]	; 0xa0
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 800176c:	2203      	movs	r2, #3
 800176e:	2300      	movs	r3, #0
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001770:	4835      	ldr	r0, [pc, #212]	; (8001848 <main+0x508>)
 8001772:	a91c      	add	r1, sp, #112	; 0x70
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8001774:	e9cd 2326 	strd	r2, r3, [sp, #152]	; 0x98
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001778:	f005 fce8 	bl	800714c <HAL_TIMEx_ConfigBreakDeadTime>
 800177c:	4605      	mov	r5, r0
 800177e:	b108      	cbz	r0, 8001784 <main+0x444>
 8001780:	b672      	cpsid	i
  while (1)
 8001782:	e7fe      	b.n	8001782 <main+0x442>
  huart2.Instance = USART2;
 8001784:	4c32      	ldr	r4, [pc, #200]	; (8001850 <main+0x510>)
  HAL_TIM_MspPostInit(&htim1);
 8001786:	4830      	ldr	r0, [pc, #192]	; (8001848 <main+0x508>)
 8001788:	f002 fed6 	bl	8004538 <HAL_TIM_MspPostInit>
  huart2.Instance = USART2;
 800178c:	4931      	ldr	r1, [pc, #196]	; (8001854 <main+0x514>)
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800178e:	62a5      	str	r5, [r4, #40]	; 0x28
  huart2.Init.BaudRate = 1843200;
 8001790:	f44f 12e1 	mov.w	r2, #1843200	; 0x1c2000
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001794:	230c      	movs	r3, #12
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001796:	4620      	mov	r0, r4
  huart2.Init.BaudRate = 1843200;
 8001798:	e9c4 1200 	strd	r1, r2, [r4]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800179c:	e9c4 5502 	strd	r5, r5, [r4, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017a0:	e9c4 5304 	strd	r5, r3, [r4, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017a4:	e9c4 5506 	strd	r5, r5, [r4, #24]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80017a8:	e9c4 5508 	strd	r5, r5, [r4, #32]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017ac:	f005 ffb8 	bl	8007720 <HAL_UART_Init>
 80017b0:	4601      	mov	r1, r0
 80017b2:	b108      	cbz	r0, 80017b8 <main+0x478>
 80017b4:	b672      	cpsid	i
  while (1)
 80017b6:	e7fe      	b.n	80017b6 <main+0x476>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017b8:	4620      	mov	r0, r4
 80017ba:	f006 f83b 	bl	8007834 <HAL_UARTEx_SetTxFifoThreshold>
 80017be:	4601      	mov	r1, r0
 80017c0:	b108      	cbz	r0, 80017c6 <main+0x486>
 80017c2:	b672      	cpsid	i
  while (1)
 80017c4:	e7fe      	b.n	80017c4 <main+0x484>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017c6:	4620      	mov	r0, r4
 80017c8:	f006 f876 	bl	80078b8 <HAL_UARTEx_SetRxFifoThreshold>
 80017cc:	b108      	cbz	r0, 80017d2 <main+0x492>
 80017ce:	b672      	cpsid	i
  while (1)
 80017d0:	e7fe      	b.n	80017d0 <main+0x490>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80017d2:	4620      	mov	r0, r4
 80017d4:	f006 f810 	bl	80077f8 <HAL_UARTEx_DisableFifoMode>
 80017d8:	4604      	mov	r4, r0
 80017da:	b108      	cbz	r0, 80017e0 <main+0x4a0>
 80017dc:	b672      	cpsid	i
  while (1)
 80017de:	e7fe      	b.n	80017de <main+0x49e>
  MX_MotorControl_Init();
 80017e0:	f001 f8fe 	bl	80029e0 <MX_MotorControl_Init>
  HAL_NVIC_SetPriority(USART2_IRQn, 3, 1);
 80017e4:	2103      	movs	r1, #3
 80017e6:	2201      	movs	r2, #1
 80017e8:	2026      	movs	r0, #38	; 0x26
 80017ea:	f004 f81f 	bl	800582c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 80017ee:	2026      	movs	r0, #38	; 0x26
 80017f0:	f004 f85a 	bl	80058a8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 3, 0);
 80017f4:	4622      	mov	r2, r4
 80017f6:	2103      	movs	r1, #3
 80017f8:	2039      	movs	r0, #57	; 0x39
 80017fa:	f004 f817 	bl	800582c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 80017fe:	2039      	movs	r0, #57	; 0x39
 8001800:	f004 f852 	bl	80058a8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 4, 1);
 8001804:	2201      	movs	r2, #1
 8001806:	2104      	movs	r1, #4
 8001808:	2018      	movs	r0, #24
 800180a:	f004 f80f 	bl	800582c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 800180e:	2018      	movs	r0, #24
 8001810:	f004 f84a 	bl	80058a8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001814:	4622      	mov	r2, r4
 8001816:	4621      	mov	r1, r4
 8001818:	2019      	movs	r0, #25
 800181a:	f004 f807 	bl	800582c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800181e:	2019      	movs	r0, #25
 8001820:	f004 f842 	bl	80058a8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 8001824:	4622      	mov	r2, r4
 8001826:	2102      	movs	r1, #2
 8001828:	2012      	movs	r0, #18
 800182a:	f003 ffff 	bl	800582c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800182e:	2012      	movs	r0, #18
 8001830:	f004 f83a 	bl	80058a8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 8001834:	2028      	movs	r0, #40	; 0x28
 8001836:	4622      	mov	r2, r4
 8001838:	2103      	movs	r1, #3
 800183a:	f003 fff7 	bl	800582c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800183e:	2028      	movs	r0, #40	; 0x28
 8001840:	f004 f832 	bl	80058a8 <HAL_NVIC_EnableIRQ>
  while (1)
 8001844:	e7fe      	b.n	8001844 <main+0x504>
 8001846:	bf00      	nop
 8001848:	20000880 	.word	0x20000880
 800184c:	40012c00 	.word	0x40012c00
 8001850:	200008cc 	.word	0x200008cc
 8001854:	40004400 	.word	0x40004400

08001858 <Error_Handler>:
 8001858:	b672      	cpsid	i
  while (1)
 800185a:	e7fe      	b.n	800185a <Error_Handler+0x2>

0800185c <MC_StartMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
	return MCI_StartMotor( pMCI[M1] );
 800185c:	4b01      	ldr	r3, [pc, #4]	; (8001864 <MC_StartMotor1+0x8>)
 800185e:	6818      	ldr	r0, [r3, #0]
 8001860:	f000 b88e 	b.w	8001980 <MCI_StartMotor>
 8001864:	20001cf8 	.word	0x20001cf8

08001868 <MC_StopMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
	return MCI_StopMotor( pMCI[M1] );
 8001868:	4b01      	ldr	r3, [pc, #4]	; (8001870 <MC_StopMotor1+0x8>)
 800186a:	6818      	ldr	r0, [r3, #0]
 800186c:	f000 b89e 	b.w	80019ac <MCI_StopMotor>
 8001870:	20001cf8 	.word	0x20001cf8

08001874 <MC_GetMecSpeedAverageMotor1>:
/**
 * @brief Returns the last computed average mechanical rotor speed for Motor 1, expressed in the unit defined by #SPEED_UNIT
 */
__weak int16_t MC_GetMecSpeedAverageMotor1(void)
{
	return MCI_GetAvrgMecSpeedUnit( pMCI[M1] );
 8001874:	4b01      	ldr	r3, [pc, #4]	; (800187c <MC_GetMecSpeedAverageMotor1+0x8>)
 8001876:	6818      	ldr	r0, [r3, #0]
 8001878:	f000 b902 	b.w	8001a80 <MCI_GetAvrgMecSpeedUnit>
 800187c:	20001cf8 	.word	0x20001cf8

08001880 <MC_GetSTMStateMotor1>:
/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak MCI_State_t  MC_GetSTMStateMotor1(void)
{
	return MCI_GetSTMState( pMCI[M1] );
 8001880:	4b01      	ldr	r3, [pc, #4]	; (8001888 <MC_GetSTMStateMotor1+0x8>)
 8001882:	6818      	ldr	r0, [r3, #0]
 8001884:	f000 b876 	b.w	8001974 <MCI_GetSTMState>
 8001888:	20001cf8 	.word	0x20001cf8

0800188c <MCI_Init>:
    pHandle->pSTC = pSTC;
    pHandle->pFOCVars = pFOCVars;
    pHandle->pPWM = pPWMHandle;

    /* Buffer related initialization */
    pHandle->lastCommand = MCI_NOCOMMANDSYET;
 800188c:	f04f 0c00 	mov.w	ip, #0
    pHandle->pFOCVars = pFOCVars;
 8001890:	e9c0 1200 	strd	r1, r2, [r0]
    pHandle->pPWM = pPWMHandle;
 8001894:	6083      	str	r3, [r0, #8]
    pHandle->lastCommand = MCI_NOCOMMANDSYET;
 8001896:	f880 c00c 	strb.w	ip, [r0, #12]
    pHandle->hFinalSpeed = 0;
 800189a:	f8c0 c00e 	str.w	ip, [r0, #14]
    pHandle->hFinalTorque = 0;
    pHandle->hDurationms = 0;
 800189e:	f8a0 c016 	strh.w	ip, [r0, #22]
    pHandle->CommandState = MCI_BUFFER_EMPTY;
 80018a2:	f880 c01e 	strb.w	ip, [r0, #30]
    pHandle->DirectCommand = MCI_NO_COMMAND;
 80018a6:	f8a0 c018 	strh.w	ip, [r0, #24]
    pHandle->State = IDLE;
    pHandle->CurrentFaults = MC_NO_FAULTS;
 80018aa:	f8c0 c01a 	str.w	ip, [r0, #26]
    pHandle->PastFaults = MC_NO_FAULTS;
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 80018ae:	4770      	bx	lr

080018b0 <MCI_ExecSpeedRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 80018b0:	f04f 0c01 	mov.w	ip, #1
    pHandle->hFinalSpeed = hFinalSpeed;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80018b4:	f240 1301 	movw	r3, #257	; 0x101
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 80018b8:	f880 c00c 	strb.w	ip, [r0, #12]
    pHandle->hFinalSpeed = hFinalSpeed;
 80018bc:	81c1      	strh	r1, [r0, #14]
    pHandle->hDurationms = hDurationms;
 80018be:	82c2      	strh	r2, [r0, #22]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80018c0:	83c3      	strh	r3, [r0, #30]
    pHandle->LastModalitySetByUser = STC_SPEED_MODE;
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 80018c2:	4770      	bx	lr

080018c4 <MCI_ExecTorqueRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 80018c4:	f04f 0c02 	mov.w	ip, #2
    pHandle->hFinalTorque = hFinalTorque;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80018c8:	2301      	movs	r3, #1
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 80018ca:	f880 c00c 	strb.w	ip, [r0, #12]
    pHandle->hFinalTorque = hFinalTorque;
 80018ce:	8201      	strh	r1, [r0, #16]
    pHandle->hDurationms = hDurationms;
 80018d0:	82c2      	strh	r2, [r0, #22]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80018d2:	83c3      	strh	r3, [r0, #30]
    pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop

080018d8 <MCI_SetCurrentReferences>:
  * @param  Iqdref current references on qd reference frame in qd_t
  *         format.
  * @retval none.
  */
__weak void MCI_SetCurrentReferences(MCI_Handle_t *pHandle, qd_t Iqdref)
{
 80018d8:	b082      	sub	sp, #8
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 80018da:	2203      	movs	r2, #3
    pHandle->Iqdref.q = Iqdref.q;
    pHandle->Iqdref.d = Iqdref.d;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80018dc:	2301      	movs	r3, #1
    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 80018de:	7302      	strb	r2, [r0, #12]
    pHandle->Iqdref.q = Iqdref.q;
 80018e0:	f8c0 1012 	str.w	r1, [r0, #18]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80018e4:	83c3      	strh	r3, [r0, #30]
    pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 80018e6:	b002      	add	sp, #8
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop

080018ec <MCI_FaultProcessing>:
 * @retval State_t New state machine state after fault processing
 */
__weak void MCI_FaultProcessing(MCI_Handle_t *pHandle, uint16_t hSetErrors, uint16_t hResetErrors)
{
  /* Set current errors */
  pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 80018ec:	8b43      	ldrh	r3, [r0, #26]
  pHandle->PastFaults |= hSetErrors;
 80018ee:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
  pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 80018f2:	430b      	orrs	r3, r1
 80018f4:	ea23 0302 	bic.w	r3, r3, r2
  pHandle->PastFaults |= hSetErrors;
 80018f8:	ea41 010c 	orr.w	r1, r1, ip
  pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 80018fc:	8343      	strh	r3, [r0, #26]
  pHandle->PastFaults |= hSetErrors;
 80018fe:	8381      	strh	r1, [r0, #28]

  return;
}
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop

08001904 <MCI_ExecBufferedCommands>:
    /* Nothing to do */
  }
  else
  {
#endif
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 8001904:	7f83      	ldrb	r3, [r0, #30]
 8001906:	2b01      	cmp	r3, #1
 8001908:	d000      	beq.n	800190c <MCI_ExecBufferedCommands+0x8>
 800190a:	4770      	bx	lr
{
 800190c:	b510      	push	{r4, lr}
    {
      bool commandHasBeenExecuted = false;
      switch (pHandle->lastCommand)
 800190e:	7b01      	ldrb	r1, [r0, #12]
 8001910:	2902      	cmp	r1, #2
 8001912:	4604      	mov	r4, r0
 8001914:	d006      	beq.n	8001924 <MCI_ExecBufferedCommands+0x20>
 8001916:	2903      	cmp	r1, #3
 8001918:	d024      	beq.n	8001964 <MCI_ExecBufferedCommands+0x60>
 800191a:	2901      	cmp	r1, #1
 800191c:	d014      	beq.n	8001948 <MCI_ExecBufferedCommands+0x44>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESFULLY;
      }
      else
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESFULLY;
 800191e:	2303      	movs	r3, #3
 8001920:	77a3      	strb	r3, [r4, #30]
      }
    }
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 8001922:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8001924:	6843      	ldr	r3, [r0, #4]
 8001926:	2100      	movs	r1, #0
 8001928:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24
          STC_SetControlMode(pHandle->pSTC, STC_TORQUE_MODE);
 800192c:	6800      	ldr	r0, [r0, #0]
 800192e:	f007 fdf3 	bl	8009518 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms);
 8001932:	8ae2      	ldrh	r2, [r4, #22]
 8001934:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 8001938:	6820      	ldr	r0, [r4, #0]
 800193a:	f007 fdf1 	bl	8009520 <STC_ExecRamp>
      if (commandHasBeenExecuted)
 800193e:	2800      	cmp	r0, #0
 8001940:	d0ed      	beq.n	800191e <MCI_ExecBufferedCommands+0x1a>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESFULLY;
 8001942:	2302      	movs	r3, #2
 8001944:	77a3      	strb	r3, [r4, #30]
}
 8001946:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8001948:	6843      	ldr	r3, [r0, #4]
 800194a:	2200      	movs	r2, #0
 800194c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          STC_SetControlMode(pHandle->pSTC, STC_SPEED_MODE);
 8001950:	6800      	ldr	r0, [r0, #0]
 8001952:	f007 fde1 	bl	8009518 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms);
 8001956:	8ae2      	ldrh	r2, [r4, #22]
 8001958:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800195c:	6820      	ldr	r0, [r4, #0]
 800195e:	f007 fddf 	bl	8009520 <STC_ExecRamp>
          break;
 8001962:	e7ec      	b.n	800193e <MCI_ExecBufferedCommands+0x3a>
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 8001964:	6842      	ldr	r2, [r0, #4]
 8001966:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 800196a:	f8d0 3012 	ldr.w	r3, [r0, #18]
 800196e:	6113      	str	r3, [r2, #16]
      if (commandHasBeenExecuted)
 8001970:	e7e7      	b.n	8001942 <MCI_ExecBufferedCommands+0x3e>
 8001972:	bf00      	nop

08001974 <MCI_GetSTMState>:
  * @retval State_t It returns the current state of the related pSTM object.
  */
__weak MCI_State_t  MCI_GetSTMState(MCI_Handle_t *pHandle)
{
  return (pHandle->State);
}
 8001974:	7e40      	ldrb	r0, [r0, #25]
 8001976:	4770      	bx	lr

08001978 <MCI_GetOccurredFaults>:
  * \n\link Fault_generation_error_codes Returned error codes are listed here \endlink
  */
__weak uint16_t MCI_GetOccurredFaults(MCI_Handle_t *pHandle)
{
  return ((uint16_t)pHandle->PastFaults);
}
 8001978:	8b80      	ldrh	r0, [r0, #28]
 800197a:	4770      	bx	lr

0800197c <MCI_GetCurrentFaults>:
  * \n\link Fault_generation_error_codes Returned error codes are listed here \endlink
  */
__weak uint16_t MCI_GetCurrentFaults(MCI_Handle_t *pHandle)
{
  return ((uint16_t)pHandle->CurrentFaults);
}
 800197c:	8b40      	ldrh	r0, [r0, #26]
 800197e:	4770      	bx	lr

08001980 <MCI_StartMotor>:
{
 8001980:	b510      	push	{r4, lr}
 8001982:	4604      	mov	r4, r0
  if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8001984:	f7ff fff6 	bl	8001974 <MCI_GetSTMState>
 8001988:	b108      	cbz	r0, 800198e <MCI_StartMotor+0xe>
    RetVal = false;
 800198a:	2000      	movs	r0, #0
}
 800198c:	bd10      	pop	{r4, pc}
      (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800198e:	4620      	mov	r0, r4
 8001990:	f7ff fff2 	bl	8001978 <MCI_GetOccurredFaults>
  if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8001994:	2800      	cmp	r0, #0
 8001996:	d1f8      	bne.n	800198a <MCI_StartMotor+0xa>
      (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8001998:	4620      	mov	r0, r4
 800199a:	f7ff ffef 	bl	800197c <MCI_GetCurrentFaults>
      (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800199e:	2800      	cmp	r0, #0
 80019a0:	d1f3      	bne.n	800198a <MCI_StartMotor+0xa>
    pHandle->DirectCommand = MCI_START;
 80019a2:	2001      	movs	r0, #1
 80019a4:	7620      	strb	r0, [r4, #24]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80019a6:	77a0      	strb	r0, [r4, #30]
}
 80019a8:	bd10      	pop	{r4, pc}
 80019aa:	bf00      	nop

080019ac <MCI_StopMotor>:
{
 80019ac:	b538      	push	{r3, r4, r5, lr}
 80019ae:	4605      	mov	r5, r0
  State = MCI_GetSTMState(pHandle);
 80019b0:	f7ff ffe0 	bl	8001974 <MCI_GetSTMState>
  if (IDLE == State  || ICLWAIT == State)
 80019b4:	b150      	cbz	r0, 80019cc <MCI_StopMotor+0x20>
 80019b6:	f1b0 040c 	subs.w	r4, r0, #12
  if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80019ba:	4628      	mov	r0, r5
  if (IDLE == State  || ICLWAIT == State)
 80019bc:	bf18      	it	ne
 80019be:	2401      	movne	r4, #1
  if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80019c0:	f7ff ffda 	bl	8001978 <MCI_GetOccurredFaults>
 80019c4:	b140      	cbz	r0, 80019d8 <MCI_StopMotor+0x2c>
    RetVal = false;
 80019c6:	2400      	movs	r4, #0
}
 80019c8:	4620      	mov	r0, r4
 80019ca:	bd38      	pop	{r3, r4, r5, pc}
    status = false;
 80019cc:	4604      	mov	r4, r0
  if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80019ce:	4628      	mov	r0, r5
 80019d0:	f7ff ffd2 	bl	8001978 <MCI_GetOccurredFaults>
 80019d4:	2800      	cmp	r0, #0
 80019d6:	d1f6      	bne.n	80019c6 <MCI_StopMotor+0x1a>
      (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 80019d8:	4628      	mov	r0, r5
 80019da:	f7ff ffcf 	bl	800197c <MCI_GetCurrentFaults>
  if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80019de:	2800      	cmp	r0, #0
 80019e0:	d1f1      	bne.n	80019c6 <MCI_StopMotor+0x1a>
      (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 80019e2:	2c00      	cmp	r4, #0
 80019e4:	d0ef      	beq.n	80019c6 <MCI_StopMotor+0x1a>
    pHandle->DirectCommand = MCI_STOP;
 80019e6:	2305      	movs	r3, #5
 80019e8:	762b      	strb	r3, [r5, #24]
    RetVal = true;
 80019ea:	e7ed      	b.n	80019c8 <MCI_StopMotor+0x1c>

080019ec <MCI_FaultAcknowledged>:
{
 80019ec:	b510      	push	{r4, lr}
 80019ee:	4604      	mov	r4, r0
  if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 80019f0:	f7ff ffc0 	bl	8001974 <MCI_GetSTMState>
 80019f4:	280b      	cmp	r0, #11
 80019f6:	d001      	beq.n	80019fc <MCI_FaultAcknowledged+0x10>
    RetVal = false;
 80019f8:	2000      	movs	r0, #0
}
 80019fa:	bd10      	pop	{r4, pc}
  if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 80019fc:	4620      	mov	r0, r4
 80019fe:	f7ff ffbd 	bl	800197c <MCI_GetCurrentFaults>
 8001a02:	2800      	cmp	r0, #0
 8001a04:	d1f8      	bne.n	80019f8 <MCI_FaultAcknowledged+0xc>
    pHandle->DirectCommand = MCI_ACK_FAULTS;
 8001a06:	2302      	movs	r3, #2
 8001a08:	7623      	strb	r3, [r4, #24]
    pHandle->PastFaults = MC_NO_FAULTS;
 8001a0a:	83a0      	strh	r0, [r4, #28]
    RetVal = true;
 8001a0c:	2001      	movs	r0, #1
}
 8001a0e:	bd10      	pop	{r4, pc}

08001a10 <MCI_GetFaultState>:
  */
__weak uint32_t MCI_GetFaultState(MCI_Handle_t *pHandle)
{
  uint32_t LocalFaultState;

  LocalFaultState = (uint32_t)(pHandle->PastFaults);
 8001a10:	8b83      	ldrh	r3, [r0, #28]
  LocalFaultState |= (uint32_t)(pHandle->CurrentFaults) << 16;
 8001a12:	8b40      	ldrh	r0, [r0, #26]

  return (LocalFaultState);
}
 8001a14:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop

08001a1c <MCI_GetControlMode>:
#ifdef NULL_PTR_MC_INT
  return ((MC_NULL == pHandle) ? STC_TORQUE_MODE : pHandle->LastModalitySetByUser);
#else
  return (pHandle->LastModalitySetByUser);
#endif
}
 8001a1c:	7fc0      	ldrb	r0, [r0, #31]
 8001a1e:	4770      	bx	lr

08001a20 <MCI_GetImposedMotorDirection>:
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->lastCommand)
 8001a20:	7b03      	ldrb	r3, [r0, #12]
 8001a22:	2b02      	cmp	r3, #2
 8001a24:	d005      	beq.n	8001a32 <MCI_GetImposedMotorDirection+0x12>
 8001a26:	2b03      	cmp	r3, #3
 8001a28:	d013      	beq.n	8001a52 <MCI_GetImposedMotorDirection+0x32>
 8001a2a:	2b01      	cmp	r3, #1
 8001a2c:	d009      	beq.n	8001a42 <MCI_GetImposedMotorDirection+0x22>
 8001a2e:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_MC_INT
  }
#endif
  return (retVal);
}
 8001a30:	4770      	bx	lr
        if (pHandle->hFinalTorque < 0)
 8001a32:	f9b0 3010 	ldrsh.w	r3, [r0, #16]
          retVal = -1;
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	bfac      	ite	ge
 8001a3a:	2001      	movge	r0, #1
 8001a3c:	f04f 30ff 	movlt.w	r0, #4294967295
 8001a40:	4770      	bx	lr
        if (pHandle->hFinalSpeed < 0)
 8001a42:	f9b0 300e 	ldrsh.w	r3, [r0, #14]
          retVal = -1;
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	bfac      	ite	ge
 8001a4a:	2001      	movge	r0, #1
 8001a4c:	f04f 30ff 	movlt.w	r0, #4294967295
 8001a50:	4770      	bx	lr
        if (pHandle->Iqdref.q < 0)
 8001a52:	f9b0 3012 	ldrsh.w	r3, [r0, #18]
          retVal = -1;
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	bfac      	ite	ge
 8001a5a:	2001      	movge	r0, #1
 8001a5c:	f04f 30ff 	movlt.w	r0, #4294967295
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop

08001a64 <MCI_GetLastRampFinalSpeed>:
  }
  return (retVal);
#else
  return (pHandle->hFinalSpeed);
#endif
}
 8001a64:	f9b0 000e 	ldrsh.w	r0, [r0, #14]
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop

08001a6c <MCI_GetLastRampFinalTorque>:
  }
  return (retVal);
#else
  return (pHandle->hFinalTorque);
#endif
}
 8001a6c:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop

08001a74 <MCI_GetLastRampFinalDuration>:
  }
  return (retVal);
#else
  return (pHandle->hDurationms);
#endif
}
 8001a74:	8ac0      	ldrh	r0, [r0, #22]
 8001a76:	4770      	bx	lr

08001a78 <MCI_StopRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    STC_StopRamp(pHandle->pSTC);
 8001a78:	6800      	ldr	r0, [r0, #0]
 8001a7a:	f007 bd93 	b.w	80095a4 <STC_StopRamp>
 8001a7e:	bf00      	nop

08001a80 <MCI_GetAvrgMecSpeedUnit>:
  *         the unit defined by #SPEED_UNIT and related to the sensor actually
  *         used by FOC algorithm
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak int16_t MCI_GetAvrgMecSpeedUnit(MCI_Handle_t *pHandle)
{
 8001a80:	b508      	push	{r3, lr}
    temp_speed = 0;
  }
  else
  {
#endif
    SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor(pHandle->pSTC);
 8001a82:	6800      	ldr	r0, [r0, #0]
 8001a84:	f007 fd36 	bl	80094f4 <STC_GetSpeedSensor>
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
#ifdef NULL_PTR_MC_INT
  }
#endif
  return (temp_speed);
}
 8001a88:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
 8001a8c:	f007 bcd2 	b.w	8009434 <SPD_GetAvrgMecSpeedUnit>

08001a90 <MCI_GetMecSpeedRefUnit>:
__weak int16_t MCI_GetMecSpeedRefUnit(MCI_Handle_t *pHandle)
{
#ifdef NULL_PTR_MC_INT
  return ((MC_NULL == pHandle) ? 0 : STC_GetMecSpeedRefUnit(pHandle->pSTC));
#else
  return (STC_GetMecSpeedRefUnit(pHandle->pSTC));
 8001a90:	6800      	ldr	r0, [r0, #0]
 8001a92:	f007 bd39 	b.w	8009508 <STC_GetMecSpeedRefUnit>
 8001a96:	bf00      	nop

08001a98 <MCI_GetIab>:
  {
    tempVal = pHandle->pFOCVars->Iab;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iab);
 8001a98:	6842      	ldr	r2, [r0, #4]
 8001a9a:	6810      	ldr	r0, [r2, #0]
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	b282      	uxth	r2, r0
 8001aa0:	f362 030f 	bfi	r3, r2, #0, #16
 8001aa4:	0c00      	lsrs	r0, r0, #16
 8001aa6:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001aaa:	b082      	sub	sp, #8
#endif
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	b002      	add	sp, #8
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop

08001ab4 <MCI_GetIalphabeta>:
  {
    tempVal = pHandle->pFOCVars->Ialphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Ialphabeta);
 8001ab4:	6842      	ldr	r2, [r0, #4]
 8001ab6:	6850      	ldr	r0, [r2, #4]
 8001ab8:	2300      	movs	r3, #0
 8001aba:	b282      	uxth	r2, r0
 8001abc:	f362 030f 	bfi	r3, r2, #0, #16
 8001ac0:	0c00      	lsrs	r0, r0, #16
 8001ac2:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001ac6:	b082      	sub	sp, #8
#endif
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	b002      	add	sp, #8
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop

08001ad0 <MCI_GetIqd>:
  {
    tempVal = pHandle->pFOCVars->Iqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqd);
 8001ad0:	6842      	ldr	r2, [r0, #4]
 8001ad2:	68d0      	ldr	r0, [r2, #12]
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	b282      	uxth	r2, r0
 8001ad8:	f362 030f 	bfi	r3, r2, #0, #16
 8001adc:	0c00      	lsrs	r0, r0, #16
 8001ade:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001ae2:	b082      	sub	sp, #8
#endif
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	b002      	add	sp, #8
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop

08001aec <MCI_GetIqdref>:
  {
    tempVal = pHandle->pFOCVars->Iqdref;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqdref);
 8001aec:	6842      	ldr	r2, [r0, #4]
 8001aee:	6910      	ldr	r0, [r2, #16]
 8001af0:	2300      	movs	r3, #0
 8001af2:	b282      	uxth	r2, r0
 8001af4:	f362 030f 	bfi	r3, r2, #0, #16
 8001af8:	0c00      	lsrs	r0, r0, #16
 8001afa:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001afe:	b082      	sub	sp, #8
#endif
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	b002      	add	sp, #8
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop

08001b08 <MCI_GetVqd>:
  {
    tempVal = pHandle->pFOCVars->Vqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Vqd);
 8001b08:	6842      	ldr	r2, [r0, #4]
 8001b0a:	f8d2 0016 	ldr.w	r0, [r2, #22]
 8001b0e:	2300      	movs	r3, #0
 8001b10:	b282      	uxth	r2, r0
 8001b12:	f362 030f 	bfi	r3, r2, #0, #16
 8001b16:	0c00      	lsrs	r0, r0, #16
 8001b18:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001b1c:	b082      	sub	sp, #8
#endif
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	b002      	add	sp, #8
 8001b22:	4770      	bx	lr

08001b24 <MCI_GetValphabeta>:
  {
    tempVal = pHandle->pFOCVars->Valphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Valphabeta);
 8001b24:	6842      	ldr	r2, [r0, #4]
 8001b26:	f8d2 001a 	ldr.w	r0, [r2, #26]
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	b282      	uxth	r2, r0
 8001b2e:	f362 030f 	bfi	r3, r2, #0, #16
 8001b32:	0c00      	lsrs	r0, r0, #16
 8001b34:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001b38:	b082      	sub	sp, #8
#endif
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	b002      	add	sp, #8
 8001b3e:	4770      	bx	lr

08001b40 <MCI_GetTeref>:
__weak int16_t MCI_GetTeref(MCI_Handle_t *pHandle)
{
#ifdef NULL_PTR_MC_INT
  return ((MC_NULL == pHandle) ? 0 : pHandle->pFOCVars->hTeref);
#else
  return (pHandle->pFOCVars->hTeref);
 8001b40:	6843      	ldr	r3, [r0, #4]
#endif
}
 8001b42:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 8001b46:	4770      	bx	lr

08001b48 <MCI_Clear_Iqdref>:
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none
  */
__weak void MCI_Clear_Iqdref(MCI_Handle_t *pHandle)
{
 8001b48:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref(pHandle->pSTC);
 8001b4a:	e9d0 0400 	ldrd	r0, r4, [r0]
 8001b4e:	f007 fd5b 	bl	8009608 <STC_GetDefaultIqdref>
 8001b52:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8001b56:	8220      	strh	r0, [r4, #16]
 8001b58:	8263      	strh	r3, [r4, #18]
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 8001b5a:	bd10      	pop	{r4, pc}

08001b5c <MCM_Clarke>:
  /* qIalpha = qIas*/
  Output.alpha = Input.a;

  a_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.a);

  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 8001b5c:	f644 11e6 	movw	r1, #18918	; 0x49e6
 8001b60:	b203      	sxth	r3, r0
  a_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.a);
 8001b62:	fb13 f201 	smulbb	r2, r3, r1
{
 8001b66:	f3c0 400f 	ubfx	r0, r0, #16, #16
  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 8001b6a:	fb10 f101 	smulbb	r1, r0, r1
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
  /* WARNING: the below instruction is not MISRA compliant, user should verify
    that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
    the compiler to perform the shift (instead of LSR logical shift right) */
  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 8001b6e:	4250      	negs	r0, r2
 8001b70:	eba0 0041 	sub.w	r0, r0, r1, lsl #1
#else
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) / 32768;
#endif

  /* Check saturation of Ibeta */
  if (wbeta_tmp > INT16_MAX)
 8001b74:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
{
 8001b78:	b084      	sub	sp, #16
  if (wbeta_tmp > INT16_MAX)
 8001b7a:	da05      	bge.n	8001b88 <MCM_Clarke+0x2c>
 8001b7c:	13c1      	asrs	r1, r0, #15
  {
    hbeta_tmp = INT16_MAX;
  }
  else if (wbeta_tmp < (-32768))
 8001b7e:	f511 4f00 	cmn.w	r1, #32768	; 0x8000
 8001b82:	da0c      	bge.n	8001b9e <MCM_Clarke+0x42>
 8001b84:	4a09      	ldr	r2, [pc, #36]	; (8001bac <MCM_Clarke+0x50>)
 8001b86:	e001      	b.n	8001b8c <MCM_Clarke+0x30>
 8001b88:	f647 72ff 	movw	r2, #32767	; 0x7fff
  if (((int16_t )-32768) == Output.beta)
  {
    Output.beta = -32767;
  }

  return (Output);
 8001b8c:	b29b      	uxth	r3, r3
 8001b8e:	2000      	movs	r0, #0
 8001b90:	f363 000f 	bfi	r0, r3, #0, #16
 8001b94:	b293      	uxth	r3, r2
 8001b96:	f363 401f 	bfi	r0, r3, #16, #16
}
 8001b9a:	b004      	add	sp, #16
 8001b9c:	4770      	bx	lr
    hbeta_tmp = ((int16_t)wbeta_tmp);
 8001b9e:	4803      	ldr	r0, [pc, #12]	; (8001bac <MCM_Clarke+0x50>)
 8001ba0:	b20a      	sxth	r2, r1
 8001ba2:	4282      	cmp	r2, r0
 8001ba4:	bfb8      	it	lt
 8001ba6:	4602      	movlt	r2, r0
 8001ba8:	e7f0      	b.n	8001b8c <MCM_Clarke+0x30>
 8001baa:	bf00      	nop
 8001bac:	ffff8001 	.word	0xffff8001

08001bb0 <MCM_Trig_Functions>:
  } CosSin;
  //cstat +MISRAC2012-Rule-19.2
  /* Configure CORDIC */
  /* Misra  violation Rule11.4 AConversionshouldnotbeperformedbetweena
   * pointertoobject and an integer type */
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8001bb0:	4b09      	ldr	r3, [pc, #36]	; (8001bd8 <MCM_Trig_Functions+0x28>)
  /* Misra  violation Rule11.4 AConversionshouldnotbeperformedbetweena
   * pointertoobject and an integer type */
  LL_CORDIC_WriteData(CORDIC, ((uint32_t)0x7FFF0000) + ((uint32_t)hAngle));
 8001bb2:	f100 40ff 	add.w	r0, r0, #2139095040	; 0x7f800000
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8001bb6:	f04f 1260 	mov.w	r2, #6291552	; 0x600060
  LL_CORDIC_WriteData(CORDIC, ((uint32_t)0x7FFF0000) + ((uint32_t)hAngle));
 8001bba:	f500 00fe 	add.w	r0, r0, #8323072	; 0x7f0000
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8001bbe:	601a      	str	r2, [r3, #0]
  * @param  InData 0 .. 0xFFFFFFFF : 32-bit value to be provided as input data for CORDIC processing.
  * @retval None
  */
__STATIC_INLINE void LL_CORDIC_WriteData(CORDIC_TypeDef *CORDICx, uint32_t InData)
{
  WRITE_REG(CORDICx->WDATA, InData);
 8001bc0:	6058      	str	r0, [r3, #4]
  * @param  CORDICx CORDIC Instance
  * @retval 32-bit output data of CORDIC processing.
  */
__STATIC_INLINE uint32_t LL_CORDIC_ReadData(CORDIC_TypeDef *CORDICx)
{
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 8001bc2:	689b      	ldr	r3, [r3, #8]
  /* Read angle */
  /* Misra  violation Rule11.4 AConversionshouldnotbeperformedbetweena
   * pointertoobject and an integer type */
  CosSin.CordicRdata = LL_CORDIC_ReadData(CORDIC);
  return (CosSin.Components); //cstat !UNION-type-punning
 8001bc4:	2000      	movs	r0, #0
 8001bc6:	b29a      	uxth	r2, r3
 8001bc8:	f362 000f 	bfi	r0, r2, #0, #16
 8001bcc:	0c1b      	lsrs	r3, r3, #16
{
 8001bce:	b082      	sub	sp, #8
  return (CosSin.Components); //cstat !UNION-type-punning
 8001bd0:	f363 401f 	bfi	r0, r3, #16, #16
}
 8001bd4:	b002      	add	sp, #8
 8001bd6:	4770      	bx	lr
 8001bd8:	40020c00 	.word	0x40020c00

08001bdc <MCM_Park>:
{
 8001bdc:	b530      	push	{r4, r5, lr}
 8001bde:	b085      	sub	sp, #20
 8001be0:	4603      	mov	r3, r0
 8001be2:	4605      	mov	r5, r0
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8001be4:	4608      	mov	r0, r1
 8001be6:	141c      	asrs	r4, r3, #16
{
 8001be8:	9301      	str	r3, [sp, #4]
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8001bea:	f7ff ffe1 	bl	8001bb0 <MCM_Trig_Functions>
 8001bee:	b22d      	sxth	r5, r5
 8001bf0:	fa0f fc80 	sxth.w	ip, r0
 8001bf4:	1403      	asrs	r3, r0, #16
  q_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hCos);
 8001bf6:	fb05 f10c 	mul.w	r1, r5, ip
  wqd_tmp = (q_tmp_1 - q_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8001bfa:	fb04 1113 	mls	r1, r4, r3, r1
  if (wqd_tmp > INT16_MAX)
 8001bfe:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 8001c02:	da05      	bge.n	8001c10 <MCM_Park+0x34>
 8001c04:	13ca      	asrs	r2, r1, #15
  else if (wqd_tmp < (-32768))
 8001c06:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
 8001c0a:	da22      	bge.n	8001c52 <MCM_Park+0x76>
 8001c0c:	4914      	ldr	r1, [pc, #80]	; (8001c60 <MCM_Park+0x84>)
 8001c0e:	e001      	b.n	8001c14 <MCM_Park+0x38>
 8001c10:	f647 71ff 	movw	r1, #32767	; 0x7fff
  d_tmp_2 = Input.beta * ((int32_t )Local_Vector_Components.hCos);
 8001c14:	fb0c f404 	mul.w	r4, ip, r4
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8001c18:	fb05 4403 	mla	r4, r5, r3, r4
  if (wqd_tmp > INT16_MAX)
 8001c1c:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8001c20:	ea4f 32e4 	mov.w	r2, r4, asr #15
  if (wqd_tmp > INT16_MAX)
 8001c24:	da04      	bge.n	8001c30 <MCM_Park+0x54>
  else if (wqd_tmp < (-32768))
 8001c26:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
 8001c2a:	da0c      	bge.n	8001c46 <MCM_Park+0x6a>
 8001c2c:	4b0c      	ldr	r3, [pc, #48]	; (8001c60 <MCM_Park+0x84>)
 8001c2e:	e001      	b.n	8001c34 <MCM_Park+0x58>
 8001c30:	f647 73ff 	movw	r3, #32767	; 0x7fff
  return (Output);
 8001c34:	b28a      	uxth	r2, r1
 8001c36:	2000      	movs	r0, #0
 8001c38:	f362 000f 	bfi	r0, r2, #0, #16
 8001c3c:	b29b      	uxth	r3, r3
 8001c3e:	f363 401f 	bfi	r0, r3, #16, #16
}
 8001c42:	b005      	add	sp, #20
 8001c44:	bd30      	pop	{r4, r5, pc}
    hqd_tmp = ((int16_t)wqd_tmp);
 8001c46:	4806      	ldr	r0, [pc, #24]	; (8001c60 <MCM_Park+0x84>)
 8001c48:	b213      	sxth	r3, r2
 8001c4a:	4283      	cmp	r3, r0
 8001c4c:	bfb8      	it	lt
 8001c4e:	4603      	movlt	r3, r0
 8001c50:	e7f0      	b.n	8001c34 <MCM_Park+0x58>
    hqd_tmp = ((int16_t)wqd_tmp);
 8001c52:	4903      	ldr	r1, [pc, #12]	; (8001c60 <MCM_Park+0x84>)
 8001c54:	b212      	sxth	r2, r2
 8001c56:	4291      	cmp	r1, r2
 8001c58:	bfb8      	it	lt
 8001c5a:	4611      	movlt	r1, r2
 8001c5c:	e7da      	b.n	8001c14 <MCM_Park+0x38>
 8001c5e:	bf00      	nop
 8001c60:	ffff8001 	.word	0xffff8001

08001c64 <MCM_Rev_Park>:
{
 8001c64:	b530      	push	{r4, r5, lr}
 8001c66:	b085      	sub	sp, #20
 8001c68:	4604      	mov	r4, r0
 8001c6a:	4605      	mov	r5, r0
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8001c6c:	4608      	mov	r0, r1
{
 8001c6e:	9401      	str	r4, [sp, #4]
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8001c70:	f7ff ff9e 	bl	8001bb0 <MCM_Trig_Functions>
 8001c74:	1424      	asrs	r4, r4, #16
 8001c76:	1402      	asrs	r2, r0, #16
 8001c78:	b22d      	sxth	r5, r5
 8001c7a:	b200      	sxth	r0, r0
  alpha_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hSin);
 8001c7c:	fb04 f302 	mul.w	r3, r4, r2
  Output.alpha = (int16_t)(((alpha_tmp1) + (alpha_tmp2)) >> 15);
 8001c80:	fb05 3300 	mla	r3, r5, r0, r3
  beta_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hCos);
 8001c84:	fb00 f404 	mul.w	r4, r0, r4
  Output.beta = (int16_t)((beta_tmp2 - beta_tmp1) >> 15);
 8001c88:	fb05 4412 	mls	r4, r5, r2, r4
  return (Output);
 8001c8c:	f3c3 33cf 	ubfx	r3, r3, #15, #16
 8001c90:	2000      	movs	r0, #0
 8001c92:	f363 000f 	bfi	r0, r3, #0, #16
 8001c96:	f3c4 34cf 	ubfx	r4, r4, #15, #16
 8001c9a:	f364 401f 	bfi	r0, r4, #16, #16
}
 8001c9e:	b005      	add	sp, #20
 8001ca0:	bd30      	pop	{r4, r5, pc}
 8001ca2:	bf00      	nop

08001ca4 <MCM_Sqrt>:
  */
__weak int32_t MCM_Sqrt(int32_t wInput)
{
  int32_t wtemprootnew;

  if (wInput > 0)
 8001ca4:	2800      	cmp	r0, #0
 8001ca6:	dd09      	ble.n	8001cbc <MCM_Sqrt+0x18>
 8001ca8:	b672      	cpsid	i
  {
    uint32_t retVal;
    /* disable Irq as sqrt is used in MF and HF task */
    __disable_irq();
    /* Configure CORDIC */
    WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_SQRT);
 8001caa:	4b05      	ldr	r3, [pc, #20]	; (8001cc0 <MCM_Sqrt+0x1c>)
 8001cac:	f240 1269 	movw	r2, #361	; 0x169
 8001cb0:	601a      	str	r2, [r3, #0]
  WRITE_REG(CORDICx->WDATA, InData);
 8001cb2:	6058      	str	r0, [r3, #4]
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 8001cb4:	6898      	ldr	r0, [r3, #8]
    LL_CORDIC_WriteData(CORDIC, ((uint32_t)wInput));
    /* Read sqrt and return */
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
    retVal = (LL_CORDIC_ReadData(CORDIC)) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8001cb6:	0bc0      	lsrs	r0, r0, #15
  __ASM volatile ("cpsie i" : : : "memory");
 8001cb8:	b662      	cpsie	i
}
 8001cba:	4770      	bx	lr
    __enable_irq();

  }
  else
  {
    wtemprootnew = (int32_t)0;
 8001cbc:	2000      	movs	r0, #0
  }

  return (wtemprootnew);
}
 8001cbe:	4770      	bx	lr
 8001cc0:	40020c00 	.word	0x40020c00

08001cc4 <initModelPredictiveControl>:
void parkTransform(short a, short b, short c, volatile qd_t *Xdq);
void computeSinCos(int16_t thetaElec);



void initModelPredictiveControl(){
 8001cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	ab_t Vab;
	alphabeta_t Valphabeta;

	c1_mpc = (int)(10000*(1 - (1.38/(20000*0.0007))));
 8001cc8:	493b      	ldr	r1, [pc, #236]	; (8001db8 <initModelPredictiveControl+0xf4>)
	c2_mpc = (int)(10000*(1/(20000*0.0007)));
 8001cca:	4b3c      	ldr	r3, [pc, #240]	; (8001dbc <initModelPredictiveControl+0xf8>)

	for(i=0;i<7;i++){
 8001ccc:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8001dd4 <initModelPredictiveControl+0x110>
 8001cd0:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8001dd8 <initModelPredictiveControl+0x114>
 8001cd4:	4f3a      	ldr	r7, [pc, #232]	; (8001dc0 <initModelPredictiveControl+0xfc>)
 8001cd6:	4e3b      	ldr	r6, [pc, #236]	; (8001dc4 <initModelPredictiveControl+0x100>)
 8001cd8:	4d3b      	ldr	r5, [pc, #236]	; (8001dc8 <initModelPredictiveControl+0x104>)
 8001cda:	f8df a100 	ldr.w	sl, [pc, #256]	; 8001ddc <initModelPredictiveControl+0x118>
 8001cde:	4c3b      	ldr	r4, [pc, #236]	; (8001dcc <initModelPredictiveControl+0x108>)
	c1_mpc = (int)(10000*(1 - (1.38/(20000*0.0007))));
 8001ce0:	f242 3036 	movw	r0, #9014	; 0x2336
	for(i=0;i<7;i++){
 8001ce4:	2200      	movs	r2, #0
	c1_mpc = (int)(10000*(1 - (1.38/(20000*0.0007))));
 8001ce6:	6008      	str	r0, [r1, #0]
	c2_mpc = (int)(10000*(1/(20000*0.0007)));
 8001ce8:	f240 21ca 	movw	r1, #714	; 0x2ca
void initModelPredictiveControl(){
 8001cec:	b083      	sub	sp, #12
	c2_mpc = (int)(10000*(1/(20000*0.0007)));
 8001cee:	6019      	str	r1, [r3, #0]
	for(i=0;i<7;i++){
 8001cf0:	f8c9 2000 	str.w	r2, [r9]
		Sa = states[i] & 0x01;
 8001cf4:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
 8001cf8:	f003 0e01 	and.w	lr, r3, #1
		Sb = (states[i]>>1) & 0x01;
 8001cfc:	f3c3 0140 	ubfx	r1, r3, #1, #1
		Sc = (states[i]>>2) & 0x01;

		timerPWMPeriod[i][0] = Sa*((PWM_PERIOD_CYCLES) / 2);
 8001d00:	ebce 1b4e 	rsb	fp, lr, lr, lsl #5
		timerPWMPeriod[i][1] = Sb*((PWM_PERIOD_CYCLES) / 2);
		timerPWMPeriod[i][2] = Sc*((PWM_PERIOD_CYCLES) / 2);

		Vab.a = 4*((2*Sa-Sb-Sc))*32767/Vphase;
 8001d04:	ebc1 0c4e 	rsb	ip, r1, lr, lsl #1
		Vab.b = 4*((2*Sb-Sa-Sc))*32767/Vphase;
 8001d08:	ebce 0041 	rsb	r0, lr, r1, lsl #1
		Sa = states[i] & 0x01;
 8001d0c:	f887 e000 	strb.w	lr, [r7]
		timerPWMPeriod[i][0] = Sa*((PWM_PERIOD_CYCLES) / 2);
 8001d10:	eb0e 0e8b 	add.w	lr, lr, fp, lsl #2
 8001d14:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001d18:	eb0e 1e0e 	add.w	lr, lr, lr, lsl #4
 8001d1c:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 8001d20:	f82a e012 	strh.w	lr, [sl, r2, lsl #1]
		timerPWMPeriod[i][1] = Sb*((PWM_PERIOD_CYCLES) / 2);
 8001d24:	ebc1 1e41 	rsb	lr, r1, r1, lsl #5
		Sb = (states[i]>>1) & 0x01;
 8001d28:	7031      	strb	r1, [r6, #0]
		timerPWMPeriod[i][1] = Sb*((PWM_PERIOD_CYCLES) / 2);
 8001d2a:	eb01 018e 	add.w	r1, r1, lr, lsl #2
		timerPWMPeriod[i][0] = Sa*((PWM_PERIOD_CYCLES) / 2);
 8001d2e:	eb0a 0242 	add.w	r2, sl, r2, lsl #1
		timerPWMPeriod[i][1] = Sb*((PWM_PERIOD_CYCLES) / 2);
 8001d32:	eb01 1101 	add.w	r1, r1, r1, lsl #4
		Sc = (states[i]>>2) & 0x01;
 8001d36:	f3c3 0380 	ubfx	r3, r3, #2, #1
		timerPWMPeriod[i][1] = Sb*((PWM_PERIOD_CYCLES) / 2);
 8001d3a:	0049      	lsls	r1, r1, #1
 8001d3c:	8051      	strh	r1, [r2, #2]
		timerPWMPeriod[i][2] = Sc*((PWM_PERIOD_CYCLES) / 2);
 8001d3e:	ebc3 1143 	rsb	r1, r3, r3, lsl #5
		Sc = (states[i]>>2) & 0x01;
 8001d42:	702b      	strb	r3, [r5, #0]
		Vab.a = 4*((2*Sa-Sb-Sc))*32767/Vphase;
 8001d44:	ebac 0c03 	sub.w	ip, ip, r3
		Vab.b = 4*((2*Sb-Sa-Sc))*32767/Vphase;
 8001d48:	1ac0      	subs	r0, r0, r3
		timerPWMPeriod[i][2] = Sc*((PWM_PERIOD_CYCLES) / 2);
 8001d4a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
		Vab.a = 4*((2*Sa-Sb-Sc))*32767/Vphase;
 8001d4e:	ebcc 3ccc 	rsb	ip, ip, ip, lsl #15
		Vab.b = 4*((2*Sb-Sa-Sc))*32767/Vphase;
 8001d52:	ebc0 30c0 	rsb	r0, r0, r0, lsl #15
		timerPWMPeriod[i][2] = Sc*((PWM_PERIOD_CYCLES) / 2);
 8001d56:	eb03 1303 	add.w	r3, r3, r3, lsl #4
		Vab.a = 4*((2*Sa-Sb-Sc))*32767/Vphase;
 8001d5a:	f9b4 1000 	ldrsh.w	r1, [r4]
		timerPWMPeriod[i][2] = Sc*((PWM_PERIOD_CYCLES) / 2);
 8001d5e:	005b      	lsls	r3, r3, #1
		Vab.a = 4*((2*Sa-Sb-Sc))*32767/Vphase;
 8001d60:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
		Vab.b = 4*((2*Sb-Sa-Sc))*32767/Vphase;
 8001d64:	0080      	lsls	r0, r0, #2
		Vab.a = 4*((2*Sa-Sb-Sc))*32767/Vphase;
 8001d66:	fb9c fcf1 	sdiv	ip, ip, r1
		Vab.b = 4*((2*Sb-Sa-Sc))*32767/Vphase;
 8001d6a:	fb90 f0f1 	sdiv	r0, r0, r1
		Vab.a = 4*((2*Sa-Sb-Sc))*32767/Vphase;
 8001d6e:	f8ad c000 	strh.w	ip, [sp]
		Vab.b = 4*((2*Sb-Sa-Sc))*32767/Vphase;
 8001d72:	f8ad 0002 	strh.w	r0, [sp, #2]
		timerPWMPeriod[i][2] = Sc*((PWM_PERIOD_CYCLES) / 2);
 8001d76:	8093      	strh	r3, [r2, #4]

		Valphabeta = MCM_Clarke(Vab);
 8001d78:	9800      	ldr	r0, [sp, #0]
 8001d7a:	f7ff feef 	bl	8001b5c <MCM_Clarke>

		Varray[i][0] = Valphabeta.alpha;
 8001d7e:	b203      	sxth	r3, r0
		Varray[i][1] = Valphabeta.beta;
 8001d80:	1400      	asrs	r0, r0, #16
		Varray[i][0] = Valphabeta.alpha;
 8001d82:	f8d9 2000 	ldr.w	r2, [r9]
 8001d86:	4912      	ldr	r1, [pc, #72]	; (8001dd0 <initModelPredictiveControl+0x10c>)
 8001d88:	ee07 3a10 	vmov	s14, r3
		Varray[i][1] = Valphabeta.beta;
 8001d8c:	ee07 0a90 	vmov	s15, r0
		Varray[i][0] = Valphabeta.alpha;
 8001d90:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8001d94:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	for(i=0;i<7;i++){
 8001d98:	3201      	adds	r2, #1
		Varray[i][1] = Valphabeta.beta;
 8001d9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		Varray[i][0] = Valphabeta.alpha;
 8001d9e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
	for(i=0;i<7;i++){
 8001da2:	2a06      	cmp	r2, #6
		Varray[i][0] = Valphabeta.alpha;
 8001da4:	ed83 7a00 	vstr	s14, [r3]
		Varray[i][1] = Valphabeta.beta;
 8001da8:	edc3 7a01 	vstr	s15, [r3, #4]
	for(i=0;i<7;i++){
 8001dac:	f8c9 2000 	str.w	r2, [r9]
 8001db0:	dda0      	ble.n	8001cf4 <initModelPredictiveControl+0x30>
	}
}
 8001db2:	b003      	add	sp, #12
 8001db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001db8:	20000a14 	.word	0x20000a14
 8001dbc:	20000a18 	.word	0x20000a18
 8001dc0:	200009b6 	.word	0x200009b6
 8001dc4:	200009b7 	.word	0x200009b7
 8001dc8:	200009b8 	.word	0x200009b8
 8001dcc:	20000590 	.word	0x20000590
 8001dd0:	200009bc 	.word	0x200009bc
 8001dd4:	20000a28 	.word	0x20000a28
 8001dd8:	20000594 	.word	0x20000594
 8001ddc:	20000a40 	.word	0x20000a40

08001de0 <FOC_Clear>:
  ab_t NULL_ab = {((int16_t)0), ((int16_t)0)};
  qd_t NULL_qd = {((int16_t)0), ((int16_t)0)};
  alphabeta_t NULL_alphabeta = {((int16_t)0), ((int16_t)0)};

  FOCVars[bMotor].Iab = NULL_ab;
  FOCVars[bMotor].Ialphabeta = NULL_alphabeta;
 8001de0:	2226      	movs	r2, #38	; 0x26
{
 8001de2:	b538      	push	{r3, r4, r5, lr}
 8001de4:	fb00 f202 	mul.w	r2, r0, r2
 8001de8:	4b15      	ldr	r3, [pc, #84]	; (8001e40 <FOC_Clear+0x60>)
  FOCVars[bMotor].Iab = NULL_ab;
 8001dea:	2400      	movs	r4, #0
 8001dec:	509c      	str	r4, [r3, r2]
{
 8001dee:	4605      	mov	r5, r0
 8001df0:	f102 0108 	add.w	r1, r2, #8
 8001df4:	1898      	adds	r0, r3, r2
 8001df6:	3210      	adds	r2, #16
 8001df8:	4419      	add	r1, r3
 8001dfa:	4413      	add	r3, r2
  FOCVars[bMotor].hTeref = (int16_t)0;
  FOCVars[bMotor].Vqd = NULL_qd;
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
  FOCVars[bMotor].hElAngle = (int16_t)0;

  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8001dfc:	4a11      	ldr	r2, [pc, #68]	; (8001e44 <FOC_Clear+0x64>)
  FOCVars[bMotor].Iab = NULL_ab;
 8001dfe:	6044      	str	r4, [r0, #4]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8001e00:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
  FOCVars[bMotor].Iqd = NULL_qd;
 8001e04:	604c      	str	r4, [r1, #4]
 8001e06:	608c      	str	r4, [r1, #8]
  FOCVars[bMotor].Vqd = NULL_qd;
 8001e08:	f8c3 4006 	str.w	r4, [r3, #6]
 8001e0c:	f8c3 400a 	str.w	r4, [r3, #10]
 8001e10:	f8c3 400e 	str.w	r4, [r3, #14]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8001e14:	4621      	mov	r1, r4
 8001e16:	f006 f8bd 	bl	8007f94 <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], ((int32_t)0));
 8001e1a:	4b0b      	ldr	r3, [pc, #44]	; (8001e48 <FOC_Clear+0x68>)
 8001e1c:	4621      	mov	r1, r4
 8001e1e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8001e22:	f006 f8b7 	bl	8007f94 <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 8001e26:	4b09      	ldr	r3, [pc, #36]	; (8001e4c <FOC_Clear+0x6c>)
 8001e28:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8001e2c:	f007 fb64 	bl	80094f8 <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001e30:	4b07      	ldr	r3, [pc, #28]	; (8001e50 <FOC_Clear+0x70>)
 8001e32:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 8001e36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001e3a:	f000 bf3b 	b.w	8002cb4 <PWMC_SwitchOffPWM>
 8001e3e:	bf00      	nop
 8001e40:	20000988 	.word	0x20000988
 8001e44:	20000574 	.word	0x20000574
 8001e48:	20000570 	.word	0x20000570
 8001e4c:	20000578 	.word	0x20000578
 8001e50:	20000a38 	.word	0x20000a38

08001e54 <MCboot>:
  if (MC_NULL == pMCIList)
 8001e54:	2800      	cmp	r0, #0
 8001e56:	d073      	beq.n	8001f40 <MCboot+0xec>
{
 8001e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    pCLM[M1] = &CircleLimitationM1;
 8001e5c:	4b39      	ldr	r3, [pc, #228]	; (8001f44 <MCboot+0xf0>)
 8001e5e:	4a3a      	ldr	r2, [pc, #232]	; (8001f48 <MCboot+0xf4>)
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001e60:	f8df b130 	ldr.w	fp, [pc, #304]	; 8001f94 <MCboot+0x140>
    bMCBootCompleted = (uint8_t )0;
 8001e64:	f8df 9130 	ldr.w	r9, [pc, #304]	; 8001f98 <MCboot+0x144>
    pCLM[M1] = &CircleLimitationM1;
 8001e68:	601a      	str	r2, [r3, #0]
{
 8001e6a:	b085      	sub	sp, #20
    bMCBootCompleted = (uint8_t )0;
 8001e6c:	f04f 0800 	mov.w	r8, #0
 8001e70:	4604      	mov	r4, r0
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001e72:	4836      	ldr	r0, [pc, #216]	; (8001f4c <MCboot+0xf8>)
 8001e74:	f8cb 0000 	str.w	r0, [fp]
    bMCBootCompleted = (uint8_t )0;
 8001e78:	f889 8000 	strb.w	r8, [r9]
    R3_2_Init(&PWM_Handle_M1);
 8001e7c:	f006 fcce 	bl	800881c <R3_2_Init>
    ASPEP_start(&aspepOverUartA);
 8001e80:	4833      	ldr	r0, [pc, #204]	; (8001f50 <MCboot+0xfc>)
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &STO_PLL_M1._Super);
 8001e82:	4d34      	ldr	r5, [pc, #208]	; (8001f54 <MCboot+0x100>)
    RVBS_Init(&BusVoltageSensor_M1);
 8001e84:	4e34      	ldr	r6, [pc, #208]	; (8001f58 <MCboot+0x104>)
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 8001e86:	4f35      	ldr	r7, [pc, #212]	; (8001f5c <MCboot+0x108>)
    ASPEP_start(&aspepOverUartA);
 8001e88:	f7fe fe80 	bl	8000b8c <ASPEP_start>
    startTimers();
 8001e8c:	f006 f932 	bl	80080f4 <startTimers>
    PID_HandleInit(&PIDSpeedHandle_M1);
 8001e90:	4833      	ldr	r0, [pc, #204]	; (8001f60 <MCboot+0x10c>)
 8001e92:	f006 f86b 	bl	8007f6c <PID_HandleInit>
    STO_PLL_Init (&STO_PLL_M1);
 8001e96:	4833      	ldr	r0, [pc, #204]	; (8001f64 <MCboot+0x110>)
 8001e98:	f007 fdc6 	bl	8009a28 <STO_PLL_Init>
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &STO_PLL_M1._Super);
 8001e9c:	4a31      	ldr	r2, [pc, #196]	; (8001f64 <MCboot+0x110>)
 8001e9e:	4930      	ldr	r1, [pc, #192]	; (8001f60 <MCboot+0x10c>)
 8001ea0:	6828      	ldr	r0, [r5, #0]
 8001ea2:	f007 fb0f 	bl	80094c4 <STC_Init>
    VSS_Init(&VirtualSpeedSensorM1);
 8001ea6:	4830      	ldr	r0, [pc, #192]	; (8001f68 <MCboot+0x114>)
 8001ea8:	f007 feba 	bl	8009c20 <VSS_Init>
    RUC_Init(&RevUpControlM1, pSTC[M1], &VirtualSpeedSensorM1, &STO_M1, pwmcHandle[M1]);
 8001eac:	f8db 3000 	ldr.w	r3, [fp]
 8001eb0:	6829      	ldr	r1, [r5, #0]
 8001eb2:	4a2d      	ldr	r2, [pc, #180]	; (8001f68 <MCboot+0x114>)
 8001eb4:	9300      	str	r3, [sp, #0]
 8001eb6:	482d      	ldr	r0, [pc, #180]	; (8001f6c <MCboot+0x118>)
 8001eb8:	4b2d      	ldr	r3, [pc, #180]	; (8001f70 <MCboot+0x11c>)
 8001eba:	f007 f9d9 	bl	8009270 <RUC_Init>
    PID_HandleInit(&PIDIqHandle_M1);
 8001ebe:	482d      	ldr	r0, [pc, #180]	; (8001f74 <MCboot+0x120>)
 8001ec0:	f006 f854 	bl	8007f6c <PID_HandleInit>
    PID_HandleInit(&PIDIdHandle_M1);
 8001ec4:	482c      	ldr	r0, [pc, #176]	; (8001f78 <MCboot+0x124>)
 8001ec6:	f006 f851 	bl	8007f6c <PID_HandleInit>
    RVBS_Init(&BusVoltageSensor_M1);
 8001eca:	4630      	mov	r0, r6
 8001ecc:	f007 f8fa 	bl	80090c4 <RVBS_Init>
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 8001ed0:	4b2a      	ldr	r3, [pc, #168]	; (8001f7c <MCboot+0x128>)
    NTC_Init(&TempSensor_M1);
 8001ed2:	482b      	ldr	r0, [pc, #172]	; (8001f80 <MCboot+0x12c>)
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f8c3 6110 	str.w	r6, [r3, #272]	; 0x110
    pMPM[M1]->pFOCVars = &FOCVars[M1];
 8001eda:	4e2a      	ldr	r6, [pc, #168]	; (8001f84 <MCboot+0x130>)
 8001edc:	f8c3 610c 	str.w	r6, [r3, #268]	; 0x10c
    NTC_Init(&TempSensor_M1);
 8001ee0:	f006 f804 	bl	8007eec <NTC_Init>
    pREMNG[M1] = &RampExtMngrHFParamsM1;
 8001ee4:	4b28      	ldr	r3, [pc, #160]	; (8001f88 <MCboot+0x134>)
 8001ee6:	4829      	ldr	r0, [pc, #164]	; (8001f8c <MCboot+0x138>)
 8001ee8:	6018      	str	r0, [r3, #0]
    REMNG_Init(pREMNG[M1]);
 8001eea:	f007 f937 	bl	800915c <REMNG_Init>
    FOCVars[M1].bDriveInput = EXTERNAL;
 8001eee:	f04f 0a01 	mov.w	sl, #1
    FOC_Clear(M1);
 8001ef2:	4640      	mov	r0, r8
 8001ef4:	f7ff ff74 	bl	8001de0 <FOC_Clear>
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8001ef8:	6828      	ldr	r0, [r5, #0]
    FOCVars[M1].bDriveInput = EXTERNAL;
 8001efa:	f886 a024 	strb.w	sl, [r6, #36]	; 0x24
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8001efe:	f007 fb83 	bl	8009608 <STC_GetDefaultIqdref>
 8001f02:	6130      	str	r0, [r6, #16]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8001f04:	6828      	ldr	r0, [r5, #0]
 8001f06:	f007 fb7f 	bl	8009608 <STC_GetDefaultIqdref>
 8001f0a:	f3c0 400f 	ubfx	r0, r0, #16, #16
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 8001f0e:	f8db 3000 	ldr.w	r3, [fp]
 8001f12:	6829      	ldr	r1, [r5, #0]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8001f14:	82b0      	strh	r0, [r6, #20]
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 8001f16:	4632      	mov	r2, r6
 8001f18:	4638      	mov	r0, r7
 8001f1a:	f7ff fcb7 	bl	800188c <MCI_Init>
    MCI_ExecSpeedRamp(&Mci[M1],
 8001f1e:	6828      	ldr	r0, [r5, #0]
 8001f20:	f007 fb6e 	bl	8009600 <STC_GetMecSpeedRefUnitDefault>
 8001f24:	4642      	mov	r2, r8
 8001f26:	4601      	mov	r1, r0
 8001f28:	4638      	mov	r0, r7
 8001f2a:	f7ff fcc1 	bl	80018b0 <MCI_ExecSpeedRamp>
    DAC_Init(&DAC_Handle);
 8001f2e:	4818      	ldr	r0, [pc, #96]	; (8001f90 <MCboot+0x13c>)
    pMCIList[M1] = &Mci[M1];
 8001f30:	6027      	str	r7, [r4, #0]
    DAC_Init(&DAC_Handle);
 8001f32:	f7ff f987 	bl	8001244 <DAC_Init>
    bMCBootCompleted = 1U;
 8001f36:	f889 a000 	strb.w	sl, [r9]
}
 8001f3a:	b005      	add	sp, #20
 8001f3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop
 8001f44:	20000a30 	.word	0x20000a30
 8001f48:	20000028 	.word	0x20000028
 8001f4c:	20000274 	.word	0x20000274
 8001f50:	20000600 	.word	0x20000600
 8001f54:	20000578 	.word	0x20000578
 8001f58:	20000000 	.word	0x20000000
 8001f5c:	2000095c 	.word	0x2000095c
 8001f60:	20000134 	.word	0x20000134
 8001f64:	200003b0 	.word	0x200003b0
 8001f68:	20000534 	.word	0x20000534
 8001f6c:	20000324 	.word	0x20000324
 8001f70:	2000039c 	.word	0x2000039c
 8001f74:	20000108 	.word	0x20000108
 8001f78:	200000dc 	.word	0x200000dc
 8001f7c:	2000056c 	.word	0x2000056c
 8001f80:	2000050c 	.word	0x2000050c
 8001f84:	20000988 	.word	0x20000988
 8001f88:	20000a34 	.word	0x20000a34
 8001f8c:	2000030c 	.word	0x2000030c
 8001f90:	200006a0 	.word	0x200006a0
 8001f94:	20000a38 	.word	0x20000a38
 8001f98:	20000a10 	.word	0x20000a10

08001f9c <FOC_InitAdditionalMethods>:
    {
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
    }
}
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop

08001fa0 <FOC_CalcCurrRef>:
  *         in oTSC parameters
  * @param  bMotor related motor it can be M1 or M2
  * @retval none
  */
__weak void FOC_CalcCurrRef(uint8_t bMotor)
{
 8001fa0:	b510      	push	{r4, lr}

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if (INTERNAL == FOCVars[bMotor].bDriveInput)
 8001fa2:	4c08      	ldr	r4, [pc, #32]	; (8001fc4 <FOC_CalcCurrRef+0x24>)
 8001fa4:	2326      	movs	r3, #38	; 0x26
 8001fa6:	fb03 4400 	mla	r4, r3, r0, r4
 8001faa:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8001fae:	b103      	cbz	r3, 8001fb2 <FOC_CalcCurrRef+0x12>
    /* Nothing to do */
  }
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 8001fb0:	bd10      	pop	{r4, pc}
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 8001fb2:	4b05      	ldr	r3, [pc, #20]	; (8001fc8 <FOC_CalcCurrRef+0x28>)
 8001fb4:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8001fb8:	f007 faf8 	bl	80095ac <STC_CalcTorqueReference>
 8001fbc:	83e0      	strh	r0, [r4, #30]
    FOCVars[bMotor].Iqdref.q = FOCVars[bMotor].hTeref;
 8001fbe:	8220      	strh	r0, [r4, #16]
}
 8001fc0:	bd10      	pop	{r4, pc}
 8001fc2:	bf00      	nop
 8001fc4:	20000988 	.word	0x20000988
 8001fc8:	20000578 	.word	0x20000578

08001fcc <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 8001fcc:	4b01      	ldr	r3, [pc, #4]	; (8001fd4 <TSK_SetChargeBootCapDelayM1+0x8>)
 8001fce:	8018      	strh	r0, [r3, #0]
}
 8001fd0:	4770      	bx	lr
 8001fd2:	bf00      	nop
 8001fd4:	20000a1c 	.word	0x20000a1c

08001fd8 <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hBootCapDelayCounterM1)
 8001fd8:	4b03      	ldr	r3, [pc, #12]	; (8001fe8 <TSK_ChargeBootCapDelayHasElapsedM1+0x10>)
 8001fda:	8818      	ldrh	r0, [r3, #0]
 8001fdc:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8001fde:	fab0 f080 	clz	r0, r0
 8001fe2:	0940      	lsrs	r0, r0, #5
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	20000a1c 	.word	0x20000a1c

08001fec <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 8001fec:	4b01      	ldr	r3, [pc, #4]	; (8001ff4 <TSK_SetStopPermanencyTimeM1+0x8>)
 8001fee:	8018      	strh	r0, [r3, #0]
}
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	20000a20 	.word	0x20000a20

08001ff8 <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hStopPermanencyCounterM1)
 8001ff8:	4b03      	ldr	r3, [pc, #12]	; (8002008 <TSK_StopPermanencyTimeHasElapsedM1+0x10>)
 8001ffa:	8818      	ldrh	r0, [r3, #0]
 8001ffc:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8001ffe:	fab0 f080 	clz	r0, r0
 8002002:	0940      	lsrs	r0, r0, #5
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	20000a20 	.word	0x20000a20

0800200c <TSK_MediumFrequencyTaskM1>:
{
 800200c:	b570      	push	{r4, r5, r6, lr}
 800200e:	b082      	sub	sp, #8
  int16_t wAux = 0;
 8002010:	2300      	movs	r3, #0
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 8002012:	4669      	mov	r1, sp
 8002014:	48b9      	ldr	r0, [pc, #740]	; (80022fc <TSK_MediumFrequencyTaskM1+0x2f0>)
  int16_t wAux = 0;
 8002016:	f8ad 3000 	strh.w	r3, [sp]
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 800201a:	f007 fc03 	bl	8009824 <STO_PLL_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower(pMPM[M1]);
 800201e:	4eb8      	ldr	r6, [pc, #736]	; (8002300 <TSK_MediumFrequencyTaskM1+0x2f4>)
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 8002020:	4cb8      	ldr	r4, [pc, #736]	; (8002304 <TSK_MediumFrequencyTaskM1+0x2f8>)
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 8002022:	4605      	mov	r5, r0
  PQD_CalcElMotorPower(pMPM[M1]);
 8002024:	6830      	ldr	r0, [r6, #0]
 8002026:	f006 f82f 	bl	8008088 <PQD_CalcElMotorPower>
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 800202a:	4620      	mov	r0, r4
 800202c:	f7ff fca6 	bl	800197c <MCI_GetCurrentFaults>
 8002030:	b118      	cbz	r0, 800203a <TSK_MediumFrequencyTaskM1+0x2e>
    Mci[M1].State = FAULT_NOW;
 8002032:	230a      	movs	r3, #10
 8002034:	7663      	strb	r3, [r4, #25]
}
 8002036:	b002      	add	sp, #8
 8002038:	bd70      	pop	{r4, r5, r6, pc}
    if (MCI_GetOccurredFaults(&Mci[M1]) == MC_NO_FAULTS)
 800203a:	4620      	mov	r0, r4
 800203c:	f7ff fc9c 	bl	8001978 <MCI_GetOccurredFaults>
 8002040:	bb70      	cbnz	r0, 80020a0 <TSK_MediumFrequencyTaskM1+0x94>
      switch (Mci[M1].State)
 8002042:	7e63      	ldrb	r3, [r4, #25]
 8002044:	2b13      	cmp	r3, #19
 8002046:	d8f6      	bhi.n	8002036 <TSK_MediumFrequencyTaskM1+0x2a>
 8002048:	a201      	add	r2, pc, #4	; (adr r2, 8002050 <TSK_MediumFrequencyTaskM1+0x44>)
 800204a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800204e:	bf00      	nop
 8002050:	08002211 	.word	0x08002211
 8002054:	08002037 	.word	0x08002037
 8002058:	08002037 	.word	0x08002037
 800205c:	08002037 	.word	0x08002037
 8002060:	0800217f 	.word	0x0800217f
 8002064:	08002037 	.word	0x08002037
 8002068:	0800215b 	.word	0x0800215b
 800206c:	08002037 	.word	0x08002037
 8002070:	0800213b 	.word	0x0800213b
 8002074:	08002037 	.word	0x08002037
 8002078:	080020a1 	.word	0x080020a1
 800207c:	08002241 	.word	0x08002241
 8002080:	08002037 	.word	0x08002037
 8002084:	08002037 	.word	0x08002037
 8002088:	08002037 	.word	0x08002037
 800208c:	08002037 	.word	0x08002037
 8002090:	080020f9 	.word	0x080020f9
 8002094:	080020c9 	.word	0x080020c9
 8002098:	08002037 	.word	0x08002037
 800209c:	080020a9 	.word	0x080020a9
      Mci[M1].State = FAULT_OVER;
 80020a0:	230b      	movs	r3, #11
 80020a2:	7663      	strb	r3, [r4, #25]
}
 80020a4:	b002      	add	sp, #8
 80020a6:	bd70      	pop	{r4, r5, r6, pc}
          if (MCI_STOP == Mci[M1].DirectCommand)
 80020a8:	7e23      	ldrb	r3, [r4, #24]
 80020aa:	2b05      	cmp	r3, #5
 80020ac:	f000 80cf 	beq.w	800224e <TSK_MediumFrequencyTaskM1+0x242>
            if(! RUC_Exec(&RevUpControlM1))
 80020b0:	4895      	ldr	r0, [pc, #596]	; (8002308 <TSK_MediumFrequencyTaskM1+0x2fc>)
 80020b2:	f007 f959 	bl	8009368 <RUC_Exec>
 80020b6:	4602      	mov	r2, r0
 80020b8:	2800      	cmp	r0, #0
 80020ba:	f040 80e3 	bne.w	8002284 <TSK_MediumFrequencyTaskM1+0x278>
              MCI_FaultProcessing(&Mci[M1], MC_START_UP, 0);
 80020be:	4891      	ldr	r0, [pc, #580]	; (8002304 <TSK_MediumFrequencyTaskM1+0x2f8>)
 80020c0:	2110      	movs	r1, #16
 80020c2:	f7ff fc13 	bl	80018ec <MCI_FaultProcessing>
 80020c6:	e7b6      	b.n	8002036 <TSK_MediumFrequencyTaskM1+0x2a>
            if (MCI_STOP == Mci[M1].DirectCommand)
 80020c8:	7e23      	ldrb	r3, [r4, #24]
 80020ca:	2b05      	cmp	r3, #5
 80020cc:	f000 80bf 	beq.w	800224e <TSK_MediumFrequencyTaskM1+0x242>
              if (PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC))
 80020d0:	4d8e      	ldr	r5, [pc, #568]	; (800230c <TSK_MediumFrequencyTaskM1+0x300>)
 80020d2:	2101      	movs	r1, #1
 80020d4:	6828      	ldr	r0, [r5, #0]
 80020d6:	f000 fdf1 	bl	8002cbc <PWMC_CurrentReadingCalibr>
 80020da:	2800      	cmp	r0, #0
 80020dc:	d0ab      	beq.n	8002036 <TSK_MediumFrequencyTaskM1+0x2a>
                if (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand)
 80020de:	7e23      	ldrb	r3, [r4, #24]
 80020e0:	2b03      	cmp	r3, #3
 80020e2:	f000 8102 	beq.w	80022ea <TSK_MediumFrequencyTaskM1+0x2de>
                  R3_2_TurnOnLowSides(pwmcHandle[M1]);
 80020e6:	6828      	ldr	r0, [r5, #0]
 80020e8:	f006 f9e8 	bl	80084bc <R3_2_TurnOnLowSides>
                  TSK_SetChargeBootCapDelayM1(CHARGE_BOOT_CAP_TICKS);
 80020ec:	2014      	movs	r0, #20
 80020ee:	f7ff ff6d 	bl	8001fcc <TSK_SetChargeBootCapDelayM1>
                  Mci[M1].State = CHARGE_BOOT_CAP;
 80020f2:	2310      	movs	r3, #16
 80020f4:	7663      	strb	r3, [r4, #25]
 80020f6:	e79e      	b.n	8002036 <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 80020f8:	7e23      	ldrb	r3, [r4, #24]
 80020fa:	2b05      	cmp	r3, #5
 80020fc:	f000 80a7 	beq.w	800224e <TSK_MediumFrequencyTaskM1+0x242>
            if (TSK_ChargeBootCapDelayHasElapsedM1())
 8002100:	f7ff ff6a 	bl	8001fd8 <TSK_ChargeBootCapDelayHasElapsedM1>
 8002104:	2800      	cmp	r0, #0
 8002106:	d096      	beq.n	8002036 <TSK_MediumFrequencyTaskM1+0x2a>
              R3_2_SwitchOffPWM(pwmcHandle[M1]);
 8002108:	4d80      	ldr	r5, [pc, #512]	; (800230c <TSK_MediumFrequencyTaskM1+0x300>)
 800210a:	6828      	ldr	r0, [r5, #0]
 800210c:	f006 fa4c 	bl	80085a8 <R3_2_SwitchOffPWM>
             STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8002110:	4a7f      	ldr	r2, [pc, #508]	; (8002310 <TSK_MediumFrequencyTaskM1+0x304>)
             FOCVars[M1].bDriveInput = EXTERNAL;
 8002112:	4b80      	ldr	r3, [pc, #512]	; (8002314 <TSK_MediumFrequencyTaskM1+0x308>)
             STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8002114:	6810      	ldr	r0, [r2, #0]
 8002116:	4980      	ldr	r1, [pc, #512]	; (8002318 <TSK_MediumFrequencyTaskM1+0x30c>)
             FOCVars[M1].bDriveInput = EXTERNAL;
 8002118:	2201      	movs	r2, #1
 800211a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
             STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 800211e:	f007 f9e7 	bl	80094f0 <STC_SetSpeedSensor>
              STO_PLL_Clear(&STO_PLL_M1);
 8002122:	4876      	ldr	r0, [pc, #472]	; (80022fc <TSK_MediumFrequencyTaskM1+0x2f0>)
 8002124:	f007 fc5a 	bl	80099dc <STO_PLL_Clear>
              FOC_Clear( M1 );
 8002128:	2000      	movs	r0, #0
 800212a:	f7ff fe59 	bl	8001de0 <FOC_Clear>
              Mci[M1].State = START;
 800212e:	2304      	movs	r3, #4
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 8002130:	6828      	ldr	r0, [r5, #0]
              Mci[M1].State = START;
 8002132:	7663      	strb	r3, [r4, #25]
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 8002134:	f000 fdc0 	bl	8002cb8 <PWMC_SwitchOnPWM>
 8002138:	e77d      	b.n	8002036 <TSK_MediumFrequencyTaskM1+0x2a>
          if (TSK_StopPermanencyTimeHasElapsedM1())
 800213a:	f7ff ff5d 	bl	8001ff8 <TSK_StopPermanencyTimeHasElapsedM1>
 800213e:	2800      	cmp	r0, #0
 8002140:	f43f af79 	beq.w	8002036 <TSK_MediumFrequencyTaskM1+0x2a>
            STC_SetSpeedSensor(pSTC[M1], &VirtualSpeedSensorM1._Super);  	/*  sensor-less */
 8002144:	4b72      	ldr	r3, [pc, #456]	; (8002310 <TSK_MediumFrequencyTaskM1+0x304>)
 8002146:	4974      	ldr	r1, [pc, #464]	; (8002318 <TSK_MediumFrequencyTaskM1+0x30c>)
 8002148:	6818      	ldr	r0, [r3, #0]
 800214a:	f007 f9d1 	bl	80094f0 <STC_SetSpeedSensor>
            VSS_Clear(&VirtualSpeedSensorM1); /* Reset measured speed in IDLE */
 800214e:	4872      	ldr	r0, [pc, #456]	; (8002318 <TSK_MediumFrequencyTaskM1+0x30c>)
 8002150:	f007 fd58 	bl	8009c04 <VSS_Clear>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8002154:	2300      	movs	r3, #0
 8002156:	8323      	strh	r3, [r4, #24]
 8002158:	e76d      	b.n	8002036 <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 800215a:	7e23      	ldrb	r3, [r4, #24]
 800215c:	2b05      	cmp	r3, #5
 800215e:	d076      	beq.n	800224e <TSK_MediumFrequencyTaskM1+0x242>
            MCI_ExecBufferedCommands(&Mci[M1]);
 8002160:	4868      	ldr	r0, [pc, #416]	; (8002304 <TSK_MediumFrequencyTaskM1+0x2f8>)
 8002162:	f7ff fbcf 	bl	8001904 <MCI_ExecBufferedCommands>
            FOC_CalcCurrRef(M1);
 8002166:	2000      	movs	r0, #0
 8002168:	f7ff ff1a 	bl	8001fa0 <FOC_CalcCurrRef>
            if(!IsSpeedReliable)
 800216c:	2d00      	cmp	r5, #0
 800216e:	f47f af62 	bne.w	8002036 <TSK_MediumFrequencyTaskM1+0x2a>
              MCI_FaultProcessing(&Mci[M1], MC_SPEED_FDBK, 0);
 8002172:	4864      	ldr	r0, [pc, #400]	; (8002304 <TSK_MediumFrequencyTaskM1+0x2f8>)
 8002174:	462a      	mov	r2, r5
 8002176:	2120      	movs	r1, #32
 8002178:	f7ff fbb8 	bl	80018ec <MCI_FaultProcessing>
 800217c:	e75b      	b.n	8002036 <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 800217e:	7e23      	ldrb	r3, [r4, #24]
 8002180:	2b05      	cmp	r3, #5
 8002182:	d064      	beq.n	800224e <TSK_MediumFrequencyTaskM1+0x242>
            if(! RUC_Exec(&RevUpControlM1))
 8002184:	4860      	ldr	r0, [pc, #384]	; (8002308 <TSK_MediumFrequencyTaskM1+0x2fc>)
 8002186:	f007 f8ef 	bl	8009368 <RUC_Exec>
 800218a:	4602      	mov	r2, r0
 800218c:	2800      	cmp	r0, #0
 800218e:	d16f      	bne.n	8002270 <TSK_MediumFrequencyTaskM1+0x264>
              MCI_FaultProcessing(&Mci[M1], MC_START_UP, 0);
 8002190:	485c      	ldr	r0, [pc, #368]	; (8002304 <TSK_MediumFrequencyTaskM1+0x2f8>)
 8002192:	2110      	movs	r1, #16
 8002194:	f7ff fbaa 	bl	80018ec <MCI_FaultProcessing>
           (void) VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1, &hForcedMecSpeedUnit);
 8002198:	485f      	ldr	r0, [pc, #380]	; (8002318 <TSK_MediumFrequencyTaskM1+0x30c>)
 800219a:	f10d 0102 	add.w	r1, sp, #2
 800219e:	f007 fd97 	bl	8009cd0 <VSS_CalcAvrgMecSpeedUnit>
           if (true == RUC_FirstAccelerationStageReached(&RevUpControlM1))
 80021a2:	4859      	ldr	r0, [pc, #356]	; (8002308 <TSK_MediumFrequencyTaskM1+0x2fc>)
 80021a4:	f007 f916 	bl	80093d4 <RUC_FirstAccelerationStageReached>
 80021a8:	2800      	cmp	r0, #0
 80021aa:	f43f af44 	beq.w	8002036 <TSK_MediumFrequencyTaskM1+0x2a>
             ObserverConverged = STO_PLL_IsObserverConverged(&STO_PLL_M1, &hForcedMecSpeedUnit);
 80021ae:	f10d 0102 	add.w	r1, sp, #2
 80021b2:	4852      	ldr	r0, [pc, #328]	; (80022fc <TSK_MediumFrequencyTaskM1+0x2f0>)
 80021b4:	f007 fc72 	bl	8009a9c <STO_PLL_IsObserverConverged>
 80021b8:	4605      	mov	r5, r0
             STO_SetDirection(&STO_PLL_M1, (int8_t)MCI_GetImposedMotorDirection(&Mci[M1]));
 80021ba:	4852      	ldr	r0, [pc, #328]	; (8002304 <TSK_MediumFrequencyTaskM1+0x2f8>)
 80021bc:	f7ff fc30 	bl	8001a20 <MCI_GetImposedMotorDirection>
 80021c0:	b241      	sxtb	r1, r0
 80021c2:	484e      	ldr	r0, [pc, #312]	; (80022fc <TSK_MediumFrequencyTaskM1+0x2f0>)
 80021c4:	f007 fd1a 	bl	8009bfc <STO_SetDirection>
              (void)VSS_SetStartTransition(&VirtualSpeedSensorM1, ObserverConverged);
 80021c8:	4853      	ldr	r0, [pc, #332]	; (8002318 <TSK_MediumFrequencyTaskM1+0x30c>)
 80021ca:	4629      	mov	r1, r5
 80021cc:	f007 fe22 	bl	8009e14 <VSS_SetStartTransition>
            if (ObserverConverged)
 80021d0:	2d00      	cmp	r5, #0
 80021d2:	f43f af30 	beq.w	8002036 <TSK_MediumFrequencyTaskM1+0x2a>
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 80021d6:	4849      	ldr	r0, [pc, #292]	; (80022fc <TSK_MediumFrequencyTaskM1+0x2f0>)
 80021d8:	4e4e      	ldr	r6, [pc, #312]	; (8002314 <TSK_MediumFrequencyTaskM1+0x308>)
              REMNG_Init(pREMNG[M1]);
 80021da:	4d50      	ldr	r5, [pc, #320]	; (800231c <TSK_MediumFrequencyTaskM1+0x310>)
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 80021dc:	f007 f926 	bl	800942c <SPD_GetElAngle>
 80021e0:	4601      	mov	r1, r0
 80021e2:	6870      	ldr	r0, [r6, #4]
 80021e4:	f7ff fcfa 	bl	8001bdc <MCM_Park>
 80021e8:	4603      	mov	r3, r0
              REMNG_Init(pREMNG[M1]);
 80021ea:	6828      	ldr	r0, [r5, #0]
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 80021ec:	9301      	str	r3, [sp, #4]
              REMNG_Init(pREMNG[M1]);
 80021ee:	f006 ffb5 	bl	800915c <REMNG_Init>
              (void)REMNG_ExecRamp(pREMNG[M1], FOCVars[M1].Iqdref.q, 0);
 80021f2:	f9b6 1010 	ldrsh.w	r1, [r6, #16]
 80021f6:	6828      	ldr	r0, [r5, #0]
 80021f8:	2200      	movs	r2, #0
 80021fa:	f006 fff5 	bl	80091e8 <REMNG_ExecRamp>
              (void)REMNG_ExecRamp(pREMNG[M1], StatorCurrent.q, TRANSITION_DURATION);
 80021fe:	f9bd 1004 	ldrsh.w	r1, [sp, #4]
 8002202:	6828      	ldr	r0, [r5, #0]
 8002204:	22c8      	movs	r2, #200	; 0xc8
 8002206:	f006 ffef 	bl	80091e8 <REMNG_ExecRamp>
              Mci[M1].State = SWITCH_OVER;
 800220a:	2313      	movs	r3, #19
 800220c:	7663      	strb	r3, [r4, #25]
 800220e:	e712      	b.n	8002036 <TSK_MediumFrequencyTaskM1+0x2a>
          if ((MCI_START == Mci[M1].DirectCommand) || (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand))
 8002210:	7e25      	ldrb	r5, [r4, #24]
 8002212:	f005 05fd 	and.w	r5, r5, #253	; 0xfd
 8002216:	2d01      	cmp	r5, #1
 8002218:	f47f af0d 	bne.w	8002036 <TSK_MediumFrequencyTaskM1+0x2a>
            RUC_Clear(&RevUpControlM1, MCI_GetImposedMotorDirection(&Mci[M1]));
 800221c:	4839      	ldr	r0, [pc, #228]	; (8002304 <TSK_MediumFrequencyTaskM1+0x2f8>)
           if (pwmcHandle[M1]->offsetCalibStatus == false)
 800221e:	4e3b      	ldr	r6, [pc, #236]	; (800230c <TSK_MediumFrequencyTaskM1+0x300>)
            RUC_Clear(&RevUpControlM1, MCI_GetImposedMotorDirection(&Mci[M1]));
 8002220:	f7ff fbfe 	bl	8001a20 <MCI_GetImposedMotorDirection>
 8002224:	4601      	mov	r1, r0
 8002226:	4838      	ldr	r0, [pc, #224]	; (8002308 <TSK_MediumFrequencyTaskM1+0x2fc>)
 8002228:	f007 f85a 	bl	80092e0 <RUC_Clear>
           if (pwmcHandle[M1]->offsetCalibStatus == false)
 800222c:	6830      	ldr	r0, [r6, #0]
 800222e:	f890 1074 	ldrb.w	r1, [r0, #116]	; 0x74
 8002232:	2900      	cmp	r1, #0
 8002234:	d14f      	bne.n	80022d6 <TSK_MediumFrequencyTaskM1+0x2ca>
             PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_START);
 8002236:	f000 fd41 	bl	8002cbc <PWMC_CurrentReadingCalibr>
             Mci[M1].State = OFFSET_CALIB;
 800223a:	2311      	movs	r3, #17
 800223c:	7663      	strb	r3, [r4, #25]
 800223e:	e6fa      	b.n	8002036 <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_ACK_FAULTS == Mci[M1].DirectCommand)
 8002240:	7e23      	ldrb	r3, [r4, #24]
 8002242:	2b02      	cmp	r3, #2
 8002244:	f47f aef7 	bne.w	8002036 <TSK_MediumFrequencyTaskM1+0x2a>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8002248:	2300      	movs	r3, #0
 800224a:	8323      	strh	r3, [r4, #24]
 800224c:	e6f3      	b.n	8002036 <TSK_MediumFrequencyTaskM1+0x2a>
  R3_2_SwitchOffPWM(pwmcHandle[motor]);
 800224e:	4b2f      	ldr	r3, [pc, #188]	; (800230c <TSK_MediumFrequencyTaskM1+0x300>)
 8002250:	6818      	ldr	r0, [r3, #0]
 8002252:	f006 f9a9 	bl	80085a8 <R3_2_SwitchOffPWM>
  FOC_Clear(motor);
 8002256:	2000      	movs	r0, #0
 8002258:	f7ff fdc2 	bl	8001de0 <FOC_Clear>
  MPM_Clear((MotorPowMeas_Handle_t*) pMPM[motor]);
 800225c:	6830      	ldr	r0, [r6, #0]
 800225e:	f005 fe03 	bl	8007e68 <MPM_Clear>
  TSK_SetStopPermanencyTimeM1(STOPPERMANENCY_TICKS);
 8002262:	f44f 7048 	mov.w	r0, #800	; 0x320
 8002266:	f7ff fec1 	bl	8001fec <TSK_SetStopPermanencyTimeM1>
  Mci[motor].State = STOP;
 800226a:	2308      	movs	r3, #8
 800226c:	7663      	strb	r3, [r4, #25]
  return;
 800226e:	e6e2      	b.n	8002036 <TSK_MediumFrequencyTaskM1+0x2a>
             IqdRef.q = STC_CalcTorqueReference( pSTC[M1] );
 8002270:	4b27      	ldr	r3, [pc, #156]	; (8002310 <TSK_MediumFrequencyTaskM1+0x304>)
 8002272:	6818      	ldr	r0, [r3, #0]
 8002274:	f007 f99a 	bl	80095ac <STC_CalcTorqueReference>
             IqdRef.d = FOCVars[M1].UserIdref;
 8002278:	4b26      	ldr	r3, [pc, #152]	; (8002314 <TSK_MediumFrequencyTaskM1+0x308>)
 800227a:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
             FOCVars[M1].Iqdref = IqdRef;
 800227e:	8218      	strh	r0, [r3, #16]
 8002280:	825a      	strh	r2, [r3, #18]
 8002282:	e789      	b.n	8002198 <TSK_MediumFrequencyTaskM1+0x18c>
              LoopClosed = VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1, &hForcedMecSpeedUnit);
 8002284:	4824      	ldr	r0, [pc, #144]	; (8002318 <TSK_MediumFrequencyTaskM1+0x30c>)
 8002286:	a901      	add	r1, sp, #4
 8002288:	f007 fd22 	bl	8009cd0 <VSS_CalcAvrgMecSpeedUnit>
 800228c:	4605      	mov	r5, r0
              tempBool = VSS_TransitionEnded(&VirtualSpeedSensorM1);
 800228e:	4822      	ldr	r0, [pc, #136]	; (8002318 <TSK_MediumFrequencyTaskM1+0x30c>)
 8002290:	f007 fdce 	bl	8009e30 <VSS_TransitionEnded>
              LoopClosed = LoopClosed || tempBool;
 8002294:	b335      	cbz	r5, 80022e4 <TSK_MediumFrequencyTaskM1+0x2d8>
                                    (((int32_t)FOCVars[M1].Iqdref.q * (int16_t)PID_GetKIDivisor(&PIDSpeedHandle_M1))
 8002296:	4b1f      	ldr	r3, [pc, #124]	; (8002314 <TSK_MediumFrequencyTaskM1+0x308>)
 8002298:	4821      	ldr	r0, [pc, #132]	; (8002320 <TSK_MediumFrequencyTaskM1+0x314>)
 800229a:	f9b3 6010 	ldrsh.w	r6, [r3, #16]
                STC_SetSpeedSensor(pSTC[M1], &STO_PLL_M1._Super); /*Observer has converged*/
 800229e:	4d1c      	ldr	r5, [pc, #112]	; (8002310 <TSK_MediumFrequencyTaskM1+0x304>)
                                    (((int32_t)FOCVars[M1].Iqdref.q * (int16_t)PID_GetKIDivisor(&PIDSpeedHandle_M1))
 80022a0:	f005 fe82 	bl	8007fa8 <PID_GetKIDivisor>
                PID_SetIntegralTerm(&PIDSpeedHandle_M1,
 80022a4:	b201      	sxth	r1, r0
 80022a6:	fb06 f101 	mul.w	r1, r6, r1
 80022aa:	481d      	ldr	r0, [pc, #116]	; (8002320 <TSK_MediumFrequencyTaskM1+0x314>)
 80022ac:	f005 fe72 	bl	8007f94 <PID_SetIntegralTerm>
                STC_SetSpeedSensor(pSTC[M1], &STO_PLL_M1._Super); /*Observer has converged*/
 80022b0:	4912      	ldr	r1, [pc, #72]	; (80022fc <TSK_MediumFrequencyTaskM1+0x2f0>)
 80022b2:	6828      	ldr	r0, [r5, #0]
 80022b4:	f007 f91c 	bl	80094f0 <STC_SetSpeedSensor>
                FOC_InitAdditionalMethods(M1);
 80022b8:	2000      	movs	r0, #0
 80022ba:	f7ff fe6f 	bl	8001f9c <FOC_InitAdditionalMethods>
                FOC_CalcCurrRef( M1 );
 80022be:	2000      	movs	r0, #0
 80022c0:	f7ff fe6e 	bl	8001fa0 <FOC_CalcCurrRef>
                STC_ForceSpeedReferenceToCurrentSpeed(pSTC[M1]); /* Init the reference speed to current speed */
 80022c4:	6828      	ldr	r0, [r5, #0]
 80022c6:	f007 f9ad 	bl	8009624 <STC_ForceSpeedReferenceToCurrentSpeed>
                MCI_ExecBufferedCommands(&Mci[M1]); /* Exec the speed ramp after changing of the speed sensor */
 80022ca:	480e      	ldr	r0, [pc, #56]	; (8002304 <TSK_MediumFrequencyTaskM1+0x2f8>)
 80022cc:	f7ff fb1a 	bl	8001904 <MCI_ExecBufferedCommands>
                Mci[M1].State = RUN;
 80022d0:	2306      	movs	r3, #6
 80022d2:	7663      	strb	r3, [r4, #25]
 80022d4:	e6af      	b.n	8002036 <TSK_MediumFrequencyTaskM1+0x2a>
             PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 80022d6:	4629      	mov	r1, r5
             pwmcHandle[M1]->OffCalibrWaitTimeCounter = 1u;
 80022d8:	f8a0 5052 	strh.w	r5, [r0, #82]	; 0x52
             PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 80022dc:	f000 fcee 	bl	8002cbc <PWMC_CurrentReadingCalibr>
             R3_2_TurnOnLowSides(pwmcHandle[M1]);
 80022e0:	6830      	ldr	r0, [r6, #0]
 80022e2:	e701      	b.n	80020e8 <TSK_MediumFrequencyTaskM1+0xdc>
              LoopClosed = LoopClosed || tempBool;
 80022e4:	2800      	cmp	r0, #0
 80022e6:	d1d6      	bne.n	8002296 <TSK_MediumFrequencyTaskM1+0x28a>
 80022e8:	e6a5      	b.n	8002036 <TSK_MediumFrequencyTaskM1+0x2a>
                  FOC_Clear(M1);
 80022ea:	2000      	movs	r0, #0
 80022ec:	f7ff fd78 	bl	8001de0 <FOC_Clear>
                  MPM_Clear((MotorPowMeas_Handle_t*) pMPM[M1]);
 80022f0:	6830      	ldr	r0, [r6, #0]
 80022f2:	f005 fdb9 	bl	8007e68 <MPM_Clear>
                  Mci[M1].DirectCommand = MCI_NO_COMMAND;
 80022f6:	2300      	movs	r3, #0
 80022f8:	8323      	strh	r3, [r4, #24]
 80022fa:	e69c      	b.n	8002036 <TSK_MediumFrequencyTaskM1+0x2a>
 80022fc:	200003b0 	.word	0x200003b0
 8002300:	2000056c 	.word	0x2000056c
 8002304:	2000095c 	.word	0x2000095c
 8002308:	20000324 	.word	0x20000324
 800230c:	20000a38 	.word	0x20000a38
 8002310:	20000578 	.word	0x20000578
 8002314:	20000988 	.word	0x20000988
 8002318:	20000534 	.word	0x20000534
 800231c:	20000a34 	.word	0x20000a34
 8002320:	20000134 	.word	0x20000134

08002324 <MC_Scheduler>:
  if (((uint8_t)1) == bMCBootCompleted)
 8002324:	4b1c      	ldr	r3, [pc, #112]	; (8002398 <MC_Scheduler+0x74>)
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	2b01      	cmp	r3, #1
 800232a:	d000      	beq.n	800232e <MC_Scheduler+0xa>
 800232c:	4770      	bx	lr
{
 800232e:	b570      	push	{r4, r5, r6, lr}
    if(hMFTaskCounterM1 > 0u)
 8002330:	4c1a      	ldr	r4, [pc, #104]	; (800239c <MC_Scheduler+0x78>)
 8002332:	8823      	ldrh	r3, [r4, #0]
 8002334:	b193      	cbz	r3, 800235c <MC_Scheduler+0x38>
      hMFTaskCounterM1--;
 8002336:	3b01      	subs	r3, #1
 8002338:	8023      	strh	r3, [r4, #0]
    if(hBootCapDelayCounterM1 > 0U)
 800233a:	4a19      	ldr	r2, [pc, #100]	; (80023a0 <MC_Scheduler+0x7c>)
 800233c:	8813      	ldrh	r3, [r2, #0]
 800233e:	b29b      	uxth	r3, r3
 8002340:	b11b      	cbz	r3, 800234a <MC_Scheduler+0x26>
      hBootCapDelayCounterM1--;
 8002342:	8813      	ldrh	r3, [r2, #0]
 8002344:	3b01      	subs	r3, #1
 8002346:	b29b      	uxth	r3, r3
 8002348:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0U)
 800234a:	4a16      	ldr	r2, [pc, #88]	; (80023a4 <MC_Scheduler+0x80>)
 800234c:	8813      	ldrh	r3, [r2, #0]
 800234e:	b29b      	uxth	r3, r3
 8002350:	b11b      	cbz	r3, 800235a <MC_Scheduler+0x36>
      hStopPermanencyCounterM1--;
 8002352:	8813      	ldrh	r3, [r2, #0]
 8002354:	3b01      	subs	r3, #1
 8002356:	b29b      	uxth	r3, r3
 8002358:	8013      	strh	r3, [r2, #0]
}
 800235a:	bd70      	pop	{r4, r5, r6, pc}
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 800235c:	4d12      	ldr	r5, [pc, #72]	; (80023a8 <MC_Scheduler+0x84>)
      TSK_MediumFrequencyTaskM1();
 800235e:	f7ff fe55 	bl	800200c <TSK_MediumFrequencyTaskM1>
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8002362:	4629      	mov	r1, r5
 8002364:	f851 0b0c 	ldr.w	r0, [r1], #12
 8002368:	6883      	ldr	r3, [r0, #8]
 800236a:	4798      	blx	r3
 800236c:	6068      	str	r0, [r5, #4]
      if ( 0U == MCP_Over_UartA.rxBuffer)
 800236e:	b130      	cbz	r0, 800237e <MC_Scheduler+0x5a>
        if (0U == MCP_Over_UartA.pTransportLayer->fGetBuffer(MCP_Over_UartA.pTransportLayer,
 8002370:	4629      	mov	r1, r5
 8002372:	220a      	movs	r2, #10
 8002374:	f851 0b08 	ldr.w	r0, [r1], #8
 8002378:	6803      	ldr	r3, [r0, #0]
 800237a:	4798      	blx	r3
 800237c:	b910      	cbnz	r0, 8002384 <MC_Scheduler+0x60>
      hMFTaskCounterM1 = (uint16_t)MF_TASK_OCCURENCE_TICKS;
 800237e:	2300      	movs	r3, #0
 8002380:	8023      	strh	r3, [r4, #0]
 8002382:	e7da      	b.n	800233a <MC_Scheduler+0x16>
          MCP_ReceivedPacket(&MCP_Over_UartA);
 8002384:	4628      	mov	r0, r5
 8002386:	f005 fb11 	bl	80079ac <MCP_ReceivedPacket>
          MCP_Over_UartA.pTransportLayer->fSendPacket(MCP_Over_UartA.pTransportLayer, MCP_Over_UartA.txBuffer,
 800238a:	6828      	ldr	r0, [r5, #0]
 800238c:	89ea      	ldrh	r2, [r5, #14]
 800238e:	6846      	ldr	r6, [r0, #4]
 8002390:	68a9      	ldr	r1, [r5, #8]
 8002392:	230a      	movs	r3, #10
 8002394:	47b0      	blx	r6
 8002396:	e7f2      	b.n	800237e <MC_Scheduler+0x5a>
 8002398:	20000a10 	.word	0x20000a10
 800239c:	20000a1e 	.word	0x20000a1e
 80023a0:	20000a1c 	.word	0x20000a1c
 80023a4:	20000a20 	.word	0x20000a20
 80023a8:	200005dc 	.word	0x200005dc
 80023ac:	00000000 	.word	0x00000000

080023b0 <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 80023b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023b4:	ed2d 8b02 	vpush	{d8}
  uint8_t bMotorNbr = 0;

  Observer_Inputs_t STO_Inputs; /*  only if sensorless main*/

  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* only if sensorless*/
  if (SWITCH_OVER == Mci[M1].State)
 80023b8:	4bb7      	ldr	r3, [pc, #732]	; (8002698 <TSK_HighFrequencyTask+0x2e8>)
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* only if sensorless*/
 80023ba:	4db8      	ldr	r5, [pc, #736]	; (800269c <TSK_HighFrequencyTask+0x2ec>)
  if (SWITCH_OVER == Mci[M1].State)
 80023bc:	7e5b      	ldrb	r3, [r3, #25]
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* only if sensorless*/
 80023be:	f8d5 001a 	ldr.w	r0, [r5, #26]
{
 80023c2:	b08f      	sub	sp, #60	; 0x3c
  if (SWITCH_OVER == Mci[M1].State)
 80023c4:	2b13      	cmp	r3, #19
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* only if sensorless*/
 80023c6:	900b      	str	r0, [sp, #44]	; 0x2c
  if (SWITCH_OVER == Mci[M1].State)
 80023c8:	f000 81eb 	beq.w	80027a2 <TSK_HighFrequencyTask+0x3f2>

	int16_t hElAngle;
	uint16_t hCodeError;
	SpeednPosFdbk_Handle_t *speedHandle;

	speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 80023cc:	4bb4      	ldr	r3, [pc, #720]	; (80026a0 <TSK_HighFrequencyTask+0x2f0>)
 80023ce:	6818      	ldr	r0, [r3, #0]
 80023d0:	f007 f890 	bl	80094f4 <STC_GetSpeedSensor>
 80023d4:	4604      	mov	r4, r0
 80023d6:	ee08 0a10 	vmov	s16, r0
	hElAngle = SPD_GetElAngle(speedHandle);
 80023da:	f007 f827 	bl	800942c <SPD_GetElAngle>
 80023de:	4680      	mov	r8, r0
	hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*PARK_ANGLE_COMPENSATION_FACTOR;
 80023e0:	4620      	mov	r0, r4
 80023e2:	f007 f82b 	bl	800943c <SPD_GetInstElSpeedDpp>
	PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 80023e6:	4baf      	ldr	r3, [pc, #700]	; (80026a4 <TSK_HighFrequencyTask+0x2f4>)
 80023e8:	a908      	add	r1, sp, #32
 80023ea:	6818      	ldr	r0, [r3, #0]
 80023ec:	f000 fb16 	bl	8002a1c <PWMC_GetPhaseCurrents>
	Ialphabeta = MCM_Clarke(Iab);
 80023f0:	9808      	ldr	r0, [sp, #32]
 80023f2:	f7ff fbb3 	bl	8001b5c <MCM_Clarke>
	Iqd = MCM_Park(Ialphabeta, hElAngle);
 80023f6:	4641      	mov	r1, r8
	Ialphabeta = MCM_Clarke(Iab);
 80023f8:	9009      	str	r0, [sp, #36]	; 0x24
	Iqd = MCM_Park(Ialphabeta, hElAngle);
 80023fa:	f7ff fbef 	bl	8001bdc <MCM_Park>
 80023fe:	9002      	str	r0, [sp, #8]


	int speedRPM = SPEED_UNIT_2_RPM(SPD_GetAvrgMecSpeedUnit(speedHandle));
 8002400:	4620      	mov	r0, r4
 8002402:	f007 f817 	bl	8009434 <SPD_GetAvrgMecSpeedUnit>
 8002406:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800240a:	0044      	lsls	r4, r0, #1
	int16_t wr = SPEED_UNIT_2_RPM(MC_GetMecSpeedAverageMotor1())/9.55;
 800240c:	f7ff fa32 	bl	8001874 <MC_GetMecSpeedAverageMotor1>
 8002410:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002414:	0040      	lsls	r0, r0, #1
 8002416:	b200      	sxth	r0, r0
 8002418:	f7fe f97a 	bl	8000710 <__aeabi_i2d>
 800241c:	a39c      	add	r3, pc, #624	; (adr r3, 8002690 <TSK_HighFrequencyTask+0x2e0>)
 800241e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002422:	f7fd fef9 	bl	8000218 <__aeabi_dmul>
 8002426:	f7fe f9dd 	bl	80007e4 <__aeabi_d2iz>

	/* Omkar code start */

	if(!hasMPCinit){
 800242a:	4b9f      	ldr	r3, [pc, #636]	; (80026a8 <TSK_HighFrequencyTask+0x2f8>)
 800242c:	681a      	ldr	r2, [r3, #0]
	int speedRPM = SPEED_UNIT_2_RPM(SPD_GetAvrgMecSpeedUnit(speedHandle));
 800242e:	b224      	sxth	r4, r4
	int16_t wr = SPEED_UNIT_2_RPM(MC_GetMecSpeedAverageMotor1())/9.55;
 8002430:	b206      	sxth	r6, r0
	if(!hasMPCinit){
 8002432:	2a00      	cmp	r2, #0
 8002434:	f000 81b0 	beq.w	8002798 <TSK_HighFrequencyTask+0x3e8>
		hasMPCinit = 1;
		initModelPredictiveControl();
	}


	if(speedRPM > 1900 || runMPC){
 8002438:	f240 736c 	movw	r3, #1900	; 0x76c
 800243c:	429c      	cmp	r4, r3
 800243e:	4b9b      	ldr	r3, [pc, #620]	; (80026ac <TSK_HighFrequencyTask+0x2fc>)
 8002440:	dc03      	bgt.n	800244a <TSK_HighFrequencyTask+0x9a>
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	2a00      	cmp	r2, #0
 8002446:	f000 816e 	beq.w	8002726 <TSK_HighFrequencyTask+0x376>
//			sector = (uint8_t)((hElAngle*180/32767))/60;
//		} else {
//			sector = (uint8_t)(360 - (hElAngle*180/32767))/60;
//		}

		runMPC = 1;
 800244a:	2201      	movs	r2, #1
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);

		IqTemp = Iqd.q;
 800244c:	f8df 92a4 	ldr.w	r9, [pc, #676]	; 80026f4 <TSK_HighFrequencyTask+0x344>
		runMPC = 1;
 8002450:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 8002452:	2120      	movs	r1, #32
 8002454:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002458:	f003 fcdc 	bl	8005e14 <HAL_GPIO_WritePin>
		IqTemp = Iqd.q;
 800245c:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 8002460:	f8a9 3000 	strh.w	r3, [r9]
//				VqdTemp.d = 0;
//				VqdTemp.q = 0;
//			}

			IdPred = ((c1_mpc*IdTemp/10027) + (4*wr*IqTemp/(10027*2))  + (c2_mpc*(VqdTemp.d)*Vphase/32767));
			IqPred = ((c1_mpc*IqTemp/10027) - (4*wr*IdTemp/(10027*2)) - (19*wr)  + (c2_mpc*(VqdTemp.q)*Vphase/32767));
 8002464:	ebc6 3306 	rsb	r3, r6, r6, lsl #12
 8002468:	ebc6 0383 	rsb	r3, r6, r3, lsl #2
 800246c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8002470:	b29b      	uxth	r3, r3
		IdTemp = Iqd.d;
 8002472:	f8df a284 	ldr.w	sl, [pc, #644]	; 80026f8 <TSK_HighFrequencyTask+0x348>
		for(i=0;i<6;i++){
 8002476:	4f8e      	ldr	r7, [pc, #568]	; (80026b0 <TSK_HighFrequencyTask+0x300>)
			IqPred = ((c1_mpc*IqTemp/10027) - (4*wr*IdTemp/(10027*2)) - (19*wr)  + (c2_mpc*(VqdTemp.q)*Vphase/32767));
 8002478:	9301      	str	r3, [sp, #4]
		IdTemp = Iqd.d;
 800247a:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 800247e:	f8aa 3000 	strh.w	r3, [sl]
		cost = 2147483628;
 8002482:	4a8c      	ldr	r2, [pc, #560]	; (80026b4 <TSK_HighFrequencyTask+0x304>)
			IdPred = ((c1_mpc*IdTemp/10027) + (4*wr*IqTemp/(10027*2))  + (c2_mpc*(VqdTemp.d)*Vphase/32767));
 8002484:	4c8c      	ldr	r4, [pc, #560]	; (80026b8 <TSK_HighFrequencyTask+0x308>)
		cost = 2147483628;
 8002486:	9207      	str	r2, [sp, #28]
		for(i=0;i<6;i++){
 8002488:	2300      	movs	r3, #0
 800248a:	603b      	str	r3, [r7, #0]

			costTemp1 = costTemp1*costTemp1;
			costTemp2 = costTemp2*costTemp2;

			if((costTemp1 + costTemp2) < cost){
				optimalVector = i;
 800248c:	9600      	str	r6, [sp, #0]
				Valphabeta.beta  = Varray[i][1];
 800248e:	4a8b      	ldr	r2, [pc, #556]	; (80026bc <TSK_HighFrequencyTask+0x30c>)
 8002490:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002494:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8002498:	ed93 7a01 	vldr	s14, [r3, #4]
				Valphabeta.alpha = Varray[i][0];
 800249c:	edd3 7a00 	vldr	s15, [r3]
				Valphabeta.beta  = Varray[i][1];
 80024a0:	eebd 7ac7 	vcvt.s32.f32	s14, s14
				Valphabeta.alpha = Varray[i][0];
 80024a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
				VqdTemp = MCM_Park(Valphabeta, hElAngle);
 80024a8:	ee17 3a10 	vmov	r3, s14
 80024ac:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
				Valphabeta.alpha = Varray[i][0];
 80024b0:	ee17 3a90 	vmov	r3, s15
 80024b4:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
				VqdTemp = MCM_Park(Valphabeta, hElAngle);
 80024b8:	4641      	mov	r1, r8
 80024ba:	980a      	ldr	r0, [sp, #40]	; 0x28
 80024bc:	f7ff fb8e 	bl	8001bdc <MCM_Park>
 80024c0:	9004      	str	r0, [sp, #16]
			IdPred = ((c1_mpc*IdTemp/10027) + (4*wr*IqTemp/(10027*2))  + (c2_mpc*(VqdTemp.d)*Vphase/32767));
 80024c2:	f8ba b000 	ldrh.w	fp, [sl]
 80024c6:	f8b9 2000 	ldrh.w	r2, [r9]
 80024ca:	9b00      	ldr	r3, [sp, #0]
 80024cc:	f8bd 0012 	ldrh.w	r0, [sp, #18]
 80024d0:	497b      	ldr	r1, [pc, #492]	; (80026c0 <TSK_HighFrequencyTask+0x310>)
 80024d2:	b212      	sxth	r2, r2
 80024d4:	fb03 f202 	mul.w	r2, r3, r2
 80024d8:	4b7a      	ldr	r3, [pc, #488]	; (80026c4 <TSK_HighFrequencyTask+0x314>)
 80024da:	f8d3 e000 	ldr.w	lr, [r3]
 80024de:	4b7a      	ldr	r3, [pc, #488]	; (80026c8 <TSK_HighFrequencyTask+0x318>)
 80024e0:	b200      	sxth	r0, r0
 80024e2:	f9b3 c000 	ldrsh.w	ip, [r3]
 80024e6:	4b79      	ldr	r3, [pc, #484]	; (80026cc <TSK_HighFrequencyTask+0x31c>)
 80024e8:	fb0e f000 	mul.w	r0, lr, r0
 80024ec:	fb0c f000 	mul.w	r0, ip, r0
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	fb81 6100 	smull	r6, r1, r1, r0
 80024f6:	fa0f fb8b 	sxth.w	fp, fp
 80024fa:	fb03 fb0b 	mul.w	fp, r3, fp
 80024fe:	4401      	add	r1, r0
 8002500:	17c0      	asrs	r0, r0, #31
 8002502:	ebc0 30a1 	rsb	r0, r0, r1, asr #14
 8002506:	fb84 610b 	smull	r6, r1, r4, fp
 800250a:	ea4f 7beb 	mov.w	fp, fp, asr #31
 800250e:	0092      	lsls	r2, r2, #2
 8002510:	ebcb 3b21 	rsb	fp, fp, r1, asr #12
 8002514:	4483      	add	fp, r0
 8002516:	fb84 6002 	smull	r6, r0, r4, r2
 800251a:	17d2      	asrs	r2, r2, #31
 800251c:	ebc2 3260 	rsb	r2, r2, r0, asr #13
 8002520:	445a      	add	r2, fp
 8002522:	486b      	ldr	r0, [pc, #428]	; (80026d0 <TSK_HighFrequencyTask+0x320>)
			IqPred = ((c1_mpc*IqTemp/10027) - (4*wr*IdTemp/(10027*2)) - (19*wr)  + (c2_mpc*(VqdTemp.q)*Vphase/32767));
 8002524:	4966      	ldr	r1, [pc, #408]	; (80026c0 <TSK_HighFrequencyTask+0x310>)
			IdPred = ((c1_mpc*IdTemp/10027) + (4*wr*IqTemp/(10027*2))  + (c2_mpc*(VqdTemp.d)*Vphase/32767));
 8002526:	b212      	sxth	r2, r2
 8002528:	8002      	strh	r2, [r0, #0]
 800252a:	4606      	mov	r6, r0
			IqPred = ((c1_mpc*IqTemp/10027) - (4*wr*IdTemp/(10027*2)) - (19*wr)  + (c2_mpc*(VqdTemp.q)*Vphase/32767));
 800252c:	f8b9 0000 	ldrh.w	r0, [r9]
 8002530:	f8ba 2000 	ldrh.w	r2, [sl]
 8002534:	b200      	sxth	r0, r0
 8002536:	fb03 f000 	mul.w	r0, r3, r0
 800253a:	9b00      	ldr	r3, [sp, #0]
 800253c:	b212      	sxth	r2, r2
 800253e:	fb03 f202 	mul.w	r2, r3, r2
 8002542:	f8bd 3010 	ldrh.w	r3, [sp, #16]
 8002546:	b21b      	sxth	r3, r3
 8002548:	fb0e f303 	mul.w	r3, lr, r3
 800254c:	fb0c f303 	mul.w	r3, ip, r3
 8002550:	fb81 1c03 	smull	r1, ip, r1, r3
 8002554:	449c      	add	ip, r3
 8002556:	17db      	asrs	r3, r3, #31
 8002558:	ebc3 33ac 	rsb	r3, r3, ip, asr #14
 800255c:	fb84 1c00 	smull	r1, ip, r4, r0
 8002560:	17c0      	asrs	r0, r0, #31
 8002562:	9901      	ldr	r1, [sp, #4]
 8002564:	ebc0 302c 	rsb	r0, r0, ip, asr #12
 8002568:	0092      	lsls	r2, r2, #2
 800256a:	4403      	add	r3, r0
 800256c:	440b      	add	r3, r1
 800256e:	fb84 1002 	smull	r1, r0, r4, r2
 8002572:	17d2      	asrs	r2, r2, #31
 8002574:	eba2 3260 	sub.w	r2, r2, r0, asr #13
 8002578:	4413      	add	r3, r2
 800257a:	4a56      	ldr	r2, [pc, #344]	; (80026d4 <TSK_HighFrequencyTask+0x324>)
 800257c:	b21b      	sxth	r3, r3
 800257e:	8013      	strh	r3, [r2, #0]
			costTemp1 = (FOCVars[M1].Iqdref.q - IqPred);
 8002580:	8813      	ldrh	r3, [r2, #0]
 8002582:	b21a      	sxth	r2, r3
 8002584:	f9b5 3010 	ldrsh.w	r3, [r5, #16]
 8002588:	1a9b      	subs	r3, r3, r2
 800258a:	9305      	str	r3, [sp, #20]
			costTemp2 = (FOCVars[M1].Iqdref.d - IdPred);
 800258c:	8833      	ldrh	r3, [r6, #0]
 800258e:	b21a      	sxth	r2, r3
 8002590:	f9b5 3012 	ldrsh.w	r3, [r5, #18]
 8002594:	1a9b      	subs	r3, r3, r2
 8002596:	9306      	str	r3, [sp, #24]
			if(costTemp1<0){
 8002598:	9b05      	ldr	r3, [sp, #20]
 800259a:	2b00      	cmp	r3, #0
 800259c:	da02      	bge.n	80025a4 <TSK_HighFrequencyTask+0x1f4>
				costTemp1 = -costTemp1;
 800259e:	9b05      	ldr	r3, [sp, #20]
 80025a0:	425b      	negs	r3, r3
 80025a2:	9305      	str	r3, [sp, #20]
			if(costTemp2<0){
 80025a4:	9b06      	ldr	r3, [sp, #24]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	da02      	bge.n	80025b0 <TSK_HighFrequencyTask+0x200>
				costTemp2 = -costTemp2;
 80025aa:	9b06      	ldr	r3, [sp, #24]
 80025ac:	425b      	negs	r3, r3
 80025ae:	9306      	str	r3, [sp, #24]
			costTemp1 = costTemp1*costTemp1;
 80025b0:	9b05      	ldr	r3, [sp, #20]
 80025b2:	9a05      	ldr	r2, [sp, #20]
 80025b4:	fb02 f303 	mul.w	r3, r2, r3
 80025b8:	9305      	str	r3, [sp, #20]
			costTemp2 = costTemp2*costTemp2;
 80025ba:	9b06      	ldr	r3, [sp, #24]
 80025bc:	9a06      	ldr	r2, [sp, #24]
 80025be:	fb02 f303 	mul.w	r3, r2, r3
 80025c2:	9306      	str	r3, [sp, #24]
			if((costTemp1 + costTemp2) < cost){
 80025c4:	9b05      	ldr	r3, [sp, #20]
 80025c6:	9a06      	ldr	r2, [sp, #24]
 80025c8:	4413      	add	r3, r2
 80025ca:	9a07      	ldr	r2, [sp, #28]
 80025cc:	4293      	cmp	r3, r2
 80025ce:	f2c0 8095 	blt.w	80026fc <TSK_HighFrequencyTask+0x34c>
		for(i=0;i<6;i++){
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	3301      	adds	r3, #1
 80025d6:	2b05      	cmp	r3, #5
 80025d8:	603b      	str	r3, [r7, #0]
 80025da:	f77f af58 	ble.w	800248e <TSK_HighFrequencyTask+0xde>
		  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
	}

	/* Omkar code end */

	Vqd = Circle_Limitation(pCLM[M1], Vqd);
 80025de:	4b3e      	ldr	r3, [pc, #248]	; (80026d8 <TSK_HighFrequencyTask+0x328>)
 80025e0:	9903      	ldr	r1, [sp, #12]
 80025e2:	6818      	ldr	r0, [r3, #0]
 80025e4:	f005 f9b2 	bl	800794c <Circle_Limitation>
 80025e8:	9003      	str	r0, [sp, #12]
	hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 80025ea:	ee18 0a10 	vmov	r0, s16
 80025ee:	f006 ff25 	bl	800943c <SPD_GetInstElSpeedDpp>
	Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 80025f2:	4641      	mov	r1, r8
 80025f4:	9803      	ldr	r0, [sp, #12]
 80025f6:	f7ff fb35 	bl	8001c64 <MCM_Rev_Park>


	hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 80025fa:	4b2a      	ldr	r3, [pc, #168]	; (80026a4 <TSK_HighFrequencyTask+0x2f4>)
	Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 80025fc:	4601      	mov	r1, r0
	hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 80025fe:	6818      	ldr	r0, [r3, #0]
	Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8002600:	910a      	str	r1, [sp, #40]	; 0x28
 8002602:	b20e      	sxth	r6, r1
 8002604:	140c      	asrs	r4, r1, #16
	hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8002606:	f000 fa0b 	bl	8002a20 <PWMC_SetPhaseVoltage>

	FOCVars[M1].Vqd = Vqd;
	FOCVars[M1].Iab = Iab;
 800260a:	9b08      	ldr	r3, [sp, #32]
	FOCVars[M1].Ialphabeta = Ialphabeta;
 800260c:	9a09      	ldr	r2, [sp, #36]	; 0x24
	FOCVars[M1].Iab = Iab;
 800260e:	602b      	str	r3, [r5, #0]
	hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8002610:	4601      	mov	r1, r0
  if(hFOCreturn == MC_FOC_DURATION)
 8002612:	2901      	cmp	r1, #1
	FOCVars[M1].Vqd = Vqd;
 8002614:	9803      	ldr	r0, [sp, #12]
	FOCVars[M1].Iqd = Iqd;
 8002616:	9b02      	ldr	r3, [sp, #8]
	FOCVars[M1].Valphabeta = Valphabeta;
 8002618:	836e      	strh	r6, [r5, #26]
 800261a:	83ac      	strh	r4, [r5, #28]
	FOCVars[M1].hElAngle = hElAngle;
 800261c:	f8a5 8020 	strh.w	r8, [r5, #32]
	FOCVars[M1].Vqd = Vqd;
 8002620:	f8c5 0016 	str.w	r0, [r5, #22]
	FOCVars[M1].Ialphabeta = Ialphabeta;
 8002624:	606a      	str	r2, [r5, #4]
	FOCVars[M1].Iqd = Iqd;
 8002626:	60eb      	str	r3, [r5, #12]
  if(hFOCreturn == MC_FOC_DURATION)
 8002628:	f000 80a9 	beq.w	800277e <TSK_HighFrequencyTask+0x3ce>
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 800262c:	482b      	ldr	r0, [pc, #172]	; (80026dc <TSK_HighFrequencyTask+0x32c>)
 800262e:	f006 fed1 	bl	80093d4 <RUC_FirstAccelerationStageReached>
    STO_Inputs.Ialfa_beta = FOCVars[M1].Ialphabeta; /*  only if sensorless*/
 8002632:	686b      	ldr	r3, [r5, #4]
 8002634:	930c      	str	r3, [sp, #48]	; 0x30
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 8002636:	4604      	mov	r4, r0
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /*  only for sensorless*/
 8002638:	4829      	ldr	r0, [pc, #164]	; (80026e0 <TSK_HighFrequencyTask+0x330>)
 800263a:	f005 f97f 	bl	800793c <VBS_GetAvBusVoltage_d>
    (void)( void )STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 800263e:	a90b      	add	r1, sp, #44	; 0x2c
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /*  only for sensorless*/
 8002640:	4603      	mov	r3, r0
    (void)( void )STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 8002642:	4828      	ldr	r0, [pc, #160]	; (80026e4 <TSK_HighFrequencyTask+0x334>)
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /*  only for sensorless*/
 8002644:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
    (void)( void )STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 8002648:	f006 fff4 	bl	8009634 <STO_PLL_CalcElAngle>
    STO_PLL_CalcAvrgElSpeedDpp(&STO_PLL_M1); /*  Only in case of Sensor-less */
 800264c:	4825      	ldr	r0, [pc, #148]	; (80026e4 <TSK_HighFrequencyTask+0x334>)
 800264e:	f007 f993 	bl	8009978 <STO_PLL_CalcAvrgElSpeedDpp>
	 if (false == IsAccelerationStageReached)
 8002652:	2c00      	cmp	r4, #0
 8002654:	f000 8080 	beq.w	8002758 <TSK_HighFrequencyTask+0x3a8>
    if(((uint16_t)START == Mci[M1].State) || ((uint16_t)SWITCH_OVER == Mci[M1].State))
 8002658:	4b0f      	ldr	r3, [pc, #60]	; (8002698 <TSK_HighFrequencyTask+0x2e8>)
 800265a:	7e5b      	ldrb	r3, [r3, #25]
 800265c:	2b04      	cmp	r3, #4
 800265e:	f000 8083 	beq.w	8002768 <TSK_HighFrequencyTask+0x3b8>
 8002662:	2b13      	cmp	r3, #19
 8002664:	f000 8080 	beq.w	8002768 <TSK_HighFrequencyTask+0x3b8>
  DAC_Exec(&DAC_Handle);
 8002668:	481f      	ldr	r0, [pc, #124]	; (80026e8 <TSK_HighFrequencyTask+0x338>)
 800266a:	f7fe fdf9 	bl	8001260 <DAC_Exec>
  GLOBAL_TIMESTAMP++;
 800266e:	4a1f      	ldr	r2, [pc, #124]	; (80026ec <TSK_HighFrequencyTask+0x33c>)
  if (0U == MCPA_UART_A.Mark)
 8002670:	481f      	ldr	r0, [pc, #124]	; (80026f0 <TSK_HighFrequencyTask+0x340>)
  GLOBAL_TIMESTAMP++;
 8002672:	6813      	ldr	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 8002674:	f890 1029 	ldrb.w	r1, [r0, #41]	; 0x29
  GLOBAL_TIMESTAMP++;
 8002678:	3301      	adds	r3, #1
 800267a:	6013      	str	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 800267c:	2900      	cmp	r1, #0
 800267e:	f040 8083 	bne.w	8002788 <TSK_HighFrequencyTask+0x3d8>
}
 8002682:	2000      	movs	r0, #0
 8002684:	b00f      	add	sp, #60	; 0x3c
 8002686:	ecbd 8b02 	vpop	{d8}
 800268a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800268e:	bf00      	nop
 8002690:	8b648607 	.word	0x8b648607
 8002694:	3fbace68 	.word	0x3fbace68
 8002698:	2000095c 	.word	0x2000095c
 800269c:	20000988 	.word	0x20000988
 80026a0:	20000578 	.word	0x20000578
 80026a4:	20000a38 	.word	0x20000a38
 80026a8:	20000a24 	.word	0x20000a24
 80026ac:	20000a3c 	.word	0x20000a3c
 80026b0:	20000a28 	.word	0x20000a28
 80026b4:	7fffffec 	.word	0x7fffffec
 80026b8:	68934361 	.word	0x68934361
 80026bc:	200009bc 	.word	0x200009bc
 80026c0:	80010003 	.word	0x80010003
 80026c4:	20000a18 	.word	0x20000a18
 80026c8:	20000590 	.word	0x20000590
 80026cc:	20000a14 	.word	0x20000a14
 80026d0:	200009ae 	.word	0x200009ae
 80026d4:	200009b2 	.word	0x200009b2
 80026d8:	20000a30 	.word	0x20000a30
 80026dc:	20000324 	.word	0x20000324
 80026e0:	20000000 	.word	0x20000000
 80026e4:	200003b0 	.word	0x200003b0
 80026e8:	200006a0 	.word	0x200006a0
 80026ec:	20001d58 	.word	0x20001d58
 80026f0:	200005b0 	.word	0x200005b0
 80026f4:	200009b4 	.word	0x200009b4
 80026f8:	200009b0 	.word	0x200009b0
				cost = costTemp1+costTemp2;
 80026fc:	9b05      	ldr	r3, [sp, #20]
 80026fe:	9a06      	ldr	r2, [sp, #24]
 8002700:	4413      	add	r3, r2
 8002702:	9307      	str	r3, [sp, #28]
				Vqd.d = VqdTemp.d;
 8002704:	f8bd 3012 	ldrh.w	r3, [sp, #18]
 8002708:	f8ad 300e 	strh.w	r3, [sp, #14]
				optimalVector = i;
 800270c:	4a2b      	ldr	r2, [pc, #172]	; (80027bc <TSK_HighFrequencyTask+0x40c>)
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	7013      	strb	r3, [r2, #0]
		for(i=0;i<6;i++){
 8002712:	3301      	adds	r3, #1
				Vqd.q = VqdTemp.q;
 8002714:	f8bd 2010 	ldrh.w	r2, [sp, #16]
		for(i=0;i<6;i++){
 8002718:	603b      	str	r3, [r7, #0]
 800271a:	2b05      	cmp	r3, #5
				Vqd.q = VqdTemp.q;
 800271c:	f8ad 200c 	strh.w	r2, [sp, #12]
		for(i=0;i<6;i++){
 8002720:	f77f aeb5 	ble.w	800248e <TSK_HighFrequencyTask+0xde>
 8002724:	e75b      	b.n	80025de <TSK_HighFrequencyTask+0x22e>
		  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8002726:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 800272a:	f9b5 1010 	ldrsh.w	r1, [r5, #16]
 800272e:	b21b      	sxth	r3, r3
 8002730:	1ac9      	subs	r1, r1, r3
 8002732:	4b23      	ldr	r3, [pc, #140]	; (80027c0 <TSK_HighFrequencyTask+0x410>)
 8002734:	6818      	ldr	r0, [r3, #0]
 8002736:	f005 fc61 	bl	8007ffc <PI_Controller>
 800273a:	f8ad 000c 	strh.w	r0, [sp, #12]
		  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 800273e:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 8002742:	f9b5 1012 	ldrsh.w	r1, [r5, #18]
 8002746:	b21b      	sxth	r3, r3
 8002748:	1ac9      	subs	r1, r1, r3
 800274a:	4b1e      	ldr	r3, [pc, #120]	; (80027c4 <TSK_HighFrequencyTask+0x414>)
 800274c:	6818      	ldr	r0, [r3, #0]
 800274e:	f005 fc55 	bl	8007ffc <PI_Controller>
 8002752:	f8ad 000e 	strh.w	r0, [sp, #14]
 8002756:	e742      	b.n	80025de <TSK_HighFrequencyTask+0x22e>
      STO_ResetPLL(&STO_PLL_M1);
 8002758:	481b      	ldr	r0, [pc, #108]	; (80027c8 <TSK_HighFrequencyTask+0x418>)
 800275a:	f007 fa33 	bl	8009bc4 <STO_ResetPLL>
    if(((uint16_t)START == Mci[M1].State) || ((uint16_t)SWITCH_OVER == Mci[M1].State))
 800275e:	4b1b      	ldr	r3, [pc, #108]	; (80027cc <TSK_HighFrequencyTask+0x41c>)
 8002760:	7e5b      	ldrb	r3, [r3, #25]
 8002762:	2b04      	cmp	r3, #4
 8002764:	f47f af7d 	bne.w	8002662 <TSK_HighFrequencyTask+0x2b2>
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8002768:	4817      	ldr	r0, [pc, #92]	; (80027c8 <TSK_HighFrequencyTask+0x418>)
 800276a:	f006 fe5f 	bl	800942c <SPD_GetElAngle>
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 800276e:	a909      	add	r1, sp, #36	; 0x24
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8002770:	4603      	mov	r3, r0
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 8002772:	4817      	ldr	r0, [pc, #92]	; (80027d0 <TSK_HighFrequencyTask+0x420>)
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8002774:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 8002778:	f007 fa56 	bl	8009c28 <VSS_CalcElAngle>
 800277c:	e774      	b.n	8002668 <TSK_HighFrequencyTask+0x2b8>
    MCI_FaultProcessing(&Mci[M1], MC_FOC_DURATION, 0);
 800277e:	4813      	ldr	r0, [pc, #76]	; (80027cc <TSK_HighFrequencyTask+0x41c>)
 8002780:	2200      	movs	r2, #0
 8002782:	f7ff f8b3 	bl	80018ec <MCI_FaultProcessing>
 8002786:	e76f      	b.n	8002668 <TSK_HighFrequencyTask+0x2b8>
    MCPA_dataLog (&MCPA_UART_A);
 8002788:	f005 fa06 	bl	8007b98 <MCPA_dataLog>
}
 800278c:	2000      	movs	r0, #0
 800278e:	b00f      	add	sp, #60	; 0x3c
 8002790:	ecbd 8b02 	vpop	{d8}
 8002794:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		hasMPCinit = 1;
 8002798:	2201      	movs	r2, #1
 800279a:	601a      	str	r2, [r3, #0]
		initModelPredictiveControl();
 800279c:	f7ff fa92 	bl	8001cc4 <initModelPredictiveControl>
 80027a0:	e64a      	b.n	8002438 <TSK_HighFrequencyTask+0x88>
    if (!REMNG_RampCompleted(pREMNG[M1]))
 80027a2:	4c0c      	ldr	r4, [pc, #48]	; (80027d4 <TSK_HighFrequencyTask+0x424>)
 80027a4:	6820      	ldr	r0, [r4, #0]
 80027a6:	f006 fd03 	bl	80091b0 <REMNG_RampCompleted>
 80027aa:	2800      	cmp	r0, #0
 80027ac:	f47f ae0e 	bne.w	80023cc <TSK_HighFrequencyTask+0x1c>
      FOCVars[M1].Iqdref.q = (int16_t)REMNG_Calc(pREMNG[M1]);
 80027b0:	6820      	ldr	r0, [r4, #0]
 80027b2:	f006 fcdb 	bl	800916c <REMNG_Calc>
 80027b6:	8228      	strh	r0, [r5, #16]
 80027b8:	e608      	b.n	80023cc <TSK_HighFrequencyTask+0x1c>
 80027ba:	bf00      	nop
 80027bc:	20000a2c 	.word	0x20000a2c
 80027c0:	20000574 	.word	0x20000574
 80027c4:	20000570 	.word	0x20000570
 80027c8:	200003b0 	.word	0x200003b0
 80027cc:	2000095c 	.word	0x2000095c
 80027d0:	20000534 	.word	0x20000534
 80027d4:	20000a34 	.word	0x20000a34

080027d8 <TSK_SafetyTask_PWMOFF>:
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink
  * @retval None
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 80027d8:	b570      	push	{r4, r5, r6, lr}

  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */
  uint16_t CodeReturn = MC_NO_ERROR;
  uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};

  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 80027da:	4b1f      	ldr	r3, [pc, #124]	; (8002858 <TSK_SafetyTask_PWMOFF+0x80>)
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 80027dc:	4e1f      	ldr	r6, [pc, #124]	; (800285c <TSK_SafetyTask_PWMOFF+0x84>)
{
 80027de:	b082      	sub	sp, #8
 80027e0:	4604      	mov	r4, r0
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 80027e2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80027e6:	f005 fb93 	bl	8007f10 <NTC_CalcAvTemp>
 80027ea:	4605      	mov	r5, r0
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 80027ec:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80027f0:	f000 fa8e 	bl	8002d10 <PWMC_CheckOverCurrent>
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 80027f4:	f005 050e 	and.w	r5, r5, #14
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 80027f8:	4328      	orrs	r0, r5
 80027fa:	b285      	uxth	r5, r0
                                                                                 (for STM32F30x can return MC_OVER_VOLT in case of HW Overvoltage) */
  if(M1 == bMotor)
 80027fc:	b174      	cbz	r4, 800281c <TSK_SafetyTask_PWMOFF+0x44>
  {
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1);
  }
  MCI_FaultProcessing(&Mci[bMotor], CodeReturn, ~CodeReturn); /* process faults */
 80027fe:	4818      	ldr	r0, [pc, #96]	; (8002860 <TSK_SafetyTask_PWMOFF+0x88>)
 8002800:	43ea      	mvns	r2, r5
 8002802:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 8002806:	b292      	uxth	r2, r2
 8002808:	4629      	mov	r1, r5
 800280a:	9001      	str	r0, [sp, #4]
 800280c:	f7ff f86e 	bl	80018ec <MCI_FaultProcessing>
  if (MCI_GetFaultState(&Mci[bMotor]) != (uint32_t)MC_NO_FAULTS)
 8002810:	9801      	ldr	r0, [sp, #4]
 8002812:	f7ff f8fd 	bl	8001a10 <MCI_GetFaultState>
 8002816:	b940      	cbnz	r0, 800282a <TSK_SafetyTask_PWMOFF+0x52>
  }

  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 8002818:	b002      	add	sp, #8
 800281a:	bd70      	pop	{r4, r5, r6, pc}
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1);
 800281c:	4811      	ldr	r0, [pc, #68]	; (8002864 <TSK_SafetyTask_PWMOFF+0x8c>)
 800281e:	f006 fc69 	bl	80090f4 <RVBS_CalcAvVbus>
 8002822:	f000 000e 	and.w	r0, r0, #14
 8002826:	4305      	orrs	r5, r0
 8002828:	e7e9      	b.n	80027fe <TSK_SafetyTask_PWMOFF+0x26>
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 800282a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800282e:	f000 fa41 	bl	8002cb4 <PWMC_SwitchOffPWM>
    if (MCPA_UART_A.Mark != 0)
 8002832:	480d      	ldr	r0, [pc, #52]	; (8002868 <TSK_SafetyTask_PWMOFF+0x90>)
 8002834:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 8002838:	b953      	cbnz	r3, 8002850 <TSK_SafetyTask_PWMOFF+0x78>
    FOC_Clear(bMotor);
 800283a:	4620      	mov	r0, r4
 800283c:	f7ff fad0 	bl	8001de0 <FOC_Clear>
    MPM_Clear((MotorPowMeas_Handle_t*)pMPM[bMotor]); //cstat !MISRAC2012-Rule-11.3
 8002840:	4b0a      	ldr	r3, [pc, #40]	; (800286c <TSK_SafetyTask_PWMOFF+0x94>)
 8002842:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
}
 8002846:	b002      	add	sp, #8
 8002848:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    MPM_Clear((MotorPowMeas_Handle_t*)pMPM[bMotor]); //cstat !MISRAC2012-Rule-11.3
 800284c:	f005 bb0c 	b.w	8007e68 <MPM_Clear>
      MCPA_flushDataLog (&MCPA_UART_A);
 8002850:	f005 fa66 	bl	8007d20 <MCPA_flushDataLog>
 8002854:	e7f1      	b.n	800283a <TSK_SafetyTask_PWMOFF+0x62>
 8002856:	bf00      	nop
 8002858:	2000057c 	.word	0x2000057c
 800285c:	20000a38 	.word	0x20000a38
 8002860:	2000095c 	.word	0x2000095c
 8002864:	20000000 	.word	0x20000000
 8002868:	200005b0 	.word	0x200005b0
 800286c:	2000056c 	.word	0x2000056c

08002870 <TSK_SafetyTask>:
{
 8002870:	b508      	push	{r3, lr}
  if (1U == bMCBootCompleted)
 8002872:	4b06      	ldr	r3, [pc, #24]	; (800288c <TSK_SafetyTask+0x1c>)
 8002874:	781b      	ldrb	r3, [r3, #0]
 8002876:	2b01      	cmp	r3, #1
 8002878:	d000      	beq.n	800287c <TSK_SafetyTask+0xc>
}
 800287a:	bd08      	pop	{r3, pc}
    TSK_SafetyTask_PWMOFF(M1);
 800287c:	2000      	movs	r0, #0
 800287e:	f7ff ffab 	bl	80027d8 <TSK_SafetyTask_PWMOFF>
}
 8002882:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCM_ExecUserConv();
 8002886:	f001 bcd3 	b.w	8004230 <RCM_ExecUserConv>
 800288a:	bf00      	nop
 800288c:	20000a10 	.word	0x20000a10

08002890 <MC_RunMotorControlTasks>:
{
 8002890:	b508      	push	{r3, lr}
  if (0U == bMCBootCompleted)
 8002892:	4b04      	ldr	r3, [pc, #16]	; (80028a4 <MC_RunMotorControlTasks+0x14>)
 8002894:	781b      	ldrb	r3, [r3, #0]
 8002896:	b903      	cbnz	r3, 800289a <MC_RunMotorControlTasks+0xa>
}
 8002898:	bd08      	pop	{r3, pc}
    MC_Scheduler();
 800289a:	f7ff fd43 	bl	8002324 <MC_Scheduler>
    TSK_SafetyTask();
 800289e:	f7ff ffe7 	bl	8002870 <TSK_SafetyTask>
}
 80028a2:	bd08      	pop	{r3, pc}
 80028a4:	20000a10 	.word	0x20000a10

080028a8 <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 80028a8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */
  R3_2_SwitchOffPWM(pwmcHandle[M1]);
 80028aa:	4b05      	ldr	r3, [pc, #20]	; (80028c0 <TSK_HardwareFaultTask+0x18>)
 80028ac:	6818      	ldr	r0, [r3, #0]
 80028ae:	f005 fe7b 	bl	80085a8 <R3_2_SwitchOffPWM>
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);
  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 80028b2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);
 80028b6:	4803      	ldr	r0, [pc, #12]	; (80028c4 <TSK_HardwareFaultTask+0x1c>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	2180      	movs	r1, #128	; 0x80
 80028bc:	f7ff b816 	b.w	80018ec <MCI_FaultProcessing>
 80028c0:	20000a38 	.word	0x20000a38
 80028c4:	2000095c 	.word	0x2000095c

080028c8 <UI_HandleStartStopButton_cb>:

__weak void UI_HandleStartStopButton_cb (void)
{
 80028c8:	b508      	push	{r3, lr}
/* USER CODE BEGIN START_STOP_BTN */
  if (IDLE == MC_GetSTMStateMotor1())
 80028ca:	f7fe ffd9 	bl	8001880 <MC_GetSTMStateMotor1>
 80028ce:	b918      	cbnz	r0, 80028d8 <UI_HandleStartStopButton_cb+0x10>
  else
  {
    (void)MC_StopMotor1();
  }
/* USER CODE END START_STOP_BTN */
}
 80028d0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StartMotor1();
 80028d4:	f7fe bfc2 	b.w	800185c <MC_StartMotor1>
}
 80028d8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StopMotor1();
 80028dc:	f7fe bfc4 	b.w	8001868 <MC_StopMotor1>

080028e0 <mc_lock_pins>:

 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration
  */
__weak void mc_lock_pins (void)
{
 80028e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80028e4:	4b3a      	ldr	r3, [pc, #232]	; (80029d0 <mc_lock_pins+0xf0>)
 80028e6:	f04f 1001 	mov.w	r0, #65537	; 0x10001
  WRITE_REG(GPIOx->LCKR, PinMask);
 80028ea:	2701      	movs	r7, #1
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80028ec:	61d8      	str	r0, [r3, #28]
 80028ee:	b08d      	sub	sp, #52	; 0x34
  WRITE_REG(GPIOx->LCKR, PinMask);
 80028f0:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80028f2:	61d8      	str	r0, [r3, #28]
  /* Read LCKR register. This read is mandatory to complete key lock sequence */
  temp = READ_REG(GPIOx->LCKR);
 80028f4:	69da      	ldr	r2, [r3, #28]
 80028f6:	920b      	str	r2, [sp, #44]	; 0x2c
  WRITE_REG(GPIOx->LCKR, PinMask);
 80028f8:	2104      	movs	r1, #4
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80028fa:	4a36      	ldr	r2, [pc, #216]	; (80029d4 <mc_lock_pins+0xf4>)
  (void) temp;
 80028fc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80028fe:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002900:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002902:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002904:	69d9      	ldr	r1, [r3, #28]
 8002906:	910a      	str	r1, [sp, #40]	; 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002908:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800290c:	4932      	ldr	r1, [pc, #200]	; (80029d8 <mc_lock_pins+0xf8>)
  (void) temp;
 800290e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002910:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002912:	2602      	movs	r6, #2
 8002914:	61d6      	str	r6, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002916:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002918:	69d4      	ldr	r4, [r2, #28]
 800291a:	9409      	str	r4, [sp, #36]	; 0x24
  (void) temp;
 800291c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800291e:	4c2f      	ldr	r4, [pc, #188]	; (80029dc <mc_lock_pins+0xfc>)
 8002920:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002922:	f44f 7580 	mov.w	r5, #256	; 0x100
 8002926:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002928:	61d4      	str	r4, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 800292a:	69d4      	ldr	r4, [r2, #28]
 800292c:	9408      	str	r4, [sp, #32]
  (void) temp;
 800292e:	9c08      	ldr	r4, [sp, #32]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002930:	f44f 7500 	mov.w	r5, #512	; 0x200
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002934:	f44f 3481 	mov.w	r4, #66048	; 0x10200
 8002938:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800293a:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800293c:	61d4      	str	r4, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 800293e:	69d4      	ldr	r4, [r2, #28]
 8002940:	9407      	str	r4, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002942:	f44f 3584 	mov.w	r5, #67584	; 0x10800
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002946:	f44f 6e00 	mov.w	lr, #2048	; 0x800
  (void) temp;
 800294a:	9c07      	ldr	r4, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800294c:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800294e:	f8c2 e01c 	str.w	lr, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002952:	61d5      	str	r5, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002954:	69d4      	ldr	r4, [r2, #28]
 8002956:	9406      	str	r4, [sp, #24]
  (void) temp;
 8002958:	9c06      	ldr	r4, [sp, #24]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800295a:	f44f 6c80 	mov.w	ip, #1024	; 0x400
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800295e:	f44f 3482 	mov.w	r4, #66560	; 0x10400
 8002962:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002964:	f8c2 c01c 	str.w	ip, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002968:	61d4      	str	r4, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 800296a:	f8d2 801c 	ldr.w	r8, [r2, #28]
 800296e:	f8cd 8014 	str.w	r8, [sp, #20]
  (void) temp;
 8002972:	f8dd 8014 	ldr.w	r8, [sp, #20]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002976:	f44f 5980 	mov.w	r9, #4096	; 0x1000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800297a:	f44f 3888 	mov.w	r8, #69632	; 0x11000
 800297e:	f8c3 801c 	str.w	r8, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002982:	f8c3 901c 	str.w	r9, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002986:	f8c3 801c 	str.w	r8, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800298a:	f8d3 801c 	ldr.w	r8, [r3, #28]
 800298e:	f8cd 8010 	str.w	r8, [sp, #16]
  (void) temp;
 8002992:	f8dd 8010 	ldr.w	r8, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002996:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002998:	f8c3 e01c 	str.w	lr, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800299c:	61dd      	str	r5, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800299e:	69dd      	ldr	r5, [r3, #28]
 80029a0:	9503      	str	r5, [sp, #12]
  (void) temp;
 80029a2:	9d03      	ldr	r5, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80029a4:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80029a6:	f8c3 c01c 	str.w	ip, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80029aa:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80029ac:	69dc      	ldr	r4, [r3, #28]
 80029ae:	9402      	str	r4, [sp, #8]
  (void) temp;
 80029b0:	9c02      	ldr	r4, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80029b2:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80029b4:	61d7      	str	r7, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80029b6:	61d0      	str	r0, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 80029b8:	69d2      	ldr	r2, [r2, #28]
 80029ba:	9201      	str	r2, [sp, #4]
  (void) temp;
 80029bc:	9a01      	ldr	r2, [sp, #4]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80029be:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80029c0:	61de      	str	r6, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80029c2:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80029c4:	69db      	ldr	r3, [r3, #28]
 80029c6:	9300      	str	r3, [sp, #0]
  (void) temp;
 80029c8:	9b00      	ldr	r3, [sp, #0]
LL_GPIO_LockPin(M1_PWM_EN_W_GPIO_Port, M1_PWM_EN_W_Pin);
LL_GPIO_LockPin(M1_PWM_EN_V_GPIO_Port, M1_PWM_EN_V_Pin);
LL_GPIO_LockPin(M1_PWM_EN_U_GPIO_Port, M1_PWM_EN_U_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_U_GPIO_Port, M1_CURR_AMPL_U_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_V_GPIO_Port, M1_CURR_AMPL_V_Pin);
}
 80029ca:	b00d      	add	sp, #52	; 0x34
 80029cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80029d0:	48000800 	.word	0x48000800
 80029d4:	00010004 	.word	0x00010004
 80029d8:	00010002 	.word	0x00010002
 80029dc:	00010100 	.word	0x00010100

080029e0 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 80029e0:	b508      	push	{r3, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  (void)HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / SYS_TICK_FREQUENCY);
 80029e2:	f003 fe39 	bl	8006658 <HAL_RCC_GetHCLKFreq>
 80029e6:	4b0a      	ldr	r3, [pc, #40]	; (8002a10 <MX_MotorControl_Init+0x30>)
 80029e8:	fba3 3000 	umull	r3, r0, r3, r0
 80029ec:	09c0      	lsrs	r0, r0, #7
 80029ee:	f002 ff69 	bl	80058c4 <HAL_SYSTICK_Config>
  HAL_NVIC_SetPriority(SysTick_IRQn, uwTickPrio, 0U);
 80029f2:	4b08      	ldr	r3, [pc, #32]	; (8002a14 <MX_MotorControl_Init+0x34>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	6819      	ldr	r1, [r3, #0]
 80029f8:	f04f 30ff 	mov.w	r0, #4294967295
 80029fc:	f002 ff16 	bl	800582c <HAL_NVIC_SetPriority>
  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI);
 8002a00:	4805      	ldr	r0, [pc, #20]	; (8002a18 <MX_MotorControl_Init+0x38>)
 8002a02:	f7ff fa27 	bl	8001e54 <MCboot>
  mc_lock_pins();

}
 8002a06:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  mc_lock_pins();
 8002a0a:	f7ff bf69 	b.w	80028e0 <mc_lock_pins>
 8002a0e:	bf00      	nop
 8002a10:	10624dd3 	.word	0x10624dd3
 8002a14:	20000680 	.word	0x20000680
 8002a18:	20001cf8 	.word	0x20001cf8

08002a1c <PWMC_GetPhaseCurrents>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctGetPhaseCurrents(pHandle, Iab);
 8002a1c:	6843      	ldr	r3, [r0, #4]
 8002a1e:	4718      	bx	r3

08002a20 <PWMC_SetPhaseVoltage>:
  *
  * @retval Returns #MC_NO_ERROR if no error occurred or #MC_FOC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage(PWMC_Handle_t *pHandle, alphabeta_t Valfa_beta)
{
 8002a20:	b510      	push	{r4, lr}
    int32_t wTimePhA;
    int32_t wTimePhB;
    int32_t wTimePhC;

    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8002a22:	f8b0 4064 	ldrh.w	r4, [r0, #100]	; 0x64
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 8002a26:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
{
 8002a2a:	b082      	sub	sp, #8
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8002a2c:	ea4f 4c21 	mov.w	ip, r1, asr #16
{
 8002a30:	9101      	str	r1, [sp, #4]
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8002a32:	fb04 fc0c 	mul.w	ip, r4, ip
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 8002a36:	b209      	sxth	r1, r1
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8002a38:	ebcc 7ccc 	rsb	ip, ip, ip, lsl #31
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 8002a3c:	fb03 f101 	mul.w	r1, r3, r1

    wX = wUBeta;
    wY = (wUBeta + wUAlpha) / 2;
 8002a40:	eb01 034c 	add.w	r3, r1, ip, lsl #1
    wZ = (wUBeta - wUAlpha) / 2;
 8002a44:	ebc1 014c 	rsb	r1, r1, ip, lsl #1
    wY = (wUBeta + wUAlpha) / 2;
 8002a48:	eb03 7ed3 	add.w	lr, r3, r3, lsr #31
    wZ = (wUBeta - wUAlpha) / 2;
 8002a4c:	eb01 72d1 	add.w	r2, r1, r1, lsr #31

    /* Sector calculation from wX, wY, wZ */
    if (wY < 0)
 8002a50:	f1b3 3fff 	cmp.w	r3, #4294967295
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8002a54:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    wY = (wUBeta + wUAlpha) / 2;
 8002a58:	ea4f 0e6e 	mov.w	lr, lr, asr #1
    wZ = (wUBeta - wUAlpha) / 2;
 8002a5c:	ea4f 0262 	mov.w	r2, r2, asr #1
    if (wY < 0)
 8002a60:	f2c0 8088 	blt.w	8002b74 <PWMC_SetPhaseVoltage+0x154>
          pHandle->highDuty = (uint16_t)wTimePhA;
        }
    }
    else /* wY > 0 */
    {
      if (wZ >= 0)
 8002a64:	f1b1 3fff 	cmp.w	r1, #4294967295
 8002a68:	db59      	blt.n	8002b1e <PWMC_SetPhaseVoltage+0xfe>
      {
        pHandle->Sector = SECTOR_2;
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002a6a:	ebbe 0e02 	subs.w	lr, lr, r2
 8002a6e:	bf44      	itt	mi
 8002a70:	f50e 3e7f 	addmi.w	lr, lr, #261120	; 0x3fc00
 8002a74:	f20e 3eff 	addwmi	lr, lr, #1023	; 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 8002a78:	2900      	cmp	r1, #0
 8002a7a:	bfbc      	itt	lt
 8002a7c:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
 8002a80:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
        wTimePhC = wTimePhA - (wY / 131072);
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	bfb8      	it	lt
 8002a88:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002a8c:	ea4f 0294 	mov.w	r2, r4, lsr #2
 8002a90:	eb02 42ae 	add.w	r2, r2, lr, asr #18
        wTimePhC = wTimePhA - (wY / 131072);
 8002a94:	bfb8      	it	lt
 8002a96:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
        pHandle->Sector = SECTOR_2;
 8002a9a:	f04f 0c01 	mov.w	ip, #1
        wTimePhB = wTimePhA + (wZ / 131072);
 8002a9e:	eb02 41a1 	add.w	r1, r2, r1, asr #18
        wTimePhC = wTimePhA - (wY / 131072);
 8002aa2:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
        pHandle->Sector = SECTOR_2;
 8002aa6:	f880 c070 	strb.w	ip, [r0, #112]	; 0x70

        pHandle->lowDuty = (uint16_t)wTimePhB;
 8002aaa:	f8a0 104a 	strh.w	r1, [r0, #74]	; 0x4a
        pHandle->midDuty = (uint16_t)wTimePhA;
 8002aae:	f8a0 204c 	strh.w	r2, [r0, #76]	; 0x4c
        pHandle->highDuty = (uint16_t)wTimePhC;
 8002ab2:	f8a0 304e 	strh.w	r3, [r0, #78]	; 0x4e

    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));

    if (1U == pHandle->DTTest)
 8002ab6:	f8b0 4062 	ldrh.w	r4, [r0, #98]	; 0x62
 8002aba:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8002abe:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 8002ac2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8002ac6:	b292      	uxth	r2, r2
 8002ac8:	b289      	uxth	r1, r1
 8002aca:	b29b      	uxth	r3, r3
 8002acc:	2c01      	cmp	r4, #1
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 8002ace:	f8a0 2042 	strh.w	r2, [r0, #66]	; 0x42
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 8002ad2:	f8a0 1044 	strh.w	r1, [r0, #68]	; 0x44
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 8002ad6:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
    if (1U == pHandle->DTTest)
 8002ada:	d11b      	bne.n	8002b14 <PWMC_SetPhaseVoltage+0xf4>
    {
      /* Dead time compensation */
      if (pHandle->Ia > 0)
 8002adc:	f9b0 4054 	ldrsh.w	r4, [r0, #84]	; 0x54
 8002ae0:	2c00      	cmp	r4, #0
      {
        pHandle->CntPhA += pHandle->DTCompCnt;
 8002ae2:	f8b0 4068 	ldrh.w	r4, [r0, #104]	; 0x68
 8002ae6:	bfcc      	ite	gt
 8002ae8:	1912      	addgt	r2, r2, r4
      }
      else
      {
        pHandle->CntPhA -= pHandle->DTCompCnt;
 8002aea:	1b12      	suble	r2, r2, r4
 8002aec:	b292      	uxth	r2, r2
 8002aee:	f8a0 2042 	strh.w	r2, [r0, #66]	; 0x42
      }

      if (pHandle->Ib > 0)
 8002af2:	f9b0 2056 	ldrsh.w	r2, [r0, #86]	; 0x56
 8002af6:	2a00      	cmp	r2, #0
      else
      {
        pHandle->CntPhB -= pHandle->DTCompCnt;
      }

      if (pHandle->Ic > 0)
 8002af8:	f9b0 2058 	ldrsh.w	r2, [r0, #88]	; 0x58
        pHandle->CntPhB += pHandle->DTCompCnt;
 8002afc:	bfcc      	ite	gt
 8002afe:	1909      	addgt	r1, r1, r4
        pHandle->CntPhB -= pHandle->DTCompCnt;
 8002b00:	1b09      	suble	r1, r1, r4
      if (pHandle->Ic > 0)
 8002b02:	2a00      	cmp	r2, #0
        pHandle->CntPhB -= pHandle->DTCompCnt;
 8002b04:	b289      	uxth	r1, r1
      {
        pHandle->CntPhC += pHandle->DTCompCnt;
 8002b06:	bfcc      	ite	gt
 8002b08:	191b      	addgt	r3, r3, r4
      }
      else
      {
        pHandle->CntPhC -= pHandle->DTCompCnt;
 8002b0a:	1b1b      	suble	r3, r3, r4
 8002b0c:	f8a0 1044 	strh.w	r1, [r0, #68]	; 0x44
 8002b10:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
      }
    }
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 8002b14:	6983      	ldr	r3, [r0, #24]
#ifdef NULL_PTR_PWR_CUR_FDB
  }
#endif
  return (returnValue);
}
 8002b16:	b002      	add	sp, #8
 8002b18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 8002b1c:	4718      	bx	r3
        if ( wX <= 0 )
 8002b1e:	f1bc 0f00 	cmp.w	ip, #0
 8002b22:	dd4f      	ble.n	8002bc4 <PWMC_SetPhaseVoltage+0x1a4>
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 8002b24:	ebbc 0e02 	subs.w	lr, ip, r2
 8002b28:	bf44      	itt	mi
 8002b2a:	f50e 3e7f 	addmi.w	lr, lr, #261120	; 0x3fc00
 8002b2e:	f20e 3eff 	addwmi	lr, lr, #1023	; 0x3ff
          wTimePhB = wTimePhA + (wZ / 131072);
 8002b32:	2900      	cmp	r1, #0
 8002b34:	bfb8      	it	lt
 8002b36:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
          pHandle->Sector = SECTOR_1;
 8002b3a:	f04f 0300 	mov.w	r3, #0
          wTimePhB = wTimePhA + (wZ / 131072);
 8002b3e:	bfb8      	it	lt
 8002b40:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
          pHandle->Sector = SECTOR_1;
 8002b44:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 8002b48:	08a2      	lsrs	r2, r4, #2
          wTimePhC = wTimePhB - (wX / 131072);
 8002b4a:	f1bc 0300 	subs.w	r3, ip, #0
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 8002b4e:	eb02 42ae 	add.w	r2, r2, lr, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 8002b52:	bfb8      	it	lt
 8002b54:	f503 33ff 	addlt.w	r3, r3, #130560	; 0x1fe00
          wTimePhB = wTimePhA + (wZ / 131072);
 8002b58:	eb02 41a1 	add.w	r1, r2, r1, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 8002b5c:	bfb8      	it	lt
 8002b5e:	f203 13ff 	addwlt	r3, r3, #511	; 0x1ff
 8002b62:	eba1 4363 	sub.w	r3, r1, r3, asr #17
          pHandle->lowDuty = (uint16_t)wTimePhA;
 8002b66:	f8a0 204a 	strh.w	r2, [r0, #74]	; 0x4a
          pHandle->midDuty = (uint16_t)wTimePhB;
 8002b6a:	f8a0 104c 	strh.w	r1, [r0, #76]	; 0x4c
          pHandle->highDuty = (uint16_t)wTimePhC;
 8002b6e:	f8a0 304e 	strh.w	r3, [r0, #78]	; 0x4e
 8002b72:	e7a0      	b.n	8002ab6 <PWMC_SetPhaseVoltage+0x96>
      if (wZ < 0)
 8002b74:	f1b1 3fff 	cmp.w	r1, #4294967295
 8002b78:	db75      	blt.n	8002c66 <PWMC_SetPhaseVoltage+0x246>
        if (wX <= 0)
 8002b7a:	f1bc 0f00 	cmp.w	ip, #0
 8002b7e:	dd4a      	ble.n	8002c16 <PWMC_SetPhaseVoltage+0x1f6>
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8002b80:	ebbe 0e0c 	subs.w	lr, lr, ip
 8002b84:	bf48      	it	mi
 8002b86:	f50e 3e7f 	addmi.w	lr, lr, #261120	; 0x3fc00
          pHandle->Sector = SECTOR_3;
 8002b8a:	f04f 0202 	mov.w	r2, #2
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8002b8e:	bf48      	it	mi
 8002b90:	f20e 3eff 	addwmi	lr, lr, #1023	; 0x3ff
          wTimePhC = wTimePhA - (wY / 131072);
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	bfb8      	it	lt
 8002b98:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
          pHandle->Sector = SECTOR_3;
 8002b9c:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8002ba0:	ea4f 0294 	mov.w	r2, r4, lsr #2
 8002ba4:	eb02 42ae 	add.w	r2, r2, lr, asr #18
          wTimePhC = wTimePhA - (wY / 131072);
 8002ba8:	bfb8      	it	lt
 8002baa:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
 8002bae:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 8002bb2:	eb03 416c 	add.w	r1, r3, ip, asr #17
          pHandle->lowDuty = (uint16_t)wTimePhB;
 8002bb6:	f8a0 104a 	strh.w	r1, [r0, #74]	; 0x4a
          pHandle->midDuty = (uint16_t)wTimePhC;
 8002bba:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
          pHandle->highDuty = (uint16_t)wTimePhA;
 8002bbe:	f8a0 204e 	strh.w	r2, [r0, #78]	; 0x4e
 8002bc2:	e778      	b.n	8002ab6 <PWMC_SetPhaseVoltage+0x96>
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 8002bc4:	ebbe 0e0c 	subs.w	lr, lr, ip
 8002bc8:	bf44      	itt	mi
 8002bca:	f50e 3e7f 	addmi.w	lr, lr, #261120	; 0x3fc00
 8002bce:	f20e 3eff 	addwmi	lr, lr, #1023	; 0x3ff
          wTimePhC = wTimePhA - (wY / 131072);
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	bfb8      	it	lt
 8002bd6:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
          pHandle->Sector = SECTOR_6;
 8002bda:	f04f 0205 	mov.w	r2, #5
          wTimePhC = wTimePhA - (wY / 131072);
 8002bde:	bfb8      	it	lt
 8002be0:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
          pHandle->Sector = SECTOR_6;
 8002be4:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
          wTimePhB = wTimePhC + (wX / 131072);
 8002be8:	f1bc 0100 	subs.w	r1, ip, #0
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 8002bec:	ea4f 0294 	mov.w	r2, r4, lsr #2
 8002bf0:	eb02 42ae 	add.w	r2, r2, lr, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 8002bf4:	bfb8      	it	lt
 8002bf6:	f501 31ff 	addlt.w	r1, r1, #130560	; 0x1fe00
          wTimePhC = wTimePhA - (wY / 131072);
 8002bfa:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 8002bfe:	bfb8      	it	lt
 8002c00:	f201 11ff 	addwlt	r1, r1, #511	; 0x1ff
 8002c04:	eb03 4161 	add.w	r1, r3, r1, asr #17
          pHandle->lowDuty = (uint16_t)wTimePhA;
 8002c08:	f8a0 204a 	strh.w	r2, [r0, #74]	; 0x4a
          pHandle->midDuty = (uint16_t)wTimePhC;
 8002c0c:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
          pHandle->highDuty = (uint16_t)wTimePhB;
 8002c10:	f8a0 104e 	strh.w	r1, [r0, #78]	; 0x4e
 8002c14:	e74f      	b.n	8002ab6 <PWMC_SetPhaseVoltage+0x96>
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8002c16:	ebbc 0e02 	subs.w	lr, ip, r2
 8002c1a:	bf44      	itt	mi
 8002c1c:	f50e 3e7f 	addmi.w	lr, lr, #261120	; 0x3fc00
 8002c20:	f20e 3eff 	addwmi	lr, lr, #1023	; 0x3ff
          wTimePhB = wTimePhA + (wZ / 131072);
 8002c24:	2900      	cmp	r1, #0
 8002c26:	bfb8      	it	lt
 8002c28:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
          pHandle->Sector = SECTOR_4;
 8002c2c:	f04f 0303 	mov.w	r3, #3
          wTimePhB = wTimePhA + (wZ / 131072);
 8002c30:	bfb8      	it	lt
 8002c32:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
          pHandle->Sector = SECTOR_4;
 8002c36:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8002c3a:	08a2      	lsrs	r2, r4, #2
          wTimePhC = wTimePhB - (wX / 131072);
 8002c3c:	f1bc 0300 	subs.w	r3, ip, #0
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8002c40:	eb02 42ae 	add.w	r2, r2, lr, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 8002c44:	bfb8      	it	lt
 8002c46:	f503 33ff 	addlt.w	r3, r3, #130560	; 0x1fe00
          wTimePhB = wTimePhA + (wZ / 131072);
 8002c4a:	eb02 41a1 	add.w	r1, r2, r1, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 8002c4e:	bfb8      	it	lt
 8002c50:	f203 13ff 	addwlt	r3, r3, #511	; 0x1ff
 8002c54:	eba1 4363 	sub.w	r3, r1, r3, asr #17
          pHandle->lowDuty = (uint16_t)wTimePhC;
 8002c58:	f8a0 304a 	strh.w	r3, [r0, #74]	; 0x4a
          pHandle->midDuty = (uint16_t)wTimePhB;
 8002c5c:	f8a0 104c 	strh.w	r1, [r0, #76]	; 0x4c
          pHandle->highDuty = (uint16_t)wTimePhA;
 8002c60:	f8a0 204e 	strh.w	r2, [r0, #78]	; 0x4e
 8002c64:	e727      	b.n	8002ab6 <PWMC_SetPhaseVoltage+0x96>
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002c66:	ebbe 0e02 	subs.w	lr, lr, r2
 8002c6a:	bf44      	itt	mi
 8002c6c:	f50e 3e7f 	addmi.w	lr, lr, #261120	; 0x3fc00
 8002c70:	f20e 3eff 	addwmi	lr, lr, #1023	; 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 8002c74:	2900      	cmp	r1, #0
 8002c76:	bfbc      	itt	lt
 8002c78:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
 8002c7c:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
        wTimePhC = wTimePhA - (wY / 131072) ;
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	bfb8      	it	lt
 8002c84:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002c88:	ea4f 0294 	mov.w	r2, r4, lsr #2
 8002c8c:	eb02 42ae 	add.w	r2, r2, lr, asr #18
        wTimePhC = wTimePhA - (wY / 131072) ;
 8002c90:	bfb8      	it	lt
 8002c92:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
        pHandle->Sector = SECTOR_5;
 8002c96:	f04f 0c04 	mov.w	ip, #4
        wTimePhB = wTimePhA + (wZ / 131072);
 8002c9a:	eb02 41a1 	add.w	r1, r2, r1, asr #18
        wTimePhC = wTimePhA - (wY / 131072) ;
 8002c9e:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
        pHandle->Sector = SECTOR_5;
 8002ca2:	f880 c070 	strb.w	ip, [r0, #112]	; 0x70
        pHandle->lowDuty = (uint16_t)wTimePhC;
 8002ca6:	f8a0 304a 	strh.w	r3, [r0, #74]	; 0x4a
        pHandle->midDuty = (uint16_t)wTimePhA;
 8002caa:	f8a0 204c 	strh.w	r2, [r0, #76]	; 0x4c
        pHandle->highDuty = (uint16_t)wTimePhB;
 8002cae:	f8a0 104e 	strh.w	r1, [r0, #78]	; 0x4e
 8002cb2:	e700      	b.n	8002ab6 <PWMC_SetPhaseVoltage+0x96>

08002cb4 <PWMC_SwitchOffPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOffPwm(pHandle);
 8002cb4:	6883      	ldr	r3, [r0, #8]
 8002cb6:	4718      	bx	r3

08002cb8 <PWMC_SwitchOnPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOnPwm(pHandle);
 8002cb8:	68c3      	ldr	r3, [r0, #12]
 8002cba:	4718      	bx	r3

08002cbc <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, false if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr(PWMC_Handle_t *pHandle, CRCAction_t action)
{
 8002cbc:	b510      	push	{r4, lr}
 8002cbe:	4604      	mov	r4, r0
 8002cc0:	b082      	sub	sp, #8
    /* Nothing to do */
  }
  else
  {
#endif
    if (CRC_START == action)
 8002cc2:	b199      	cbz	r1, 8002cec <PWMC_CurrentReadingCalibr+0x30>
      {
        pHandle->pFctCurrReadingCalib(pHandle);
        retVal = true;
      }
    }
    else if (CRC_EXEC == action)
 8002cc4:	2901      	cmp	r1, #1
 8002cc6:	d002      	beq.n	8002cce <PWMC_CurrentReadingCalibr+0x12>
  bool retVal = false;
 8002cc8:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_PWR_CUR_FDB
  }
#endif
  return (retVal);
}
 8002cca:	b002      	add	sp, #8
 8002ccc:	bd10      	pop	{r4, pc}
      if (pHandle->OffCalibrWaitTimeCounter > 0u)
 8002cce:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8002cd2:	b1cb      	cbz	r3, 8002d08 <PWMC_CurrentReadingCalibr+0x4c>
        pHandle->OffCalibrWaitTimeCounter--;
 8002cd4:	3b01      	subs	r3, #1
 8002cd6:	b29b      	uxth	r3, r3
 8002cd8:	9101      	str	r1, [sp, #4]
 8002cda:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
        if (0U == pHandle->OffCalibrWaitTimeCounter)
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d1f2      	bne.n	8002cc8 <PWMC_CurrentReadingCalibr+0xc>
          pHandle->pFctCurrReadingCalib(pHandle);
 8002ce2:	6903      	ldr	r3, [r0, #16]
 8002ce4:	4798      	blx	r3
          retVal = true;
 8002ce6:	9901      	ldr	r1, [sp, #4]
 8002ce8:	4608      	mov	r0, r1
 8002cea:	e7ee      	b.n	8002cca <PWMC_CurrentReadingCalibr+0xe>
      PWMC_SwitchOffPWM(pHandle);
 8002cec:	f7ff ffe2 	bl	8002cb4 <PWMC_SwitchOffPWM>
      pHandle->OffCalibrWaitTimeCounter = pHandle->OffCalibrWaitTicks;
 8002cf0:	f8b4 3066 	ldrh.w	r3, [r4, #102]	; 0x66
 8002cf4:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
      if (0U == pHandle->OffCalibrWaitTicks)
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d1e5      	bne.n	8002cc8 <PWMC_CurrentReadingCalibr+0xc>
        pHandle->pFctCurrReadingCalib(pHandle);
 8002cfc:	4620      	mov	r0, r4
 8002cfe:	6923      	ldr	r3, [r4, #16]
 8002d00:	4798      	blx	r3
        retVal = true;
 8002d02:	2001      	movs	r0, #1
}
 8002d04:	b002      	add	sp, #8
 8002d06:	bd10      	pop	{r4, pc}
        retVal = true;
 8002d08:	4608      	mov	r0, r1
}
 8002d0a:	b002      	add	sp, #8
 8002d0c:	bd10      	pop	{r4, pc}
 8002d0e:	bf00      	nop

08002d10 <PWMC_CheckOverCurrent>:
__weak uint16_t PWMC_CheckOverCurrent(PWMC_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_PWR_CUR_FDB
  return ((MC_NULL == pHandle) ? MC_NO_FAULTS : (uint16_t)pHandle->pFctIsOverCurrentOccurred(pHandle));
#else
  return ((uint16_t)pHandle->pFctIsOverCurrentOccurred(pHandle));
 8002d10:	69c3      	ldr	r3, [r0, #28]
 8002d12:	4718      	bx	r3

08002d14 <RI_SetRegCommandParser>:
static uint8_t RI_SetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t dataAvailable);
static uint8_t RI_GetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t maxSize);
static uint8_t RI_MovString(const char_t * srcString, char_t * destString, uint16_t *size, int16_t maxSize);

__weak uint8_t RI_SetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 8002d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
    int16_t rxLength = pHandle->rxLength;
 8002d18:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
{
 8002d1c:	4607      	mov	r7, r0
    uint16_t size = 0U;
    uint8_t number_of_item =0;
    pHandle->txLength = 0;
 8002d1e:	2300      	movs	r3, #0
    uint8_t accessResult;
    while (rxLength > 0)
 8002d20:	429a      	cmp	r2, r3
    pHandle->txLength = 0;
 8002d22:	81c3      	strh	r3, [r0, #14]
    uint8_t * txData = pHandle->txBuffer;
 8002d24:	68bd      	ldr	r5, [r7, #8]
    uint8_t * rxData = pHandle->rxBuffer;
 8002d26:	6840      	ldr	r0, [r0, #4]
{
 8002d28:	b089      	sub	sp, #36	; 0x24
    while (rxLength > 0)
 8002d2a:	dd6e      	ble.n	8002e0a <RI_SetRegCommandParser+0xf6>
 8002d2c:	eb05 0b01 	add.w	fp, r5, r1
  uint8_t retVal = MCP_CMD_OK;
 8002d30:	9301      	str	r3, [sp, #4]
 8002d32:	f1c5 0901 	rsb	r9, r5, #1
    {
       number_of_item++;
      dataElementID = (uint16_t *) rxData;
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
      rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 8002d36:	4604      	mov	r4, r0
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8002d38:	fa1f fa82 	uxth.w	sl, r2
      accessResult = RI_SetReg (*dataElementID,rxData,&size,rxLength);
 8002d3c:	f834 cb02 	ldrh.w	ip, [r4], #2

    typeID = (uint8_t)dataID & TYPE_MASK;
    motorID = 0U;
    MCI_Handle_t *pMCIN = &Mci[motorID];

    switch (typeID)
 8002d40:	f00c 0138 	and.w	r1, ip, #56	; 0x38
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8002d44:	f1aa 0202 	sub.w	r2, sl, #2
    uint16_t regID = dataID & REG_MASK;
 8002d48:	f02c 0307 	bic.w	r3, ip, #7
    switch (typeID)
 8002d4c:	3908      	subs	r1, #8
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8002d4e:	fa1f f882 	uxth.w	r8, r2
    uint16_t regID = dataID & REG_MASK;
 8002d52:	b29b      	uxth	r3, r3
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8002d54:	b212      	sxth	r2, r2
    switch (typeID)
 8002d56:	2920      	cmp	r1, #32
 8002d58:	d812      	bhi.n	8002d80 <RI_SetRegCommandParser+0x6c>
 8002d5a:	e8df f001 	tbb	[pc, r1]
 8002d5e:	11b0      	.short	0x11b0
 8002d60:	11111111 	.word	0x11111111
 8002d64:	118d1111 	.word	0x118d1111
 8002d68:	11111111 	.word	0x11111111
 8002d6c:	117b1111 	.word	0x117b1111
 8002d70:	11111111 	.word	0x11111111
 8002d74:	115c1111 	.word	0x115c1111
 8002d78:	11111111 	.word	0x11111111
 8002d7c:	1111      	.short	0x1111
 8002d7e:	27          	.byte	0x27
 8002d7f:	00          	.byte	0x00
 8002d80:	2607      	movs	r6, #7
        if ((1U == number_of_item) && (0 == rxLength))
 8002d82:	eb05 0309 	add.w	r3, r5, r9
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	d03a      	beq.n	8002e02 <RI_SetRegCommandParser+0xee>
        if (txSyncFreeSpace !=0 )
 8002d8c:	455d      	cmp	r5, fp
 8002d8e:	f000 80a5 	beq.w	8002edc <RI_SetRegCommandParser+0x1c8>
          *txData = accessResult;
 8002d92:	f805 6b01 	strb.w	r6, [r5], #1
          pHandle->txLength++;
 8002d96:	89fb      	ldrh	r3, [r7, #14]
 8002d98:	3301      	adds	r3, #1
 8002d9a:	81fb      	strh	r3, [r7, #14]
          retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8002d9c:	2e00      	cmp	r6, #0
 8002d9e:	f040 80a2 	bne.w	8002ee6 <RI_SetRegCommandParser+0x1d2>
    while (rxLength > 0)
 8002da2:	2a00      	cmp	r2, #0
 8002da4:	f340 8379 	ble.w	800349a <RI_SetRegCommandParser+0x786>
 8002da8:	4620      	mov	r0, r4
 8002daa:	e7c4      	b.n	8002d36 <RI_SetRegCommandParser+0x22>
        break;
      }

      case TYPE_DATA_RAW:
      {
        uint16_t rawSize = *(uint16_t *) data; //cstat !MISRAC2012-Rule-11.3
 8002dac:	8846      	ldrh	r6, [r0, #2]
        /* The size consumed by the structure is the structure size + 2 bytes used to store the size*/
        *size = rawSize + 2U;
 8002dae:	f106 0a02 	add.w	sl, r6, #2
 8002db2:	fa1f fa8a 	uxth.w	sl, sl
        uint8_t *rawData = data; /* rawData points to the first data (after size extraction) */
        rawData++;
        rawData++;

        if (*size > dataAvailable )
 8002db6:	4592      	cmp	sl, r2
 8002db8:	f300 8268 	bgt.w	800328c <RI_SetRegCommandParser+0x578>
 8002dbc:	f5b3 7f0a 	cmp.w	r3, #552	; 0x228
        rawData++;
 8002dc0:	f100 0104 	add.w	r1, r0, #4
          *size = 0;
          retVal = MCP_ERROR_BAD_RAW_FORMAT; /* this error stop the parsing of the CMD buffer */
        }
        else
        {
          switch (regID)
 8002dc4:	f000 8299 	beq.w	80032fa <RI_SetRegCommandParser+0x5e6>
 8002dc8:	f200 823a 	bhi.w	8003240 <RI_SetRegCommandParser+0x52c>
 8002dcc:	f5b3 7fd4 	cmp.w	r3, #424	; 0x1a8
 8002dd0:	f000 82c5 	beq.w	800335e <RI_SetRegCommandParser+0x64a>
 8002dd4:	f240 8229 	bls.w	800322a <RI_SetRegCommandParser+0x516>
 8002dd8:	f5b3 7ff4 	cmp.w	r3, #488	; 0x1e8
 8002ddc:	f040 8244 	bne.w	8003268 <RI_SetRegCommandParser+0x554>
              uint32_t torque;
              uint16_t duration;

              torque = *(uint32_t *)rawData; //cstat !MISRAC2012-Rule-11.3
              duration = *(uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
              MCI_ExecTorqueRamp(pMCIN, (int16_t)torque, duration);
 8002de0:	8902      	ldrh	r2, [r0, #8]
 8002de2:	f9b0 1004 	ldrsh.w	r1, [r0, #4]
 8002de6:	48a8      	ldr	r0, [pc, #672]	; (8003088 <RI_SetRegCommandParser+0x374>)
 8002de8:	f7fe fd6c 	bl	80018c4 <MCI_ExecTorqueRamp>
        if ((1U == number_of_item) && (0 == rxLength))
 8002dec:	eb05 0309 	add.w	r3, r5, r9
 8002df0:	b2db      	uxtb	r3, r3
      rxLength = (int16_t) (rxLength - size);
 8002df2:	eba8 020a 	sub.w	r2, r8, sl
        if ((1U == number_of_item) && (0 == rxLength))
 8002df6:	2b01      	cmp	r3, #1
      rxData = rxData+size;
 8002df8:	4454      	add	r4, sl
      rxLength = (int16_t) (rxLength - size);
 8002dfa:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002dfc:	f04f 0600 	mov.w	r6, #0
        if ((1U == number_of_item) && (0 == rxLength))
 8002e00:	d1c4      	bne.n	8002d8c <RI_SetRegCommandParser+0x78>
 8002e02:	2a00      	cmp	r2, #0
 8002e04:	d1c2      	bne.n	8002d8c <RI_SetRegCommandParser+0x78>
      if (MCP_CMD_OK == retVal)
 8002e06:	2e00      	cmp	r6, #0
 8002e08:	d169      	bne.n	8002ede <RI_SetRegCommandParser+0x1ca>
      pHandle->txLength = 0;
 8002e0a:	2600      	movs	r6, #0
}
 8002e0c:	4630      	mov	r0, r6
      pHandle->txLength = 0;
 8002e0e:	81fe      	strh	r6, [r7, #14]
}
 8002e10:	b009      	add	sp, #36	; 0x24
 8002e12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

  const char_t *tempsrcString = srcString;
  char_t *tempdestString = destString;
  *size= 1U ; /* /0 is the min String size */

  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002e16:	f990 3002 	ldrsb.w	r3, [r0, #2]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	f000 82d0 	beq.w	80033c0 <RI_SetRegCommandParser+0x6ac>
 8002e20:	2a01      	cmp	r2, #1
 8002e22:	f340 82d0 	ble.w	80033c6 <RI_SetRegCommandParser+0x6b2>
 8002e26:	4621      	mov	r1, r4
 8002e28:	f1c4 0c02 	rsb	ip, r4, #2
 8002e2c:	e002      	b.n	8002e34 <RI_SetRegCommandParser+0x120>
 8002e2e:	429a      	cmp	r2, r3
 8002e30:	f340 8226 	ble.w	8003280 <RI_SetRegCommandParser+0x56c>
  {
    *tempdestString = *tempsrcString;
    tempdestString++;
    tempsrcString++;
    *size = *size + 1U;
 8002e34:	eb0c 0301 	add.w	r3, ip, r1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002e38:	f911 6f01 	ldrsb.w	r6, [r1, #1]!
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	2e00      	cmp	r6, #0
 8002e40:	d1f5      	bne.n	8002e2e <RI_SetRegCommandParser+0x11a>
      rxData = rxData+size;
 8002e42:	461a      	mov	r2, r3
      rxLength = (int16_t) (rxLength - size);
 8002e44:	eba8 0303 	sub.w	r3, r8, r3
      rxData = rxData+size;
 8002e48:	4414      	add	r4, r2
      rxLength = (int16_t) (rxLength - size);
 8002e4a:	b21a      	sxth	r2, r3
  { /* Last string char must be 0 */
    retVal = MCP_ERROR_STRING_FORMAT;
  }
  else
  {
    *destString = (int8_t)0;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	7083      	strb	r3, [r0, #2]
        retVal = MCP_ERROR_RO_REG;
 8002e50:	2604      	movs	r6, #4
 8002e52:	e796      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
        switch (regID)
 8002e54:	2b98      	cmp	r3, #152	; 0x98
 8002e56:	f000 8226 	beq.w	80032a6 <RI_SetRegCommandParser+0x592>
 8002e5a:	f240 81c6 	bls.w	80031ea <RI_SetRegCommandParser+0x4d6>
 8002e5e:	f5b3 7fac 	cmp.w	r3, #344	; 0x158
 8002e62:	d05b      	beq.n	8002f1c <RI_SetRegCommandParser+0x208>
 8002e64:	d955      	bls.n	8002f12 <RI_SetRegCommandParser+0x1fe>
 8002e66:	f5b3 7fcc 	cmp.w	r3, #408	; 0x198
 8002e6a:	d057      	beq.n	8002f1c <RI_SetRegCommandParser+0x208>
      rxLength = (int16_t) (rxLength - size);
 8002e6c:	f1aa 0206 	sub.w	r2, sl, #6
 8002e70:	b212      	sxth	r2, r2
      rxData = rxData+size;
 8002e72:	1d84      	adds	r4, r0, #6
            retVal = MCP_ERROR_UNKNOWN_REG;
 8002e74:	2605      	movs	r6, #5
            break;
 8002e76:	e784      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
        uint16_t regdata16 = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 8002e78:	f5b3 6f05 	cmp.w	r3, #2128	; 0x850
 8002e7c:	8846      	ldrh	r6, [r0, #2]
        switch (regID)
 8002e7e:	f000 80a4 	beq.w	8002fca <RI_SetRegCommandParser+0x2b6>
 8002e82:	d86b      	bhi.n	8002f5c <RI_SetRegCommandParser+0x248>
 8002e84:	f5b3 7f44 	cmp.w	r3, #784	; 0x310
 8002e88:	f000 82ad 	beq.w	80033e6 <RI_SetRegCommandParser+0x6d2>
 8002e8c:	d84c      	bhi.n	8002f28 <RI_SetRegCommandParser+0x214>
 8002e8e:	f5b3 7fe8 	cmp.w	r3, #464	; 0x1d0
 8002e92:	f000 82b0 	beq.w	80033f6 <RI_SetRegCommandParser+0x6e2>
 8002e96:	f240 8194 	bls.w	80031c2 <RI_SetRegCommandParser+0x4ae>
 8002e9a:	f5b3 7f24 	cmp.w	r3, #656	; 0x290
 8002e9e:	f000 82a6 	beq.w	80033ee <RI_SetRegCommandParser+0x6da>
 8002ea2:	f5b3 7f34 	cmp.w	r3, #720	; 0x2d0
 8002ea6:	d126      	bne.n	8002ef6 <RI_SetRegCommandParser+0x1e2>
            PID_SetKI(pPIDId[motorID], (int16_t)regdata16);
 8002ea8:	4b78      	ldr	r3, [pc, #480]	; (800308c <RI_SetRegCommandParser+0x378>)
 8002eaa:	b231      	sxth	r1, r6
      rxData = rxData+size;
 8002eac:	1d04      	adds	r4, r0, #4
            PID_SetKI(pPIDId[motorID], (int16_t)regdata16);
 8002eae:	6818      	ldr	r0, [r3, #0]
 8002eb0:	f005 f866 	bl	8007f80 <PID_SetKI>
      rxLength = (int16_t) (rxLength - size);
 8002eb4:	f1aa 0204 	sub.w	r2, sl, #4
 8002eb8:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002eba:	2600      	movs	r6, #0
            break;
 8002ebc:	e761      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
        switch (regID)
 8002ebe:	2b88      	cmp	r3, #136	; 0x88
 8002ec0:	f000 81e6 	beq.w	8003290 <RI_SetRegCommandParser+0x57c>
 8002ec4:	f02c 0c87 	bic.w	ip, ip, #135	; 0x87
      rxLength = (int16_t) (rxLength - size);
 8002ec8:	f1aa 0203 	sub.w	r2, sl, #3
 8002ecc:	f1bc 0f48 	cmp.w	ip, #72	; 0x48
 8002ed0:	b212      	sxth	r2, r2
      rxData = rxData+size;
 8002ed2:	f100 0403 	add.w	r4, r0, #3
 8002ed6:	d025      	beq.n	8002f24 <RI_SetRegCommandParser+0x210>
            retVal = MCP_ERROR_UNKNOWN_REG;
 8002ed8:	2605      	movs	r6, #5
            break;
 8002eda:	e752      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002edc:	2608      	movs	r6, #8
}
 8002ede:	4630      	mov	r0, r6
 8002ee0:	b009      	add	sp, #36	; 0x24
 8002ee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 8002ee6:	2e07      	cmp	r6, #7
 8002ee8:	f040 81c4 	bne.w	8003274 <RI_SetRegCommandParser+0x560>
          retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8002eec:	2601      	movs	r6, #1
}
 8002eee:	4630      	mov	r0, r6
 8002ef0:	b009      	add	sp, #36	; 0x24
 8002ef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ef6:	f5b3 7f04 	cmp.w	r3, #528	; 0x210
 8002efa:	d14f      	bne.n	8002f9c <RI_SetRegCommandParser+0x288>
            PID_SetKD(pPIDIq[motorID], (int16_t)regdata16);
 8002efc:	4b64      	ldr	r3, [pc, #400]	; (8003090 <RI_SetRegCommandParser+0x37c>)
 8002efe:	b231      	sxth	r1, r6
      rxData = rxData+size;
 8002f00:	1d04      	adds	r4, r0, #4
            PID_SetKD(pPIDId[motorID], (int16_t)regdata16);
 8002f02:	6818      	ldr	r0, [r3, #0]
 8002f04:	f005 f86c 	bl	8007fe0 <PID_SetKD>
      rxLength = (int16_t) (rxLength - size);
 8002f08:	f1aa 0204 	sub.w	r2, sl, #4
 8002f0c:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002f0e:	2600      	movs	r6, #0
            break;
 8002f10:	e737      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
 8002f12:	2bd8      	cmp	r3, #216	; 0xd8
 8002f14:	d002      	beq.n	8002f1c <RI_SetRegCommandParser+0x208>
 8002f16:	f5b3 7f8c 	cmp.w	r3, #280	; 0x118
 8002f1a:	d1a7      	bne.n	8002e6c <RI_SetRegCommandParser+0x158>
      rxLength = (int16_t) (rxLength - size);
 8002f1c:	f1aa 0206 	sub.w	r2, sl, #6
 8002f20:	b212      	sxth	r2, r2
      rxData = rxData+size;
 8002f22:	1d84      	adds	r4, r0, #6
            retVal = MCP_ERROR_RO_REG;
 8002f24:	2604      	movs	r6, #4
 8002f26:	e72c      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
 8002f28:	f5b3 6f92 	cmp.w	r3, #1168	; 0x490
 8002f2c:	f000 82ab 	beq.w	8003486 <RI_SetRegCommandParser+0x772>
 8002f30:	f240 8120 	bls.w	8003174 <RI_SetRegCommandParser+0x460>
 8002f34:	f5b3 6fca 	cmp.w	r3, #1616	; 0x650
 8002f38:	f000 829a 	beq.w	8003470 <RI_SetRegCommandParser+0x75c>
 8002f3c:	f240 810f 	bls.w	800315e <RI_SetRegCommandParser+0x44a>
 8002f40:	f5b3 6fd2 	cmp.w	r3, #1680	; 0x690
 8002f44:	d129      	bne.n	8002f9a <RI_SetRegCommandParser+0x286>
            DAC_SetChannelConfig(&DAC_Handle , DAC_CH2, regdata16);
 8002f46:	4632      	mov	r2, r6
      rxData = rxData+size;
 8002f48:	1d04      	adds	r4, r0, #4
            DAC_SetChannelConfig(&DAC_Handle , DAC_CH2, regdata16);
 8002f4a:	2101      	movs	r1, #1
 8002f4c:	4851      	ldr	r0, [pc, #324]	; (8003094 <RI_SetRegCommandParser+0x380>)
 8002f4e:	f7fe f9a1 	bl	8001294 <DAC_SetChannelConfig>
      rxLength = (int16_t) (rxLength - size);
 8002f52:	f1aa 0204 	sub.w	r2, sl, #4
 8002f56:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002f58:	2600      	movs	r6, #0
            break;
 8002f5a:	e712      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
 8002f5c:	f241 42d0 	movw	r2, #5328	; 0x14d0
 8002f60:	4293      	cmp	r3, r2
 8002f62:	f000 8254 	beq.w	800340e <RI_SetRegCommandParser+0x6fa>
 8002f66:	d94b      	bls.n	8003000 <RI_SetRegCommandParser+0x2ec>
 8002f68:	f241 6210 	movw	r2, #5648	; 0x1610
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	f000 824a 	beq.w	8003406 <RI_SetRegCommandParser+0x6f2>
 8002f72:	d930      	bls.n	8002fd6 <RI_SetRegCommandParser+0x2c2>
 8002f74:	f641 02d0 	movw	r2, #6352	; 0x18d0
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	f000 822a 	beq.w	80033d2 <RI_SetRegCommandParser+0x6be>
 8002f7e:	f641 1210 	movw	r2, #6416	; 0x1910
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d10f      	bne.n	8002fa6 <RI_SetRegCommandParser+0x292>
            PID_SetKPDivisorPOW2 (&stoPLLSensor[motorID]->PIRegulator,regdata16);
 8002f86:	4631      	mov	r1, r6
      rxData = rxData+size;
 8002f88:	1d04      	adds	r4, r0, #4
            PID_SetKPDivisorPOW2 (&stoPLLSensor[motorID]->PIRegulator,regdata16);
 8002f8a:	4843      	ldr	r0, [pc, #268]	; (8003098 <RI_SetRegCommandParser+0x384>)
 8002f8c:	f005 f806 	bl	8007f9c <PID_SetKPDivisorPOW2>
      rxLength = (int16_t) (rxLength - size);
 8002f90:	f1aa 0204 	sub.w	r2, sl, #4
 8002f94:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002f96:	2600      	movs	r6, #0
            break;
 8002f98:	e6f3      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
 8002f9a:	d213      	bcs.n	8002fc4 <RI_SetRegCommandParser+0x2b0>
      rxLength = (int16_t) (rxLength - size);
 8002f9c:	f1aa 0204 	sub.w	r2, sl, #4
 8002fa0:	b212      	sxth	r2, r2
      rxData = rxData+size;
 8002fa2:	1d04      	adds	r4, r0, #4
 8002fa4:	e798      	b.n	8002ed8 <RI_SetRegCommandParser+0x1c4>
 8002fa6:	f241 6250 	movw	r2, #5712	; 0x1650
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d1f6      	bne.n	8002f9c <RI_SetRegCommandParser+0x288>
            PID_SetKDDivisorPOW2(pPIDIq[motorID], regdata16);
 8002fae:	4b38      	ldr	r3, [pc, #224]	; (8003090 <RI_SetRegCommandParser+0x37c>)
 8002fb0:	4631      	mov	r1, r6
      rxData = rxData+size;
 8002fb2:	1d04      	adds	r4, r0, #4
            PID_SetKDDivisorPOW2(pPIDIq[motorID], regdata16);
 8002fb4:	6818      	ldr	r0, [r3, #0]
 8002fb6:	f005 f81b 	bl	8007ff0 <PID_SetKDDivisorPOW2>
      rxLength = (int16_t) (rxLength - size);
 8002fba:	f1aa 0204 	sub.w	r2, sl, #4
 8002fbe:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002fc0:	2600      	movs	r6, #0
            break;
 8002fc2:	e6de      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
 8002fc4:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8002fc8:	d132      	bne.n	8003030 <RI_SetRegCommandParser+0x31c>
      rxLength = (int16_t) (rxLength - size);
 8002fca:	f1aa 0204 	sub.w	r2, sl, #4
 8002fce:	b212      	sxth	r2, r2
      rxData = rxData+size;
 8002fd0:	1d04      	adds	r4, r0, #4
            retVal = MCP_ERROR_RO_REG;
 8002fd2:	2604      	movs	r6, #4
            break;
 8002fd4:	e6d5      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
 8002fd6:	f241 5290 	movw	r2, #5520	; 0x1590
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	f000 820f 	beq.w	80033fe <RI_SetRegCommandParser+0x6ea>
 8002fe0:	d92c      	bls.n	800303c <RI_SetRegCommandParser+0x328>
 8002fe2:	f241 52d0 	movw	r2, #5584	; 0x15d0
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d1d8      	bne.n	8002f9c <RI_SetRegCommandParser+0x288>
            PID_SetKPDivisorPOW2(pPIDIq[motorID], regdata16);
 8002fea:	4b29      	ldr	r3, [pc, #164]	; (8003090 <RI_SetRegCommandParser+0x37c>)
 8002fec:	4631      	mov	r1, r6
      rxData = rxData+size;
 8002fee:	1d04      	adds	r4, r0, #4
            PID_SetKPDivisorPOW2(pPIDIq[motorID], regdata16);
 8002ff0:	6818      	ldr	r0, [r3, #0]
 8002ff2:	f004 ffd3 	bl	8007f9c <PID_SetKPDivisorPOW2>
      rxLength = (int16_t) (rxLength - size);
 8002ff6:	f1aa 0204 	sub.w	r2, sl, #4
 8002ffa:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8002ffc:	2600      	movs	r6, #0
            break;
 8002ffe:	e6c0      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
 8003000:	f5b3 6f41 	cmp.w	r3, #3088	; 0xc10
 8003004:	d0e1      	beq.n	8002fca <RI_SetRegCommandParser+0x2b6>
 8003006:	d92e      	bls.n	8003066 <RI_SetRegCommandParser+0x352>
 8003008:	f241 4250 	movw	r2, #5200	; 0x1450
 800300c:	4293      	cmp	r3, r2
 800300e:	f000 8210 	beq.w	8003432 <RI_SetRegCommandParser+0x71e>
 8003012:	d91b      	bls.n	800304c <RI_SetRegCommandParser+0x338>
 8003014:	f241 4290 	movw	r2, #5264	; 0x1490
 8003018:	4293      	cmp	r3, r2
 800301a:	d1bf      	bne.n	8002f9c <RI_SetRegCommandParser+0x288>
            PID_SetKIDivisorPOW2(pPIDSpeed[motorID], regdata16);
 800301c:	4631      	mov	r1, r6
      rxData = rxData+size;
 800301e:	1d04      	adds	r4, r0, #4
            PID_SetKIDivisorPOW2(pPIDSpeed[motorID], regdata16);
 8003020:	481e      	ldr	r0, [pc, #120]	; (800309c <RI_SetRegCommandParser+0x388>)
 8003022:	f004 ffc9 	bl	8007fb8 <PID_SetKIDivisorPOW2>
      rxLength = (int16_t) (rxLength - size);
 8003026:	f1aa 0204 	sub.w	r2, sl, #4
 800302a:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 800302c:	2600      	movs	r6, #0
            break;
 800302e:	e6a8      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
 8003030:	f02c 0c47 	bic.w	ip, ip, #71	; 0x47
 8003034:	f5bc 6ff2 	cmp.w	ip, #1936	; 0x790
 8003038:	d0c7      	beq.n	8002fca <RI_SetRegCommandParser+0x2b6>
 800303a:	e7af      	b.n	8002f9c <RI_SetRegCommandParser+0x288>
 800303c:	f241 5210 	movw	r2, #5392	; 0x1510
 8003040:	4293      	cmp	r3, r2
 8003042:	d12d      	bne.n	80030a0 <RI_SetRegCommandParser+0x38c>
            PID_SetKPDivisorPOW2(pPIDId[motorID], regdata16);
 8003044:	4b11      	ldr	r3, [pc, #68]	; (800308c <RI_SetRegCommandParser+0x378>)
 8003046:	4631      	mov	r1, r6
      rxData = rxData+size;
 8003048:	1d04      	adds	r4, r0, #4
 800304a:	e7d1      	b.n	8002ff0 <RI_SetRegCommandParser+0x2dc>
 800304c:	f5b3 6f65 	cmp.w	r3, #3664	; 0xe50
 8003050:	d003      	beq.n	800305a <RI_SetRegCommandParser+0x346>
 8003052:	d97b      	bls.n	800314c <RI_SetRegCommandParser+0x438>
 8003054:	f5b3 6f69 	cmp.w	r3, #3728	; 0xe90
 8003058:	d16d      	bne.n	8003136 <RI_SetRegCommandParser+0x422>
      rxLength = (int16_t) (rxLength - size);
 800305a:	f1aa 0204 	sub.w	r2, sl, #4
 800305e:	b212      	sxth	r2, r2
      rxData = rxData+size;
 8003060:	1d04      	adds	r4, r0, #4
  uint8_t retVal = MCP_CMD_OK;
 8003062:	2600      	movs	r6, #0
 8003064:	e68d      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
 8003066:	f5b3 6f19 	cmp.w	r3, #2448	; 0x990
 800306a:	f000 81da 	beq.w	8003422 <RI_SetRegCommandParser+0x70e>
 800306e:	d939      	bls.n	80030e4 <RI_SetRegCommandParser+0x3d0>
 8003070:	f5b3 6f2d 	cmp.w	r3, #2768	; 0xad0
 8003074:	d0a9      	beq.n	8002fca <RI_SetRegCommandParser+0x2b6>
 8003076:	d92b      	bls.n	80030d0 <RI_SetRegCommandParser+0x3bc>
 8003078:	f5b3 6f39 	cmp.w	r3, #2960	; 0xb90
 800307c:	d0a5      	beq.n	8002fca <RI_SetRegCommandParser+0x2b6>
 800307e:	d91f      	bls.n	80030c0 <RI_SetRegCommandParser+0x3ac>
 8003080:	f5b3 6f3d 	cmp.w	r3, #3024	; 0xbd0
 8003084:	d0a1      	beq.n	8002fca <RI_SetRegCommandParser+0x2b6>
 8003086:	e789      	b.n	8002f9c <RI_SetRegCommandParser+0x288>
 8003088:	2000095c 	.word	0x2000095c
 800308c:	20000570 	.word	0x20000570
 8003090:	20000574 	.word	0x20000574
 8003094:	200006a0 	.word	0x200006a0
 8003098:	200003e4 	.word	0x200003e4
 800309c:	20000134 	.word	0x20000134
 80030a0:	f241 5250 	movw	r2, #5456	; 0x1550
 80030a4:	4293      	cmp	r3, r2
 80030a6:	f47f af79 	bne.w	8002f9c <RI_SetRegCommandParser+0x288>
            PID_SetKIDivisorPOW2(pPIDId[motorID], regdata16);
 80030aa:	4bb5      	ldr	r3, [pc, #724]	; (8003380 <RI_SetRegCommandParser+0x66c>)
 80030ac:	4631      	mov	r1, r6
      rxData = rxData+size;
 80030ae:	1d04      	adds	r4, r0, #4
            PID_SetKIDivisorPOW2(pPIDIq[motorID], regdata16);
 80030b0:	6818      	ldr	r0, [r3, #0]
 80030b2:	f004 ff81 	bl	8007fb8 <PID_SetKIDivisorPOW2>
      rxLength = (int16_t) (rxLength - size);
 80030b6:	f1aa 0204 	sub.w	r2, sl, #4
 80030ba:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 80030bc:	2600      	movs	r6, #0
            break;
 80030be:	e660      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
 80030c0:	f5b3 6f31 	cmp.w	r3, #2832	; 0xb10
 80030c4:	d081      	beq.n	8002fca <RI_SetRegCommandParser+0x2b6>
 80030c6:	f5b3 6f35 	cmp.w	r3, #2896	; 0xb50
 80030ca:	f43f af7e 	beq.w	8002fca <RI_SetRegCommandParser+0x2b6>
 80030ce:	e765      	b.n	8002f9c <RI_SetRegCommandParser+0x288>
 80030d0:	f5b3 6f25 	cmp.w	r3, #2640	; 0xa50
 80030d4:	f43f af79 	beq.w	8002fca <RI_SetRegCommandParser+0x2b6>
 80030d8:	d917      	bls.n	800310a <RI_SetRegCommandParser+0x3f6>
 80030da:	f5b3 6f29 	cmp.w	r3, #2704	; 0xa90
 80030de:	f43f af74 	beq.w	8002fca <RI_SetRegCommandParser+0x2b6>
 80030e2:	e75b      	b.n	8002f9c <RI_SetRegCommandParser+0x288>
 80030e4:	f5b3 6f15 	cmp.w	r3, #2384	; 0x950
 80030e8:	d118      	bne.n	800311c <RI_SetRegCommandParser+0x408>
      rxData = rxData+size;
 80030ea:	1d04      	adds	r4, r0, #4
            currComp = MCI_GetIqdref(pMCIN);
 80030ec:	48a5      	ldr	r0, [pc, #660]	; (8003384 <RI_SetRegCommandParser+0x670>)
 80030ee:	f7fe fcfd 	bl	8001aec <MCI_GetIqdref>
 80030f2:	9005      	str	r0, [sp, #20]
            currComp.q = (int16_t)regdata16;
 80030f4:	f8ad 6014 	strh.w	r6, [sp, #20]
            MCI_SetCurrentReferences(pMCIN,currComp);
 80030f8:	9905      	ldr	r1, [sp, #20]
 80030fa:	48a2      	ldr	r0, [pc, #648]	; (8003384 <RI_SetRegCommandParser+0x670>)
 80030fc:	f7fe fbec 	bl	80018d8 <MCI_SetCurrentReferences>
      rxLength = (int16_t) (rxLength - size);
 8003100:	f1aa 0204 	sub.w	r2, sl, #4
 8003104:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8003106:	2600      	movs	r6, #0
 8003108:	e63b      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
 800310a:	f5b3 6f1d 	cmp.w	r3, #2512	; 0x9d0
 800310e:	f43f af5c 	beq.w	8002fca <RI_SetRegCommandParser+0x2b6>
 8003112:	f5b3 6f21 	cmp.w	r3, #2576	; 0xa10
 8003116:	f43f af58 	beq.w	8002fca <RI_SetRegCommandParser+0x2b6>
 800311a:	e73f      	b.n	8002f9c <RI_SetRegCommandParser+0x288>
 800311c:	f63f af3e 	bhi.w	8002f9c <RI_SetRegCommandParser+0x288>
 8003120:	f5b3 6f11 	cmp.w	r3, #2320	; 0x910
 8003124:	f43f af51 	beq.w	8002fca <RI_SetRegCommandParser+0x2b6>
 8003128:	f02c 0c47 	bic.w	ip, ip, #71	; 0x47
 800312c:	f5bc 6f09 	cmp.w	ip, #2192	; 0x890
 8003130:	f43f af4b 	beq.w	8002fca <RI_SetRegCommandParser+0x2b6>
 8003134:	e732      	b.n	8002f9c <RI_SetRegCommandParser+0x288>
 8003136:	f4ff af31 	bcc.w	8002f9c <RI_SetRegCommandParser+0x288>
 800313a:	f5b3 6f6d 	cmp.w	r3, #3792	; 0xed0
 800313e:	f43f af44 	beq.w	8002fca <RI_SetRegCommandParser+0x2b6>
 8003142:	f5b3 6f71 	cmp.w	r3, #3856	; 0xf10
 8003146:	f43f af40 	beq.w	8002fca <RI_SetRegCommandParser+0x2b6>
 800314a:	e727      	b.n	8002f9c <RI_SetRegCommandParser+0x288>
 800314c:	f5b3 6f45 	cmp.w	r3, #3152	; 0xc50
 8003150:	f43f af3b 	beq.w	8002fca <RI_SetRegCommandParser+0x2b6>
 8003154:	f5b3 6f49 	cmp.w	r3, #3216	; 0xc90
 8003158:	f43f af37 	beq.w	8002fca <RI_SetRegCommandParser+0x2b6>
 800315c:	e71e      	b.n	8002f9c <RI_SetRegCommandParser+0x288>
 800315e:	f5b3 6fc2 	cmp.w	r3, #1552	; 0x610
 8003162:	f43f af32 	beq.w	8002fca <RI_SetRegCommandParser+0x2b6>
 8003166:	f02c 0c47 	bic.w	ip, ip, #71	; 0x47
 800316a:	f5bc 6fb2 	cmp.w	ip, #1424	; 0x590
 800316e:	f43f af2c 	beq.w	8002fca <RI_SetRegCommandParser+0x2b6>
 8003172:	e713      	b.n	8002f9c <RI_SetRegCommandParser+0x288>
 8003174:	f5b3 7f64 	cmp.w	r3, #912	; 0x390
 8003178:	f000 816f 	beq.w	800345a <RI_SetRegCommandParser+0x746>
 800317c:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8003180:	d109      	bne.n	8003196 <RI_SetRegCommandParser+0x482>
            PID_SetKI (&stoPLLSensor[motorID]->PIRegulator, (int16_t)regdata16);
 8003182:	b231      	sxth	r1, r6
      rxData = rxData+size;
 8003184:	1d04      	adds	r4, r0, #4
            PID_SetKI (&stoPLLSensor[motorID]->PIRegulator, (int16_t)regdata16);
 8003186:	4880      	ldr	r0, [pc, #512]	; (8003388 <RI_SetRegCommandParser+0x674>)
 8003188:	f004 fefa 	bl	8007f80 <PID_SetKI>
      rxLength = (int16_t) (rxLength - size);
 800318c:	f1aa 0204 	sub.w	r2, sl, #4
 8003190:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8003192:	2600      	movs	r6, #0
            break;
 8003194:	e5f5      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
 8003196:	f5b3 7f54 	cmp.w	r3, #848	; 0x350
 800319a:	f47f aeff 	bne.w	8002f9c <RI_SetRegCommandParser+0x288>
            STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 800319e:	aa05      	add	r2, sp, #20
 80031a0:	f10d 0112 	add.w	r1, sp, #18
      rxData = rxData+size;
 80031a4:	1d04      	adds	r4, r0, #4
            STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 80031a6:	4879      	ldr	r0, [pc, #484]	; (800338c <RI_SetRegCommandParser+0x678>)
 80031a8:	f006 fcfa 	bl	8009ba0 <STO_PLL_GetObserverGains>
            STO_PLL_SetObserverGains(stoPLLSensor[motorID], (int16_t)regdata16, hC2);
 80031ac:	f9bd 2014 	ldrsh.w	r2, [sp, #20]
 80031b0:	b231      	sxth	r1, r6
            STO_PLL_SetObserverGains(stoPLLSensor[motorID], hC1, (int16_t)regdata16);
 80031b2:	4876      	ldr	r0, [pc, #472]	; (800338c <RI_SetRegCommandParser+0x678>)
 80031b4:	f006 fcfc 	bl	8009bb0 <STO_PLL_SetObserverGains>
      rxLength = (int16_t) (rxLength - size);
 80031b8:	f1aa 0204 	sub.w	r2, sl, #4
 80031bc:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 80031be:	2600      	movs	r6, #0
 80031c0:	e5df      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
 80031c2:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 80031c6:	f000 813e 	beq.w	8003446 <RI_SetRegCommandParser+0x732>
 80031ca:	d915      	bls.n	80031f8 <RI_SetRegCommandParser+0x4e4>
 80031cc:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80031d0:	f47f aee4 	bne.w	8002f9c <RI_SetRegCommandParser+0x288>
            PID_SetKP(pPIDIq[motorID], (int16_t)regdata16);
 80031d4:	4b6e      	ldr	r3, [pc, #440]	; (8003390 <RI_SetRegCommandParser+0x67c>)
 80031d6:	b231      	sxth	r1, r6
      rxData = rxData+size;
 80031d8:	1d04      	adds	r4, r0, #4
            PID_SetKP(pPIDId[motorID], (int16_t)regdata16);
 80031da:	6818      	ldr	r0, [r3, #0]
 80031dc:	f004 fece 	bl	8007f7c <PID_SetKP>
      rxLength = (int16_t) (rxLength - size);
 80031e0:	f1aa 0204 	sub.w	r2, sl, #4
 80031e4:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 80031e6:	2600      	movs	r6, #0
            break;
 80031e8:	e5cb      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
 80031ea:	f02c 0c47 	bic.w	ip, ip, #71	; 0x47
 80031ee:	f1bc 0f18 	cmp.w	ip, #24
 80031f2:	f47f ae3b 	bne.w	8002e6c <RI_SetRegCommandParser+0x158>
 80031f6:	e691      	b.n	8002f1c <RI_SetRegCommandParser+0x208>
 80031f8:	2b90      	cmp	r3, #144	; 0x90
 80031fa:	d109      	bne.n	8003210 <RI_SetRegCommandParser+0x4fc>
            PID_SetKP(pPIDSpeed[motorID], (int16_t)regdata16);
 80031fc:	b231      	sxth	r1, r6
      rxData = rxData+size;
 80031fe:	1d04      	adds	r4, r0, #4
            PID_SetKP(pPIDSpeed[motorID], (int16_t)regdata16);
 8003200:	4864      	ldr	r0, [pc, #400]	; (8003394 <RI_SetRegCommandParser+0x680>)
 8003202:	f004 febb 	bl	8007f7c <PID_SetKP>
      rxLength = (int16_t) (rxLength - size);
 8003206:	f1aa 0204 	sub.w	r2, sl, #4
 800320a:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 800320c:	2600      	movs	r6, #0
            break;
 800320e:	e5b8      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
 8003210:	2bd0      	cmp	r3, #208	; 0xd0
 8003212:	f47f aec3 	bne.w	8002f9c <RI_SetRegCommandParser+0x288>
            PID_SetKI(pPIDSpeed[motorID], (int16_t)regdata16);
 8003216:	b231      	sxth	r1, r6
      rxData = rxData+size;
 8003218:	1d04      	adds	r4, r0, #4
            PID_SetKI(pPIDSpeed[motorID], (int16_t)regdata16);
 800321a:	485e      	ldr	r0, [pc, #376]	; (8003394 <RI_SetRegCommandParser+0x680>)
 800321c:	f004 feb0 	bl	8007f80 <PID_SetKI>
      rxLength = (int16_t) (rxLength - size);
 8003220:	f1aa 0204 	sub.w	r2, sl, #4
 8003224:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8003226:	2600      	movs	r6, #0
            break;
 8003228:	e5ab      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
 800322a:	2ba8      	cmp	r3, #168	; 0xa8
 800322c:	d002      	beq.n	8003234 <RI_SetRegCommandParser+0x520>
 800322e:	d916      	bls.n	800325e <RI_SetRegCommandParser+0x54a>
 8003230:	2be8      	cmp	r3, #232	; 0xe8
 8003232:	d119      	bne.n	8003268 <RI_SetRegCommandParser+0x554>
      rxLength = (int16_t) (rxLength - size);
 8003234:	eba8 020a 	sub.w	r2, r8, sl
      rxData = rxData+size;
 8003238:	4454      	add	r4, sl
      rxLength = (int16_t) (rxLength - size);
 800323a:	b212      	sxth	r2, r2
              retVal = MCP_ERROR_RO_REG;
 800323c:	2604      	movs	r6, #4
 800323e:	e5a0      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
 8003240:	f5b3 7f5a 	cmp.w	r3, #872	; 0x368
 8003244:	d04e      	beq.n	80032e4 <RI_SetRegCommandParser+0x5d0>
 8003246:	f5b3 6fa5 	cmp.w	r3, #1320	; 0x528
 800324a:	d10d      	bne.n	8003268 <RI_SetRegCommandParser+0x554>
              retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 800324c:	4852      	ldr	r0, [pc, #328]	; (8003398 <RI_SetRegCommandParser+0x684>)
 800324e:	f004 fd95 	bl	8007d7c <MCPA_cfgLog>
      rxLength = (int16_t) (rxLength - size);
 8003252:	eba8 020a 	sub.w	r2, r8, sl
      rxData = rxData+size;
 8003256:	4454      	add	r4, sl
              retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 8003258:	4606      	mov	r6, r0
      rxLength = (int16_t) (rxLength - size);
 800325a:	b212      	sxth	r2, r2
              break;
 800325c:	e591      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
 800325e:	f02c 0c47 	bic.w	ip, ip, #71	; 0x47
 8003262:	f1bc 0f28 	cmp.w	ip, #40	; 0x28
 8003266:	d0e5      	beq.n	8003234 <RI_SetRegCommandParser+0x520>
      rxLength = (int16_t) (rxLength - size);
 8003268:	eba8 020a 	sub.w	r2, r8, sl
      rxData = rxData+size;
 800326c:	4454      	add	r4, sl
      rxLength = (int16_t) (rxLength - size);
 800326e:	b212      	sxth	r2, r2
              retVal = MCP_ERROR_UNKNOWN_REG;
 8003270:	2605      	movs	r6, #5
              break;
 8003272:	e586      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
          if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 8003274:	2e0a      	cmp	r6, #10
 8003276:	f43f ae39 	beq.w	8002eec <RI_SetRegCommandParser+0x1d8>
          retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 800327a:	2301      	movs	r3, #1
 800327c:	9301      	str	r3, [sp, #4]
 800327e:	e590      	b.n	8002da2 <RI_SetRegCommandParser+0x8e>
      rxLength = (int16_t) (rxLength - size);
 8003280:	eba8 0203 	sub.w	r2, r8, r3
      rxData = rxData+size;
 8003284:	441c      	add	r4, r3
      rxLength = (int16_t) (rxLength - size);
 8003286:	b212      	sxth	r2, r2
        retVal = MCP_ERROR_RO_REG;
 8003288:	2604      	movs	r6, #4
 800328a:	e57a      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
          retVal = MCP_ERROR_BAD_RAW_FORMAT; /* this error stop the parsing of the CMD buffer */
 800328c:	260a      	movs	r6, #10
 800328e:	e578      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
            uint8_t regdata8 = *data;
 8003290:	7886      	ldrb	r6, [r0, #2]
            if ((uint8_t)STC_TORQUE_MODE == regdata8)
 8003292:	b1d6      	cbz	r6, 80032ca <RI_SetRegCommandParser+0x5b6>
            if ((uint8_t)STC_SPEED_MODE == regdata8)
 8003294:	2e01      	cmp	r6, #1
 8003296:	f000 8085 	beq.w	80033a4 <RI_SetRegCommandParser+0x690>
      rxLength = (int16_t) (rxLength - size);
 800329a:	f1aa 0203 	sub.w	r2, sl, #3
 800329e:	b212      	sxth	r2, r2
      rxData = rxData+size;
 80032a0:	1cc4      	adds	r4, r0, #3
  uint8_t retVal = MCP_CMD_OK;
 80032a2:	2600      	movs	r6, #0
 80032a4:	e56d      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
            MCI_ExecSpeedRamp(pMCIN,((((int16_t)regdata32) * ((int16_t)SPEED_UNIT)) / (int16_t)U_RPM), 0);
 80032a6:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
 80032aa:	4a3c      	ldr	r2, [pc, #240]	; (800339c <RI_SetRegCommandParser+0x688>)
 80032ac:	fb82 2103 	smull	r2, r1, r2, r3
 80032b0:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 80032b4:	2200      	movs	r2, #0
      rxData = rxData+size;
 80032b6:	1d84      	adds	r4, r0, #6
            MCI_ExecSpeedRamp(pMCIN,((((int16_t)regdata32) * ((int16_t)SPEED_UNIT)) / (int16_t)U_RPM), 0);
 80032b8:	b209      	sxth	r1, r1
 80032ba:	4832      	ldr	r0, [pc, #200]	; (8003384 <RI_SetRegCommandParser+0x670>)
 80032bc:	f7fe faf8 	bl	80018b0 <MCI_ExecSpeedRamp>
      rxLength = (int16_t) (rxLength - size);
 80032c0:	f1aa 0206 	sub.w	r2, sl, #6
 80032c4:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 80032c6:	2600      	movs	r6, #0
            break;
 80032c8:	e55b      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
      rxData = rxData+size;
 80032ca:	1cc4      	adds	r4, r0, #3
              MCI_ExecTorqueRamp(pMCIN, MCI_GetTeref(pMCIN), 0);
 80032cc:	482d      	ldr	r0, [pc, #180]	; (8003384 <RI_SetRegCommandParser+0x670>)
 80032ce:	f7fe fc37 	bl	8001b40 <MCI_GetTeref>
 80032d2:	4632      	mov	r2, r6
 80032d4:	4601      	mov	r1, r0
 80032d6:	482b      	ldr	r0, [pc, #172]	; (8003384 <RI_SetRegCommandParser+0x670>)
 80032d8:	f7fe faf4 	bl	80018c4 <MCI_ExecTorqueRamp>
      rxLength = (int16_t) (rxLength - size);
 80032dc:	f1aa 0203 	sub.w	r2, sl, #3
 80032e0:	b212      	sxth	r2, r2
 80032e2:	e54e      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
              currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 80032e4:	6841      	ldr	r1, [r0, #4]
              MCI_SetCurrentReferences(pMCIN, currComp);
 80032e6:	4827      	ldr	r0, [pc, #156]	; (8003384 <RI_SetRegCommandParser+0x670>)
              currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 80032e8:	9105      	str	r1, [sp, #20]
              MCI_SetCurrentReferences(pMCIN, currComp);
 80032ea:	f7fe faf5 	bl	80018d8 <MCI_SetCurrentReferences>
      rxLength = (int16_t) (rxLength - size);
 80032ee:	eba8 020a 	sub.w	r2, r8, sl
      rxData = rxData+size;
 80032f2:	4454      	add	r4, sl
      rxLength = (int16_t) (rxLength - size);
 80032f4:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 80032f6:	2600      	movs	r6, #0
 80032f8:	e543      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
              if (((0U != ((rawSize) % 8U))) || ((nbrOfPhase > RUC_MAX_PHASE_NUMBER) != 0))
 80032fa:	f016 0307 	ands.w	r3, r6, #7
 80032fe:	d128      	bne.n	8003352 <RI_SetRegCommandParser+0x63e>
              uint8_t nbrOfPhase = (((uint8_t)rawSize) / 8U);
 8003300:	b2f6      	uxtb	r6, r6
              if (((0U != ((rawSize) % 8U))) || ((nbrOfPhase > RUC_MAX_PHASE_NUMBER) != 0))
 8003302:	2e2f      	cmp	r6, #47	; 0x2f
 8003304:	d825      	bhi.n	8003352 <RI_SetRegCommandParser+0x63e>
                for (i = 0; i <nbrOfPhase; i++)
 8003306:	08f2      	lsrs	r2, r6, #3
 8003308:	d021      	beq.n	800334e <RI_SetRegCommandParser+0x63a>
 800330a:	e9cd 8402 	strd	r8, r4, [sp, #8]
 800330e:	4606      	mov	r6, r0
 8003310:	4619      	mov	r1, r3
 8003312:	4690      	mov	r8, r2
 8003314:	461c      	mov	r4, r3
                  revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003316:	f9b6 c004 	ldrsh.w	ip, [r6, #4]
 800331a:	4b20      	ldr	r3, [pc, #128]	; (800339c <RI_SetRegCommandParser+0x688>)
 800331c:	fb83 300c 	smull	r3, r0, r3, ip
 8003320:	eba0 70ec 	sub.w	r0, r0, ip, asr #31
 8003324:	f8ad 0016 	strh.w	r0, [sp, #22]
                revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003328:	f9b6 0008 	ldrsh.w	r0, [r6, #8]
 800332c:	f8ad 0018 	strh.w	r0, [sp, #24]
                revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003330:	8970      	ldrh	r0, [r6, #10]
 8003332:	f8ad 0014 	strh.w	r0, [sp, #20]
                for (i = 0; i <nbrOfPhase; i++)
 8003336:	3401      	adds	r4, #1
                  (void)RUC_SetPhase( RevUpControl[motorID], i, &revUpPhase);
 8003338:	4819      	ldr	r0, [pc, #100]	; (80033a0 <RI_SetRegCommandParser+0x68c>)
 800333a:	aa05      	add	r2, sp, #20
 800333c:	f006 f854 	bl	80093e8 <RUC_SetPhase>
                for (i = 0; i <nbrOfPhase; i++)
 8003340:	b2e1      	uxtb	r1, r4
 8003342:	4541      	cmp	r1, r8
 8003344:	f106 0608 	add.w	r6, r6, #8
 8003348:	d3e5      	bcc.n	8003316 <RI_SetRegCommandParser+0x602>
 800334a:	e9dd 8402 	ldrd	r8, r4, [sp, #8]
  uint8_t retVal = MCP_CMD_OK;
 800334e:	2600      	movs	r6, #0
 8003350:	e000      	b.n	8003354 <RI_SetRegCommandParser+0x640>
                retVal = MCP_ERROR_BAD_RAW_FORMAT;
 8003352:	260a      	movs	r6, #10
      rxLength = (int16_t) (rxLength - size);
 8003354:	eba8 020a 	sub.w	r2, r8, sl
      rxData = rxData+size;
 8003358:	4454      	add	r4, sl
      rxLength = (int16_t) (rxLength - size);
 800335a:	b212      	sxth	r2, r2
 800335c:	e511      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
              MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 800335e:	6843      	ldr	r3, [r0, #4]
 8003360:	490e      	ldr	r1, [pc, #56]	; (800339c <RI_SetRegCommandParser+0x688>)
 8003362:	8902      	ldrh	r2, [r0, #8]
 8003364:	fb81 0103 	smull	r0, r1, r1, r3
 8003368:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 800336c:	4805      	ldr	r0, [pc, #20]	; (8003384 <RI_SetRegCommandParser+0x670>)
 800336e:	b209      	sxth	r1, r1
 8003370:	f7fe fa9e 	bl	80018b0 <MCI_ExecSpeedRamp>
      rxLength = (int16_t) (rxLength - size);
 8003374:	eba8 020a 	sub.w	r2, r8, sl
      rxData = rxData+size;
 8003378:	4454      	add	r4, sl
      rxLength = (int16_t) (rxLength - size);
 800337a:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 800337c:	2600      	movs	r6, #0
              break;
 800337e:	e500      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
 8003380:	20000570 	.word	0x20000570
 8003384:	2000095c 	.word	0x2000095c
 8003388:	200003e4 	.word	0x200003e4
 800338c:	200003b0 	.word	0x200003b0
 8003390:	20000574 	.word	0x20000574
 8003394:	20000134 	.word	0x20000134
 8003398:	200005b0 	.word	0x200005b0
 800339c:	2aaaaaab 	.word	0x2aaaaaab
 80033a0:	20000324 	.word	0x20000324
      rxData = rxData+size;
 80033a4:	1cc4      	adds	r4, r0, #3
              MCI_ExecSpeedRamp(pMCIN, MCI_GetMecSpeedRefUnit(pMCIN), 0);
 80033a6:	483e      	ldr	r0, [pc, #248]	; (80034a0 <RI_SetRegCommandParser+0x78c>)
 80033a8:	f7fe fb72 	bl	8001a90 <MCI_GetMecSpeedRefUnit>
 80033ac:	2200      	movs	r2, #0
 80033ae:	4601      	mov	r1, r0
 80033b0:	483b      	ldr	r0, [pc, #236]	; (80034a0 <RI_SetRegCommandParser+0x78c>)
 80033b2:	f7fe fa7d 	bl	80018b0 <MCI_ExecSpeedRamp>
      rxLength = (int16_t) (rxLength - size);
 80033b6:	f1aa 0203 	sub.w	r2, sl, #3
 80033ba:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 80033bc:	2600      	movs	r6, #0
 80033be:	e4e0      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 80033c0:	2201      	movs	r2, #1
  *size= 1U ; /* /0 is the min String size */
 80033c2:	4613      	mov	r3, r2
 80033c4:	e53e      	b.n	8002e44 <RI_SetRegCommandParser+0x130>
      rxLength = (int16_t) (rxLength - size);
 80033c6:	f1aa 0203 	sub.w	r2, sl, #3
 80033ca:	b212      	sxth	r2, r2
      rxData = rxData+size;
 80033cc:	1cc4      	adds	r4, r0, #3
        retVal = MCP_ERROR_RO_REG;
 80033ce:	2604      	movs	r6, #4
 80033d0:	e4d7      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
            PID_SetKIDivisorPOW2 (&stoPLLSensor[motorID]->PIRegulator,regdata16);
 80033d2:	4631      	mov	r1, r6
      rxData = rxData+size;
 80033d4:	1d04      	adds	r4, r0, #4
            PID_SetKIDivisorPOW2 (&stoPLLSensor[motorID]->PIRegulator,regdata16);
 80033d6:	4833      	ldr	r0, [pc, #204]	; (80034a4 <RI_SetRegCommandParser+0x790>)
 80033d8:	f004 fdee 	bl	8007fb8 <PID_SetKIDivisorPOW2>
      rxLength = (int16_t) (rxLength - size);
 80033dc:	f1aa 0204 	sub.w	r2, sl, #4
 80033e0:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 80033e2:	2600      	movs	r6, #0
            break;
 80033e4:	e4cd      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
            PID_SetKD(pPIDId[motorID], (int16_t)regdata16);
 80033e6:	4b30      	ldr	r3, [pc, #192]	; (80034a8 <RI_SetRegCommandParser+0x794>)
 80033e8:	b231      	sxth	r1, r6
      rxData = rxData+size;
 80033ea:	1d04      	adds	r4, r0, #4
 80033ec:	e589      	b.n	8002f02 <RI_SetRegCommandParser+0x1ee>
            PID_SetKP(pPIDId[motorID], (int16_t)regdata16);
 80033ee:	4b2e      	ldr	r3, [pc, #184]	; (80034a8 <RI_SetRegCommandParser+0x794>)
 80033f0:	b231      	sxth	r1, r6
      rxData = rxData+size;
 80033f2:	1d04      	adds	r4, r0, #4
 80033f4:	e6f1      	b.n	80031da <RI_SetRegCommandParser+0x4c6>
            PID_SetKI(pPIDIq[motorID], (int16_t)regdata16);
 80033f6:	4b2d      	ldr	r3, [pc, #180]	; (80034ac <RI_SetRegCommandParser+0x798>)
 80033f8:	b231      	sxth	r1, r6
      rxData = rxData+size;
 80033fa:	1d04      	adds	r4, r0, #4
 80033fc:	e557      	b.n	8002eae <RI_SetRegCommandParser+0x19a>
            PID_SetKDDivisorPOW2(pPIDId[motorID], regdata16);
 80033fe:	4b2a      	ldr	r3, [pc, #168]	; (80034a8 <RI_SetRegCommandParser+0x794>)
 8003400:	4631      	mov	r1, r6
      rxData = rxData+size;
 8003402:	1d04      	adds	r4, r0, #4
 8003404:	e5d6      	b.n	8002fb4 <RI_SetRegCommandParser+0x2a0>
            PID_SetKIDivisorPOW2(pPIDIq[motorID], regdata16);
 8003406:	4b29      	ldr	r3, [pc, #164]	; (80034ac <RI_SetRegCommandParser+0x798>)
 8003408:	4631      	mov	r1, r6
      rxData = rxData+size;
 800340a:	1d04      	adds	r4, r0, #4
 800340c:	e650      	b.n	80030b0 <RI_SetRegCommandParser+0x39c>
            PID_SetKDDivisorPOW2(pPIDSpeed[motorID], regdata16);
 800340e:	4631      	mov	r1, r6
      rxData = rxData+size;
 8003410:	1d04      	adds	r4, r0, #4
            PID_SetKDDivisorPOW2(pPIDSpeed[motorID], regdata16);
 8003412:	4827      	ldr	r0, [pc, #156]	; (80034b0 <RI_SetRegCommandParser+0x79c>)
 8003414:	f004 fdec 	bl	8007ff0 <PID_SetKDDivisorPOW2>
      rxLength = (int16_t) (rxLength - size);
 8003418:	f1aa 0204 	sub.w	r2, sl, #4
 800341c:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 800341e:	2600      	movs	r6, #0
            break;
 8003420:	e4af      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
      rxData = rxData+size;
 8003422:	1d04      	adds	r4, r0, #4
            currComp = MCI_GetIqdref(pMCIN);
 8003424:	481e      	ldr	r0, [pc, #120]	; (80034a0 <RI_SetRegCommandParser+0x78c>)
 8003426:	f7fe fb61 	bl	8001aec <MCI_GetIqdref>
 800342a:	9005      	str	r0, [sp, #20]
            currComp.d = (int16_t)regdata16;
 800342c:	f8ad 6016 	strh.w	r6, [sp, #22]
 8003430:	e662      	b.n	80030f8 <RI_SetRegCommandParser+0x3e4>
            PID_SetKPDivisorPOW2(pPIDSpeed[motorID], regdata16);
 8003432:	4631      	mov	r1, r6
      rxData = rxData+size;
 8003434:	1d04      	adds	r4, r0, #4
            PID_SetKPDivisorPOW2(pPIDSpeed[motorID], regdata16);
 8003436:	481e      	ldr	r0, [pc, #120]	; (80034b0 <RI_SetRegCommandParser+0x79c>)
 8003438:	f004 fdb0 	bl	8007f9c <PID_SetKPDivisorPOW2>
      rxLength = (int16_t) (rxLength - size);
 800343c:	f1aa 0204 	sub.w	r2, sl, #4
 8003440:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8003442:	2600      	movs	r6, #0
            break;
 8003444:	e49d      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
            PID_SetKD(pPIDSpeed[motorID], (int16_t)regdata16);
 8003446:	b231      	sxth	r1, r6
      rxData = rxData+size;
 8003448:	1d04      	adds	r4, r0, #4
            PID_SetKD(pPIDSpeed[motorID], (int16_t)regdata16);
 800344a:	4819      	ldr	r0, [pc, #100]	; (80034b0 <RI_SetRegCommandParser+0x79c>)
 800344c:	f004 fdc8 	bl	8007fe0 <PID_SetKD>
      rxLength = (int16_t) (rxLength - size);
 8003450:	f1aa 0204 	sub.w	r2, sl, #4
 8003454:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8003456:	2600      	movs	r6, #0
            break;
 8003458:	e493      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
            STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 800345a:	aa05      	add	r2, sp, #20
 800345c:	f10d 0112 	add.w	r1, sp, #18
      rxData = rxData+size;
 8003460:	1d04      	adds	r4, r0, #4
            STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 8003462:	4814      	ldr	r0, [pc, #80]	; (80034b4 <RI_SetRegCommandParser+0x7a0>)
 8003464:	f006 fb9c 	bl	8009ba0 <STO_PLL_GetObserverGains>
            STO_PLL_SetObserverGains(stoPLLSensor[motorID], hC1, (int16_t)regdata16);
 8003468:	f9bd 1012 	ldrsh.w	r1, [sp, #18]
 800346c:	b232      	sxth	r2, r6
 800346e:	e6a0      	b.n	80031b2 <RI_SetRegCommandParser+0x49e>
            DAC_SetChannelConfig(&DAC_Handle , DAC_CH1, regdata16);
 8003470:	4632      	mov	r2, r6
      rxData = rxData+size;
 8003472:	1d04      	adds	r4, r0, #4
            DAC_SetChannelConfig(&DAC_Handle , DAC_CH1, regdata16);
 8003474:	2100      	movs	r1, #0
 8003476:	4810      	ldr	r0, [pc, #64]	; (80034b8 <RI_SetRegCommandParser+0x7a4>)
 8003478:	f7fd ff0c 	bl	8001294 <DAC_SetChannelConfig>
      rxLength = (int16_t) (rxLength - size);
 800347c:	f1aa 0204 	sub.w	r2, sl, #4
 8003480:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8003482:	2600      	movs	r6, #0
            break;
 8003484:	e47d      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
            PID_SetKP (&stoPLLSensor[motorID]->PIRegulator, (int16_t)regdata16);
 8003486:	b231      	sxth	r1, r6
      rxData = rxData+size;
 8003488:	1d04      	adds	r4, r0, #4
            PID_SetKP (&stoPLLSensor[motorID]->PIRegulator, (int16_t)regdata16);
 800348a:	4806      	ldr	r0, [pc, #24]	; (80034a4 <RI_SetRegCommandParser+0x790>)
 800348c:	f004 fd76 	bl	8007f7c <PID_SetKP>
      rxLength = (int16_t) (rxLength - size);
 8003490:	f1aa 0204 	sub.w	r2, sl, #4
 8003494:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8003496:	2600      	movs	r6, #0
            break;
 8003498:	e473      	b.n	8002d82 <RI_SetRegCommandParser+0x6e>
 800349a:	9e01      	ldr	r6, [sp, #4]
 800349c:	e4b3      	b.n	8002e06 <RI_SetRegCommandParser+0xf2>
 800349e:	bf00      	nop
 80034a0:	2000095c 	.word	0x2000095c
 80034a4:	200003e4 	.word	0x200003e4
 80034a8:	20000570 	.word	0x20000570
 80034ac:	20000574 	.word	0x20000574
 80034b0:	20000134 	.word	0x20000134
 80034b4:	200003b0 	.word	0x200003b0
 80034b8:	200006a0 	.word	0x200006a0

080034bc <RI_GetRegCommandParser>:
{
 80034bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint16_t rxLength = pHandle->rxLength;
 80034c0:	f8b0 800c 	ldrh.w	r8, [r0, #12]
    uint8_t * rxData = pHandle->rxBuffer;
 80034c4:	f8d0 9004 	ldr.w	r9, [r0, #4]
    uint8_t * txData = pHandle->txBuffer;
 80034c8:	6886      	ldr	r6, [r0, #8]
    pHandle->txLength = 0;
 80034ca:	2300      	movs	r3, #0
{
 80034cc:	b099      	sub	sp, #100	; 0x64
    pHandle->txLength = 0;
 80034ce:	81c3      	strh	r3, [r0, #14]
    while (rxLength > 0U)
 80034d0:	f1b8 0f00 	cmp.w	r8, #0
 80034d4:	f000 8341 	beq.w	8003b5a <RI_GetRegCommandParser+0x69e>
            *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 80034d8:	f8df a360 	ldr.w	sl, [pc, #864]	; 800383c <RI_GetRegCommandParser+0x380>
 80034dc:	4607      	mov	r7, r0
 80034de:	b20c      	sxth	r4, r1
    uint8_t * rxData = pHandle->rxBuffer;
 80034e0:	464d      	mov	r5, r9
      retVal = RI_GetReg (*dataElementID,txData, &size, freeSpaceS16);
 80034e2:	f835 3b02 	ldrh.w	r3, [r5], #2
    switch (typeID)
 80034e6:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80034ea:	3a08      	subs	r2, #8
    uint16_t regID = dataID & REG_MASK;
 80034ec:	f023 0307 	bic.w	r3, r3, #7
 80034f0:	b29b      	uxth	r3, r3
    switch (typeID)
 80034f2:	2a20      	cmp	r2, #32
 80034f4:	d812      	bhi.n	800351c <RI_GetRegCommandParser+0x60>
 80034f6:	e8df f002 	tbb	[pc, r2]
 80034fa:	11ab      	.short	0x11ab
 80034fc:	11111111 	.word	0x11111111
 8003500:	11661111 	.word	0x11661111
 8003504:	11111111 	.word	0x11111111
 8003508:	11b91111 	.word	0x11b91111
 800350c:	11111111 	.word	0x11111111
 8003510:	11311111 	.word	0x11311111
 8003514:	11111111 	.word	0x11111111
 8003518:	1111      	.short	0x1111
 800351a:	15          	.byte	0x15
 800351b:	00          	.byte	0x00
 800351c:	2007      	movs	r0, #7
}
 800351e:	b019      	add	sp, #100	; 0x64
 8003520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        rawData++;
 8003524:	f5b3 7fd4 	cmp.w	r3, #424	; 0x1a8
 8003528:	f106 0202 	add.w	r2, r6, #2
        switch (regID)
 800352c:	f000 82ab 	beq.w	8003a86 <RI_GetRegCommandParser+0x5ca>
 8003530:	f200 80ca 	bhi.w	80036c8 <RI_GetRegCommandParser+0x20c>
 8003534:	2ba8      	cmp	r3, #168	; 0xa8
 8003536:	f000 82b8 	beq.w	8003aaa <RI_GetRegCommandParser+0x5ee>
 800353a:	f200 80bb 	bhi.w	80036b4 <RI_GetRegCommandParser+0x1f8>
 800353e:	2b28      	cmp	r3, #40	; 0x28
 8003540:	f000 82ca 	beq.w	8003ad8 <RI_GetRegCommandParser+0x61c>
 8003544:	2b68      	cmp	r3, #104	; 0x68
 8003546:	f040 808f 	bne.w	8003668 <RI_GetRegCommandParser+0x1ac>
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 800354a:	233c      	movs	r3, #60	; 0x3c
            if (((*rawSize) + 2U) > freeSpace)
 800354c:	2c3d      	cmp	r4, #61	; 0x3d
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 800354e:	8033      	strh	r3, [r6, #0]
            if (((*rawSize) + 2U) > freeSpace)
 8003550:	f200 82e4 	bhi.w	8003b1c <RI_GetRegCommandParser+0x660>
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003554:	2008      	movs	r0, #8
}
 8003556:	b019      	add	sp, #100	; 0x64
 8003558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        switch (regID)
 800355c:	2ba0      	cmp	r3, #160	; 0xa0
 800355e:	f000 8238 	beq.w	80039d2 <RI_GetRegCommandParser+0x516>
 8003562:	f200 80c7 	bhi.w	80036f4 <RI_GetRegCommandParser+0x238>
 8003566:	2b20      	cmp	r3, #32
 8003568:	f000 821c 	beq.w	80039a4 <RI_GetRegCommandParser+0x4e8>
 800356c:	2b60      	cmp	r3, #96	; 0x60
 800356e:	d17b      	bne.n	8003668 <RI_GetRegCommandParser+0x1ac>
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8003570:	4bad      	ldr	r3, [pc, #692]	; (8003828 <RI_GetRegCommandParser+0x36c>)
 8003572:	f993 1000 	ldrsb.w	r1, [r3]
 8003576:	2900      	cmp	r1, #0
 8003578:	f000 825a 	beq.w	8003a30 <RI_GetRegCommandParser+0x574>
 800357c:	2c01      	cmp	r4, #1
 800357e:	f340 820f 	ble.w	80039a0 <RI_GetRegCommandParser+0x4e4>
 8003582:	469c      	mov	ip, r3
 8003584:	4630      	mov	r0, r6
 8003586:	f1c6 0201 	rsb	r2, r6, #1
 800358a:	e002      	b.n	8003592 <RI_GetRegCommandParser+0xd6>
 800358c:	429c      	cmp	r4, r3
 800358e:	f340 8207 	ble.w	80039a0 <RI_GetRegCommandParser+0x4e4>
    *tempdestString = *tempsrcString;
 8003592:	f800 1b01 	strb.w	r1, [r0], #1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8003596:	f91c 1f01 	ldrsb.w	r1, [ip, #1]!
 800359a:	1883      	adds	r3, r0, r2
 800359c:	b29b      	uxth	r3, r3
 800359e:	2900      	cmp	r1, #0
 80035a0:	d1f4      	bne.n	800358c <RI_GetRegCommandParser+0xd0>
        txData = txData+size;
 80035a2:	4619      	mov	r1, r3
    *destString = (int8_t)0;
 80035a4:	2200      	movs	r2, #0
        if (freeSpace >= 2U)
 80035a6:	b2a4      	uxth	r4, r4
    *destString = (int8_t)0;
 80035a8:	7032      	strb	r2, [r6, #0]
        pHandle->txLength += size;
 80035aa:	89f8      	ldrh	r0, [r7, #14]
    while (rxLength > 0U)
 80035ac:	eb09 0208 	add.w	r2, r9, r8
        pHandle->txLength += size;
 80035b0:	4418      	add	r0, r3
        freeSpaceS16 = freeSpaceS16-size;
 80035b2:	1ae4      	subs	r4, r4, r3
    while (rxLength > 0U)
 80035b4:	b292      	uxth	r2, r2
 80035b6:	b2ab      	uxth	r3, r5
 80035b8:	4293      	cmp	r3, r2
        pHandle->txLength += size;
 80035ba:	81f8      	strh	r0, [r7, #14]
        txData = txData+size;
 80035bc:	440e      	add	r6, r1
        freeSpaceS16 = freeSpaceS16-size;
 80035be:	b224      	sxth	r4, r4
    while (rxLength > 0U)
 80035c0:	d18f      	bne.n	80034e2 <RI_GetRegCommandParser+0x26>
      retVal = RI_GetReg (*dataElementID,txData, &size, freeSpaceS16);
 80035c2:	2000      	movs	r0, #0
 80035c4:	e7ab      	b.n	800351e <RI_GetRegCommandParser+0x62>
        if (freeSpace >= 2U)
 80035c6:	b2a4      	uxth	r4, r4
 80035c8:	2c01      	cmp	r4, #1
 80035ca:	d9c3      	bls.n	8003554 <RI_GetRegCommandParser+0x98>
          switch (regID)
 80035cc:	f5b3 6f15 	cmp.w	r3, #2384	; 0x950
 80035d0:	f000 835a 	beq.w	8003c88 <RI_GetRegCommandParser+0x7cc>
 80035d4:	f200 80bf 	bhi.w	8003756 <RI_GetRegCommandParser+0x29a>
 80035d8:	f5b3 6f92 	cmp.w	r3, #1168	; 0x490
 80035dc:	f000 834d 	beq.w	8003c7a <RI_GetRegCommandParser+0x7be>
 80035e0:	d91c      	bls.n	800361c <RI_GetRegCommandParser+0x160>
 80035e2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80035e6:	f000 8357 	beq.w	8003c98 <RI_GetRegCommandParser+0x7dc>
 80035ea:	f240 816d 	bls.w	80038c8 <RI_GetRegCommandParser+0x40c>
 80035ee:	f5b3 6f09 	cmp.w	r3, #2192	; 0x890
 80035f2:	f000 8359 	beq.w	8003ca8 <RI_GetRegCommandParser+0x7ec>
 80035f6:	f240 8123 	bls.w	8003840 <RI_GetRegCommandParser+0x384>
 80035fa:	f5b3 6f0d 	cmp.w	r3, #2256	; 0x8d0
 80035fe:	f000 83a3 	beq.w	8003d48 <RI_GetRegCommandParser+0x88c>
 8003602:	f5b3 6f11 	cmp.w	r3, #2320	; 0x910
 8003606:	d12f      	bne.n	8003668 <RI_GetRegCommandParser+0x1ac>
              *regdata16 = MCI_GetIqd(pMCIN).d;
 8003608:	4650      	mov	r0, sl
 800360a:	f7fe fa61 	bl	8001ad0 <MCI_GetIqd>
              break;
 800360e:	2102      	movs	r1, #2
              *regdata16 = MCI_GetIqd(pMCIN).d;
 8003610:	900f      	str	r0, [sp, #60]	; 0x3c
 8003612:	f3c0 400f 	ubfx	r0, r0, #16, #16
 8003616:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8003618:	460b      	mov	r3, r1
              break;
 800361a:	e7c6      	b.n	80035aa <RI_GetRegCommandParser+0xee>
 800361c:	f5b3 7f24 	cmp.w	r3, #656	; 0x290
 8003620:	f000 8390 	beq.w	8003d44 <RI_GetRegCommandParser+0x888>
 8003624:	f240 8185 	bls.w	8003932 <RI_GetRegCommandParser+0x476>
 8003628:	f5b3 7f54 	cmp.w	r3, #848	; 0x350
 800362c:	f000 837e 	beq.w	8003d2c <RI_GetRegCommandParser+0x870>
 8003630:	f240 813a 	bls.w	80038a8 <RI_GetRegCommandParser+0x3ec>
 8003634:	f5b3 7f64 	cmp.w	r3, #912	; 0x390
 8003638:	f000 836c 	beq.w	8003d14 <RI_GetRegCommandParser+0x858>
 800363c:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8003640:	d112      	bne.n	8003668 <RI_GetRegCommandParser+0x1ac>
              *regdata16 = PID_GetKI (&stoPLLSensor[motorID]->PIRegulator);
 8003642:	487a      	ldr	r0, [pc, #488]	; (800382c <RI_GetRegCommandParser+0x370>)
 8003644:	f004 fca2 	bl	8007f8c <PID_GetKI>
 8003648:	2102      	movs	r1, #2
 800364a:	8030      	strh	r0, [r6, #0]
          *size = 2;
 800364c:	460b      	mov	r3, r1
 800364e:	e7ac      	b.n	80035aa <RI_GetRegCommandParser+0xee>
        if (freeSpace > 0U)
 8003650:	2c00      	cmp	r4, #0
 8003652:	f43f af7f 	beq.w	8003554 <RI_GetRegCommandParser+0x98>
          switch (regID)
 8003656:	2b88      	cmp	r3, #136	; 0x88
 8003658:	f000 81e2 	beq.w	8003a20 <RI_GetRegCommandParser+0x564>
 800365c:	2bc8      	cmp	r3, #200	; 0xc8
 800365e:	f000 81d7 	beq.w	8003a10 <RI_GetRegCommandParser+0x554>
 8003662:	2b48      	cmp	r3, #72	; 0x48
 8003664:	f000 81cc 	beq.w	8003a00 <RI_GetRegCommandParser+0x544>
 8003668:	2005      	movs	r0, #5
  return (retVal);
 800366a:	e758      	b.n	800351e <RI_GetRegCommandParser+0x62>
        if (freeSpace >= 4U)
 800366c:	b2a4      	uxth	r4, r4
 800366e:	2c03      	cmp	r4, #3
 8003670:	f67f af70 	bls.w	8003554 <RI_GetRegCommandParser+0x98>
          switch (regID)
 8003674:	2b98      	cmp	r3, #152	; 0x98
 8003676:	f000 823f 	beq.w	8003af8 <RI_GetRegCommandParser+0x63c>
 800367a:	d90c      	bls.n	8003696 <RI_GetRegCommandParser+0x1da>
 800367c:	2bd8      	cmp	r3, #216	; 0xd8
 800367e:	f000 823f 	beq.w	8003b00 <RI_GetRegCommandParser+0x644>
 8003682:	f5b3 7f8c 	cmp.w	r3, #280	; 0x118
 8003686:	d1ef      	bne.n	8003668 <RI_GetRegCommandParser+0x1ac>
              *regdata32 = STO_PLL_GetObservedBemfLevel(stoPLLSensor[motorID]);
 8003688:	4869      	ldr	r0, [pc, #420]	; (8003830 <RI_GetRegCommandParser+0x374>)
 800368a:	f006 faa3 	bl	8009bd4 <STO_PLL_GetObservedBemfLevel>
 800368e:	2104      	movs	r1, #4
 8003690:	6030      	str	r0, [r6, #0]
          *size = 4;
 8003692:	460b      	mov	r3, r1
 8003694:	e789      	b.n	80035aa <RI_GetRegCommandParser+0xee>
 8003696:	2b18      	cmp	r3, #24
 8003698:	f000 8239 	beq.w	8003b0e <RI_GetRegCommandParser+0x652>
 800369c:	2b58      	cmp	r3, #88	; 0x58
 800369e:	d1e3      	bne.n	8003668 <RI_GetRegCommandParser+0x1ac>
              *regdata32 = (((int32_t)MCI_GetAvrgMecSpeedUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 80036a0:	4650      	mov	r0, sl
 80036a2:	f7fe f9ed 	bl	8001a80 <MCI_GetAvrgMecSpeedUnit>
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 80036a6:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80036aa:	0040      	lsls	r0, r0, #1
 80036ac:	2104      	movs	r1, #4
 80036ae:	6030      	str	r0, [r6, #0]
          *size = 4;
 80036b0:	460b      	mov	r3, r1
 80036b2:	e77a      	b.n	80035aa <RI_GetRegCommandParser+0xee>
 80036b4:	2be8      	cmp	r3, #232	; 0xe8
 80036b6:	d1d7      	bne.n	8003668 <RI_GetRegCommandParser+0x1ac>
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 80036b8:	230e      	movs	r3, #14
            if (((*rawSize) + 2U) > freeSpace)
 80036ba:	2c0f      	cmp	r4, #15
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 80036bc:	8033      	strh	r3, [r6, #0]
            if (((*rawSize) + 2U) > freeSpace)
 80036be:	f67f af49 	bls.w	8003554 <RI_GetRegCommandParser+0x98>
              FOCFwConfig_reg_t const *pFOCConfig_reg = FOCConfig_reg[motorID];
 80036c2:	4b5c      	ldr	r3, [pc, #368]	; (8003834 <RI_GetRegCommandParser+0x378>)
        if (freeSpace >= 2U)
 80036c4:	b2a4      	uxth	r4, r4
 80036c6:	e1f7      	b.n	8003ab8 <RI_GetRegCommandParser+0x5fc>
 80036c8:	f5b3 7f0a 	cmp.w	r3, #552	; 0x228
 80036cc:	f000 81b3 	beq.w	8003a36 <RI_GetRegCommandParser+0x57a>
 80036d0:	f5b3 7f5a 	cmp.w	r3, #872	; 0x368
 80036d4:	d12c      	bne.n	8003730 <RI_GetRegCommandParser+0x274>
            *rawSize = 4;
 80036d6:	2304      	movs	r3, #4
 80036d8:	8033      	strh	r3, [r6, #0]
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 80036da:	4650      	mov	r0, sl
 80036dc:	f7fe fa06 	bl	8001aec <MCI_GetIqdref>
 80036e0:	8070      	strh	r0, [r6, #2]
 80036e2:	9004      	str	r0, [sp, #16]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 80036e4:	4650      	mov	r0, sl
 80036e6:	f7fe fa01 	bl	8001aec <MCI_GetIqdref>
        if (freeSpace >= 2U)
 80036ea:	b2a4      	uxth	r4, r4
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 80036ec:	9003      	str	r0, [sp, #12]
 80036ee:	f3c0 400f 	ubfx	r0, r0, #16, #16
 80036f2:	e02a      	b.n	800374a <RI_GetRegCommandParser+0x28e>
 80036f4:	2be0      	cmp	r3, #224	; 0xe0
 80036f6:	d1b7      	bne.n	8003668 <RI_GetRegCommandParser+0x1ac>
        retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 80036f8:	4b4f      	ldr	r3, [pc, #316]	; (8003838 <RI_GetRegCommandParser+0x37c>)
 80036fa:	681b      	ldr	r3, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 80036fc:	f993 1024 	ldrsb.w	r1, [r3, #36]	; 0x24
 8003700:	2900      	cmp	r1, #0
 8003702:	f000 8195 	beq.w	8003a30 <RI_GetRegCommandParser+0x574>
 8003706:	2c01      	cmp	r4, #1
 8003708:	f340 814a 	ble.w	80039a0 <RI_GetRegCommandParser+0x4e4>
 800370c:	f103 0c24 	add.w	ip, r3, #36	; 0x24
 8003710:	4630      	mov	r0, r6
 8003712:	f1c6 0201 	rsb	r2, r6, #1
 8003716:	e002      	b.n	800371e <RI_GetRegCommandParser+0x262>
 8003718:	42a3      	cmp	r3, r4
 800371a:	f280 8141 	bge.w	80039a0 <RI_GetRegCommandParser+0x4e4>
    *tempdestString = *tempsrcString;
 800371e:	f800 1b01 	strb.w	r1, [r0], #1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8003722:	f91c 1f01 	ldrsb.w	r1, [ip, #1]!
 8003726:	1883      	adds	r3, r0, r2
 8003728:	b29b      	uxth	r3, r3
 800372a:	2900      	cmp	r1, #0
 800372c:	d1f4      	bne.n	8003718 <RI_GetRegCommandParser+0x25c>
 800372e:	e738      	b.n	80035a2 <RI_GetRegCommandParser+0xe6>
 8003730:	f5b3 7ff4 	cmp.w	r3, #488	; 0x1e8
 8003734:	d198      	bne.n	8003668 <RI_GetRegCommandParser+0x1ac>
            *rawSize = 4;
 8003736:	2304      	movs	r3, #4
 8003738:	8033      	strh	r3, [r6, #0]
            *torque = MCI_GetLastRampFinalTorque(pMCIN);
 800373a:	4650      	mov	r0, sl
 800373c:	f7fe f996 	bl	8001a6c <MCI_GetLastRampFinalTorque>
 8003740:	8070      	strh	r0, [r6, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 8003742:	4650      	mov	r0, sl
        if (freeSpace >= 2U)
 8003744:	b2a4      	uxth	r4, r4
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 8003746:	f7fe f995 	bl	8001a74 <MCI_GetLastRampFinalDuration>
        *size = (*rawSize) + 2U;
 800374a:	8833      	ldrh	r3, [r6, #0]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 800374c:	80b0      	strh	r0, [r6, #4]
        *size = (*rawSize) + 2U;
 800374e:	3302      	adds	r3, #2
 8003750:	b29b      	uxth	r3, r3
        txData = txData+size;
 8003752:	4619      	mov	r1, r3
 8003754:	e729      	b.n	80035aa <RI_GetRegCommandParser+0xee>
 8003756:	f5b3 6f69 	cmp.w	r3, #3728	; 0xe90
 800375a:	d02f      	beq.n	80037bc <RI_GetRegCommandParser+0x300>
 800375c:	d91d      	bls.n	800379a <RI_GetRegCommandParser+0x2de>
 800375e:	f241 5290 	movw	r2, #5520	; 0x1590
 8003762:	4293      	cmp	r3, r2
 8003764:	f000 8261 	beq.w	8003c2a <RI_GetRegCommandParser+0x76e>
 8003768:	f240 808c 	bls.w	8003884 <RI_GetRegCommandParser+0x3c8>
 800376c:	f241 6250 	movw	r2, #5712	; 0x1650
 8003770:	4293      	cmp	r3, r2
 8003772:	f000 8252 	beq.w	8003c1a <RI_GetRegCommandParser+0x75e>
 8003776:	d973      	bls.n	8003860 <RI_GetRegCommandParser+0x3a4>
 8003778:	f641 02d0 	movw	r2, #6352	; 0x18d0
 800377c:	4293      	cmp	r3, r2
 800377e:	f000 8245 	beq.w	8003c0c <RI_GetRegCommandParser+0x750>
 8003782:	f641 1210 	movw	r2, #6416	; 0x1910
 8003786:	4293      	cmp	r3, r2
 8003788:	f47f af6e 	bne.w	8003668 <RI_GetRegCommandParser+0x1ac>
              *regdataU16 = PID_GetKPDivisorPOW2(&stoPLLSensor[motorID]->PIRegulator);
 800378c:	4827      	ldr	r0, [pc, #156]	; (800382c <RI_GetRegCommandParser+0x370>)
 800378e:	f004 fc03 	bl	8007f98 <PID_GetKPDivisorPOW2>
 8003792:	2102      	movs	r1, #2
 8003794:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8003796:	460b      	mov	r3, r1
 8003798:	e707      	b.n	80035aa <RI_GetRegCommandParser+0xee>
 800379a:	f5b3 6f35 	cmp.w	r3, #2896	; 0xb50
 800379e:	f000 822e 	beq.w	8003bfe <RI_GetRegCommandParser+0x742>
 80037a2:	d92a      	bls.n	80037fa <RI_GetRegCommandParser+0x33e>
 80037a4:	f5b3 6f41 	cmp.w	r3, #3088	; 0xc10
 80037a8:	f000 821f 	beq.w	8003bea <RI_GetRegCommandParser+0x72e>
 80037ac:	d915      	bls.n	80037da <RI_GetRegCommandParser+0x31e>
 80037ae:	f5b3 6f49 	cmp.w	r3, #3216	; 0xc90
 80037b2:	f000 8210 	beq.w	8003bd6 <RI_GetRegCommandParser+0x71a>
 80037b6:	f5b3 6f65 	cmp.w	r3, #3664	; 0xe50
 80037ba:	d102      	bne.n	80037c2 <RI_GetRegCommandParser+0x306>
 80037bc:	2102      	movs	r1, #2
 80037be:	460b      	mov	r3, r1
 80037c0:	e6f3      	b.n	80035aa <RI_GetRegCommandParser+0xee>
 80037c2:	f5b3 6f45 	cmp.w	r3, #3152	; 0xc50
 80037c6:	f47f af4f 	bne.w	8003668 <RI_GetRegCommandParser+0x1ac>
              *regdata16 = STO_PLL_GetEstimatedBemf(stoPLLSensor[motorID]).alpha;
 80037ca:	4819      	ldr	r0, [pc, #100]	; (8003830 <RI_GetRegCommandParser+0x374>)
 80037cc:	f006 f9c8 	bl	8009b60 <STO_PLL_GetEstimatedBemf>
              break;
 80037d0:	2102      	movs	r1, #2
              *regdata16 = STO_PLL_GetEstimatedBemf(stoPLLSensor[motorID]).alpha;
 80037d2:	9006      	str	r0, [sp, #24]
          *size = 2;
 80037d4:	460b      	mov	r3, r1
              *regdata16 = STO_PLL_GetEstimatedBemf(stoPLLSensor[motorID]).alpha;
 80037d6:	8030      	strh	r0, [r6, #0]
              break;
 80037d8:	e6e7      	b.n	80035aa <RI_GetRegCommandParser+0xee>
 80037da:	f5b3 6f39 	cmp.w	r3, #2960	; 0xb90
 80037de:	f000 81f3 	beq.w	8003bc8 <RI_GetRegCommandParser+0x70c>
 80037e2:	f5b3 6f3d 	cmp.w	r3, #3024	; 0xbd0
 80037e6:	f47f af3f 	bne.w	8003668 <RI_GetRegCommandParser+0x1ac>
              *regdata16 = STO_PLL_GetEstimatedCurrent(stoPLLSensor[motorID]).alpha;
 80037ea:	4811      	ldr	r0, [pc, #68]	; (8003830 <RI_GetRegCommandParser+0x374>)
 80037ec:	f006 f9c4 	bl	8009b78 <STO_PLL_GetEstimatedCurrent>
              break;
 80037f0:	2102      	movs	r1, #2
              *regdata16 = STO_PLL_GetEstimatedCurrent(stoPLLSensor[motorID]).alpha;
 80037f2:	9008      	str	r0, [sp, #32]
          *size = 2;
 80037f4:	460b      	mov	r3, r1
              *regdata16 = STO_PLL_GetEstimatedCurrent(stoPLLSensor[motorID]).alpha;
 80037f6:	8030      	strh	r0, [r6, #0]
              break;
 80037f8:	e6d7      	b.n	80035aa <RI_GetRegCommandParser+0xee>
 80037fa:	f5b3 6f21 	cmp.w	r3, #2576	; 0xa10
 80037fe:	f000 81d9 	beq.w	8003bb4 <RI_GetRegCommandParser+0x6f8>
 8003802:	d976      	bls.n	80038f2 <RI_GetRegCommandParser+0x436>
 8003804:	f5b3 6f25 	cmp.w	r3, #2640	; 0xa50
 8003808:	f000 81cc 	beq.w	8003ba4 <RI_GetRegCommandParser+0x6e8>
 800380c:	f5b3 6f29 	cmp.w	r3, #2704	; 0xa90
 8003810:	f47f af2a 	bne.w	8003668 <RI_GetRegCommandParser+0x1ac>
              *regdata16 = MCI_GetValphabeta(pMCIN).beta;
 8003814:	4650      	mov	r0, sl
 8003816:	f7fe f985 	bl	8001b24 <MCI_GetValphabeta>
              break;
 800381a:	2102      	movs	r1, #2
              *regdata16 = MCI_GetValphabeta(pMCIN).beta;
 800381c:	9009      	str	r0, [sp, #36]	; 0x24
 800381e:	f3c0 400f 	ubfx	r0, r0, #16, #16
 8003822:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8003824:	460b      	mov	r3, r1
              break;
 8003826:	e6c0      	b.n	80035aa <RI_GetRegCommandParser+0xee>
 8003828:	08009fd4 	.word	0x08009fd4
 800382c:	200003e4 	.word	0x200003e4
 8003830:	200003b0 	.word	0x200003b0
 8003834:	20000584 	.word	0x20000584
 8003838:	20000588 	.word	0x20000588
 800383c:	2000095c 	.word	0x2000095c
 8003840:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8003844:	f000 81a4 	beq.w	8003b90 <RI_GetRegCommandParser+0x6d4>
 8003848:	f5b3 6f05 	cmp.w	r3, #2128	; 0x850
 800384c:	f47f af0c 	bne.w	8003668 <RI_GetRegCommandParser+0x1ac>
              *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 8003850:	4650      	mov	r0, sl
 8003852:	f7fe f92f 	bl	8001ab4 <MCI_GetIalphabeta>
              break;
 8003856:	2102      	movs	r1, #2
              *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 8003858:	9012      	str	r0, [sp, #72]	; 0x48
          *size = 2;
 800385a:	460b      	mov	r3, r1
              *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 800385c:	8030      	strh	r0, [r6, #0]
              break;
 800385e:	e6a4      	b.n	80035aa <RI_GetRegCommandParser+0xee>
 8003860:	f241 52d0 	movw	r2, #5584	; 0x15d0
 8003864:	4293      	cmp	r3, r2
 8003866:	f000 8200 	beq.w	8003c6a <RI_GetRegCommandParser+0x7ae>
 800386a:	f241 6210 	movw	r2, #5648	; 0x1610
 800386e:	4293      	cmp	r3, r2
 8003870:	f47f aefa 	bne.w	8003668 <RI_GetRegCommandParser+0x1ac>
              *regdataU16 = PID_GetKIDivisorPOW2(pPIDIq[motorID]);
 8003874:	4bba      	ldr	r3, [pc, #744]	; (8003b60 <RI_GetRegCommandParser+0x6a4>)
 8003876:	6818      	ldr	r0, [r3, #0]
 8003878:	f004 fb98 	bl	8007fac <PID_GetKIDivisorPOW2>
 800387c:	2102      	movs	r1, #2
 800387e:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8003880:	460b      	mov	r3, r1
 8003882:	e692      	b.n	80035aa <RI_GetRegCommandParser+0xee>
 8003884:	f241 42d0 	movw	r2, #5328	; 0x14d0
 8003888:	4293      	cmp	r3, r2
 800388a:	f000 8217 	beq.w	8003cbc <RI_GetRegCommandParser+0x800>
 800388e:	d95f      	bls.n	8003950 <RI_GetRegCommandParser+0x494>
 8003890:	f241 5210 	movw	r2, #5392	; 0x1510
 8003894:	4293      	cmp	r3, r2
 8003896:	f000 821a 	beq.w	8003cce <RI_GetRegCommandParser+0x812>
 800389a:	f241 5250 	movw	r2, #5456	; 0x1550
 800389e:	4293      	cmp	r3, r2
 80038a0:	f47f aee2 	bne.w	8003668 <RI_GetRegCommandParser+0x1ac>
              *regdataU16 = PID_GetKIDivisorPOW2(pPIDId[motorID]);
 80038a4:	4baf      	ldr	r3, [pc, #700]	; (8003b64 <RI_GetRegCommandParser+0x6a8>)
 80038a6:	e7e6      	b.n	8003876 <RI_GetRegCommandParser+0x3ba>
 80038a8:	f5b3 7f34 	cmp.w	r3, #720	; 0x2d0
 80038ac:	f000 820d 	beq.w	8003cca <RI_GetRegCommandParser+0x80e>
 80038b0:	f5b3 7f44 	cmp.w	r3, #784	; 0x310
 80038b4:	f47f aed8 	bne.w	8003668 <RI_GetRegCommandParser+0x1ac>
              *regdata16 = PID_GetKD(pPIDId[motorID]);
 80038b8:	4baa      	ldr	r3, [pc, #680]	; (8003b64 <RI_GetRegCommandParser+0x6a8>)
 80038ba:	6818      	ldr	r0, [r3, #0]
 80038bc:	f004 fb92 	bl	8007fe4 <PID_GetKD>
              break;
 80038c0:	2102      	movs	r1, #2
              *regdata16 = PID_GetKD(pPIDId[motorID]);
 80038c2:	8030      	strh	r0, [r6, #0]
          *size = 2;
 80038c4:	460b      	mov	r3, r1
              break;
 80038c6:	e670      	b.n	80035aa <RI_GetRegCommandParser+0xee>
 80038c8:	f5b3 6fc2 	cmp.w	r3, #1552	; 0x610
 80038cc:	f000 821a 	beq.w	8003d04 <RI_GetRegCommandParser+0x848>
 80038d0:	d91f      	bls.n	8003912 <RI_GetRegCommandParser+0x456>
 80038d2:	f5b3 6fca 	cmp.w	r3, #1616	; 0x650
 80038d6:	f000 820d 	beq.w	8003cf4 <RI_GetRegCommandParser+0x838>
 80038da:	f5b3 6fd2 	cmp.w	r3, #1680	; 0x690
 80038de:	f47f aec3 	bne.w	8003668 <RI_GetRegCommandParser+0x1ac>
              *regdata16 = (int16_t)DAC_GetChannelConfig(&DAC_Handle , DAC_CH2);
 80038e2:	2101      	movs	r1, #1
 80038e4:	48a0      	ldr	r0, [pc, #640]	; (8003b68 <RI_GetRegCommandParser+0x6ac>)
 80038e6:	f7fd fcdd 	bl	80012a4 <DAC_GetChannelConfig>
              break;
 80038ea:	2102      	movs	r1, #2
              *regdata16 = (int16_t)DAC_GetChannelConfig(&DAC_Handle , DAC_CH2);
 80038ec:	8030      	strh	r0, [r6, #0]
          *size = 2;
 80038ee:	460b      	mov	r3, r1
              break;
 80038f0:	e65b      	b.n	80035aa <RI_GetRegCommandParser+0xee>
 80038f2:	f5b3 6f19 	cmp.w	r3, #2448	; 0x990
 80038f6:	f000 81f3 	beq.w	8003ce0 <RI_GetRegCommandParser+0x824>
 80038fa:	f5b3 6f1d 	cmp.w	r3, #2512	; 0x9d0
 80038fe:	f47f aeb3 	bne.w	8003668 <RI_GetRegCommandParser+0x1ac>
              *regdata16 = MCI_GetVqd(pMCIN).q;
 8003902:	4650      	mov	r0, sl
 8003904:	f7fe f900 	bl	8001b08 <MCI_GetVqd>
              break;
 8003908:	2102      	movs	r1, #2
              *regdata16 = MCI_GetVqd(pMCIN).q;
 800390a:	900c      	str	r0, [sp, #48]	; 0x30
          *size = 2;
 800390c:	460b      	mov	r3, r1
              *regdata16 = MCI_GetVqd(pMCIN).q;
 800390e:	8030      	strh	r0, [r6, #0]
              break;
 8003910:	e64b      	b.n	80035aa <RI_GetRegCommandParser+0xee>
 8003912:	f5b3 6fb2 	cmp.w	r3, #1424	; 0x590
 8003916:	f000 81dc 	beq.w	8003cd2 <RI_GetRegCommandParser+0x816>
 800391a:	f5b3 6fba 	cmp.w	r3, #1488	; 0x5d0
 800391e:	f47f aea3 	bne.w	8003668 <RI_GetRegCommandParser+0x1ac>
              *regdata16 = NTC_GetAvTemp_C(pTemperatureSensor[motorID]);
 8003922:	4b92      	ldr	r3, [pc, #584]	; (8003b6c <RI_GetRegCommandParser+0x6b0>)
 8003924:	6818      	ldr	r0, [r3, #0]
 8003926:	f004 fb0f 	bl	8007f48 <NTC_GetAvTemp_C>
              break;
 800392a:	2102      	movs	r1, #2
              *regdata16 = NTC_GetAvTemp_C(pTemperatureSensor[motorID]);
 800392c:	8030      	strh	r0, [r6, #0]
          *size = 2;
 800392e:	460b      	mov	r3, r1
              break;
 8003930:	e63b      	b.n	80035aa <RI_GetRegCommandParser+0xee>
 8003932:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8003936:	f000 8190 	beq.w	8003c5a <RI_GetRegCommandParser+0x79e>
 800393a:	d91a      	bls.n	8003972 <RI_GetRegCommandParser+0x4b6>
 800393c:	f5b3 7fe8 	cmp.w	r3, #464	; 0x1d0
 8003940:	f000 8183 	beq.w	8003c4a <RI_GetRegCommandParser+0x78e>
 8003944:	f5b3 7f04 	cmp.w	r3, #528	; 0x210
 8003948:	f47f ae8e 	bne.w	8003668 <RI_GetRegCommandParser+0x1ac>
              *regdata16 = PID_GetKD(pPIDIq[motorID]);
 800394c:	4b84      	ldr	r3, [pc, #528]	; (8003b60 <RI_GetRegCommandParser+0x6a4>)
 800394e:	e7b4      	b.n	80038ba <RI_GetRegCommandParser+0x3fe>
 8003950:	f241 4250 	movw	r2, #5200	; 0x1450
 8003954:	4293      	cmp	r3, r2
 8003956:	f000 8171 	beq.w	8003c3c <RI_GetRegCommandParser+0x780>
 800395a:	f241 4290 	movw	r2, #5264	; 0x1490
 800395e:	4293      	cmp	r3, r2
 8003960:	f47f ae82 	bne.w	8003668 <RI_GetRegCommandParser+0x1ac>
              *regdataU16 = (uint16_t)PID_GetKIDivisorPOW2(pPIDSpeed[motorID]);
 8003964:	4882      	ldr	r0, [pc, #520]	; (8003b70 <RI_GetRegCommandParser+0x6b4>)
 8003966:	f004 fb21 	bl	8007fac <PID_GetKIDivisorPOW2>
 800396a:	2102      	movs	r1, #2
 800396c:	8030      	strh	r0, [r6, #0]
          *size = 2;
 800396e:	460b      	mov	r3, r1
 8003970:	e61b      	b.n	80035aa <RI_GetRegCommandParser+0xee>
 8003972:	2bd0      	cmp	r3, #208	; 0xd0
 8003974:	f000 815b 	beq.w	8003c2e <RI_GetRegCommandParser+0x772>
 8003978:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 800397c:	d106      	bne.n	800398c <RI_GetRegCommandParser+0x4d0>
              *regdata16 = PID_GetKD(pPIDSpeed[motorID]);
 800397e:	487c      	ldr	r0, [pc, #496]	; (8003b70 <RI_GetRegCommandParser+0x6b4>)
 8003980:	f004 fb30 	bl	8007fe4 <PID_GetKD>
              break;
 8003984:	2102      	movs	r1, #2
              *regdata16 = PID_GetKD(pPIDSpeed[motorID]);
 8003986:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8003988:	460b      	mov	r3, r1
              break;
 800398a:	e60e      	b.n	80035aa <RI_GetRegCommandParser+0xee>
 800398c:	2b90      	cmp	r3, #144	; 0x90
 800398e:	f47f ae6b 	bne.w	8003668 <RI_GetRegCommandParser+0x1ac>
              *regdata16 = PID_GetKP(pPIDSpeed[motorID]);
 8003992:	4877      	ldr	r0, [pc, #476]	; (8003b70 <RI_GetRegCommandParser+0x6b4>)
 8003994:	f004 faf6 	bl	8007f84 <PID_GetKP>
 8003998:	2102      	movs	r1, #2
 800399a:	8030      	strh	r0, [r6, #0]
          *size = 2;
 800399c:	460b      	mov	r3, r1
 800399e:	e604      	b.n	80035aa <RI_GetRegCommandParser+0xee>
    retVal = MCP_ERROR_STRING_FORMAT;
 80039a0:	2006      	movs	r0, #6
 80039a2:	e5bc      	b.n	800351e <RI_GetRegCommandParser+0x62>
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 80039a4:	4b73      	ldr	r3, [pc, #460]	; (8003b74 <RI_GetRegCommandParser+0x6b8>)
 80039a6:	f993 1000 	ldrsb.w	r1, [r3]
 80039aa:	2900      	cmp	r1, #0
 80039ac:	d040      	beq.n	8003a30 <RI_GetRegCommandParser+0x574>
 80039ae:	2c01      	cmp	r4, #1
 80039b0:	ddf6      	ble.n	80039a0 <RI_GetRegCommandParser+0x4e4>
 80039b2:	469c      	mov	ip, r3
 80039b4:	4630      	mov	r0, r6
 80039b6:	f1c6 0201 	rsb	r2, r6, #1
 80039ba:	e001      	b.n	80039c0 <RI_GetRegCommandParser+0x504>
 80039bc:	42a3      	cmp	r3, r4
 80039be:	daef      	bge.n	80039a0 <RI_GetRegCommandParser+0x4e4>
    *tempdestString = *tempsrcString;
 80039c0:	f800 1b01 	strb.w	r1, [r0], #1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 80039c4:	f91c 1f01 	ldrsb.w	r1, [ip, #1]!
 80039c8:	1883      	adds	r3, r0, r2
 80039ca:	b29b      	uxth	r3, r3
 80039cc:	2900      	cmp	r1, #0
 80039ce:	d1f5      	bne.n	80039bc <RI_GetRegCommandParser+0x500>
 80039d0:	e5e7      	b.n	80035a2 <RI_GetRegCommandParser+0xe6>
            retVal = RI_MovString (PWR_BOARD_NAME[motorID] ,charData, size, freeSpace);
 80039d2:	4b69      	ldr	r3, [pc, #420]	; (8003b78 <RI_GetRegCommandParser+0x6bc>)
 80039d4:	681b      	ldr	r3, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 80039d6:	f993 1000 	ldrsb.w	r1, [r3]
 80039da:	b349      	cbz	r1, 8003a30 <RI_GetRegCommandParser+0x574>
 80039dc:	2c01      	cmp	r4, #1
 80039de:	dddf      	ble.n	80039a0 <RI_GetRegCommandParser+0x4e4>
 80039e0:	469c      	mov	ip, r3
 80039e2:	4630      	mov	r0, r6
 80039e4:	f1c6 0201 	rsb	r2, r6, #1
 80039e8:	e001      	b.n	80039ee <RI_GetRegCommandParser+0x532>
 80039ea:	42a3      	cmp	r3, r4
 80039ec:	dad8      	bge.n	80039a0 <RI_GetRegCommandParser+0x4e4>
    *tempdestString = *tempsrcString;
 80039ee:	f800 1b01 	strb.w	r1, [r0], #1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 80039f2:	f91c 1f01 	ldrsb.w	r1, [ip, #1]!
 80039f6:	1883      	adds	r3, r0, r2
 80039f8:	b29b      	uxth	r3, r3
 80039fa:	2900      	cmp	r1, #0
 80039fc:	d1f5      	bne.n	80039ea <RI_GetRegCommandParser+0x52e>
 80039fe:	e5d0      	b.n	80035a2 <RI_GetRegCommandParser+0xe6>
              *data = (uint8_t)MCI_GetSTMState(pMCIN);
 8003a00:	4650      	mov	r0, sl
 8003a02:	f7fd ffb7 	bl	8001974 <MCI_GetSTMState>
        if (freeSpace >= 2U)
 8003a06:	2101      	movs	r1, #1
 8003a08:	b2a4      	uxth	r4, r4
              *data = (uint8_t)MCI_GetSTMState(pMCIN);
 8003a0a:	7030      	strb	r0, [r6, #0]
          *size = 1;
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	e5cc      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *data = (RevUpControl[motorID] != MC_NULL) ? (uint8_t)RUC_GetNumberOfPhases(RevUpControl[motorID]) : 0U;
 8003a10:	485a      	ldr	r0, [pc, #360]	; (8003b7c <RI_GetRegCommandParser+0x6c0>)
 8003a12:	f005 fcf7 	bl	8009404 <RUC_GetNumberOfPhases>
              break;
 8003a16:	2101      	movs	r1, #1
        if (freeSpace >= 2U)
 8003a18:	b2a4      	uxth	r4, r4
              *data = (RevUpControl[motorID] != MC_NULL) ? (uint8_t)RUC_GetNumberOfPhases(RevUpControl[motorID]) : 0U;
 8003a1a:	7030      	strb	r0, [r6, #0]
          *size = 1;
 8003a1c:	460b      	mov	r3, r1
              break;
 8003a1e:	e5c4      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 8003a20:	4650      	mov	r0, sl
 8003a22:	f7fd fffb 	bl	8001a1c <MCI_GetControlMode>
              break;
 8003a26:	2101      	movs	r1, #1
        if (freeSpace >= 2U)
 8003a28:	b2a4      	uxth	r4, r4
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 8003a2a:	7030      	strb	r0, [r6, #0]
          *size = 1;
 8003a2c:	460b      	mov	r3, r1
              break;
 8003a2e:	e5bc      	b.n	80035aa <RI_GetRegCommandParser+0xee>
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8003a30:	2101      	movs	r1, #1
  *size= 1U ; /* /0 is the min String size */
 8003a32:	460b      	mov	r3, r1
 8003a34:	e5b6      	b.n	80035a4 <RI_GetRegCommandParser+0xe8>
            *rawSize = (uint16_t)RUC_MAX_PHASE_NUMBER*8U;
 8003a36:	2328      	movs	r3, #40	; 0x28
            if (((*rawSize) + 2U) > freeSpace)
 8003a38:	2c29      	cmp	r4, #41	; 0x29
            *rawSize = (uint16_t)RUC_MAX_PHASE_NUMBER*8U;
 8003a3a:	8033      	strh	r3, [r6, #0]
            if (((*rawSize) + 2U) > freeSpace)
 8003a3c:	f67f ad8a 	bls.w	8003554 <RI_GetRegCommandParser+0x98>
 8003a40:	f04f 0b00 	mov.w	fp, #0
 8003a44:	9401      	str	r4, [sp, #4]
 8003a46:	465c      	mov	r4, fp
 8003a48:	46b3      	mov	fp, r6
                (void)RUC_GetPhase( RevUpControl[motorID] ,i, &revUpPhase);
 8003a4a:	b2e1      	uxtb	r1, r4
 8003a4c:	aa15      	add	r2, sp, #84	; 0x54
 8003a4e:	484b      	ldr	r0, [pc, #300]	; (8003b7c <RI_GetRegCommandParser+0x6c0>)
 8003a50:	f005 fcdc 	bl	800940c <RUC_GetPhase>
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8003a54:	f9bd 2056 	ldrsh.w	r2, [sp, #86]	; 0x56
 8003a58:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003a5c:	0052      	lsls	r2, r2, #1
 8003a5e:	f8cb 2002 	str.w	r2, [fp, #2]
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 8003a62:	f8bd 2058 	ldrh.w	r2, [sp, #88]	; 0x58
 8003a66:	f8ab 2006 	strh.w	r2, [fp, #6]
              for (i = 0; i <RUC_MAX_PHASE_NUMBER; i++)
 8003a6a:	3401      	adds	r4, #1
                *durationms  = revUpPhase.hDurationms;
 8003a6c:	f8bd 2054 	ldrh.w	r2, [sp, #84]	; 0x54
 8003a70:	f82b 2f08 	strh.w	r2, [fp, #8]!
              for (i = 0; i <RUC_MAX_PHASE_NUMBER; i++)
 8003a74:	2c05      	cmp	r4, #5
 8003a76:	d1e8      	bne.n	8003a4a <RI_GetRegCommandParser+0x58e>
        *size = (*rawSize) + 2U;
 8003a78:	8833      	ldrh	r3, [r6, #0]
        if (freeSpace >= 2U)
 8003a7a:	9c01      	ldr	r4, [sp, #4]
        *size = (*rawSize) + 2U;
 8003a7c:	3302      	adds	r3, #2
 8003a7e:	b29b      	uxth	r3, r3
        if (freeSpace >= 2U)
 8003a80:	b2a4      	uxth	r4, r4
        txData = txData+size;
 8003a82:	4619      	mov	r1, r3
        break;
 8003a84:	e591      	b.n	80035aa <RI_GetRegCommandParser+0xee>
            *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 8003a86:	4650      	mov	r0, sl
 8003a88:	f7fd ffec 	bl	8001a64 <MCI_GetLastRampFinalSpeed>
 8003a8c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003a90:	0040      	lsls	r0, r0, #1
 8003a92:	f8c6 0002 	str.w	r0, [r6, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8003a96:	4650      	mov	r0, sl
 8003a98:	f7fd ffec 	bl	8001a74 <MCI_GetLastRampFinalDuration>
            *rawSize = 6;
 8003a9c:	2306      	movs	r3, #6
        if (freeSpace >= 2U)
 8003a9e:	2108      	movs	r1, #8
            *rawSize = 6;
 8003aa0:	8033      	strh	r3, [r6, #0]
        if (freeSpace >= 2U)
 8003aa2:	b2a4      	uxth	r4, r4
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8003aa4:	80f0      	strh	r0, [r6, #6]
        *size = (*rawSize) + 2U;
 8003aa6:	460b      	mov	r3, r1
 8003aa8:	e57f      	b.n	80035aa <RI_GetRegCommandParser+0xee>
        *rawSize = sizeof(ApplicationConfig_reg_t);
 8003aaa:	230e      	movs	r3, #14
        if ((*rawSize) +2  > freeSpace)
 8003aac:	2c0f      	cmp	r4, #15
        *rawSize = sizeof(ApplicationConfig_reg_t);
 8003aae:	8033      	strh	r3, [r6, #0]
        if ((*rawSize) +2  > freeSpace)
 8003ab0:	f77f ad50 	ble.w	8003554 <RI_GetRegCommandParser+0x98>
          memcpy(rawData, ApplicationConfig_reg[motorID], sizeof(ApplicationConfig_reg_t));
 8003ab4:	4b32      	ldr	r3, [pc, #200]	; (8003b80 <RI_GetRegCommandParser+0x6c4>)
        if (freeSpace >= 2U)
 8003ab6:	b2a4      	uxth	r4, r4
              (void)memcpy(rawData, (uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f8d3 c000 	ldr.w	ip, [r3]
 8003abe:	6858      	ldr	r0, [r3, #4]
 8003ac0:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8003ac4:	f8c2 e008 	str.w	lr, [r2, #8]
 8003ac8:	f8c2 c000 	str.w	ip, [r2]
 8003acc:	6050      	str	r0, [r2, #4]
 8003ace:	899b      	ldrh	r3, [r3, #12]
 8003ad0:	8193      	strh	r3, [r2, #12]
        if (freeSpace >= 2U)
 8003ad2:	2110      	movs	r1, #16
        *size = (*rawSize) + 2U;
 8003ad4:	460b      	mov	r3, r1
 8003ad6:	e568      	b.n	80035aa <RI_GetRegCommandParser+0xee>
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8003ad8:	230a      	movs	r3, #10
            if (((*rawSize) + 2U) > freeSpace)
 8003ada:	2c0b      	cmp	r4, #11
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8003adc:	8033      	strh	r3, [r6, #0]
            if (((*rawSize) + 2U) > freeSpace)
 8003ade:	f67f ad39 	bls.w	8003554 <RI_GetRegCommandParser+0x98>
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 8003ae2:	4b28      	ldr	r3, [pc, #160]	; (8003b84 <RI_GetRegCommandParser+0x6c8>)
 8003ae4:	6818      	ldr	r0, [r3, #0]
 8003ae6:	6010      	str	r0, [r2, #0]
        if (freeSpace >= 2U)
 8003ae8:	210c      	movs	r1, #12
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 8003aea:	6858      	ldr	r0, [r3, #4]
 8003aec:	891b      	ldrh	r3, [r3, #8]
 8003aee:	8113      	strh	r3, [r2, #8]
        if (freeSpace >= 2U)
 8003af0:	b2a4      	uxth	r4, r4
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 8003af2:	6050      	str	r0, [r2, #4]
        *size = (*rawSize) + 2U;
 8003af4:	460b      	mov	r3, r1
 8003af6:	e558      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8003af8:	4650      	mov	r0, sl
 8003afa:	f7fd ffc9 	bl	8001a90 <MCI_GetMecSpeedRefUnit>
 8003afe:	e5d2      	b.n	80036a6 <RI_GetRegCommandParser+0x1ea>
              *regdata32 = STO_PLL_GetEstimatedBemfLevel(stoPLLSensor[motorID]);
 8003b00:	4821      	ldr	r0, [pc, #132]	; (8003b88 <RI_GetRegCommandParser+0x6cc>)
 8003b02:	f006 f863 	bl	8009bcc <STO_PLL_GetEstimatedBemfLevel>
 8003b06:	2104      	movs	r1, #4
 8003b08:	6030      	str	r0, [r6, #0]
          *size = 4;
 8003b0a:	460b      	mov	r3, r1
 8003b0c:	e54d      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *regdataU32 = MCI_GetFaultState(pMCIN);
 8003b0e:	4650      	mov	r0, sl
 8003b10:	f7fd ff7e 	bl	8001a10 <MCI_GetFaultState>
 8003b14:	2104      	movs	r1, #4
 8003b16:	6030      	str	r0, [r6, #0]
          *size = 4;
 8003b18:	460b      	mov	r3, r1
 8003b1a:	e546      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              MotorConfig_reg_t const *pMotorConfig_reg = MotorConfig_reg[motorID];
 8003b1c:	4b1b      	ldr	r3, [pc, #108]	; (8003b8c <RI_GetRegCommandParser+0x6d0>)
              (void)memcpy(rawData, (uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f103 0b30 	add.w	fp, r3, #48	; 0x30
 8003b24:	f8d3 c000 	ldr.w	ip, [r3]
 8003b28:	6858      	ldr	r0, [r3, #4]
 8003b2a:	6899      	ldr	r1, [r3, #8]
 8003b2c:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8003b30:	f8c2 e00c 	str.w	lr, [r2, #12]
 8003b34:	3310      	adds	r3, #16
 8003b36:	455b      	cmp	r3, fp
 8003b38:	f8c2 c000 	str.w	ip, [r2]
 8003b3c:	6050      	str	r0, [r2, #4]
 8003b3e:	6091      	str	r1, [r2, #8]
 8003b40:	f102 0210 	add.w	r2, r2, #16
 8003b44:	d1ee      	bne.n	8003b24 <RI_GetRegCommandParser+0x668>
 8003b46:	6859      	ldr	r1, [r3, #4]
 8003b48:	6818      	ldr	r0, [r3, #0]
 8003b4a:	689b      	ldr	r3, [r3, #8]
 8003b4c:	6051      	str	r1, [r2, #4]
        if (freeSpace >= 2U)
 8003b4e:	213e      	movs	r1, #62	; 0x3e
              (void)memcpy(rawData, (uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 8003b50:	6093      	str	r3, [r2, #8]
        if (freeSpace >= 2U)
 8003b52:	b2a4      	uxth	r4, r4
              (void)memcpy(rawData, (uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 8003b54:	6010      	str	r0, [r2, #0]
        *size = (*rawSize) + 2U;
 8003b56:	460b      	mov	r3, r1
 8003b58:	e527      	b.n	80035aa <RI_GetRegCommandParser+0xee>
  uint8_t retVal = MCP_CMD_NOK;
 8003b5a:	2001      	movs	r0, #1
 8003b5c:	e4df      	b.n	800351e <RI_GetRegCommandParser+0x62>
 8003b5e:	bf00      	nop
 8003b60:	20000574 	.word	0x20000574
 8003b64:	20000570 	.word	0x20000570
 8003b68:	200006a0 	.word	0x200006a0
 8003b6c:	2000057c 	.word	0x2000057c
 8003b70:	20000134 	.word	0x20000134
 8003b74:	08009fe4 	.word	0x08009fe4
 8003b78:	2000058c 	.word	0x2000058c
 8003b7c:	20000324 	.word	0x20000324
 8003b80:	20000580 	.word	0x20000580
 8003b84:	0800a06c 	.word	0x0800a06c
 8003b88:	200003b0 	.word	0x200003b0
 8003b8c:	20000588 	.word	0x20000588
              *regdata16 = MCI_GetIab(pMCIN).b;
 8003b90:	4650      	mov	r0, sl
 8003b92:	f7fd ff81 	bl	8001a98 <MCI_GetIab>
              break;
 8003b96:	2102      	movs	r1, #2
              *regdata16 = MCI_GetIab(pMCIN).b;
 8003b98:	9013      	str	r0, [sp, #76]	; 0x4c
 8003b9a:	f3c0 400f 	ubfx	r0, r0, #16, #16
 8003b9e:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8003ba0:	460b      	mov	r3, r1
              break;
 8003ba2:	e502      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 8003ba4:	4650      	mov	r0, sl
 8003ba6:	f7fd ffbd 	bl	8001b24 <MCI_GetValphabeta>
              break;
 8003baa:	2102      	movs	r1, #2
              *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 8003bac:	900a      	str	r0, [sp, #40]	; 0x28
          *size = 2;
 8003bae:	460b      	mov	r3, r1
              *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 8003bb0:	8030      	strh	r0, [r6, #0]
              break;
 8003bb2:	e4fa      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *regdata16 = MCI_GetVqd(pMCIN).d;
 8003bb4:	4650      	mov	r0, sl
 8003bb6:	f7fd ffa7 	bl	8001b08 <MCI_GetVqd>
              break;
 8003bba:	2102      	movs	r1, #2
              *regdata16 = MCI_GetVqd(pMCIN).d;
 8003bbc:	900b      	str	r0, [sp, #44]	; 0x2c
 8003bbe:	f3c0 400f 	ubfx	r0, r0, #16, #16
 8003bc2:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8003bc4:	460b      	mov	r3, r1
              break;
 8003bc6:	e4f0      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *regdata16 = SPD_GetS16Speed((SpeednPosFdbk_Handle_t *)stoPLLSensor[motorID]);
 8003bc8:	4863      	ldr	r0, [pc, #396]	; (8003d58 <RI_GetRegCommandParser+0x89c>)
 8003bca:	f005 fc71 	bl	80094b0 <SPD_GetS16Speed>
              break;
 8003bce:	2102      	movs	r1, #2
              *regdata16 = SPD_GetS16Speed((SpeednPosFdbk_Handle_t *)stoPLLSensor[motorID]);
 8003bd0:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8003bd2:	460b      	mov	r3, r1
              break;
 8003bd4:	e4e9      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *regdata16 = STO_PLL_GetEstimatedBemf(stoPLLSensor[motorID]).beta;
 8003bd6:	4860      	ldr	r0, [pc, #384]	; (8003d58 <RI_GetRegCommandParser+0x89c>)
 8003bd8:	f005 ffc2 	bl	8009b60 <STO_PLL_GetEstimatedBemf>
              break;
 8003bdc:	2102      	movs	r1, #2
              *regdata16 = STO_PLL_GetEstimatedBemf(stoPLLSensor[motorID]).beta;
 8003bde:	9005      	str	r0, [sp, #20]
 8003be0:	f3c0 400f 	ubfx	r0, r0, #16, #16
 8003be4:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8003be6:	460b      	mov	r3, r1
              break;
 8003be8:	e4df      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *regdata16 = STO_PLL_GetEstimatedCurrent(stoPLLSensor[motorID]).beta;
 8003bea:	485b      	ldr	r0, [pc, #364]	; (8003d58 <RI_GetRegCommandParser+0x89c>)
 8003bec:	f005 ffc4 	bl	8009b78 <STO_PLL_GetEstimatedCurrent>
              break;
 8003bf0:	2102      	movs	r1, #2
              *regdata16 = STO_PLL_GetEstimatedCurrent(stoPLLSensor[motorID]).beta;
 8003bf2:	9007      	str	r0, [sp, #28]
 8003bf4:	f3c0 400f 	ubfx	r0, r0, #16, #16
 8003bf8:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8003bfa:	460b      	mov	r3, r1
              break;
 8003bfc:	e4d5      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *regdata16 = SPD_GetElAngle((SpeednPosFdbk_Handle_t *)stoPLLSensor[motorID]);
 8003bfe:	4856      	ldr	r0, [pc, #344]	; (8003d58 <RI_GetRegCommandParser+0x89c>)
 8003c00:	f005 fc14 	bl	800942c <SPD_GetElAngle>
              break;
 8003c04:	2102      	movs	r1, #2
              *regdata16 = SPD_GetElAngle((SpeednPosFdbk_Handle_t *)stoPLLSensor[motorID]);
 8003c06:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8003c08:	460b      	mov	r3, r1
              break;
 8003c0a:	e4ce      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *regdataU16 = PID_GetKIDivisorPOW2(&stoPLLSensor[motorID]->PIRegulator);
 8003c0c:	4853      	ldr	r0, [pc, #332]	; (8003d5c <RI_GetRegCommandParser+0x8a0>)
 8003c0e:	f004 f9cd 	bl	8007fac <PID_GetKIDivisorPOW2>
 8003c12:	2102      	movs	r1, #2
 8003c14:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8003c16:	460b      	mov	r3, r1
 8003c18:	e4c7      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDIq[motorID]);
 8003c1a:	4b51      	ldr	r3, [pc, #324]	; (8003d60 <RI_GetRegCommandParser+0x8a4>)
 8003c1c:	6818      	ldr	r0, [r3, #0]
 8003c1e:	f004 f9e5 	bl	8007fec <PID_GetKDDivisorPOW2>
 8003c22:	2102      	movs	r1, #2
 8003c24:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8003c26:	460b      	mov	r3, r1
 8003c28:	e4bf      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDId[motorID]);
 8003c2a:	4b4e      	ldr	r3, [pc, #312]	; (8003d64 <RI_GetRegCommandParser+0x8a8>)
 8003c2c:	e7f6      	b.n	8003c1c <RI_GetRegCommandParser+0x760>
              *regdata16 = PID_GetKI(pPIDSpeed[motorID]);
 8003c2e:	484e      	ldr	r0, [pc, #312]	; (8003d68 <RI_GetRegCommandParser+0x8ac>)
 8003c30:	f004 f9ac 	bl	8007f8c <PID_GetKI>
              break;
 8003c34:	2102      	movs	r1, #2
              *regdata16 = PID_GetKI(pPIDSpeed[motorID]);
 8003c36:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8003c38:	460b      	mov	r3, r1
              break;
 8003c3a:	e4b6      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *regdataU16 = (uint16_t)PID_GetKPDivisorPOW2(pPIDSpeed[motorID]);
 8003c3c:	484a      	ldr	r0, [pc, #296]	; (8003d68 <RI_GetRegCommandParser+0x8ac>)
 8003c3e:	f004 f9ab 	bl	8007f98 <PID_GetKPDivisorPOW2>
 8003c42:	2102      	movs	r1, #2
 8003c44:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8003c46:	460b      	mov	r3, r1
 8003c48:	e4af      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *regdata16 = PID_GetKI(pPIDIq[motorID]);
 8003c4a:	4b45      	ldr	r3, [pc, #276]	; (8003d60 <RI_GetRegCommandParser+0x8a4>)
              *regdata16 = PID_GetKI(pPIDId[motorID]);
 8003c4c:	6818      	ldr	r0, [r3, #0]
 8003c4e:	f004 f99d 	bl	8007f8c <PID_GetKI>
              break;
 8003c52:	2102      	movs	r1, #2
              *regdata16 = PID_GetKI(pPIDId[motorID]);
 8003c54:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8003c56:	460b      	mov	r3, r1
              break;
 8003c58:	e4a7      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *regdata16 = PID_GetKP(pPIDIq[motorID]);
 8003c5a:	4b41      	ldr	r3, [pc, #260]	; (8003d60 <RI_GetRegCommandParser+0x8a4>)
              *regdata16 = PID_GetKP(pPIDId[motorID]);
 8003c5c:	6818      	ldr	r0, [r3, #0]
 8003c5e:	f004 f991 	bl	8007f84 <PID_GetKP>
              break;
 8003c62:	2102      	movs	r1, #2
              *regdata16 = PID_GetKP(pPIDId[motorID]);
 8003c64:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8003c66:	460b      	mov	r3, r1
              break;
 8003c68:	e49f      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *regdataU16 = PID_GetKPDivisorPOW2(pPIDIq[motorID]);
 8003c6a:	4b3d      	ldr	r3, [pc, #244]	; (8003d60 <RI_GetRegCommandParser+0x8a4>)
 8003c6c:	6818      	ldr	r0, [r3, #0]
 8003c6e:	f004 f993 	bl	8007f98 <PID_GetKPDivisorPOW2>
 8003c72:	2102      	movs	r1, #2
 8003c74:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8003c76:	460b      	mov	r3, r1
 8003c78:	e497      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *regdata16 = PID_GetKP (&stoPLLSensor[motorID]->PIRegulator);
 8003c7a:	4838      	ldr	r0, [pc, #224]	; (8003d5c <RI_GetRegCommandParser+0x8a0>)
 8003c7c:	f004 f982 	bl	8007f84 <PID_GetKP>
 8003c80:	2102      	movs	r1, #2
 8003c82:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8003c84:	460b      	mov	r3, r1
 8003c86:	e490      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *regdata16 = MCI_GetIqdref(pMCIN).q;
 8003c88:	4650      	mov	r0, sl
 8003c8a:	f7fd ff2f 	bl	8001aec <MCI_GetIqdref>
              break;
 8003c8e:	2102      	movs	r1, #2
              *regdata16 = MCI_GetIqdref(pMCIN).q;
 8003c90:	900e      	str	r0, [sp, #56]	; 0x38
          *size = 2;
 8003c92:	460b      	mov	r3, r1
              *regdata16 = MCI_GetIqdref(pMCIN).q;
 8003c94:	8030      	strh	r0, [r6, #0]
              break;
 8003c96:	e488      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *regdata16 = MCI_GetIab(pMCIN).a;
 8003c98:	4650      	mov	r0, sl
 8003c9a:	f7fd fefd 	bl	8001a98 <MCI_GetIab>
              break;
 8003c9e:	2102      	movs	r1, #2
              *regdata16 = MCI_GetIab(pMCIN).a;
 8003ca0:	9014      	str	r0, [sp, #80]	; 0x50
          *size = 2;
 8003ca2:	460b      	mov	r3, r1
              *regdata16 = MCI_GetIab(pMCIN).a;
 8003ca4:	8030      	strh	r0, [r6, #0]
              break;
 8003ca6:	e480      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *regdata16 = MCI_GetIalphabeta(pMCIN).beta;
 8003ca8:	4650      	mov	r0, sl
 8003caa:	f7fd ff03 	bl	8001ab4 <MCI_GetIalphabeta>
              break;
 8003cae:	2102      	movs	r1, #2
              *regdata16 = MCI_GetIalphabeta(pMCIN).beta;
 8003cb0:	9011      	str	r0, [sp, #68]	; 0x44
 8003cb2:	f3c0 400f 	ubfx	r0, r0, #16, #16
 8003cb6:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8003cb8:	460b      	mov	r3, r1
              break;
 8003cba:	e476      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDSpeed[motorID]);
 8003cbc:	482a      	ldr	r0, [pc, #168]	; (8003d68 <RI_GetRegCommandParser+0x8ac>)
 8003cbe:	f004 f995 	bl	8007fec <PID_GetKDDivisorPOW2>
 8003cc2:	2102      	movs	r1, #2
 8003cc4:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8003cc6:	460b      	mov	r3, r1
 8003cc8:	e46f      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *regdata16 = PID_GetKI(pPIDId[motorID]);
 8003cca:	4b26      	ldr	r3, [pc, #152]	; (8003d64 <RI_GetRegCommandParser+0x8a8>)
 8003ccc:	e7be      	b.n	8003c4c <RI_GetRegCommandParser+0x790>
              *regdataU16 = PID_GetKPDivisorPOW2(pPIDId[motorID]);
 8003cce:	4b25      	ldr	r3, [pc, #148]	; (8003d64 <RI_GetRegCommandParser+0x8a8>)
 8003cd0:	e7cc      	b.n	8003c6c <RI_GetRegCommandParser+0x7b0>
              *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor[motorID]);
 8003cd2:	4826      	ldr	r0, [pc, #152]	; (8003d6c <RI_GetRegCommandParser+0x8b0>)
 8003cd4:	f003 fe34 	bl	8007940 <VBS_GetAvBusVoltage_V>
              break;
 8003cd8:	2102      	movs	r1, #2
              *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor[motorID]);
 8003cda:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8003cdc:	460b      	mov	r3, r1
              break;
 8003cde:	e464      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *regdata16 = MCI_GetIqdref(pMCIN).d;
 8003ce0:	4650      	mov	r0, sl
 8003ce2:	f7fd ff03 	bl	8001aec <MCI_GetIqdref>
              break;
 8003ce6:	2102      	movs	r1, #2
              *regdata16 = MCI_GetIqdref(pMCIN).d;
 8003ce8:	900d      	str	r0, [sp, #52]	; 0x34
 8003cea:	f3c0 400f 	ubfx	r0, r0, #16, #16
 8003cee:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8003cf0:	460b      	mov	r3, r1
              break;
 8003cf2:	e45a      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *regdata16 = (int16_t)DAC_GetChannelConfig(&DAC_Handle , DAC_CH1);
 8003cf4:	2100      	movs	r1, #0
 8003cf6:	481e      	ldr	r0, [pc, #120]	; (8003d70 <RI_GetRegCommandParser+0x8b4>)
 8003cf8:	f7fd fad4 	bl	80012a4 <DAC_GetChannelConfig>
              break;
 8003cfc:	2102      	movs	r1, #2
              *regdata16 = (int16_t)DAC_GetChannelConfig(&DAC_Handle , DAC_CH1);
 8003cfe:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8003d00:	460b      	mov	r3, r1
              break;
 8003d02:	e452      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *regdata16 = MPM_GetAvrgElMotorPowerW((MotorPowMeas_Handle_t *)pMPM[motorID]); //cstat !MISRAC2012-Rule-11.3
 8003d04:	4b1b      	ldr	r3, [pc, #108]	; (8003d74 <RI_GetRegCommandParser+0x8b8>)
 8003d06:	6818      	ldr	r0, [r3, #0]
 8003d08:	f004 f8da 	bl	8007ec0 <MPM_GetAvrgElMotorPowerW>
              break;
 8003d0c:	2102      	movs	r1, #2
              *regdata16 = MPM_GetAvrgElMotorPowerW((MotorPowMeas_Handle_t *)pMPM[motorID]); //cstat !MISRAC2012-Rule-11.3
 8003d0e:	8030      	strh	r0, [r6, #0]
          *size = 2;
 8003d10:	460b      	mov	r3, r1
              break;
 8003d12:	e44a      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 8003d14:	f10d 010a 	add.w	r1, sp, #10
 8003d18:	480f      	ldr	r0, [pc, #60]	; (8003d58 <RI_GetRegCommandParser+0x89c>)
 8003d1a:	aa15      	add	r2, sp, #84	; 0x54
 8003d1c:	f005 ff40 	bl	8009ba0 <STO_PLL_GetObserverGains>
              *regdata16 = hC2;
 8003d20:	f9bd 3054 	ldrsh.w	r3, [sp, #84]	; 0x54
 8003d24:	8033      	strh	r3, [r6, #0]
      if (retVal == MCP_CMD_OK )
 8003d26:	2102      	movs	r1, #2
          *size = 2;
 8003d28:	460b      	mov	r3, r1
 8003d2a:	e43e      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 8003d2c:	f10d 010a 	add.w	r1, sp, #10
 8003d30:	4809      	ldr	r0, [pc, #36]	; (8003d58 <RI_GetRegCommandParser+0x89c>)
 8003d32:	aa15      	add	r2, sp, #84	; 0x54
 8003d34:	f005 ff34 	bl	8009ba0 <STO_PLL_GetObserverGains>
              *regdata16 = hC1;
 8003d38:	f9bd 300a 	ldrsh.w	r3, [sp, #10]
 8003d3c:	8033      	strh	r3, [r6, #0]
              break;
 8003d3e:	2102      	movs	r1, #2
          *size = 2;
 8003d40:	460b      	mov	r3, r1
 8003d42:	e432      	b.n	80035aa <RI_GetRegCommandParser+0xee>
              *regdata16 = PID_GetKP(pPIDId[motorID]);
 8003d44:	4b07      	ldr	r3, [pc, #28]	; (8003d64 <RI_GetRegCommandParser+0x8a8>)
 8003d46:	e789      	b.n	8003c5c <RI_GetRegCommandParser+0x7a0>
              *regdata16 = MCI_GetIqd(pMCIN).q;
 8003d48:	4650      	mov	r0, sl
 8003d4a:	f7fd fec1 	bl	8001ad0 <MCI_GetIqd>
              break;
 8003d4e:	2102      	movs	r1, #2
              *regdata16 = MCI_GetIqd(pMCIN).q;
 8003d50:	9010      	str	r0, [sp, #64]	; 0x40
          *size = 2;
 8003d52:	460b      	mov	r3, r1
              *regdata16 = MCI_GetIqd(pMCIN).q;
 8003d54:	8030      	strh	r0, [r6, #0]
              break;
 8003d56:	e428      	b.n	80035aa <RI_GetRegCommandParser+0xee>
 8003d58:	200003b0 	.word	0x200003b0
 8003d5c:	200003e4 	.word	0x200003e4
 8003d60:	20000574 	.word	0x20000574
 8003d64:	20000570 	.word	0x20000570
 8003d68:	20000134 	.word	0x20000134
 8003d6c:	20000000 	.word	0x20000000
 8003d70:	200006a0 	.word	0x200006a0
 8003d74:	2000056c 	.word	0x2000056c

08003d78 <RI_GetIDSize>:
  return (retVal);
}

uint8_t RI_GetIDSize(uint16_t dataID)
{
  uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 8003d78:	f000 0038 	and.w	r0, r0, #56	; 0x38
 8003d7c:	3808      	subs	r0, #8
 8003d7e:	b2c0      	uxtb	r0, r0
 8003d80:	2810      	cmp	r0, #16
 8003d82:	bf9a      	itte	ls
 8003d84:	4b01      	ldrls	r3, [pc, #4]	; (8003d8c <RI_GetIDSize+0x14>)
 8003d86:	5c18      	ldrbls	r0, [r3, r0]
 8003d88:	2000      	movhi	r0, #0
      break;
    }
  }

  return (result);
}
 8003d8a:	4770      	bx	lr
 8003d8c:	0800a144 	.word	0x0800a144

08003d90 <RI_GetPtrReg>:

    uint16_t regID = dataID & REG_MASK;
    MCI_Handle_t *pMCIN = &Mci[vmotorID];
    uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;

    switch (typeID)
 8003d90:	f000 0338 	and.w	r3, r0, #56	; 0x38
 8003d94:	2b10      	cmp	r3, #16
 8003d96:	d003      	beq.n	8003da0 <RI_GetPtrReg+0x10>
            *dataPtr = &(stoPLLSensor[vmotorID]->hBemf_beta_est);
            break;
          }
          default:
          {
            *dataPtr = &nullData16;
 8003d98:	4b48      	ldr	r3, [pc, #288]	; (8003ebc <RI_GetPtrReg+0x12c>)
 8003d9a:	600b      	str	r3, [r1, #0]
            retVal = MCP_ERROR_UNKNOWN_REG;
 8003d9c:	2005      	movs	r0, #5
    }
#ifdef NULL_PTR_REG_INT
  }
#endif
  return (retVal);
}
 8003d9e:	4770      	bx	lr
    uint16_t regID = dataID & REG_MASK;
 8003da0:	f020 0007 	bic.w	r0, r0, #7
 8003da4:	f5b0 6f1d 	cmp.w	r0, #2512	; 0x9d0
 8003da8:	b283      	uxth	r3, r0
 8003daa:	d05c      	beq.n	8003e66 <RI_GetPtrReg+0xd6>
 8003dac:	d810      	bhi.n	8003dd0 <RI_GetPtrReg+0x40>
 8003dae:	f5b3 6f0d 	cmp.w	r3, #2256	; 0x8d0
 8003db2:	d05e      	beq.n	8003e72 <RI_GetPtrReg+0xe2>
 8003db4:	d826      	bhi.n	8003e04 <RI_GetPtrReg+0x74>
 8003db6:	f5b3 6f05 	cmp.w	r3, #2128	; 0x850
 8003dba:	d060      	beq.n	8003e7e <RI_GetPtrReg+0xee>
 8003dbc:	d916      	bls.n	8003dec <RI_GetPtrReg+0x5c>
 8003dbe:	f5b3 6f09 	cmp.w	r3, #2192	; 0x890
 8003dc2:	d1e9      	bne.n	8003d98 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 8003dc4:	4b3e      	ldr	r3, [pc, #248]	; (8003ec0 <RI_GetPtrReg+0x130>)
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	3306      	adds	r3, #6
  uint8_t retVal = MCP_CMD_OK;
 8003dca:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 8003dcc:	600b      	str	r3, [r1, #0]
            break;
 8003dce:	4770      	bx	lr
 8003dd0:	f5b3 6f35 	cmp.w	r3, #2896	; 0xb50
 8003dd4:	d059      	beq.n	8003e8a <RI_GetPtrReg+0xfa>
 8003dd6:	d928      	bls.n	8003e2a <RI_GetPtrReg+0x9a>
 8003dd8:	f5b3 6f45 	cmp.w	r3, #3152	; 0xc50
 8003ddc:	d059      	beq.n	8003e92 <RI_GetPtrReg+0x102>
 8003dde:	f5b3 6f49 	cmp.w	r3, #3216	; 0xc90
 8003de2:	d11b      	bne.n	8003e1c <RI_GetPtrReg+0x8c>
            *dataPtr = &(stoPLLSensor[vmotorID]->hBemf_beta_est);
 8003de4:	4b37      	ldr	r3, [pc, #220]	; (8003ec4 <RI_GetPtrReg+0x134>)
 8003de6:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8003de8:	2000      	movs	r0, #0
            break;
 8003dea:	4770      	bx	lr
 8003dec:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003df0:	d05f      	beq.n	8003eb2 <RI_GetPtrReg+0x122>
 8003df2:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8003df6:	d1cf      	bne.n	8003d98 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 8003df8:	4b31      	ldr	r3, [pc, #196]	; (8003ec0 <RI_GetPtrReg+0x130>)
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	3302      	adds	r3, #2
  uint8_t retVal = MCP_CMD_OK;
 8003dfe:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 8003e00:	600b      	str	r3, [r1, #0]
            break;
 8003e02:	4770      	bx	lr
 8003e04:	f5b3 6f15 	cmp.w	r3, #2384	; 0x950
 8003e08:	d047      	beq.n	8003e9a <RI_GetPtrReg+0x10a>
 8003e0a:	f5b3 6f19 	cmp.w	r3, #2448	; 0x990
 8003e0e:	d118      	bne.n	8003e42 <RI_GetPtrReg+0xb2>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 8003e10:	4b2b      	ldr	r3, [pc, #172]	; (8003ec0 <RI_GetPtrReg+0x130>)
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	3312      	adds	r3, #18
  uint8_t retVal = MCP_CMD_OK;
 8003e16:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 8003e18:	600b      	str	r3, [r1, #0]
            break;
 8003e1a:	4770      	bx	lr
 8003e1c:	f5b3 6f39 	cmp.w	r3, #2960	; 0xb90
 8003e20:	d1ba      	bne.n	8003d98 <RI_GetPtrReg+0x8>
            *dataPtr = &(stoPLLSensor[vmotorID]->_Super.hAvrMecSpeedUnit);
 8003e22:	4b29      	ldr	r3, [pc, #164]	; (8003ec8 <RI_GetPtrReg+0x138>)
 8003e24:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8003e26:	2000      	movs	r0, #0
            break;
 8003e28:	4770      	bx	lr
 8003e2a:	f5b3 6f25 	cmp.w	r3, #2640	; 0xa50
 8003e2e:	d03a      	beq.n	8003ea6 <RI_GetPtrReg+0x116>
 8003e30:	f5b3 6f29 	cmp.w	r3, #2704	; 0xa90
 8003e34:	d10e      	bne.n	8003e54 <RI_GetPtrReg+0xc4>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 8003e36:	4b22      	ldr	r3, [pc, #136]	; (8003ec0 <RI_GetPtrReg+0x130>)
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	331c      	adds	r3, #28
  uint8_t retVal = MCP_CMD_OK;
 8003e3c:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 8003e3e:	600b      	str	r3, [r1, #0]
            break;
 8003e40:	4770      	bx	lr
 8003e42:	f5b3 6f11 	cmp.w	r3, #2320	; 0x910
 8003e46:	d1a7      	bne.n	8003d98 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 8003e48:	4b1d      	ldr	r3, [pc, #116]	; (8003ec0 <RI_GetPtrReg+0x130>)
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	330e      	adds	r3, #14
  uint8_t retVal = MCP_CMD_OK;
 8003e4e:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 8003e50:	600b      	str	r3, [r1, #0]
            break;
 8003e52:	4770      	bx	lr
 8003e54:	f5b3 6f21 	cmp.w	r3, #2576	; 0xa10
 8003e58:	d19e      	bne.n	8003d98 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 8003e5a:	4b19      	ldr	r3, [pc, #100]	; (8003ec0 <RI_GetPtrReg+0x130>)
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	3318      	adds	r3, #24
  uint8_t retVal = MCP_CMD_OK;
 8003e60:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 8003e62:	600b      	str	r3, [r1, #0]
            break;
 8003e64:	4770      	bx	lr
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 8003e66:	4b16      	ldr	r3, [pc, #88]	; (8003ec0 <RI_GetPtrReg+0x130>)
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	3316      	adds	r3, #22
  uint8_t retVal = MCP_CMD_OK;
 8003e6c:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 8003e6e:	600b      	str	r3, [r1, #0]
            break;
 8003e70:	4770      	bx	lr
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 8003e72:	4b13      	ldr	r3, [pc, #76]	; (8003ec0 <RI_GetPtrReg+0x130>)
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	330c      	adds	r3, #12
  uint8_t retVal = MCP_CMD_OK;
 8003e78:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 8003e7a:	600b      	str	r3, [r1, #0]
            break;
 8003e7c:	4770      	bx	lr
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 8003e7e:	4b10      	ldr	r3, [pc, #64]	; (8003ec0 <RI_GetPtrReg+0x130>)
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	3304      	adds	r3, #4
  uint8_t retVal = MCP_CMD_OK;
 8003e84:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 8003e86:	600b      	str	r3, [r1, #0]
            break;
 8003e88:	4770      	bx	lr
            *dataPtr = &(stoPLLSensor[vmotorID]->_Super.hElAngle);
 8003e8a:	4b10      	ldr	r3, [pc, #64]	; (8003ecc <RI_GetPtrReg+0x13c>)
 8003e8c:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8003e8e:	2000      	movs	r0, #0
            break;
 8003e90:	4770      	bx	lr
            *dataPtr = &(stoPLLSensor[vmotorID]->hBemf_alfa_est);
 8003e92:	4b0f      	ldr	r3, [pc, #60]	; (8003ed0 <RI_GetPtrReg+0x140>)
 8003e94:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8003e96:	2000      	movs	r0, #0
            break;
 8003e98:	4770      	bx	lr
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 8003e9a:	4b09      	ldr	r3, [pc, #36]	; (8003ec0 <RI_GetPtrReg+0x130>)
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	3310      	adds	r3, #16
  uint8_t retVal = MCP_CMD_OK;
 8003ea0:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 8003ea2:	600b      	str	r3, [r1, #0]
            break;
 8003ea4:	4770      	bx	lr
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 8003ea6:	4b06      	ldr	r3, [pc, #24]	; (8003ec0 <RI_GetPtrReg+0x130>)
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	331a      	adds	r3, #26
  uint8_t retVal = MCP_CMD_OK;
 8003eac:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 8003eae:	600b      	str	r3, [r1, #0]
            break;
 8003eb0:	4770      	bx	lr
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 8003eb2:	4b03      	ldr	r3, [pc, #12]	; (8003ec0 <RI_GetPtrReg+0x130>)
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8003eb8:	2000      	movs	r0, #0
             break;
 8003eba:	4770      	bx	lr
 8003ebc:	20001cfc 	.word	0x20001cfc
 8003ec0:	2000095c 	.word	0x2000095c
 8003ec4:	20000422 	.word	0x20000422
 8003ec8:	200003bc 	.word	0x200003bc
 8003ecc:	200003b4 	.word	0x200003b4
 8003ed0:	20000420 	.word	0x20000420

08003ed4 <RCM_RegisterRegConv>:

    /* Parse the array to be sure that same
     * conversion does not already exist*/
    while (i < RCM_MAX_CONV)
    {
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003ed4:	4a6f      	ldr	r2, [pc, #444]	; (8004094 <RCM_RegisterRegConv+0x1c0>)
{
 8003ed6:	b530      	push	{r4, r5, lr}
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003ed8:	6814      	ldr	r4, [r2, #0]
{
 8003eda:	4601      	mov	r1, r0
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003edc:	2c00      	cmp	r4, #0
 8003ede:	f000 8088 	beq.w	8003ff2 <RCM_RegisterRegConv+0x11e>
        /* Nothing to do */
      }
      /* Ticket 64042 : If RCM_handle_array [i] is null access to data member will cause Memory Fault. */
      if (RCM_handle_array [i] != 0)
      {
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003ee2:	f890 c004 	ldrb.w	ip, [r0, #4]
 8003ee6:	7923      	ldrb	r3, [r4, #4]
 8003ee8:	459c      	cmp	ip, r3
 8003eea:	d01f      	beq.n	8003f2c <RCM_RegisterRegConv+0x58>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003eec:	6853      	ldr	r3, [r2, #4]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	f000 8097 	beq.w	8004022 <RCM_RegisterRegConv+0x14e>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003ef4:	791c      	ldrb	r4, [r3, #4]
 8003ef6:	4564      	cmp	r4, ip
  uint8_t handle = 255U;
 8003ef8:	f04f 00ff 	mov.w	r0, #255	; 0xff
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003efc:	f000 8083 	beq.w	8004006 <RCM_RegisterRegConv+0x132>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003f00:	6894      	ldr	r4, [r2, #8]
 8003f02:	2c00      	cmp	r4, #0
 8003f04:	f000 80ad 	beq.w	8004062 <RCM_RegisterRegConv+0x18e>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003f08:	7923      	ldrb	r3, [r4, #4]
 8003f0a:	4563      	cmp	r3, ip
 8003f0c:	f000 8082 	beq.w	8004014 <RCM_RegisterRegConv+0x140>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003f10:	68d3      	ldr	r3, [r2, #12]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	f000 80ae 	beq.w	8004074 <RCM_RegisterRegConv+0x1a0>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003f18:	791c      	ldrb	r4, [r3, #4]
 8003f1a:	4564      	cmp	r4, ip
 8003f1c:	f000 808c 	beq.w	8004038 <RCM_RegisterRegConv+0x164>
      {
        /* Nothing to do */
      }
      i++;
    }
    if (handle < RCM_MAX_CONV)
 8003f20:	2803      	cmp	r0, #3
 8003f22:	bf88      	it	hi
 8003f24:	20ff      	movhi	r0, #255	; 0xff
 8003f26:	f240 80b1 	bls.w	800408c <RCM_RegisterRegConv+0x1b8>
    }
#ifdef NULL_PTR_REG_CON_MNG
  }
#endif
  return (handle);
}
 8003f2a:	bd30      	pop	{r4, r5, pc}
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8003f2c:	6803      	ldr	r3, [r0, #0]
 8003f2e:	6820      	ldr	r0, [r4, #0]
 8003f30:	4283      	cmp	r3, r0
 8003f32:	d1db      	bne.n	8003eec <RCM_RegisterRegConv+0x18>
    uint8_t i = 0;
 8003f34:	2000      	movs	r0, #0
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 8003f36:	4c58      	ldr	r4, [pc, #352]	; (8004098 <RCM_RegisterRegConv+0x1c4>)
      RCM_handle_array [handle] = regConv;
 8003f38:	f842 1020 	str.w	r1, [r2, r0, lsl #2]
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003f3c:	689a      	ldr	r2, [r3, #8]
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 8003f3e:	2500      	movs	r5, #0
 8003f40:	f844 5030 	str.w	r5, [r4, r0, lsl #3]
      if (0U == LL_ADC_IsEnabled(regConv->regADC))
 8003f44:	07d5      	lsls	r5, r2, #31
 8003f46:	d422      	bmi.n	8003f8e <RCM_RegisterRegConv+0xba>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8003f48:	685a      	ldr	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8003f4a:	2404      	movs	r4, #4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8003f4c:	f022 0204 	bic.w	r2, r2, #4
 8003f50:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8003f52:	601c      	str	r4, [r3, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_JEOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8003f54:	685a      	ldr	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8003f56:	2420      	movs	r4, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8003f58:	f022 0220 	bic.w	r2, r2, #32
 8003f5c:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8003f5e:	601c      	str	r4, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8003f60:	689a      	ldr	r2, [r3, #8]
 8003f62:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 8003f66:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003f6a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003f6e:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003f70:	689a      	ldr	r2, [r3, #8]
 8003f72:	2a00      	cmp	r2, #0
 8003f74:	dbfc      	blt.n	8003f70 <RCM_RegisterRegConv+0x9c>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8003f76:	681a      	ldr	r2, [r3, #0]
        while (0U == LL_ADC_IsActiveFlag_ADRDY(regConv->regADC))
 8003f78:	07d4      	lsls	r4, r2, #31
 8003f7a:	d408      	bmi.n	8003f8e <RCM_RegisterRegConv+0xba>
  MODIFY_REG(ADCx->CR,
 8003f7c:	4c47      	ldr	r4, [pc, #284]	; (800409c <RCM_RegisterRegConv+0x1c8>)
 8003f7e:	689a      	ldr	r2, [r3, #8]
 8003f80:	4022      	ands	r2, r4
 8003f82:	f042 0201 	orr.w	r2, r2, #1
 8003f86:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	07d2      	lsls	r2, r2, #31
 8003f8c:	d5f7      	bpl.n	8003f7e <RCM_RegisterRegConv+0xaa>
      RCM_NoInj_array[handle].enable = false;
 8003f8e:	eb00 0c40 	add.w	ip, r0, r0, lsl #1
 8003f92:	4c43      	ldr	r4, [pc, #268]	; (80040a0 <RCM_RegisterRegConv+0x1cc>)
 8003f94:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f804 200c 	strb.w	r2, [r4, ip]
      RCM_NoInj_array[handle].prev = handle;
 8003f9e:	4464      	add	r4, ip
 8003fa0:	f360 0207 	bfi	r2, r0, #0, #8
 8003fa4:	f360 220f 	bfi	r2, r0, #8, #8
 8003fa8:	80a2      	strh	r2, [r4, #4]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8003faa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003fac:	f022 020f 	bic.w	r2, r2, #15
 8003fb0:	631a      	str	r2, [r3, #48]	; 0x30
      LL_ADC_SetChannelSamplingTime(regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 8003fb2:	790c      	ldrb	r4, [r1, #4]
 8003fb4:	2c09      	cmp	r4, #9
 8003fb6:	d846      	bhi.n	8004046 <RCM_RegisterRegConv+0x172>
 8003fb8:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8003fbc:	06a2      	lsls	r2, r4, #26
 8003fbe:	ea42 5205 	orr.w	r2, r2, r5, lsl #20
 8003fc2:	2501      	movs	r5, #1
 8003fc4:	fa05 f404 	lsl.w	r4, r5, r4
 8003fc8:	4322      	orrs	r2, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003fca:	0dd4      	lsrs	r4, r2, #23
  MODIFY_REG(*preg,
 8003fcc:	6889      	ldr	r1, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003fce:	f004 0404 	and.w	r4, r4, #4
 8003fd2:	3314      	adds	r3, #20
  MODIFY_REG(*preg,
 8003fd4:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8003fd8:	fa01 fc02 	lsl.w	ip, r1, r2
 8003fdc:	f04f 0e07 	mov.w	lr, #7
 8003fe0:	58e1      	ldr	r1, [r4, r3]
 8003fe2:	fa0e f202 	lsl.w	r2, lr, r2
 8003fe6:	ea21 0202 	bic.w	r2, r1, r2
 8003fea:	ea42 020c 	orr.w	r2, r2, ip
 8003fee:	50e2      	str	r2, [r4, r3]
}
 8003ff0:	bd30      	pop	{r4, r5, pc}
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003ff2:	6853      	ldr	r3, [r2, #4]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d041      	beq.n	800407c <RCM_RegisterRegConv+0x1a8>
 8003ff8:	f890 c004 	ldrb.w	ip, [r0, #4]
    uint8_t i = 0;
 8003ffc:	4620      	mov	r0, r4
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003ffe:	791c      	ldrb	r4, [r3, #4]
 8004000:	4564      	cmp	r4, ip
 8004002:	f47f af7d 	bne.w	8003f00 <RCM_RegisterRegConv+0x2c>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8004006:	681c      	ldr	r4, [r3, #0]
 8004008:	680b      	ldr	r3, [r1, #0]
 800400a:	429c      	cmp	r4, r3
 800400c:	f47f af78 	bne.w	8003f00 <RCM_RegisterRegConv+0x2c>
      i++;
 8004010:	2001      	movs	r0, #1
 8004012:	e790      	b.n	8003f36 <RCM_RegisterRegConv+0x62>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8004014:	6824      	ldr	r4, [r4, #0]
 8004016:	680b      	ldr	r3, [r1, #0]
 8004018:	429c      	cmp	r4, r3
 800401a:	f47f af79 	bne.w	8003f10 <RCM_RegisterRegConv+0x3c>
      i++;
 800401e:	2002      	movs	r0, #2
 8004020:	e789      	b.n	8003f36 <RCM_RegisterRegConv+0x62>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004022:	6894      	ldr	r4, [r2, #8]
      i++;
 8004024:	2001      	movs	r0, #1
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004026:	2c00      	cmp	r4, #0
 8004028:	f47f af6e 	bne.w	8003f08 <RCM_RegisterRegConv+0x34>
 800402c:	68d3      	ldr	r3, [r2, #12]
 800402e:	b36b      	cbz	r3, 800408c <RCM_RegisterRegConv+0x1b8>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8004030:	791d      	ldrb	r5, [r3, #4]
 8004032:	790c      	ldrb	r4, [r1, #4]
 8004034:	42a5      	cmp	r5, r4
 8004036:	d129      	bne.n	800408c <RCM_RegisterRegConv+0x1b8>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8004038:	681c      	ldr	r4, [r3, #0]
 800403a:	680b      	ldr	r3, [r1, #0]
 800403c:	429c      	cmp	r4, r3
 800403e:	f47f af6f 	bne.w	8003f20 <RCM_RegisterRegConv+0x4c>
      i++;
 8004042:	2003      	movs	r0, #3
 8004044:	e777      	b.n	8003f36 <RCM_RegisterRegConv+0x62>
      LL_ADC_SetChannelSamplingTime(regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 8004046:	2203      	movs	r2, #3
 8004048:	f06f 051d 	mvn.w	r5, #29
 800404c:	fb12 5504 	smlabb	r5, r2, r4, r5
 8004050:	2201      	movs	r2, #1
 8004052:	40a2      	lsls	r2, r4
 8004054:	ea42 5205 	orr.w	r2, r2, r5, lsl #20
 8004058:	ea42 6284 	orr.w	r2, r2, r4, lsl #26
 800405c:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8004060:	e7b3      	b.n	8003fca <RCM_RegisterRegConv+0xf6>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004062:	2804      	cmp	r0, #4
 8004064:	d910      	bls.n	8004088 <RCM_RegisterRegConv+0x1b4>
 8004066:	68d3      	ldr	r3, [r2, #12]
 8004068:	b113      	cbz	r3, 8004070 <RCM_RegisterRegConv+0x19c>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 800406a:	7918      	ldrb	r0, [r3, #4]
 800406c:	4584      	cmp	ip, r0
 800406e:	d00f      	beq.n	8004090 <RCM_RegisterRegConv+0x1bc>
 8004070:	680b      	ldr	r3, [r1, #0]
 8004072:	e7d4      	b.n	800401e <RCM_RegisterRegConv+0x14a>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004074:	2804      	cmp	r0, #4
 8004076:	680b      	ldr	r3, [r1, #0]
 8004078:	d8e3      	bhi.n	8004042 <RCM_RegisterRegConv+0x16e>
 800407a:	e75c      	b.n	8003f36 <RCM_RegisterRegConv+0x62>
 800407c:	6894      	ldr	r4, [r2, #8]
 800407e:	b11c      	cbz	r4, 8004088 <RCM_RegisterRegConv+0x1b4>
 8004080:	f890 c004 	ldrb.w	ip, [r0, #4]
    uint8_t i = 0;
 8004084:	4618      	mov	r0, r3
 8004086:	e73f      	b.n	8003f08 <RCM_RegisterRegConv+0x34>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004088:	4620      	mov	r0, r4
 800408a:	e7cf      	b.n	800402c <RCM_RegisterRegConv+0x158>
 800408c:	680b      	ldr	r3, [r1, #0]
 800408e:	e752      	b.n	8003f36 <RCM_RegisterRegConv+0x62>
      i++;
 8004090:	2002      	movs	r0, #2
 8004092:	e7d1      	b.n	8004038 <RCM_RegisterRegConv+0x164>
 8004094:	20001d40 	.word	0x20001d40
 8004098:	20001d00 	.word	0x20001d00
 800409c:	7fffffc0 	.word	0x7fffffc0
 80040a0:	20001d20 	.word	0x20001d20

080040a4 <RCM_ExecRegularConv>:
  uint16_t retVal;
  uint8_t formerNext;
  uint8_t i=0;
  uint8_t LastEnable = RCM_MAX_CONV;

  if (false == RCM_NoInj_array [handle].enable)
 80040a4:	4b5e      	ldr	r3, [pc, #376]	; (8004220 <RCM_ExecRegularConv+0x17c>)
 80040a6:	eb00 0240 	add.w	r2, r0, r0, lsl #1
{
 80040aa:	b510      	push	{r4, lr}
  if (false == RCM_NoInj_array [handle].enable)
 80040ac:	f813 2012 	ldrb.w	r2, [r3, r2, lsl #1]
 80040b0:	ea4f 0c40 	mov.w	ip, r0, lsl #1
 80040b4:	2a00      	cmp	r2, #0
 80040b6:	d13c      	bne.n	8004132 <RCM_ExecRegularConv+0x8e>
  {
    /* find position in the list */
    while (i < RCM_MAX_CONV)
    {
      if (true == RCM_NoInj_array [i].enable)
 80040b8:	7819      	ldrb	r1, [r3, #0]
 80040ba:	b9a9      	cbnz	r1, 80040e8 <RCM_ExecRegularConv+0x44>
  uint8_t LastEnable = RCM_MAX_CONV;
 80040bc:	2204      	movs	r2, #4
      if (true == RCM_NoInj_array [i].enable)
 80040be:	7999      	ldrb	r1, [r3, #6]
 80040c0:	2900      	cmp	r1, #0
 80040c2:	d07e      	beq.n	80041c2 <RCM_ExecRegularConv+0x11e>
      {
        if (RCM_NoInj_array[i].next > handle)
 80040c4:	7ad9      	ldrb	r1, [r3, #11]
 80040c6:	4288      	cmp	r0, r1
 80040c8:	f0c0 809a 	bcc.w	8004200 <RCM_ExecRegularConv+0x15c>
      if (true == RCM_NoInj_array [i].enable)
 80040cc:	7b1a      	ldrb	r2, [r3, #12]
 80040ce:	2a00      	cmp	r2, #0
 80040d0:	f000 8099 	beq.w	8004206 <RCM_ExecRegularConv+0x162>
        if (RCM_NoInj_array[i].next > handle)
 80040d4:	7c59      	ldrb	r1, [r3, #17]
 80040d6:	4288      	cmp	r0, r1
 80040d8:	f0c0 809f 	bcc.w	800421a <RCM_ExecRegularConv+0x176>
      if (true == RCM_NoInj_array [i].enable)
 80040dc:	7c9a      	ldrb	r2, [r3, #18]
 80040de:	2a00      	cmp	r2, #0
 80040e0:	f040 8095 	bne.w	800420e <RCM_ExecRegularConv+0x16a>
      }
      else
      {
        /* nothing to do */
      }
      i++;
 80040e4:	2202      	movs	r2, #2
 80040e6:	e073      	b.n	80041d0 <RCM_ExecRegularConv+0x12c>
        if (RCM_NoInj_array[i].next > handle)
 80040e8:	7959      	ldrb	r1, [r3, #5]
 80040ea:	4281      	cmp	r1, r0
 80040ec:	d9e7      	bls.n	80040be <RCM_ExecRegularConv+0x1a>
      if (true == RCM_NoInj_array [i].enable)
 80040ee:	4696      	mov	lr, r2
          RCM_NoInj_array[handle].next = formerNext;
 80040f0:	eb0c 0400 	add.w	r4, ip, r0
 80040f4:	eb03 0444 	add.w	r4, r3, r4, lsl #1
          RCM_NoInj_array[i].next = handle;
 80040f8:	eb0e 0e4e 	add.w	lr, lr, lr, lsl #1
          RCM_NoInj_array[handle].prev = i;
 80040fc:	7122      	strb	r2, [r4, #4]
          RCM_NoInj_array[handle].next = formerNext;
 80040fe:	7161      	strb	r1, [r4, #5]
      }
    }
    /* The handle is now linked with others, we can set the enable flag */
    RCM_NoInj_array[handle].enable = true;
    RCM_NoInj_array[handle].status = notvalid;
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8004100:	4c48      	ldr	r4, [pc, #288]	; (8004224 <RCM_ExecRegularConv+0x180>)
          RCM_NoInj_array[formerNext].prev = handle;
 8004102:	eb01 0141 	add.w	r1, r1, r1, lsl #1
          RCM_NoInj_array[i].next = handle;
 8004106:	eb03 0e4e 	add.w	lr, r3, lr, lsl #1
          RCM_NoInj_array[formerNext].prev = handle;
 800410a:	eb03 0141 	add.w	r1, r3, r1, lsl #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 800410e:	7822      	ldrb	r2, [r4, #0]
          RCM_NoInj_array[i].next = handle;
 8004110:	f88e 0005 	strb.w	r0, [lr, #5]
          RCM_NoInj_array[formerNext].prev = handle;
 8004114:	7108      	strb	r0, [r1, #4]
    RCM_NoInj_array[handle].enable = true;
 8004116:	eb0c 0100 	add.w	r1, ip, r0
 800411a:	f04f 0e01 	mov.w	lr, #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 800411e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    RCM_NoInj_array[handle].enable = true;
 8004122:	f823 e011 	strh.w	lr, [r3, r1, lsl #1]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8004126:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800412a:	7852      	ldrb	r2, [r2, #1]
 800412c:	4572      	cmp	r2, lr
    {/* select the new conversion to be the next scheduled only if a conversion is not ongoing*/
      RCM_currentHandle = handle;
 800412e:	bf18      	it	ne
 8004130:	7020      	strbne	r0, [r4, #0]
  }
  else
  {
    /* Nothing to do the current handle is already scheduled */
  }
  if (false == PWM_Handle_M1.ADCRegularLocked)
 8004132:	4a3d      	ldr	r2, [pc, #244]	; (8004228 <RCM_ExecRegularConv+0x184>)
 8004134:	f892 2094 	ldrb.w	r2, [r2, #148]	; 0x94
 8004138:	2a00      	cmp	r2, #0
 800413a:	d132      	bne.n	80041a2 <RCM_ExecRegularConv+0xfe>
  /* The ADC is free to be used asynchronously*/
  {
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 800413c:	4a3b      	ldr	r2, [pc, #236]	; (800422c <RCM_ExecRegularConv+0x188>)
 800413e:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
                                 LL_ADC_REG_RANK_1,
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 8004142:	7914      	ldrb	r4, [r2, #4]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8004144:	6811      	ldr	r1, [r2, #0]
 8004146:	2c09      	cmp	r4, #9
 8004148:	d930      	bls.n	80041ac <RCM_ExecRegularConv+0x108>
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 800414a:	2203      	movs	r2, #3
 800414c:	f06f 0e1d 	mvn.w	lr, #29
 8004150:	fb12 ee04 	smlabb	lr, r2, r4, lr
 8004154:	2201      	movs	r2, #1
 8004156:	40a2      	lsls	r2, r4
 8004158:	ea42 520e 	orr.w	r2, r2, lr, lsl #20
 800415c:	ea42 6284 	orr.w	r2, r2, r4, lsl #26
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8004160:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
  MODIFY_REG(*preg,
 8004164:	6b0c      	ldr	r4, [r1, #48]	; 0x30
 8004166:	0d12      	lsrs	r2, r2, #20
 8004168:	f402 62f8 	and.w	r2, r2, #1984	; 0x7c0
 800416c:	f424 64f8 	bic.w	r4, r4, #1984	; 0x7c0
 8004170:	4322      	orrs	r2, r4
 8004172:	630a      	str	r2, [r1, #48]	; 0x30
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8004174:	6c0a      	ldr	r2, [r1, #64]	; 0x40
  MODIFY_REG(ADCx->CR,
 8004176:	688a      	ldr	r2, [r1, #8]
 8004178:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800417c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8004180:	f042 0204 	orr.w	r2, r2, #4
 8004184:	608a      	str	r2, [r1, #8]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8004186:	680a      	ldr	r2, [r1, #0]
 8004188:	0752      	lsls	r2, r2, #29
 800418a:	d5fc      	bpl.n	8004186 <RCM_ExecRegularConv+0xe2>
    {
      /* Nothing to do */
    }

    /* Read the "Regular" conversion (Not related to current sampling) */
    RCM_NoInj_array[handle].value = LL_ADC_REG_ReadConversionData12(RCM_handle_array[handle]->regADC);
 800418c:	eb0c 0200 	add.w	r2, ip, r0
 8004190:	eb03 0242 	add.w	r2, r3, r2, lsl #1
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8004194:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004196:	8051      	strh	r1, [r2, #2]
    RCM_currentHandle = RCM_NoInj_array[handle].next;
 8004198:	4922      	ldr	r1, [pc, #136]	; (8004224 <RCM_ExecRegularConv+0x180>)
 800419a:	7954      	ldrb	r4, [r2, #5]
 800419c:	700c      	strb	r4, [r1, #0]
    RCM_NoInj_array[handle].status = valid;
 800419e:	2102      	movs	r1, #2
 80041a0:	7051      	strb	r1, [r2, #1]
  }
  else
  {
    /* Nothing to do */
  }
  retVal = RCM_NoInj_array[handle].value;
 80041a2:	4460      	add	r0, ip
 80041a4:	eb03 0340 	add.w	r3, r3, r0, lsl #1
  return retVal;
}
 80041a8:	8858      	ldrh	r0, [r3, #2]
 80041aa:	bd10      	pop	{r4, pc}
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 80041ac:	eb04 0e44 	add.w	lr, r4, r4, lsl #1
 80041b0:	06a2      	lsls	r2, r4, #26
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 80041b2:	ea42 520e 	orr.w	r2, r2, lr, lsl #20
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 80041b6:	f04f 0e01 	mov.w	lr, #1
 80041ba:	fa0e f404 	lsl.w	r4, lr, r4
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 80041be:	4322      	orrs	r2, r4
 80041c0:	e7d0      	b.n	8004164 <RCM_ExecRegularConv+0xc0>
      if (true == RCM_NoInj_array [i].enable)
 80041c2:	7b19      	ldrb	r1, [r3, #12]
 80041c4:	2900      	cmp	r1, #0
 80041c6:	d185      	bne.n	80040d4 <RCM_ExecRegularConv+0x30>
 80041c8:	7c99      	ldrb	r1, [r3, #18]
 80041ca:	bb01      	cbnz	r1, 800420e <RCM_ExecRegularConv+0x16a>
       if (LastEnable != RCM_MAX_CONV )
 80041cc:	2a04      	cmp	r2, #4
 80041ce:	d013      	beq.n	80041f8 <RCM_ExecRegularConv+0x154>
         formerNext = RCM_NoInj_array[LastEnable].next;
 80041d0:	eb02 0142 	add.w	r1, r2, r2, lsl #1
         RCM_NoInj_array[handle].next = formerNext;
 80041d4:	eb0c 0400 	add.w	r4, ip, r0
 80041d8:	eb03 0444 	add.w	r4, r3, r4, lsl #1
         formerNext = RCM_NoInj_array[LastEnable].next;
 80041dc:	eb03 0141 	add.w	r1, r3, r1, lsl #1
         RCM_NoInj_array[handle].prev = LastEnable;
 80041e0:	7122      	strb	r2, [r4, #4]
         formerNext = RCM_NoInj_array[LastEnable].next;
 80041e2:	794a      	ldrb	r2, [r1, #5]
         RCM_NoInj_array[handle].next = formerNext;
 80041e4:	7162      	strb	r2, [r4, #5]
         RCM_NoInj_array[formerNext].prev = handle;
 80041e6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80041ea:	eb03 0242 	add.w	r2, r3, r2, lsl #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 80041ee:	4c0d      	ldr	r4, [pc, #52]	; (8004224 <RCM_ExecRegularConv+0x180>)
         RCM_NoInj_array[formerNext].prev = handle;
 80041f0:	7110      	strb	r0, [r2, #4]
         RCM_NoInj_array[LastEnable].next = handle;
 80041f2:	7148      	strb	r0, [r1, #5]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 80041f4:	7822      	ldrb	r2, [r4, #0]
 80041f6:	e78e      	b.n	8004116 <RCM_ExecRegularConv+0x72>
         RCM_currentHandle = handle;
 80041f8:	4c0a      	ldr	r4, [pc, #40]	; (8004224 <RCM_ExecRegularConv+0x180>)
 80041fa:	4602      	mov	r2, r0
 80041fc:	7020      	strb	r0, [r4, #0]
    while (i < RCM_MAX_CONV)
 80041fe:	e78a      	b.n	8004116 <RCM_ExecRegularConv+0x72>
      i++;
 8004200:	2201      	movs	r2, #1
      if (true == RCM_NoInj_array [i].enable)
 8004202:	4696      	mov	lr, r2
 8004204:	e774      	b.n	80040f0 <RCM_ExecRegularConv+0x4c>
 8004206:	7c9a      	ldrb	r2, [r3, #18]
 8004208:	b90a      	cbnz	r2, 800420e <RCM_ExecRegularConv+0x16a>
      i++;
 800420a:	2201      	movs	r2, #1
 800420c:	e7e0      	b.n	80041d0 <RCM_ExecRegularConv+0x12c>
        if (RCM_NoInj_array[i].next > handle)
 800420e:	7dd9      	ldrb	r1, [r3, #23]
 8004210:	4281      	cmp	r1, r0
      i++;
 8004212:	f04f 0203 	mov.w	r2, #3
        if (RCM_NoInj_array[i].next > handle)
 8004216:	d9db      	bls.n	80041d0 <RCM_ExecRegularConv+0x12c>
 8004218:	e769      	b.n	80040ee <RCM_ExecRegularConv+0x4a>
      i++;
 800421a:	2202      	movs	r2, #2
 800421c:	e767      	b.n	80040ee <RCM_ExecRegularConv+0x4a>
 800421e:	bf00      	nop
 8004220:	20001d20 	.word	0x20001d20
 8004224:	20001d3c 	.word	0x20001d3c
 8004228:	20000274 	.word	0x20000274
 800422c:	20001d40 	.word	0x20001d40

08004230 <RCM_ExecUserConv>:
 *  latest call to RCM_RequestUserConv
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv()
{
 8004230:	b570      	push	{r4, r5, r6, lr}
  if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 8004232:	4c12      	ldr	r4, [pc, #72]	; (800427c <RCM_ExecUserConv+0x4c>)
 8004234:	7823      	ldrb	r3, [r4, #0]
 8004236:	2b01      	cmp	r3, #1
 8004238:	d000      	beq.n	800423c <RCM_ExecUserConv+0xc>
    else
    {
      /* Nothing to do */
    }
  }
}
 800423a:	bd70      	pop	{r4, r5, r6, pc}
    RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 800423c:	4b10      	ldr	r3, [pc, #64]	; (8004280 <RCM_ExecUserConv+0x50>)
 800423e:	781d      	ldrb	r5, [r3, #0]
 8004240:	4628      	mov	r0, r5
 8004242:	f7ff ff2f 	bl	80040a4 <RCM_ExecRegularConv>
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8004246:	4b0f      	ldr	r3, [pc, #60]	; (8004284 <RCM_ExecUserConv+0x54>)
 8004248:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 800424c:	eb03 0342 	add.w	r3, r3, r2, lsl #1
    RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8004250:	4a0d      	ldr	r2, [pc, #52]	; (8004288 <RCM_ExecUserConv+0x58>)
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8004252:	785b      	ldrb	r3, [r3, #1]
    RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8004254:	8010      	strh	r0, [r2, #0]
 8004256:	4601      	mov	r1, r0
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8004258:	b10b      	cbz	r3, 800425e <RCM_ExecUserConv+0x2e>
      RCM_UserConvState = RCM_USERCONV_EOC;
 800425a:	2302      	movs	r3, #2
 800425c:	7023      	strb	r3, [r4, #0]
    if (RCM_CB_array[RCM_UserConvHandle].cb != NULL)
 800425e:	4b0b      	ldr	r3, [pc, #44]	; (800428c <RCM_ExecUserConv+0x5c>)
 8004260:	f853 6035 	ldr.w	r6, [r3, r5, lsl #3]
 8004264:	2e00      	cmp	r6, #0
 8004266:	d0e8      	beq.n	800423a <RCM_ExecUserConv+0xa>
      RCM_CB_array[RCM_UserConvHandle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 8004268:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800426c:	4628      	mov	r0, r5
 800426e:	685a      	ldr	r2, [r3, #4]
      RCM_UserConvState = RCM_USERCONV_IDLE;
 8004270:	2300      	movs	r3, #0
 8004272:	7023      	strb	r3, [r4, #0]
      RCM_CB_array[RCM_UserConvHandle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 8004274:	4633      	mov	r3, r6
}
 8004276:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      RCM_CB_array[RCM_UserConvHandle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 800427a:	4718      	bx	r3
 800427c:	20001d39 	.word	0x20001d39
 8004280:	20001d38 	.word	0x20001d38
 8004284:	20001d20 	.word	0x20001d20
 8004288:	20001d3a 	.word	0x20001d3a
 800428c:	20001d00 	.word	0x20001d00

08004290 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004290:	4b0e      	ldr	r3, [pc, #56]	; (80042cc <HAL_MspInit+0x3c>)
{
 8004292:	b500      	push	{lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004294:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004296:	f042 0201 	orr.w	r2, r2, #1
 800429a:	661a      	str	r2, [r3, #96]	; 0x60
 800429c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 800429e:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042a0:	f002 0201 	and.w	r2, r2, #1
 80042a4:	9200      	str	r2, [sp, #0]
 80042a6:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80042a8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80042aa:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80042ae:	659a      	str	r2, [r3, #88]	; 0x58
 80042b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042b6:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80042b8:	2004      	movs	r0, #4
  __HAL_RCC_PWR_CLK_ENABLE();
 80042ba:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80042bc:	f001 faa4 	bl	8005808 <HAL_NVIC_SetPriorityGrouping>
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80042c0:	b003      	add	sp, #12
 80042c2:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_PWREx_DisableUCPDDeadBattery();
 80042c6:	f001 be29 	b.w	8005f1c <HAL_PWREx_DisableUCPDDeadBattery>
 80042ca:	bf00      	nop
 80042cc:	40021000 	.word	0x40021000

080042d0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80042d0:	b510      	push	{r4, lr}
 80042d2:	4604      	mov	r4, r0
 80042d4:	b09c      	sub	sp, #112	; 0x70
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042d6:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80042d8:	2244      	movs	r2, #68	; 0x44
 80042da:	a80b      	add	r0, sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042dc:	e9cd 1106 	strd	r1, r1, [sp, #24]
 80042e0:	e9cd 1108 	strd	r1, r1, [sp, #32]
 80042e4:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80042e6:	f005 fdd9 	bl	8009e9c <memset>
  if(hadc->Instance==ADC1)
 80042ea:	6823      	ldr	r3, [r4, #0]
 80042ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80042f0:	d004      	beq.n	80042fc <HAL_ADC_MspInit+0x2c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 80042f2:	4a44      	ldr	r2, [pc, #272]	; (8004404 <HAL_ADC_MspInit+0x134>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d045      	beq.n	8004384 <HAL_ADC_MspInit+0xb4>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80042f8:	b01c      	add	sp, #112	; 0x70
 80042fa:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80042fc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8004300:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004304:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004306:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8004308:	931a      	str	r3, [sp, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800430a:	f002 f9d7 	bl	80066bc <HAL_RCCEx_PeriphCLKConfig>
 800430e:	2800      	cmp	r0, #0
 8004310:	d172      	bne.n	80043f8 <HAL_ADC_MspInit+0x128>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8004312:	4a3d      	ldr	r2, [pc, #244]	; (8004408 <HAL_ADC_MspInit+0x138>)
 8004314:	6813      	ldr	r3, [r2, #0]
 8004316:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8004318:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 800431a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800431c:	d109      	bne.n	8004332 <HAL_ADC_MspInit+0x62>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800431e:	4b3b      	ldr	r3, [pc, #236]	; (800440c <HAL_ADC_MspInit+0x13c>)
 8004320:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004322:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004326:	64da      	str	r2, [r3, #76]	; 0x4c
 8004328:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800432a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800432e:	9300      	str	r3, [sp, #0]
 8004330:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004332:	4b36      	ldr	r3, [pc, #216]	; (800440c <HAL_ADC_MspInit+0x13c>)
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 8004334:	4836      	ldr	r0, [pc, #216]	; (8004410 <HAL_ADC_MspInit+0x140>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004336:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004338:	f042 0204 	orr.w	r2, r2, #4
 800433c:	64da      	str	r2, [r3, #76]	; 0x4c
 800433e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004340:	f002 0204 	and.w	r2, r2, #4
 8004344:	9201      	str	r2, [sp, #4]
 8004346:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004348:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800434a:	f042 0201 	orr.w	r2, r2, #1
 800434e:	64da      	str	r2, [r3, #76]	; 0x4c
 8004350:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004352:	f003 0301 	and.w	r3, r3, #1
 8004356:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = M1_CURR_AMPL_V_Pin;
 8004358:	2202      	movs	r2, #2
 800435a:	2303      	movs	r3, #3
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800435c:	2400      	movs	r4, #0
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 800435e:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_CURR_AMPL_V_Pin;
 8004360:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004364:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004366:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 8004368:	f001 fc5c 	bl	8005c24 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_CURR_AMPL_U_Pin;
 800436c:	2201      	movs	r2, #1
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin;
 800436e:	2303      	movs	r3, #3
    HAL_GPIO_Init(M1_BUS_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8004370:	a906      	add	r1, sp, #24
 8004372:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin;
 8004376:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800437a:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(M1_BUS_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 800437c:	f001 fc52 	bl	8005c24 <HAL_GPIO_Init>
}
 8004380:	b01c      	add	sp, #112	; 0x70
 8004382:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004384:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8004388:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800438c:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800438e:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8004390:	931a      	str	r3, [sp, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004392:	f002 f993 	bl	80066bc <HAL_RCCEx_PeriphCLKConfig>
 8004396:	2800      	cmp	r0, #0
 8004398:	d131      	bne.n	80043fe <HAL_ADC_MspInit+0x12e>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800439a:	4a1b      	ldr	r2, [pc, #108]	; (8004408 <HAL_ADC_MspInit+0x138>)
 800439c:	6813      	ldr	r3, [r2, #0]
 800439e:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80043a0:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 80043a2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80043a4:	d109      	bne.n	80043ba <HAL_ADC_MspInit+0xea>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80043a6:	4b19      	ldr	r3, [pc, #100]	; (800440c <HAL_ADC_MspInit+0x13c>)
 80043a8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80043aa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80043ae:	64da      	str	r2, [r3, #76]	; 0x4c
 80043b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80043b6:	9303      	str	r3, [sp, #12]
 80043b8:	9b03      	ldr	r3, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80043ba:	4b14      	ldr	r3, [pc, #80]	; (800440c <HAL_ADC_MspInit+0x13c>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043bc:	4814      	ldr	r0, [pc, #80]	; (8004410 <HAL_ADC_MspInit+0x140>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80043be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80043c0:	f042 0204 	orr.w	r2, r2, #4
 80043c4:	64da      	str	r2, [r3, #76]	; 0x4c
 80043c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80043c8:	f002 0204 	and.w	r2, r2, #4
 80043cc:	9204      	str	r2, [sp, #16]
 80043ce:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043d0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80043d2:	f042 0201 	orr.w	r2, r2, #1
 80043d6:	64da      	str	r2, [r3, #76]	; 0x4c
 80043d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043da:	f003 0301 	and.w	r3, r3, #1
 80043de:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = M1_CURR_AMPL_W_Pin|M1_CURR_AMPL_V_Pin|M1_TEMPERATURE_Pin;
 80043e0:	2207      	movs	r2, #7
 80043e2:	2303      	movs	r3, #3
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043e4:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043e6:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_CURR_AMPL_W_Pin|M1_CURR_AMPL_V_Pin|M1_TEMPERATURE_Pin;
 80043e8:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043ec:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043ee:	9b05      	ldr	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043f0:	f001 fc18 	bl	8005c24 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin;
 80043f4:	2202      	movs	r2, #2
 80043f6:	e7ba      	b.n	800436e <HAL_ADC_MspInit+0x9e>
      Error_Handler();
 80043f8:	f7fd fa2e 	bl	8001858 <Error_Handler>
 80043fc:	e789      	b.n	8004312 <HAL_ADC_MspInit+0x42>
      Error_Handler();
 80043fe:	f7fd fa2b 	bl	8001858 <Error_Handler>
 8004402:	e7ca      	b.n	800439a <HAL_ADC_MspInit+0xca>
 8004404:	50000100 	.word	0x50000100
 8004408:	20001d50 	.word	0x20001d50
 800440c:	40021000 	.word	0x40021000
 8004410:	48000800 	.word	0x48000800

08004414 <HAL_CORDIC_MspInit>:
* @param hcordic: CORDIC handle pointer
* @retval None
*/
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
  if(hcordic->Instance==CORDIC)
 8004414:	4b0a      	ldr	r3, [pc, #40]	; (8004440 <HAL_CORDIC_MspInit+0x2c>)
 8004416:	6802      	ldr	r2, [r0, #0]
 8004418:	429a      	cmp	r2, r3
 800441a:	d000      	beq.n	800441e <HAL_CORDIC_MspInit+0xa>
 800441c:	4770      	bx	lr
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 800441e:	f8d3 2448 	ldr.w	r2, [r3, #1096]	; 0x448
 8004422:	f042 0208 	orr.w	r2, r2, #8
 8004426:	f8c3 2448 	str.w	r2, [r3, #1096]	; 0x448
 800442a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
{
 800442e:	b082      	sub	sp, #8
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8004430:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004432:	f003 0308 	and.w	r3, r3, #8
 8004436:	9301      	str	r3, [sp, #4]
 8004438:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }

}
 800443a:	b002      	add	sp, #8
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop
 8004440:	40020c00 	.word	0x40020c00
 8004444:	00000000 	.word	0x00000000

08004448 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8004448:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 800444a:	4a1b      	ldr	r2, [pc, #108]	; (80044b8 <HAL_DAC_MspInit+0x70>)
 800444c:	6801      	ldr	r1, [r0, #0]
{
 800444e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004450:	2300      	movs	r3, #0
  if(hdac->Instance==DAC1)
 8004452:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004454:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004458:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800445c:	9306      	str	r3, [sp, #24]
  if(hdac->Instance==DAC1)
 800445e:	d002      	beq.n	8004466 <HAL_DAC_MspInit+0x1e>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8004460:	b009      	add	sp, #36	; 0x24
 8004462:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_DAC1_CLK_ENABLE();
 8004466:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800446a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = DBG_DAC_CH1_Pin;
 800446e:	ed9f 7b10 	vldr	d7, [pc, #64]	; 80044b0 <HAL_DAC_MspInit+0x68>
    __HAL_RCC_DAC1_CLK_ENABLE();
 8004472:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004474:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004478:	64da      	str	r2, [r3, #76]	; 0x4c
 800447a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800447c:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 8004480:	9200      	str	r2, [sp, #0]
 8004482:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004484:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004486:	f042 0201 	orr.w	r2, r2, #1
 800448a:	64da      	str	r2, [r3, #76]	; 0x4c
 800448c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800448e:	f003 0301 	and.w	r3, r3, #1
 8004492:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(DBG_DAC_CH1_GPIO_Port, &GPIO_InitStruct);
 8004494:	a902      	add	r1, sp, #8
 8004496:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = DBG_DAC_CH1_Pin;
 800449a:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800449e:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(DBG_DAC_CH1_GPIO_Port, &GPIO_InitStruct);
 80044a0:	f001 fbc0 	bl	8005c24 <HAL_GPIO_Init>
}
 80044a4:	b009      	add	sp, #36	; 0x24
 80044a6:	f85d fb04 	ldr.w	pc, [sp], #4
 80044aa:	bf00      	nop
 80044ac:	f3af 8000 	nop.w
 80044b0:	00000010 	.word	0x00000010
 80044b4:	00000003 	.word	0x00000003
 80044b8:	50000800 	.word	0x50000800
 80044bc:	00000000 	.word	0x00000000

080044c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80044c0:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM1)
 80044c2:	4a1b      	ldr	r2, [pc, #108]	; (8004530 <HAL_TIM_Base_MspInit+0x70>)
 80044c4:	6801      	ldr	r1, [r0, #0]
{
 80044c6:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044c8:	2300      	movs	r3, #0
  if(htim_base->Instance==TIM1)
 80044ca:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044cc:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80044d0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80044d4:	9306      	str	r3, [sp, #24]
  if(htim_base->Instance==TIM1)
 80044d6:	d001      	beq.n	80044dc <HAL_TIM_Base_MspInit+0x1c>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80044d8:	b008      	add	sp, #32
 80044da:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 80044dc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80044e0:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 80044e4:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8004528 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM1_CLK_ENABLE();
 80044e8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80044ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80044ee:	661a      	str	r2, [r3, #96]	; 0x60
 80044f0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80044f2:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80044f6:	9200      	str	r2, [sp, #0]
 80044f8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80044fc:	f042 0201 	orr.w	r2, r2, #1
 8004500:	64da      	str	r2, [r3, #76]	; 0x4c
 8004502:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004504:	f003 0301 	and.w	r3, r3, #1
 8004508:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800450a:	2201      	movs	r2, #1
    GPIO_InitStruct.Alternate = GPIO_AF12_TIM1_COMP1;
 800450c:	230c      	movs	r3, #12
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 800450e:	a902      	add	r1, sp, #8
 8004510:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 8004514:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004518:	9c01      	ldr	r4, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800451a:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF12_TIM1_COMP1;
 800451c:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 800451e:	f001 fb81 	bl	8005c24 <HAL_GPIO_Init>
}
 8004522:	b008      	add	sp, #32
 8004524:	bd10      	pop	{r4, pc}
 8004526:	bf00      	nop
 8004528:	00000800 	.word	0x00000800
 800452c:	00000012 	.word	0x00000012
 8004530:	40012c00 	.word	0x40012c00
 8004534:	00000000 	.word	0x00000000

08004538 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004538:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 800453a:	4a1b      	ldr	r2, [pc, #108]	; (80045a8 <HAL_TIM_MspPostInit+0x70>)
 800453c:	6801      	ldr	r1, [r0, #0]
{
 800453e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004540:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 8004542:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004544:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004548:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800454c:	9306      	str	r3, [sp, #24]
  if(htim->Instance==TIM1)
 800454e:	d002      	beq.n	8004556 <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004550:	b009      	add	sp, #36	; 0x24
 8004552:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004556:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800455a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 800455e:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8004598 <HAL_TIM_MspPostInit+0x60>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004562:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004564:	f042 0201 	orr.w	r2, r2, #1
 8004568:	64da      	str	r2, [r3, #76]	; 0x4c
 800456a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 800456c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004570:	ed9f 7b0b 	vldr	d7, [pc, #44]	; 80045a0 <HAL_TIM_MspPostInit+0x68>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004574:	f003 0301 	and.w	r3, r3, #1
 8004578:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800457a:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800457c:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800457e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8004582:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004586:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8004588:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800458a:	f001 fb4b 	bl	8005c24 <HAL_GPIO_Init>
}
 800458e:	b009      	add	sp, #36	; 0x24
 8004590:	f85d fb04 	ldr.w	pc, [sp], #4
 8004594:	f3af 8000 	nop.w
 8004598:	00000700 	.word	0x00000700
 800459c:	00000002 	.word	0x00000002
 80045a0:	00000002 	.word	0x00000002
 80045a4:	00000002 	.word	0x00000002
 80045a8:	40012c00 	.word	0x40012c00

080045ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80045ac:	b570      	push	{r4, r5, r6, lr}
 80045ae:	4604      	mov	r4, r0
 80045b0:	b098      	sub	sp, #96	; 0x60
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045b2:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80045b4:	2244      	movs	r2, #68	; 0x44
 80045b6:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045b8:	e9cd 1102 	strd	r1, r1, [sp, #8]
 80045bc:	e9cd 1104 	strd	r1, r1, [sp, #16]
 80045c0:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80045c2:	f005 fc6b 	bl	8009e9c <memset>
  if(huart->Instance==USART2)
 80045c6:	4b31      	ldr	r3, [pc, #196]	; (800468c <HAL_UART_MspInit+0xe0>)
 80045c8:	6822      	ldr	r2, [r4, #0]
 80045ca:	429a      	cmp	r2, r3
 80045cc:	d001      	beq.n	80045d2 <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80045ce:	b018      	add	sp, #96	; 0x60
 80045d0:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80045d2:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80045d4:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80045d6:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80045d8:	f002 f870 	bl	80066bc <HAL_RCCEx_PeriphCLKConfig>
 80045dc:	2800      	cmp	r0, #0
 80045de:	d14c      	bne.n	800467a <HAL_UART_MspInit+0xce>
    __HAL_RCC_USART2_CLK_ENABLE();
 80045e0:	4b2b      	ldr	r3, [pc, #172]	; (8004690 <HAL_UART_MspInit+0xe4>)
    hdma_usart2_rx.Instance = DMA2_Channel2;
 80045e2:	4e2c      	ldr	r6, [pc, #176]	; (8004694 <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_USART2_CLK_ENABLE();
 80045e4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80045e6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80045ea:	659a      	str	r2, [r3, #88]	; 0x58
 80045ec:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80045ee:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80045f2:	9200      	str	r2, [sp, #0]
 80045f4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80045f8:	f042 0201 	orr.w	r2, r2, #1
 80045fc:	64da      	str	r2, [r3, #76]	; 0x4c
 80045fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004600:	f003 0301 	and.w	r3, r3, #1
 8004604:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8004606:	220c      	movs	r2, #12
 8004608:	2302      	movs	r3, #2
 800460a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800460e:	2200      	movs	r2, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004610:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8004612:	2300      	movs	r3, #0
 8004614:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004618:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800461a:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800461c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004620:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004622:	f001 faff 	bl	8005c24 <HAL_GPIO_Init>
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8004626:	491c      	ldr	r1, [pc, #112]	; (8004698 <HAL_UART_MspInit+0xec>)
 8004628:	221a      	movs	r2, #26
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800462a:	2300      	movs	r3, #0
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 800462c:	e9c6 1200 	strd	r1, r2, [r6]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004630:	4630      	mov	r0, r6
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004632:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004634:	e9c6 3302 	strd	r3, r3, [r6, #8]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004638:	e9c6 2304 	strd	r2, r3, [r6, #16]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800463c:	e9c6 3306 	strd	r3, r3, [r6, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004640:	6233      	str	r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004642:	f001 fa59 	bl	8005af8 <HAL_DMA_Init>
 8004646:	b9f0      	cbnz	r0, 8004686 <HAL_UART_MspInit+0xda>
    hdma_usart2_tx.Instance = DMA2_Channel3;
 8004648:	4d14      	ldr	r5, [pc, #80]	; (800469c <HAL_UART_MspInit+0xf0>)
 800464a:	4915      	ldr	r1, [pc, #84]	; (80046a0 <HAL_UART_MspInit+0xf4>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800464c:	67e6      	str	r6, [r4, #124]	; 0x7c
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800464e:	221b      	movs	r2, #27
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004650:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8004652:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004656:	4628      	mov	r0, r5
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004658:	2110      	movs	r1, #16
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800465a:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800465c:	e9c5 1302 	strd	r1, r3, [r5, #8]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004660:	e9c5 3305 	strd	r3, r3, [r5, #20]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004664:	e9c5 3307 	strd	r3, r3, [r5, #28]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004668:	62b4      	str	r4, [r6, #40]	; 0x28
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800466a:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800466c:	f001 fa44 	bl	8005af8 <HAL_DMA_Init>
 8004670:	b930      	cbnz	r0, 8004680 <HAL_UART_MspInit+0xd4>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004672:	67a5      	str	r5, [r4, #120]	; 0x78
 8004674:	62ac      	str	r4, [r5, #40]	; 0x28
}
 8004676:	b018      	add	sp, #96	; 0x60
 8004678:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 800467a:	f7fd f8ed 	bl	8001858 <Error_Handler>
 800467e:	e7af      	b.n	80045e0 <HAL_UART_MspInit+0x34>
      Error_Handler();
 8004680:	f7fd f8ea 	bl	8001858 <Error_Handler>
 8004684:	e7f5      	b.n	8004672 <HAL_UART_MspInit+0xc6>
      Error_Handler();
 8004686:	f7fd f8e7 	bl	8001858 <Error_Handler>
 800468a:	e7dd      	b.n	8004648 <HAL_UART_MspInit+0x9c>
 800468c:	40004400 	.word	0x40004400
 8004690:	40021000 	.word	0x40021000
 8004694:	200007c0 	.word	0x200007c0
 8004698:	4002041c 	.word	0x4002041c
 800469c:	20000820 	.word	0x20000820
 80046a0:	40020430 	.word	0x40020430

080046a4 <ADC1_2_IRQHandler>:
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 80046a4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80046a8:	2240      	movs	r2, #64	; 0x40
 80046aa:	601a      	str	r2, [r3, #0]
  /* USER CODE END ADC1_2_IRQn 0 */

  // Clear Flags M1
  LL_ADC_ClearFlag_JEOS( ADC1 );

  (void)TSK_HighFrequencyTask();
 80046ac:	f7fd be80 	b.w	80023b0 <TSK_HighFrequencyTask>

080046b0 <TIM1_UP_TIM16_IRQHandler>:
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80046b0:	4b03      	ldr	r3, [pc, #12]	; (80046c0 <TIM1_UP_TIM16_IRQHandler+0x10>)
 /* USER CODE BEGIN TIMx_UP_M1_IRQn 0 */

 /* USER CODE END  TIMx_UP_M1_IRQn 0 */

    LL_TIM_ClearFlag_UPDATE(TIM1);
    ( void )R3_2_TIMx_UP_IRQHandler(&PWM_Handle_M1);
 80046b2:	4804      	ldr	r0, [pc, #16]	; (80046c4 <TIM1_UP_TIM16_IRQHandler+0x14>)
 80046b4:	f06f 0201 	mvn.w	r2, #1
 80046b8:	611a      	str	r2, [r3, #16]
 80046ba:	f004 bb13 	b.w	8008ce4 <R3_2_TIMx_UP_IRQHandler>
 80046be:	bf00      	nop
 80046c0:	40012c00 	.word	0x40012c00
 80046c4:	20000274 	.word	0x20000274

080046c8 <TIM1_BRK_TIM15_IRQHandler>:

 /* USER CODE END  TIMx_UP_M1_IRQn 1 */
}

void TIMx_BRK_M1_IRQHandler(void)
{
 80046c8:	b508      	push	{r3, lr}
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 80046ca:	4b0c      	ldr	r3, [pc, #48]	; (80046fc <TIM1_BRK_TIM15_IRQHandler+0x34>)
 80046cc:	691a      	ldr	r2, [r3, #16]
 80046ce:	0611      	lsls	r1, r2, #24
 80046d0:	d505      	bpl.n	80046de <TIM1_BRK_TIM15_IRQHandler+0x16>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 80046d2:	f06f 0280 	mvn.w	r2, #128	; 0x80
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK(TIM1);
    ( void )R3_2_BRK_IRQHandler(&PWM_Handle_M1);
 80046d6:	480a      	ldr	r0, [pc, #40]	; (8004700 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 80046d8:	611a      	str	r2, [r3, #16]
 80046da:	f004 fb67 	bl	8008dac <R3_2_BRK_IRQHandler>
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK2(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 80046de:	4b07      	ldr	r3, [pc, #28]	; (80046fc <TIM1_BRK_TIM15_IRQHandler+0x34>)
 80046e0:	691a      	ldr	r2, [r3, #16]
 80046e2:	05d2      	lsls	r2, r2, #23
 80046e4:	d505      	bpl.n	80046f2 <TIM1_BRK_TIM15_IRQHandler+0x2a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 80046e6:	f46f 7280 	mvn.w	r2, #256	; 0x100
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK2(TIM1);
    ( void )R3_2_BRK2_IRQHandler(&PWM_Handle_M1);
 80046ea:	4805      	ldr	r0, [pc, #20]	; (8004700 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 80046ec:	611a      	str	r2, [r3, #16]
 80046ee:	f004 fb39 	bl	8008d64 <R3_2_BRK2_IRQHandler>
  MC_Scheduler();

  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_BRK_M1_IRQn 1 */
}
 80046f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MC_Scheduler();
 80046f6:	f7fd be15 	b.w	8002324 <MC_Scheduler>
 80046fa:	bf00      	nop
 80046fc:	40012c00 	.word	0x40012c00
 8004700:	20000274 	.word	0x20000274

08004704 <DMA2_Channel2_IRQHandler>:
  }
}

__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC(DMA_TypeDef *DMAx, uint32_t Channel )
{
  return ((NULL == DMAx) ? 0U : ((READ_BIT(DMAx->ISR, (DMA_ISR_TCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2) )) == (DMA_ISR_TCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2))) ? 1UL : 0UL));
 8004704:	4b04      	ldr	r3, [pc, #16]	; (8004718 <DMA2_Channel2_IRQHandler+0x14>)
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	0692      	lsls	r2, r2, #26
 800470a:	d400      	bmi.n	800470e <DMA2_Channel2_IRQHandler+0xa>
  }
  /* USER CODE BEGIN MCP_RX_IRQHandler_A 1 */

  /* USER CODE BEGIN MCP_RX_IRQHandler_A 1 */

}
 800470c:	4770      	bx	lr
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 800470e:	2220      	movs	r2, #32
    ASPEP_HWDataReceivedIT (&aspepOverUartA);
 8004710:	4802      	ldr	r0, [pc, #8]	; (800471c <DMA2_Channel2_IRQHandler+0x18>)
 8004712:	605a      	str	r2, [r3, #4]
 8004714:	f7fc bd3e 	b.w	8001194 <ASPEP_HWDataReceivedIT>
 8004718:	40020400 	.word	0x40020400
 800471c:	20000600 	.word	0x20000600

08004720 <USART2_IRQHandler>:
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8004720:	4b33      	ldr	r3, [pc, #204]	; (80047f0 <USART2_IRQHandler+0xd0>)
 8004722:	69da      	ldr	r2, [r3, #28]
 8004724:	0650      	lsls	r0, r2, #25
  * @brief  This function handles USART interrupt request.
  * @param  None
  * @retval None
  */
void USARTA_IRQHandler(void)
{
 8004726:	b510      	push	{r4, lr}
 8004728:	d509      	bpl.n	800473e <USART2_IRQHandler+0x1e>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 800472a:	4932      	ldr	r1, [pc, #200]	; (80047f4 <USART2_IRQHandler+0xd4>)
    /* Disable the DMA channel to prepare the next chunck of data*/
    LL_DMA_DisableChannel( DMA_TX_A, DMACH_TX_A );
    LL_USART_ClearFlag_TC (USARTA);
    /* Data Sent by UART*/
    /* Need to free the buffer, and to check pending transfer*/
    ASPEP_HWDataTransmittedIT (&aspepOverUartA);
 800472c:	4832      	ldr	r0, [pc, #200]	; (80047f8 <USART2_IRQHandler+0xd8>)
 800472e:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8004730:	2440      	movs	r4, #64	; 0x40
 8004732:	f022 0201 	bic.w	r2, r2, #1
 8004736:	630a      	str	r2, [r1, #48]	; 0x30
 8004738:	621c      	str	r4, [r3, #32]
 800473a:	f7fc fb8b 	bl	8000e54 <ASPEP_HWDataTransmittedIT>
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 800473e:	492c      	ldr	r1, [pc, #176]	; (80047f0 <USART2_IRQHandler+0xd0>)
 8004740:	69ca      	ldr	r2, [r1, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8004742:	69cb      	ldr	r3, [r1, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8004744:	69c8      	ldr	r0, [r1, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8004746:	f002 0c08 	and.w	ip, r2, #8
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 800474a:	f003 0302 	and.w	r3, r3, #2
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 800474e:	688a      	ldr	r2, [r1, #8]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8004750:	ea43 030c 	orr.w	r3, r3, ip
 8004754:	f000 0004 	and.w	r0, r0, #4
 8004758:	4303      	orrs	r3, r0
  test2 = LL_USART_IsActiveFlag_FE (USARTA);
  test3 = LL_USART_IsActiveFlag_NE (USARTA);
  mask = LL_USART_IsEnabledIT_ERROR (USARTA);

  test1 = ( ( test1 | test2 | test3 ) & mask );
  if ( 0U == test1 )
 800475a:	f002 0201 	and.w	r2, r2, #1
 800475e:	bf08      	it	eq
 8004760:	2200      	moveq	r2, #0
 8004762:	b19a      	cbz	r2, 800478c <USART2_IRQHandler+0x6c>
  {
    /* Nothing to do */
  }
  else
  { /* Stopping the debugger will generate an OverRun error*/
    WRITE_REG(USARTA->ICR, USART_ICR_FECF|USART_ICR_ORECF|USART_ICR_NECF);
 8004764:	230e      	movs	r3, #14
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
 8004766:	4a25      	ldr	r2, [pc, #148]	; (80047fc <USART2_IRQHandler+0xdc>)
 8004768:	620b      	str	r3, [r1, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800476a:	e852 3f00 	ldrex	r3, [r2]
 800476e:	f023 0301 	bic.w	r3, r3, #1
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004772:	e842 3100 	strex	r1, r3, [r2]
 8004776:	2900      	cmp	r1, #0
 8004778:	d1f7      	bne.n	800476a <USART2_IRQHandler+0x4a>
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 800477a:	4a1d      	ldr	r2, [pc, #116]	; (80047f0 <USART2_IRQHandler+0xd0>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800477c:	e852 3f00 	ldrex	r3, [r2]
 8004780:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004784:	e842 3100 	strex	r1, r3, [r2]
 8004788:	2900      	cmp	r1, #0
 800478a:	d1f7      	bne.n	800477c <USART2_IRQHandler+0x5c>
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 800478c:	4a18      	ldr	r2, [pc, #96]	; (80047f0 <USART2_IRQHandler+0xd0>)
 800478e:	69d3      	ldr	r3, [r2, #28]
 8004790:	06d9      	lsls	r1, r3, #27
 8004792:	d52a      	bpl.n	80047ea <USART2_IRQHandler+0xca>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8004794:	6813      	ldr	r3, [r2, #0]
 8004796:	06db      	lsls	r3, r3, #27
 8004798:	d528      	bpl.n	80047ec <USART2_IRQHandler+0xcc>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800479a:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 800479e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047a2:	e842 3100 	strex	r1, r3, [r2]
 80047a6:	2900      	cmp	r1, #0
 80047a8:	d1f7      	bne.n	800479a <USART2_IRQHandler+0x7a>
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
 80047aa:	4b14      	ldr	r3, [pc, #80]	; (80047fc <USART2_IRQHandler+0xdc>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ac:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 80047b0:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047b4:	e843 2100 	strex	r1, r2, [r3]
 80047b8:	2900      	cmp	r1, #0
 80047ba:	d1f7      	bne.n	80047ac <USART2_IRQHandler+0x8c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047bc:	e853 2f00 	ldrex	r2, [r3]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)
{
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
 80047c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c4:	e843 2100 	strex	r1, r2, [r3]
 80047c8:	2900      	cmp	r1, #0
 80047ca:	d1f7      	bne.n	80047bc <USART2_IRQHandler+0x9c>
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 80047cc:	4a08      	ldr	r2, [pc, #32]	; (80047f0 <USART2_IRQHandler+0xd0>)
 80047ce:	6a52      	ldr	r2, [r2, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047d0:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 80047d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047d8:	e843 2100 	strex	r1, r2, [r3]
 80047dc:	2900      	cmp	r1, #0
 80047de:	d1f7      	bne.n	80047d0 <USART2_IRQHandler+0xb0>
  }

  /* USER CODE BEGIN USARTA_IRQn 1 */

  /* USER CODE END USARTA_IRQn 1 */
}
 80047e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ASPEP_HWDMAReset (&aspepOverUartA);
 80047e4:	4804      	ldr	r0, [pc, #16]	; (80047f8 <USART2_IRQHandler+0xd8>)
 80047e6:	f7fc bd23 	b.w	8001230 <ASPEP_HWDMAReset>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 80047ea:	6813      	ldr	r3, [r2, #0]
}
 80047ec:	bd10      	pop	{r4, pc}
 80047ee:	bf00      	nop
 80047f0:	40004400 	.word	0x40004400
 80047f4:	40020400 	.word	0x40020400
 80047f8:	20000600 	.word	0x20000600
 80047fc:	40004408 	.word	0x40004408

08004800 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8004800:	b508      	push	{r3, lr}
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */
  TSK_HardwareFaultTask();
 8004802:	f7fe f851 	bl	80028a8 <TSK_HardwareFaultTask>

  /* Go to infinite loop when Hard Fault exception occurs */
  while (true)
 8004806:	e7fe      	b.n	8004806 <HardFault_Handler+0x6>

08004808 <SysTick_Handler>:
 /* USER CODE END HardFault_IRQn 1 */

}

void SysTick_Handler(void)
{
 8004808:	b510      	push	{r4, lr}
#ifdef MC_HAL_IS_USED
static uint8_t SystickDividerCounter = SYSTICK_DIVIDER;
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  if (SystickDividerCounter == SYSTICK_DIVIDER)
 800480a:	4c0a      	ldr	r4, [pc, #40]	; (8004834 <SysTick_Handler+0x2c>)
 800480c:	7823      	ldrb	r3, [r4, #0]
 800480e:	2b02      	cmp	r3, #2
 8004810:	d006      	beq.n	8004820 <SysTick_Handler+0x18>
  {
    HAL_IncTick();
    HAL_SYSTICK_IRQHandler();
    SystickDividerCounter = 0;
  }
  SystickDividerCounter ++;
 8004812:	3301      	adds	r3, #1
 8004814:	b2db      	uxtb	r3, r3
 8004816:	7023      	strb	r3, [r4, #0]
  /* USER CODE END SysTick_IRQn 1 */
    MC_RunMotorControlTasks();

  /* USER CODE BEGIN SysTick_IRQn 2 */
  /* USER CODE END SysTick_IRQn 2 */
}
 8004818:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 800481c:	f7fe b838 	b.w	8002890 <MC_RunMotorControlTasks>
    HAL_IncTick();
 8004820:	f000 f8e4 	bl	80049ec <HAL_IncTick>
    HAL_SYSTICK_IRQHandler();
 8004824:	f001 f86a 	bl	80058fc <HAL_SYSTICK_IRQHandler>
 8004828:	2301      	movs	r3, #1
  SystickDividerCounter ++;
 800482a:	7023      	strb	r3, [r4, #0]
}
 800482c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 8004830:	f7fe b82e 	b.w	8002890 <MC_RunMotorControlTasks>
 8004834:	20000674 	.word	0x20000674

08004838 <EXTI15_10_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
  return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine));
 8004838:	4b04      	ldr	r3, [pc, #16]	; (800484c <EXTI15_10_IRQHandler+0x14>)
 800483a:	695a      	ldr	r2, [r3, #20]
  * @brief  This function handles Button IRQ on PIN PC13.
  */
void EXTI15_10_IRQHandler (void)
{
	/* USER CODE BEGIN START_STOP_BTN */
  if (  0U == LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_13) )
 800483c:	0492      	lsls	r2, r2, #18
 800483e:	d400      	bmi.n	8004842 <EXTI15_10_IRQHandler+0xa>
  {
    LL_EXTI_ClearFlag_0_31 (LL_EXTI_LINE_13);
    ( void )UI_HandleStartStopButton_cb ();
  }

}
 8004840:	4770      	bx	lr
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 8004842:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004846:	615a      	str	r2, [r3, #20]
    ( void )UI_HandleStartStopButton_cb ();
 8004848:	f7fe b83e 	b.w	80028c8 <UI_HandleStartStopButton_cb>
 800484c:	40010400 	.word	0x40010400

08004850 <UASPEP_INIT>:
  }
  else
  {
#endif
    /* Enable DMA UART */
    LL_USART_ClearFlag_TC(pHandle->USARTx);
 8004850:	6802      	ldr	r2, [r0, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8004852:	2340      	movs	r3, #64	; 0x40
{
 8004854:	b470      	push	{r4, r5, r6}
 8004856:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004858:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 800485c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004860:	e842 3100 	strex	r1, r3, [r2]
 8004864:	2900      	cmp	r1, #0
 8004866:	d1f7      	bne.n	8004858 <UASPEP_INIT+0x8>
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8004868:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800486c:	e851 3f00 	ldrex	r3, [r1]
 8004870:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004874:	e841 3400 	strex	r4, r3, [r1]
 8004878:	2c00      	cmp	r4, #0
 800487a:	d1f7      	bne.n	800486c <UASPEP_INIT+0x1c>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 800487c:	6901      	ldr	r1, [r0, #16]
 800487e:	4e17      	ldr	r6, [pc, #92]	; (80048dc <UASPEP_INIT+0x8c>)
 8004880:	6883      	ldr	r3, [r0, #8]
 8004882:	5c74      	ldrb	r4, [r6, r1]
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 8004884:	6845      	ldr	r5, [r0, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8004886:	4423      	add	r3, r4
    LL_USART_EnableDMAReq_TX(pHandle->USARTx);

    /* Write the USART_TDR register address in the DMA control register to configure it as
     * the destination of the transfer. */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)&pHandle->USARTx->TDR);
 8004888:	f102 0128 	add.w	r1, r2, #40	; 0x28
 800488c:	6099      	str	r1, [r3, #8]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 800488e:	68c3      	ldr	r3, [r0, #12]
 8004890:	5cf1      	ldrb	r1, [r6, r3]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8004892:	2340      	movs	r3, #64	; 0x40
 8004894:	6213      	str	r3, [r2, #32]
 8004896:	586b      	ldr	r3, [r5, r1]
 8004898:	f043 0302 	orr.w	r3, r3, #2
 800489c:	506b      	str	r3, [r5, r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 800489e:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048a2:	e851 3f00 	ldrex	r3, [r1]
 80048a6:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048aa:	e841 3400 	strex	r4, r3, [r1]
 80048ae:	2c00      	cmp	r4, #0
 80048b0:	d1f7      	bne.n	80048a2 <UASPEP_INIT+0x52>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 80048b2:	68c3      	ldr	r3, [r0, #12]
 80048b4:	5cf0      	ldrb	r0, [r6, r3]
 80048b6:	4405      	add	r5, r0
    LL_USART_EnableIT_ERROR(pHandle->USARTx);

    /* Write the USART_RDR register address in the DMA control register to configure it as
     * the source of the transfer. */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)&pHandle->USARTx->RDR);
 80048b8:	f102 0124 	add.w	r1, r2, #36	; 0x24
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 80048bc:	2340      	movs	r3, #64	; 0x40
 80048be:	60a9      	str	r1, [r5, #8]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 80048c0:	f102 0108 	add.w	r1, r2, #8
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 80048c4:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048c6:	e851 3f00 	ldrex	r3, [r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 80048ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048ce:	e841 3200 	strex	r2, r3, [r1]
 80048d2:	2a00      	cmp	r2, #0
 80048d4:	d1f7      	bne.n	80048c6 <UASPEP_INIT+0x76>
}
 80048d6:	bc70      	pop	{r4, r5, r6}
 80048d8:	4770      	bx	lr
 80048da:	bf00      	nop
 80048dc:	0800a158 	.word	0x0800a158

080048e0 <UASPEP_SEND_PACKET>:
  }
#endif
}

bool UASPEP_SEND_PACKET(void *pHWHandle, void *data, uint16_t length)
{
 80048e0:	b430      	push	{r4, r5}
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 80048e2:	6903      	ldr	r3, [r0, #16]
 80048e4:	4d0c      	ldr	r5, [pc, #48]	; (8004918 <UASPEP_SEND_PACKET+0x38>)
 80048e6:	6884      	ldr	r4, [r0, #8]
 80048e8:	5ceb      	ldrb	r3, [r5, r3]
 80048ea:	58e0      	ldr	r0, [r4, r3]
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  bool result;
  if (0U == LL_DMA_IsEnabledChannel(pHandle->txDMA, pHandle->txChannel))
 80048ec:	07c0      	lsls	r0, r0, #31
 80048ee:	eb04 0c03 	add.w	ip, r4, r3
 80048f2:	d40e      	bmi.n	8004912 <UASPEP_SEND_PACKET+0x32>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 80048f4:	f8cc 100c 	str.w	r1, [ip, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 80048f8:	f8dc 1004 	ldr.w	r1, [ip, #4]
 80048fc:	0c09      	lsrs	r1, r1, #16
 80048fe:	0409      	lsls	r1, r1, #16
 8004900:	4311      	orrs	r1, r2
 8004902:	f8cc 1004 	str.w	r1, [ip, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8004906:	58e2      	ldr	r2, [r4, r3]
  {
    //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
    LL_DMA_SetMemoryAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)data);
    LL_DMA_SetDataLength(pHandle->txDMA, pHandle->txChannel, length);
    LL_DMA_EnableChannel(pHandle->txDMA, pHandle->txChannel);
    result = true;
 8004908:	2001      	movs	r0, #1
 800490a:	4302      	orrs	r2, r0
 800490c:	50e2      	str	r2, [r4, r3]
  else
  {
    result = false;
  }
  return result;
}
 800490e:	bc30      	pop	{r4, r5}
 8004910:	4770      	bx	lr
    result = false;
 8004912:	2000      	movs	r0, #0
}
 8004914:	bc30      	pop	{r4, r5}
 8004916:	4770      	bx	lr
 8004918:	0800a158 	.word	0x0800a158

0800491c <UASPEP_RECEIVE_BUFFER>:

void UASPEP_RECEIVE_BUFFER(void *pHWHandle, void* buffer, uint16_t length)
{
 800491c:	b430      	push	{r4, r5}
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 800491e:	68c3      	ldr	r3, [r0, #12]
 8004920:	4d0b      	ldr	r5, [pc, #44]	; (8004950 <UASPEP_RECEIVE_BUFFER+0x34>)
 8004922:	6844      	ldr	r4, [r0, #4]
 8004924:	5ce8      	ldrb	r0, [r5, r3]
 8004926:	5825      	ldr	r5, [r4, r0]
 8004928:	eb04 0c00 	add.w	ip, r4, r0
 800492c:	f025 0501 	bic.w	r5, r5, #1
 8004930:	5025      	str	r5, [r4, r0]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8004932:	f8cc 100c 	str.w	r1, [ip, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8004936:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800493a:	0c1b      	lsrs	r3, r3, #16
 800493c:	041b      	lsls	r3, r3, #16
 800493e:	431a      	orrs	r2, r3
 8004940:	f8cc 2004 	str.w	r2, [ip, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8004944:	5823      	ldr	r3, [r4, r0]
 8004946:	f043 0301 	orr.w	r3, r3, #1
 800494a:	5023      	str	r3, [r4, r0]
  LL_DMA_DisableChannel(pHandle->rxDMA, pHandle->rxChannel);
  //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
  LL_DMA_SetMemoryAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)buffer);
  LL_DMA_SetDataLength(pHandle->rxDMA, pHandle->rxChannel, length);
  LL_DMA_EnableChannel(pHandle->rxDMA, pHandle->rxChannel);
}
 800494c:	bc30      	pop	{r4, r5}
 800494e:	4770      	bx	lr
 8004950:	0800a158 	.word	0x0800a158

08004954 <UASPEP_IDLE_ENABLE>:

void UASPEP_IDLE_ENABLE(void *pHWHandle)
{
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  LL_USART_ClearFlag_IDLE(pHandle->USARTx);
 8004954:	6802      	ldr	r2, [r0, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8004956:	2310      	movs	r3, #16
 8004958:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800495a:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 800495e:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004962:	e842 3100 	strex	r1, r3, [r2]
 8004966:	2900      	cmp	r1, #0
 8004968:	d1f7      	bne.n	800495a <UASPEP_IDLE_ENABLE+0x6>
  LL_USART_EnableIT_IDLE(pHandle->USARTx);
}
 800496a:	4770      	bx	lr

0800496c <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800496c:	4a03      	ldr	r2, [pc, #12]	; (800497c <SystemInit+0x10>)
 800496e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004972:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004976:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800497a:	4770      	bx	lr
 800497c:	e000ed00 	.word	0xe000ed00

08004980 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004980:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8004982:	4b0f      	ldr	r3, [pc, #60]	; (80049c0 <HAL_InitTick+0x40>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	b90b      	cbnz	r3, 800498c <HAL_InitTick+0xc>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8004988:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 800498a:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800498c:	490d      	ldr	r1, [pc, #52]	; (80049c4 <HAL_InitTick+0x44>)
 800498e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004992:	4605      	mov	r5, r0
 8004994:	fbb2 f3f3 	udiv	r3, r2, r3
 8004998:	6808      	ldr	r0, [r1, #0]
 800499a:	fbb0 f0f3 	udiv	r0, r0, r3
 800499e:	f000 ff91 	bl	80058c4 <HAL_SYSTICK_Config>
 80049a2:	4604      	mov	r4, r0
 80049a4:	2800      	cmp	r0, #0
 80049a6:	d1ef      	bne.n	8004988 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80049a8:	2d0f      	cmp	r5, #15
 80049aa:	d8ed      	bhi.n	8004988 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80049ac:	4602      	mov	r2, r0
 80049ae:	4629      	mov	r1, r5
 80049b0:	f04f 30ff 	mov.w	r0, #4294967295
 80049b4:	f000 ff3a 	bl	800582c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80049b8:	4b03      	ldr	r3, [pc, #12]	; (80049c8 <HAL_InitTick+0x48>)
 80049ba:	4620      	mov	r0, r4
 80049bc:	601d      	str	r5, [r3, #0]
}
 80049be:	bd38      	pop	{r3, r4, r5, pc}
 80049c0:	2000067c 	.word	0x2000067c
 80049c4:	20000678 	.word	0x20000678
 80049c8:	20000680 	.word	0x20000680

080049cc <HAL_Init>:
{
 80049cc:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80049ce:	2003      	movs	r0, #3
 80049d0:	f000 ff1a 	bl	8005808 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80049d4:	2004      	movs	r0, #4
 80049d6:	f7ff ffd3 	bl	8004980 <HAL_InitTick>
 80049da:	b110      	cbz	r0, 80049e2 <HAL_Init+0x16>
    status = HAL_ERROR;
 80049dc:	2401      	movs	r4, #1
}
 80049de:	4620      	mov	r0, r4
 80049e0:	bd10      	pop	{r4, pc}
 80049e2:	4604      	mov	r4, r0
    HAL_MspInit();
 80049e4:	f7ff fc54 	bl	8004290 <HAL_MspInit>
}
 80049e8:	4620      	mov	r0, r4
 80049ea:	bd10      	pop	{r4, pc}

080049ec <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80049ec:	4a03      	ldr	r2, [pc, #12]	; (80049fc <HAL_IncTick+0x10>)
 80049ee:	4904      	ldr	r1, [pc, #16]	; (8004a00 <HAL_IncTick+0x14>)
 80049f0:	6813      	ldr	r3, [r2, #0]
 80049f2:	6809      	ldr	r1, [r1, #0]
 80049f4:	440b      	add	r3, r1
 80049f6:	6013      	str	r3, [r2, #0]
}
 80049f8:	4770      	bx	lr
 80049fa:	bf00      	nop
 80049fc:	20001d54 	.word	0x20001d54
 8004a00:	2000067c 	.word	0x2000067c

08004a04 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004a04:	4b01      	ldr	r3, [pc, #4]	; (8004a0c <HAL_GetTick+0x8>)
 8004a06:	6818      	ldr	r0, [r3, #0]
}
 8004a08:	4770      	bx	lr
 8004a0a:	bf00      	nop
 8004a0c:	20001d54 	.word	0x20001d54

08004a10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004a10:	b538      	push	{r3, r4, r5, lr}
 8004a12:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004a14:	f7ff fff6 	bl	8004a04 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004a18:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8004a1a:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8004a1c:	d002      	beq.n	8004a24 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8004a1e:	4b04      	ldr	r3, [pc, #16]	; (8004a30 <HAL_Delay+0x20>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004a24:	f7ff ffee 	bl	8004a04 <HAL_GetTick>
 8004a28:	1b43      	subs	r3, r0, r5
 8004a2a:	42a3      	cmp	r3, r4
 8004a2c:	d3fa      	bcc.n	8004a24 <HAL_Delay+0x14>
  {
  }
}
 8004a2e:	bd38      	pop	{r3, r4, r5, pc}
 8004a30:	2000067c 	.word	0x2000067c

08004a34 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004a34:	b530      	push	{r4, r5, lr}
 8004a36:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004a3c:	2800      	cmp	r0, #0
 8004a3e:	f000 80c9 	beq.w	8004bd4 <HAL_ADC_Init+0x1a0>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004a42:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 8004a44:	4604      	mov	r4, r0
 8004a46:	2d00      	cmp	r5, #0
 8004a48:	f000 8092 	beq.w	8004b70 <HAL_ADC_Init+0x13c>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004a4c:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004a4e:	6893      	ldr	r3, [r2, #8]
 8004a50:	009b      	lsls	r3, r3, #2
 8004a52:	d505      	bpl.n	8004a60 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004a54:	6893      	ldr	r3, [r2, #8]
 8004a56:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004a5a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004a5e:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004a60:	6893      	ldr	r3, [r2, #8]
 8004a62:	00dd      	lsls	r5, r3, #3
 8004a64:	d419      	bmi.n	8004a9a <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004a66:	4b70      	ldr	r3, [pc, #448]	; (8004c28 <HAL_ADC_Init+0x1f4>)
 8004a68:	4870      	ldr	r0, [pc, #448]	; (8004c2c <HAL_ADC_Init+0x1f8>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8004a6c:	6891      	ldr	r1, [r2, #8]
 8004a6e:	099b      	lsrs	r3, r3, #6
 8004a70:	fba0 0303 	umull	r0, r3, r0, r3
 8004a74:	f021 4110 	bic.w	r1, r1, #2415919104	; 0x90000000
 8004a78:	099b      	lsrs	r3, r3, #6
 8004a7a:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8004a7e:	3301      	adds	r3, #1
 8004a80:	005b      	lsls	r3, r3, #1
 8004a82:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8004a86:	6091      	str	r1, [r2, #8]
 8004a88:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004a8a:	9b01      	ldr	r3, [sp, #4]
 8004a8c:	b12b      	cbz	r3, 8004a9a <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 8004a8e:	9b01      	ldr	r3, [sp, #4]
 8004a90:	3b01      	subs	r3, #1
 8004a92:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004a94:	9b01      	ldr	r3, [sp, #4]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d1f9      	bne.n	8004a8e <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004a9a:	6893      	ldr	r3, [r2, #8]
 8004a9c:	00d8      	lsls	r0, r3, #3
 8004a9e:	d459      	bmi.n	8004b54 <HAL_ADC_Init+0x120>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004aa0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004aa2:	f043 0310 	orr.w	r3, r3, #16
 8004aa6:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004aa8:	6e23      	ldr	r3, [r4, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8004aaa:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004aac:	4303      	orrs	r3, r0
 8004aae:	6623      	str	r3, [r4, #96]	; 0x60
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004ab0:	6893      	ldr	r3, [r2, #8]
 8004ab2:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004ab6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004ab8:	d153      	bne.n	8004b62 <HAL_ADC_Init+0x12e>
 8004aba:	06d9      	lsls	r1, r3, #27
 8004abc:	d451      	bmi.n	8004b62 <HAL_ADC_Init+0x12e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004abe:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004ac0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004ac4:	f043 0302 	orr.w	r3, r3, #2
 8004ac8:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004aca:	6893      	ldr	r3, [r2, #8]
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004acc:	07db      	lsls	r3, r3, #31
 8004ace:	d40e      	bmi.n	8004aee <HAL_ADC_Init+0xba>
 8004ad0:	4b57      	ldr	r3, [pc, #348]	; (8004c30 <HAL_ADC_Init+0x1fc>)
 8004ad2:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8004ad6:	6889      	ldr	r1, [r1, #8]
 8004ad8:	689b      	ldr	r3, [r3, #8]
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004ada:	430b      	orrs	r3, r1
 8004adc:	07dd      	lsls	r5, r3, #31
 8004ade:	d406      	bmi.n	8004aee <HAL_ADC_Init+0xba>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004ae0:	4954      	ldr	r1, [pc, #336]	; (8004c34 <HAL_ADC_Init+0x200>)
 8004ae2:	6865      	ldr	r5, [r4, #4]
 8004ae4:	688b      	ldr	r3, [r1, #8]
 8004ae6:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8004aea:	432b      	orrs	r3, r5
 8004aec:	608b      	str	r3, [r1, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 8004aee:	68e5      	ldr	r5, [r4, #12]
 8004af0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004af2:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
                hadc->Init.DataAlign                                                   |
 8004af6:	432b      	orrs	r3, r5
 8004af8:	68a5      	ldr	r5, [r4, #8]
 8004afa:	432b      	orrs	r3, r5
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004afc:	7f65      	ldrb	r5, [r4, #29]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004afe:	2901      	cmp	r1, #1
                hadc->Init.DataAlign                                                   |
 8004b00:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004b04:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004b08:	d05f      	beq.n	8004bca <HAL_ADC_Init+0x196>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004b0a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004b0c:	b121      	cbz	r1, 8004b18 <HAL_ADC_Init+0xe4>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 8004b0e:	6b25      	ldr	r5, [r4, #48]	; 0x30
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004b10:	f401 7178 	and.w	r1, r1, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004b14:	4329      	orrs	r1, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004b16:	430b      	orrs	r3, r1
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004b18:	68d5      	ldr	r5, [r2, #12]
 8004b1a:	4947      	ldr	r1, [pc, #284]	; (8004c38 <HAL_ADC_Init+0x204>)
 8004b1c:	4029      	ands	r1, r5
 8004b1e:	430b      	orrs	r3, r1
 8004b20:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004b22:	6913      	ldr	r3, [r2, #16]
 8004b24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004b26:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8004b2a:	430b      	orrs	r3, r1
 8004b2c:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004b2e:	6893      	ldr	r3, [r2, #8]
 8004b30:	0759      	lsls	r1, r3, #29
 8004b32:	d523      	bpl.n	8004b7c <HAL_ADC_Init+0x148>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004b34:	6893      	ldr	r3, [r2, #8]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004b36:	6963      	ldr	r3, [r4, #20]
 8004b38:	2b01      	cmp	r3, #1
 8004b3a:	d04e      	beq.n	8004bda <HAL_ADC_Init+0x1a6>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004b3c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8004b3e:	f023 030f 	bic.w	r3, r3, #15
 8004b42:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004b44:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004b46:	f023 0303 	bic.w	r3, r3, #3
 8004b4a:	f043 0301 	orr.w	r3, r3, #1
 8004b4e:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8004b50:	b003      	add	sp, #12
 8004b52:	bd30      	pop	{r4, r5, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004b54:	6893      	ldr	r3, [r2, #8]
 8004b56:	f013 0f04 	tst.w	r3, #4
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b5a:	f04f 0000 	mov.w	r0, #0
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004b5e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004b60:	d0ab      	beq.n	8004aba <HAL_ADC_Init+0x86>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b62:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8004b64:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b66:	f043 0310 	orr.w	r3, r3, #16
 8004b6a:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 8004b6c:	b003      	add	sp, #12
 8004b6e:	bd30      	pop	{r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8004b70:	f7ff fbae 	bl	80042d0 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8004b74:	6625      	str	r5, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 8004b76:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
 8004b7a:	e767      	b.n	8004a4c <HAL_ADC_Init+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004b7c:	6893      	ldr	r3, [r2, #8]
 8004b7e:	071b      	lsls	r3, r3, #28
 8004b80:	d4d9      	bmi.n	8004b36 <HAL_ADC_Init+0x102>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004b82:	68d1      	ldr	r1, [r2, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004b84:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004b88:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004b8a:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004b8e:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004b90:	f021 0102 	bic.w	r1, r1, #2
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004b94:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004b98:	430b      	orrs	r3, r1
      if (hadc->Init.GainCompensation != 0UL)
 8004b9a:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004b9c:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004b9e:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 8004ba0:	bb19      	cbnz	r1, 8004bea <HAL_ADC_Init+0x1b6>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004ba2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ba6:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004ba8:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8004bac:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004bb0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004bb4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 8004bb8:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d021      	beq.n	8004c04 <HAL_ADC_Init+0x1d0>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004bc0:	6913      	ldr	r3, [r2, #16]
 8004bc2:	f023 0301 	bic.w	r3, r3, #1
 8004bc6:	6113      	str	r3, [r2, #16]
 8004bc8:	e7b5      	b.n	8004b36 <HAL_ADC_Init+0x102>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004bca:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004bcc:	3901      	subs	r1, #1
 8004bce:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8004bd2:	e79a      	b.n	8004b0a <HAL_ADC_Init+0xd6>
    return HAL_ERROR;
 8004bd4:	2001      	movs	r0, #1
}
 8004bd6:	b003      	add	sp, #12
 8004bd8:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004bda:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004bdc:	6a23      	ldr	r3, [r4, #32]
 8004bde:	f021 010f 	bic.w	r1, r1, #15
 8004be2:	3b01      	subs	r3, #1
 8004be4:	430b      	orrs	r3, r1
 8004be6:	6313      	str	r3, [r2, #48]	; 0x30
 8004be8:	e7ac      	b.n	8004b44 <HAL_ADC_Init+0x110>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004bea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bee:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004bf0:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8004bf4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004bf8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004bfc:	430b      	orrs	r3, r1
 8004bfe:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8004c02:	e7d9      	b.n	8004bb8 <HAL_ADC_Init+0x184>
        MODIFY_REG(hadc->Instance->CFGR2,
 8004c04:	6911      	ldr	r1, [r2, #16]
 8004c06:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004c08:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8004c0a:	f421 61ff 	bic.w	r1, r1, #2040	; 0x7f8
 8004c0e:	f021 0104 	bic.w	r1, r1, #4
 8004c12:	432b      	orrs	r3, r5
 8004c14:	430b      	orrs	r3, r1
 8004c16:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8004c18:	430b      	orrs	r3, r1
 8004c1a:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8004c1c:	430b      	orrs	r3, r1
 8004c1e:	f043 0301 	orr.w	r3, r3, #1
 8004c22:	6113      	str	r3, [r2, #16]
 8004c24:	e787      	b.n	8004b36 <HAL_ADC_Init+0x102>
 8004c26:	bf00      	nop
 8004c28:	20000678 	.word	0x20000678
 8004c2c:	053e2d63 	.word	0x053e2d63
 8004c30:	50000100 	.word	0x50000100
 8004c34:	50000300 	.word	0x50000300
 8004c38:	fff04007 	.word	0xfff04007

08004c3c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004c3c:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004c3e:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
{
 8004c42:	b083      	sub	sp, #12
 8004c44:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8004c46:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 8004c48:	f04f 0000 	mov.w	r0, #0
 8004c4c:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8004c4e:	f000 8145 	beq.w	8004edc <HAL_ADC_ConfigChannel+0x2a0>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004c52:	681c      	ldr	r4, [r3, #0]
  __HAL_LOCK(hadc);
 8004c54:	2001      	movs	r0, #1
 8004c56:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004c5a:	68a2      	ldr	r2, [r4, #8]
 8004c5c:	0755      	lsls	r5, r2, #29
 8004c5e:	d44c      	bmi.n	8004cfa <HAL_ADC_ConfigChannel+0xbe>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004c60:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(*preg,
 8004c62:	680a      	ldr	r2, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004c64:	ea4f 1e90 	mov.w	lr, r0, lsr #6
 8004c68:	f00e 0e0c 	and.w	lr, lr, #12
 8004c6c:	f104 0c30 	add.w	ip, r4, #48	; 0x30
  MODIFY_REG(*preg,
 8004c70:	f000 001f 	and.w	r0, r0, #31
 8004c74:	f85e 500c 	ldr.w	r5, [lr, ip]
 8004c78:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8004c7c:	261f      	movs	r6, #31
 8004c7e:	4082      	lsls	r2, r0
 8004c80:	fa06 f000 	lsl.w	r0, r6, r0
 8004c84:	ea25 0000 	bic.w	r0, r5, r0
 8004c88:	4302      	orrs	r2, r0
 8004c8a:	f84e 200c 	str.w	r2, [lr, ip]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004c8e:	68a2      	ldr	r2, [r4, #8]
 8004c90:	0750      	lsls	r0, r2, #29
 8004c92:	d543      	bpl.n	8004d1c <HAL_ADC_ConfigChannel+0xe0>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004c94:	68a2      	ldr	r2, [r4, #8]
 8004c96:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004c98:	68a2      	ldr	r2, [r4, #8]
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004c9a:	f012 0f01 	tst.w	r2, #1
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004c9e:	4602      	mov	r2, r0
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004ca0:	d10c      	bne.n	8004cbc <HAL_ADC_ConfigChannel+0x80>
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8004ca2:	4dc2      	ldr	r5, [pc, #776]	; (8004fac <HAL_ADC_ConfigChannel+0x370>)
 8004ca4:	68ce      	ldr	r6, [r1, #12]
 8004ca6:	42ae      	cmp	r6, r5
 8004ca8:	f000 80c1 	beq.w	8004e2e <HAL_ADC_ConfigChannel+0x1f2>
    CLEAR_BIT(ADCx->DIFSEL,
 8004cac:	f8d4 10b0 	ldr.w	r1, [r4, #176]	; 0xb0
 8004cb0:	f3c0 0012 	ubfx	r0, r0, #0, #19
 8004cb4:	ea21 0100 	bic.w	r1, r1, r0
 8004cb8:	f8c4 10b0 	str.w	r1, [r4, #176]	; 0xb0
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004cbc:	49bc      	ldr	r1, [pc, #752]	; (8004fb0 <HAL_ADC_ConfigChannel+0x374>)
 8004cbe:	420a      	tst	r2, r1
 8004cc0:	d02a      	beq.n	8004d18 <HAL_ADC_ConfigChannel+0xdc>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004cc2:	49bc      	ldr	r1, [pc, #752]	; (8004fb4 <HAL_ADC_ConfigChannel+0x378>)
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004cc4:	4dbc      	ldr	r5, [pc, #752]	; (8004fb8 <HAL_ADC_ConfigChannel+0x37c>)
 8004cc6:	6888      	ldr	r0, [r1, #8]
 8004cc8:	42aa      	cmp	r2, r5
 8004cca:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 8004cce:	d01d      	beq.n	8004d0c <HAL_ADC_ConfigChannel+0xd0>
 8004cd0:	4dba      	ldr	r5, [pc, #744]	; (8004fbc <HAL_ADC_ConfigChannel+0x380>)
 8004cd2:	42aa      	cmp	r2, r5
 8004cd4:	d01a      	beq.n	8004d0c <HAL_ADC_ConfigChannel+0xd0>
          {
            wait_loop_index--;
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004cd6:	4dba      	ldr	r5, [pc, #744]	; (8004fc0 <HAL_ADC_ConfigChannel+0x384>)
 8004cd8:	42aa      	cmp	r2, r5
 8004cda:	f040 8131 	bne.w	8004f40 <HAL_ADC_ConfigChannel+0x304>
 8004cde:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8004ce2:	d119      	bne.n	8004d18 <HAL_ADC_ConfigChannel+0xdc>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004ce4:	4ab7      	ldr	r2, [pc, #732]	; (8004fc4 <HAL_ADC_ConfigChannel+0x388>)
 8004ce6:	4294      	cmp	r4, r2
 8004ce8:	d016      	beq.n	8004d18 <HAL_ADC_ConfigChannel+0xdc>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004cea:	688a      	ldr	r2, [r1, #8]
 8004cec:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8004cf0:	4316      	orrs	r6, r2
 8004cf2:	f046 7680 	orr.w	r6, r6, #16777216	; 0x1000000
 8004cf6:	608e      	str	r6, [r1, #8]
}
 8004cf8:	e003      	b.n	8004d02 <HAL_ADC_ConfigChannel+0xc6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004cfa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004cfc:	f042 0220 	orr.w	r2, r2, #32
 8004d00:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004d02:	2200      	movs	r2, #0
 8004d04:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8004d08:	b003      	add	sp, #12
 8004d0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004d0c:	0202      	lsls	r2, r0, #8
 8004d0e:	d403      	bmi.n	8004d18 <HAL_ADC_ConfigChannel+0xdc>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004d10:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
 8004d14:	f000 80f5 	beq.w	8004f02 <HAL_ADC_ConfigChannel+0x2c6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d18:	2000      	movs	r0, #0
 8004d1a:	e7f2      	b.n	8004d02 <HAL_ADC_ConfigChannel+0xc6>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004d1c:	68a2      	ldr	r2, [r4, #8]
 8004d1e:	f012 0208 	ands.w	r2, r2, #8
 8004d22:	f040 8082 	bne.w	8004e2a <HAL_ADC_ConfigChannel+0x1ee>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004d26:	6888      	ldr	r0, [r1, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004d28:	680e      	ldr	r6, [r1, #0]
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004d2a:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 8004d2e:	f000 811b 	beq.w	8004f68 <HAL_ADC_ConfigChannel+0x32c>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004d32:	ea4f 5cd6 	mov.w	ip, r6, lsr #23
 8004d36:	f104 0714 	add.w	r7, r4, #20
 8004d3a:	f00c 0c04 	and.w	ip, ip, #4
  MODIFY_REG(*preg,
 8004d3e:	f3c6 5604 	ubfx	r6, r6, #20, #5
 8004d42:	f85c 5007 	ldr.w	r5, [ip, r7]
 8004d46:	f04f 0e07 	mov.w	lr, #7
 8004d4a:	40b0      	lsls	r0, r6
 8004d4c:	fa0e f606 	lsl.w	r6, lr, r6
 8004d50:	ea25 0506 	bic.w	r5, r5, r6
 8004d54:	4328      	orrs	r0, r5
 8004d56:	f84c 0007 	str.w	r0, [ip, r7]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004d5a:	6960      	ldr	r0, [r4, #20]
 8004d5c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004d60:	6160      	str	r0, [r4, #20]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004d62:	690f      	ldr	r7, [r1, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004d64:	68e5      	ldr	r5, [r4, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004d66:	2f04      	cmp	r7, #4
 8004d68:	d02f      	beq.n	8004dca <HAL_ADC_ConfigChannel+0x18e>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004d6a:	f104 0060 	add.w	r0, r4, #96	; 0x60
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004d6e:	f3c5 05c1 	ubfx	r5, r5, #3, #2
  MODIFY_REG(*preg,
 8004d72:	f850 e027 	ldr.w	lr, [r0, r7, lsl #2]
 8004d76:	f8df c25c 	ldr.w	ip, [pc, #604]	; 8004fd4 <HAL_ADC_ConfigChannel+0x398>
 8004d7a:	006e      	lsls	r6, r5, #1
 8004d7c:	680d      	ldr	r5, [r1, #0]
 8004d7e:	ea0e 0c0c 	and.w	ip, lr, ip
 8004d82:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8004d86:	ea45 0c0c 	orr.w	ip, r5, ip
 8004d8a:	694d      	ldr	r5, [r1, #20]
 8004d8c:	40b5      	lsls	r5, r6
 8004d8e:	ea45 050c 	orr.w	r5, r5, ip
 8004d92:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8004d96:	f840 5027 	str.w	r5, [r0, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004d9a:	690f      	ldr	r7, [r1, #16]
  MODIFY_REG(*preg,
 8004d9c:	698e      	ldr	r6, [r1, #24]
 8004d9e:	f850 5027 	ldr.w	r5, [r0, r7, lsl #2]
 8004da2:	f025 7580 	bic.w	r5, r5, #16777216	; 0x1000000
 8004da6:	4335      	orrs	r5, r6
 8004da8:	f840 5027 	str.w	r5, [r0, r7, lsl #2]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8004dac:	7f0d      	ldrb	r5, [r1, #28]
 8004dae:	690e      	ldr	r6, [r1, #16]
 8004db0:	2d01      	cmp	r5, #1
  MODIFY_REG(*preg,
 8004db2:	f850 5026 	ldr.w	r5, [r0, r6, lsl #2]
 8004db6:	bf08      	it	eq
 8004db8:	f04f 7200 	moveq.w	r2, #33554432	; 0x2000000
 8004dbc:	f025 7500 	bic.w	r5, r5, #33554432	; 0x2000000
 8004dc0:	432a      	orrs	r2, r5
 8004dc2:	f840 2026 	str.w	r2, [r0, r6, lsl #2]
 8004dc6:	6808      	ldr	r0, [r1, #0]
}
 8004dc8:	e766      	b.n	8004c98 <HAL_ADC_ConfigChannel+0x5c>
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004dca:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004dcc:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8004dce:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8004dd0:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004dd4:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004dd8:	2d00      	cmp	r5, #0
 8004dda:	f040 80fd 	bne.w	8004fd8 <HAL_ADC_ConfigChannel+0x39c>
 8004dde:	f3c0 6584 	ubfx	r5, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004de2:	42aa      	cmp	r2, r5
 8004de4:	f000 8171 	beq.w	80050ca <HAL_ADC_ConfigChannel+0x48e>
 8004de8:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004dea:	6e66      	ldr	r6, [r4, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004dec:	f104 0260 	add.w	r2, r4, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004df0:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8004df4:	f104 0764 	add.w	r7, r4, #100	; 0x64
 8004df8:	42ae      	cmp	r6, r5
 8004dfa:	f000 8154 	beq.w	80050a6 <HAL_ADC_ConfigChannel+0x46a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004dfe:	6896      	ldr	r6, [r2, #8]
 8004e00:	6896      	ldr	r6, [r2, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004e02:	f102 0708 	add.w	r7, r2, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004e06:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8004e0a:	42ae      	cmp	r6, r5
 8004e0c:	f000 8139 	beq.w	8005082 <HAL_ADC_ConfigChannel+0x446>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004e10:	68d6      	ldr	r6, [r2, #12]
 8004e12:	68d6      	ldr	r6, [r2, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004e14:	f102 070c 	add.w	r7, r2, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004e18:	f3c6 6284 	ubfx	r2, r6, #26, #5
 8004e1c:	4295      	cmp	r5, r2
 8004e1e:	f47f af3b 	bne.w	8004c98 <HAL_ADC_ConfigChannel+0x5c>
  MODIFY_REG(*preg,
 8004e22:	683a      	ldr	r2, [r7, #0]
 8004e24:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004e28:	603a      	str	r2, [r7, #0]
 8004e2a:	6808      	ldr	r0, [r1, #0]
}
 8004e2c:	e734      	b.n	8004c98 <HAL_ADC_ConfigChannel+0x5c>
    SET_BIT(ADCx->DIFSEL,
 8004e2e:	f8d4 20b0 	ldr.w	r2, [r4, #176]	; 0xb0
 8004e32:	f3c0 0512 	ubfx	r5, r0, #0, #19
 8004e36:	432a      	orrs	r2, r5
 8004e38:	f8c4 20b0 	str.w	r2, [r4, #176]	; 0xb0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004e3c:	2d00      	cmp	r5, #0
 8004e3e:	d050      	beq.n	8004ee2 <HAL_ADC_ConfigChannel+0x2a6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e40:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 8004e44:	2a00      	cmp	r2, #0
 8004e46:	f000 80f8 	beq.w	800503a <HAL_ADC_ConfigChannel+0x3fe>
  return __builtin_clz(value);
 8004e4a:	fab2 f282 	clz	r2, r2
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e4e:	3201      	adds	r2, #1
 8004e50:	f002 021f 	and.w	r2, r2, #31
 8004e54:	2a09      	cmp	r2, #9
 8004e56:	f240 80f0 	bls.w	800503a <HAL_ADC_ConfigChannel+0x3fe>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e5a:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 8004e5e:	2a00      	cmp	r2, #0
 8004e60:	f000 814f 	beq.w	8005102 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8004e64:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004e68:	3201      	adds	r2, #1
 8004e6a:	0692      	lsls	r2, r2, #26
 8004e6c:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e70:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004e74:	2d00      	cmp	r5, #0
 8004e76:	f000 8149 	beq.w	800510c <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 8004e7a:	fab5 f585 	clz	r5, r5
 8004e7e:	3501      	adds	r5, #1
 8004e80:	f005 051f 	and.w	r5, r5, #31
 8004e84:	2601      	movs	r6, #1
 8004e86:	fa06 f505 	lsl.w	r5, r6, r5
 8004e8a:	4315      	orrs	r5, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e8c:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8004e90:	2800      	cmp	r0, #0
 8004e92:	f000 8139 	beq.w	8005108 <HAL_ADC_ConfigChannel+0x4cc>
  return __builtin_clz(value);
 8004e96:	fab0 f080 	clz	r0, r0
 8004e9a:	1c42      	adds	r2, r0, #1
 8004e9c:	f002 001f 	and.w	r0, r2, #31
 8004ea0:	f06f 061d 	mvn.w	r6, #29
 8004ea4:	2203      	movs	r2, #3
 8004ea6:	fb12 6200 	smlabb	r2, r2, r0, r6
 8004eaa:	0512      	lsls	r2, r2, #20
 8004eac:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004eb0:	432a      	orrs	r2, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004eb2:	0dd6      	lsrs	r6, r2, #23
  MODIFY_REG(*preg,
 8004eb4:	6888      	ldr	r0, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004eb6:	f006 0604 	and.w	r6, r6, #4
 8004eba:	f104 0514 	add.w	r5, r4, #20
  MODIFY_REG(*preg,
 8004ebe:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8004ec2:	fa00 f702 	lsl.w	r7, r0, r2
 8004ec6:	f04f 0c07 	mov.w	ip, #7
 8004eca:	5970      	ldr	r0, [r6, r5]
 8004ecc:	fa0c f202 	lsl.w	r2, ip, r2
 8004ed0:	ea20 0202 	bic.w	r2, r0, r2
 8004ed4:	433a      	orrs	r2, r7
 8004ed6:	5172      	str	r2, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004ed8:	680a      	ldr	r2, [r1, #0]
}
 8004eda:	e6ef      	b.n	8004cbc <HAL_ADC_ConfigChannel+0x80>
  __HAL_LOCK(hadc);
 8004edc:	2002      	movs	r0, #2
}
 8004ede:	b003      	add	sp, #12
 8004ee0:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004ee2:	0e80      	lsrs	r0, r0, #26
 8004ee4:	3001      	adds	r0, #1
 8004ee6:	f000 061f 	and.w	r6, r0, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004eea:	2e09      	cmp	r6, #9
 8004eec:	d850      	bhi.n	8004f90 <HAL_ADC_ConfigChannel+0x354>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004eee:	0685      	lsls	r5, r0, #26
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	40b2      	lsls	r2, r6
 8004ef4:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8004ef8:	4315      	orrs	r5, r2
 8004efa:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 8004efe:	0512      	lsls	r2, r2, #20
 8004f00:	e7d6      	b.n	8004eb0 <HAL_ADC_ConfigChannel+0x274>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004f02:	492c      	ldr	r1, [pc, #176]	; (8004fb4 <HAL_ADC_ConfigChannel+0x378>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004f04:	4830      	ldr	r0, [pc, #192]	; (8004fc8 <HAL_ADC_ConfigChannel+0x38c>)
 8004f06:	688a      	ldr	r2, [r1, #8]
 8004f08:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8004f0c:	4316      	orrs	r6, r2
 8004f0e:	f446 0600 	orr.w	r6, r6, #8388608	; 0x800000
 8004f12:	608e      	str	r6, [r1, #8]
 8004f14:	6802      	ldr	r2, [r0, #0]
 8004f16:	492d      	ldr	r1, [pc, #180]	; (8004fcc <HAL_ADC_ConfigChannel+0x390>)
 8004f18:	0992      	lsrs	r2, r2, #6
 8004f1a:	fba1 1202 	umull	r1, r2, r1, r2
 8004f1e:	0992      	lsrs	r2, r2, #6
 8004f20:	3201      	adds	r2, #1
 8004f22:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8004f26:	0092      	lsls	r2, r2, #2
 8004f28:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8004f2a:	9a01      	ldr	r2, [sp, #4]
 8004f2c:	2a00      	cmp	r2, #0
 8004f2e:	f43f aef3 	beq.w	8004d18 <HAL_ADC_ConfigChannel+0xdc>
            wait_loop_index--;
 8004f32:	9a01      	ldr	r2, [sp, #4]
 8004f34:	3a01      	subs	r2, #1
 8004f36:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8004f38:	9a01      	ldr	r2, [sp, #4]
 8004f3a:	2a00      	cmp	r2, #0
 8004f3c:	d1f9      	bne.n	8004f32 <HAL_ADC_ConfigChannel+0x2f6>
 8004f3e:	e6eb      	b.n	8004d18 <HAL_ADC_ConfigChannel+0xdc>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004f40:	4d23      	ldr	r5, [pc, #140]	; (8004fd0 <HAL_ADC_ConfigChannel+0x394>)
 8004f42:	42aa      	cmp	r2, r5
 8004f44:	f47f aee8 	bne.w	8004d18 <HAL_ADC_ConfigChannel+0xdc>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004f48:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8004f4c:	f47f aee4 	bne.w	8004d18 <HAL_ADC_ConfigChannel+0xdc>
        if (ADC_VREFINT_INSTANCE(hadc))
 8004f50:	4a1c      	ldr	r2, [pc, #112]	; (8004fc4 <HAL_ADC_ConfigChannel+0x388>)
 8004f52:	4294      	cmp	r4, r2
 8004f54:	f43f aee0 	beq.w	8004d18 <HAL_ADC_ConfigChannel+0xdc>
 8004f58:	688a      	ldr	r2, [r1, #8]
 8004f5a:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8004f5e:	4332      	orrs	r2, r6
 8004f60:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8004f64:	608a      	str	r2, [r1, #8]
}
 8004f66:	e6cc      	b.n	8004d02 <HAL_ADC_ConfigChannel+0xc6>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004f68:	0df5      	lsrs	r5, r6, #23
 8004f6a:	f104 0014 	add.w	r0, r4, #20
 8004f6e:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 8004f72:	f3c6 5604 	ubfx	r6, r6, #20, #5
 8004f76:	582f      	ldr	r7, [r5, r0]
 8004f78:	f04f 0c07 	mov.w	ip, #7
 8004f7c:	fa0c f606 	lsl.w	r6, ip, r6
 8004f80:	ea27 0606 	bic.w	r6, r7, r6
 8004f84:	502e      	str	r6, [r5, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004f86:	6960      	ldr	r0, [r4, #20]
 8004f88:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8004f8c:	6160      	str	r0, [r4, #20]
}
 8004f8e:	e6e8      	b.n	8004d62 <HAL_ADC_ConfigChannel+0x126>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004f90:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 8004f94:	0685      	lsls	r5, r0, #26
 8004f96:	3a1e      	subs	r2, #30
 8004f98:	2001      	movs	r0, #1
 8004f9a:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8004f9e:	0512      	lsls	r2, r2, #20
 8004fa0:	fa00 f606 	lsl.w	r6, r0, r6
 8004fa4:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8004fa8:	4335      	orrs	r5, r6
 8004faa:	e781      	b.n	8004eb0 <HAL_ADC_ConfigChannel+0x274>
 8004fac:	407f0000 	.word	0x407f0000
 8004fb0:	80080000 	.word	0x80080000
 8004fb4:	50000300 	.word	0x50000300
 8004fb8:	c3210000 	.word	0xc3210000
 8004fbc:	90c00010 	.word	0x90c00010
 8004fc0:	c7520000 	.word	0xc7520000
 8004fc4:	50000100 	.word	0x50000100
 8004fc8:	20000678 	.word	0x20000678
 8004fcc:	053e2d63 	.word	0x053e2d63
 8004fd0:	cb840000 	.word	0xcb840000
 8004fd4:	03fff000 	.word	0x03fff000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fd8:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004fdc:	b11d      	cbz	r5, 8004fe6 <HAL_ADC_ConfigChannel+0x3aa>
  return __builtin_clz(value);
 8004fde:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004fe2:	42aa      	cmp	r2, r5
 8004fe4:	d071      	beq.n	80050ca <HAL_ADC_ConfigChannel+0x48e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004fe6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004fe8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004fea:	f104 0260 	add.w	r2, r4, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004fee:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8004ff2:	f104 0764 	add.w	r7, r4, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ff6:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004ffa:	b11d      	cbz	r5, 8005004 <HAL_ADC_ConfigChannel+0x3c8>
  return __builtin_clz(value);
 8004ffc:	fab5 f585 	clz	r5, r5
 8005000:	42ae      	cmp	r6, r5
 8005002:	d050      	beq.n	80050a6 <HAL_ADC_ConfigChannel+0x46a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005004:	6895      	ldr	r5, [r2, #8]
 8005006:	6896      	ldr	r6, [r2, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005008:	f102 0708 	add.w	r7, r2, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800500c:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005010:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8005014:	b11d      	cbz	r5, 800501e <HAL_ADC_ConfigChannel+0x3e2>
  return __builtin_clz(value);
 8005016:	fab5 f585 	clz	r5, r5
 800501a:	42ae      	cmp	r6, r5
 800501c:	d031      	beq.n	8005082 <HAL_ADC_ConfigChannel+0x446>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800501e:	68d5      	ldr	r5, [r2, #12]
 8005020:	68d5      	ldr	r5, [r2, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005022:	f102 070c 	add.w	r7, r2, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005026:	f3c5 6284 	ubfx	r2, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800502a:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800502e:	2d00      	cmp	r5, #0
 8005030:	f43f ae32 	beq.w	8004c98 <HAL_ADC_ConfigChannel+0x5c>
  return __builtin_clz(value);
 8005034:	fab5 f585 	clz	r5, r5
 8005038:	e6f0      	b.n	8004e1c <HAL_ADC_ConfigChannel+0x1e0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800503a:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 800503e:	2a00      	cmp	r2, #0
 8005040:	d059      	beq.n	80050f6 <HAL_ADC_ConfigChannel+0x4ba>
  return __builtin_clz(value);
 8005042:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005046:	3201      	adds	r2, #1
 8005048:	0692      	lsls	r2, r2, #26
 800504a:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800504e:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8005052:	2d00      	cmp	r5, #0
 8005054:	d04d      	beq.n	80050f2 <HAL_ADC_ConfigChannel+0x4b6>
  return __builtin_clz(value);
 8005056:	fab5 f585 	clz	r5, r5
 800505a:	3501      	adds	r5, #1
 800505c:	f005 051f 	and.w	r5, r5, #31
 8005060:	2601      	movs	r6, #1
 8005062:	fa06 f505 	lsl.w	r5, r6, r5
 8005066:	4315      	orrs	r5, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005068:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 800506c:	2800      	cmp	r0, #0
 800506e:	d045      	beq.n	80050fc <HAL_ADC_ConfigChannel+0x4c0>
  return __builtin_clz(value);
 8005070:	fab0 f080 	clz	r0, r0
 8005074:	3001      	adds	r0, #1
 8005076:	f000 001f 	and.w	r0, r0, #31
 800507a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800507e:	0502      	lsls	r2, r0, #20
 8005080:	e716      	b.n	8004eb0 <HAL_ADC_ConfigChannel+0x274>
  MODIFY_REG(*preg,
 8005082:	6838      	ldr	r0, [r7, #0]
 8005084:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005088:	6038      	str	r0, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800508a:	68d0      	ldr	r0, [r2, #12]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800508c:	6808      	ldr	r0, [r1, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800508e:	f102 070c 	add.w	r7, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005092:	68d2      	ldr	r2, [r2, #12]
 8005094:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005098:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800509c:	2d00      	cmp	r5, #0
 800509e:	d1c4      	bne.n	800502a <HAL_ADC_ConfigChannel+0x3ee>
 80050a0:	f3c0 6584 	ubfx	r5, r0, #26, #5
 80050a4:	e6ba      	b.n	8004e1c <HAL_ADC_ConfigChannel+0x1e0>
  MODIFY_REG(*preg,
 80050a6:	6838      	ldr	r0, [r7, #0]
 80050a8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80050ac:	6038      	str	r0, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80050ae:	6890      	ldr	r0, [r2, #8]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80050b0:	6808      	ldr	r0, [r1, #0]
 80050b2:	6896      	ldr	r6, [r2, #8]
 80050b4:	f3c0 0512 	ubfx	r5, r0, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80050b8:	f102 0708 	add.w	r7, r2, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80050bc:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80050c0:	2d00      	cmp	r5, #0
 80050c2:	d1a5      	bne.n	8005010 <HAL_ADC_ConfigChannel+0x3d4>
 80050c4:	f3c0 6584 	ubfx	r5, r0, #26, #5
 80050c8:	e69f      	b.n	8004e0a <HAL_ADC_ConfigChannel+0x1ce>
  MODIFY_REG(*preg,
 80050ca:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80050cc:	4622      	mov	r2, r4
 80050ce:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80050d2:	f842 0f60 	str.w	r0, [r2, #96]!
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80050d6:	6e60      	ldr	r0, [r4, #100]	; 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80050d8:	6808      	ldr	r0, [r1, #0]
 80050da:	6e66      	ldr	r6, [r4, #100]	; 0x64
 80050dc:	f3c0 0512 	ubfx	r5, r0, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80050e0:	f104 0764 	add.w	r7, r4, #100	; 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80050e4:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80050e8:	2d00      	cmp	r5, #0
 80050ea:	d184      	bne.n	8004ff6 <HAL_ADC_ConfigChannel+0x3ba>
 80050ec:	f3c0 6584 	ubfx	r5, r0, #26, #5
 80050f0:	e682      	b.n	8004df8 <HAL_ADC_ConfigChannel+0x1bc>
 80050f2:	2502      	movs	r5, #2
 80050f4:	e7b7      	b.n	8005066 <HAL_ADC_ConfigChannel+0x42a>
 80050f6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80050fa:	e7a8      	b.n	800504e <HAL_ADC_ConfigChannel+0x412>
 80050fc:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8005100:	e6d6      	b.n	8004eb0 <HAL_ADC_ConfigChannel+0x274>
 8005102:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8005106:	e6b3      	b.n	8004e70 <HAL_ADC_ConfigChannel+0x234>
 8005108:	4a01      	ldr	r2, [pc, #4]	; (8005110 <HAL_ADC_ConfigChannel+0x4d4>)
 800510a:	e6d1      	b.n	8004eb0 <HAL_ADC_ConfigChannel+0x274>
 800510c:	2502      	movs	r5, #2
 800510e:	e6bc      	b.n	8004e8a <HAL_ADC_ConfigChannel+0x24e>
 8005110:	fe500000 	.word	0xfe500000

08005114 <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 8005114:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005118:	f890 3058 	ldrb.w	r3, [r0, #88]	; 0x58
{
 800511c:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0;
 800511e:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8005120:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0;
 8005122:	9201      	str	r2, [sp, #4]
  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005124:	6942      	ldr	r2, [r0, #20]
  __HAL_LOCK(hadc);
 8005126:	f000 8166 	beq.w	80053f6 <HAL_ADCEx_InjectedConfigChannel+0x2e2>
 800512a:	2301      	movs	r3, #1
 800512c:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8005130:	b1e2      	cbz	r2, 800516c <HAL_ADCEx_InjectedConfigChannel+0x58>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 8005132:	6a0b      	ldr	r3, [r1, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8005134:	2b01      	cmp	r3, #1
 8005136:	d019      	beq.n	800516c <HAL_ADCEx_InjectedConfigChannel+0x58>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8005138:	6e84      	ldr	r4, [r0, #104]	; 0x68
 800513a:	2c00      	cmp	r4, #0
 800513c:	f040 8119 	bne.w	8005372 <HAL_ADCEx_InjectedConfigChannel+0x25e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005140:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8005142:	2a00      	cmp	r2, #0
 8005144:	f000 8222 	beq.w	800558c <HAL_ADCEx_InjectedConfigChannel+0x478>
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8005148:	1e5d      	subs	r5, r3, #1
 800514a:	6acc      	ldr	r4, [r1, #44]	; 0x2c
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 800514c:	f002 037c 	and.w	r3, r2, #124	; 0x7c
 8005150:	432b      	orrs	r3, r5
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8005152:	4323      	orrs	r3, r4
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8005154:	e9d1 2400 	ldrd	r2, r4, [r1]

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8005158:	6685      	str	r5, [r0, #104]	; 0x68
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 800515a:	f004 051f 	and.w	r5, r4, #31
 800515e:	f3c2 6484 	ubfx	r4, r2, #26, #5
 8005162:	40ac      	lsls	r4, r5

    /* 3. tmp_JSQR_ContextQueueBeingBuilt is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8005164:	431c      	orrs	r4, r3
 8005166:	6644      	str	r4, [r0, #100]	; 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8005168:	6803      	ldr	r3, [r0, #0]
 800516a:	e005      	b.n	8005178 <HAL_ADCEx_InjectedConfigChannel+0x64>
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800516c:	684b      	ldr	r3, [r1, #4]
 800516e:	2b09      	cmp	r3, #9
 8005170:	f000 80eb 	beq.w	800534a <HAL_ADCEx_InjectedConfigChannel+0x236>
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8005174:	680a      	ldr	r2, [r1, #0]
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8005176:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005178:	689c      	ldr	r4, [r3, #8]
 800517a:	0727      	lsls	r7, r4, #28
 800517c:	d410      	bmi.n	80051a0 <HAL_ADCEx_InjectedConfigChannel+0x8c>
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 800517e:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
 8005182:	2c00      	cmp	r4, #0
 8005184:	f040 80d8 	bne.w	8005338 <HAL_ADCEx_InjectedConfigChannel+0x224>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8005188:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
 800518c:	68dd      	ldr	r5, [r3, #12]
 800518e:	f891 6026 	ldrb.w	r6, [r1, #38]	; 0x26
 8005192:	0524      	lsls	r4, r4, #20
 8005194:	f425 1540 	bic.w	r5, r5, #3145728	; 0x300000
 8005198:	ea44 5446 	orr.w	r4, r4, r6, lsl #21
 800519c:	432c      	orrs	r4, r5
 800519e:	60dc      	str	r4, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80051a0:	689c      	ldr	r4, [r3, #8]
 80051a2:	f014 0404 	ands.w	r4, r4, #4
 80051a6:	d058      	beq.n	800525a <HAL_ADCEx_InjectedConfigChannel+0x146>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80051a8:	689c      	ldr	r4, [r3, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80051aa:	2400      	movs	r4, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80051ac:	689d      	ldr	r5, [r3, #8]
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80051ae:	07ee      	lsls	r6, r5, #31
 80051b0:	d40c      	bmi.n	80051cc <HAL_ADCEx_InjectedConfigChannel+0xb8>
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80051b2:	4dac      	ldr	r5, [pc, #688]	; (8005464 <HAL_ADCEx_InjectedConfigChannel+0x350>)
 80051b4:	68ce      	ldr	r6, [r1, #12]
 80051b6:	42ae      	cmp	r6, r5
 80051b8:	f000 8100 	beq.w	80053bc <HAL_ADCEx_InjectedConfigChannel+0x2a8>
    CLEAR_BIT(ADCx->DIFSEL,
 80051bc:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80051c0:	f3c2 0512 	ubfx	r5, r2, #0, #19
 80051c4:	ea21 0105 	bic.w	r1, r1, r5
 80051c8:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 80051cc:	49a6      	ldr	r1, [pc, #664]	; (8005468 <HAL_ADCEx_InjectedConfigChannel+0x354>)
 80051ce:	420a      	tst	r2, r1
 80051d0:	d019      	beq.n	8005206 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80051d2:	4ea6      	ldr	r6, [pc, #664]	; (800546c <HAL_ADCEx_InjectedConfigChannel+0x358>)
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 80051d4:	4da6      	ldr	r5, [pc, #664]	; (8005470 <HAL_ADCEx_InjectedConfigChannel+0x35c>)
 80051d6:	68b1      	ldr	r1, [r6, #8]
 80051d8:	42aa      	cmp	r2, r5
 80051da:	f001 77e0 	and.w	r7, r1, #29360128	; 0x1c00000
 80051de:	d019      	beq.n	8005214 <HAL_ADCEx_InjectedConfigChannel+0x100>
         || (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80051e0:	4da4      	ldr	r5, [pc, #656]	; (8005474 <HAL_ADCEx_InjectedConfigChannel+0x360>)
 80051e2:	42aa      	cmp	r2, r5
 80051e4:	d016      	beq.n	8005214 <HAL_ADCEx_InjectedConfigChannel+0x100>
        {
          wait_loop_index--;
        }
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 80051e6:	4da4      	ldr	r5, [pc, #656]	; (8005478 <HAL_ADCEx_InjectedConfigChannel+0x364>)
 80051e8:	42aa      	cmp	r2, r5
 80051ea:	f040 810d 	bne.w	8005408 <HAL_ADCEx_InjectedConfigChannel+0x2f4>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80051ee:	01cd      	lsls	r5, r1, #7
 80051f0:	d409      	bmi.n	8005206 <HAL_ADCEx_InjectedConfigChannel+0xf2>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80051f2:	4aa2      	ldr	r2, [pc, #648]	; (800547c <HAL_ADCEx_InjectedConfigChannel+0x368>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d006      	beq.n	8005206 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80051f8:	68b3      	ldr	r3, [r6, #8]
 80051fa:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 80051fe:	431f      	orrs	r7, r3
 8005200:	f047 7780 	orr.w	r7, r7, #16777216	; 0x1000000
 8005204:	60b7      	str	r7, [r6, #8]
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005206:	2300      	movs	r3, #0
 8005208:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 800520c:	4620      	mov	r0, r4
 800520e:	b002      	add	sp, #8
 8005210:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005214:	020a      	lsls	r2, r1, #8
 8005216:	d4f6      	bmi.n	8005206 <HAL_ADCEx_InjectedConfigChannel+0xf2>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005218:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800521c:	d1f3      	bne.n	8005206 <HAL_ADCEx_InjectedConfigChannel+0xf2>
 800521e:	4a93      	ldr	r2, [pc, #588]	; (800546c <HAL_ADCEx_InjectedConfigChannel+0x358>)
 8005220:	6893      	ldr	r3, [r2, #8]
 8005222:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8005226:	431f      	orrs	r7, r3
 8005228:	f447 0700 	orr.w	r7, r7, #8388608	; 0x800000
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 800522c:	4b94      	ldr	r3, [pc, #592]	; (8005480 <HAL_ADCEx_InjectedConfigChannel+0x36c>)
 800522e:	6097      	str	r7, [r2, #8]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a94      	ldr	r2, [pc, #592]	; (8005484 <HAL_ADCEx_InjectedConfigChannel+0x370>)
 8005234:	099b      	lsrs	r3, r3, #6
 8005236:	fba2 2303 	umull	r2, r3, r2, r3
 800523a:	099b      	lsrs	r3, r3, #6
 800523c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	3318      	adds	r3, #24
 8005244:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8005246:	9b01      	ldr	r3, [sp, #4]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d0dc      	beq.n	8005206 <HAL_ADCEx_InjectedConfigChannel+0xf2>
          wait_loop_index--;
 800524c:	9b01      	ldr	r3, [sp, #4]
 800524e:	3b01      	subs	r3, #1
 8005250:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8005252:	9b01      	ldr	r3, [sp, #4]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d1f9      	bne.n	800524c <HAL_ADCEx_InjectedConfigChannel+0x138>
 8005258:	e7d5      	b.n	8005206 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800525a:	689d      	ldr	r5, [r3, #8]
 800525c:	f015 0508 	ands.w	r5, r5, #8
 8005260:	d1a4      	bne.n	80051ac <HAL_ADCEx_InjectedConfigChannel+0x98>
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8005262:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8005264:	2c00      	cmp	r4, #0
 8005266:	f040 809a 	bne.w	800539e <HAL_ADCEx_InjectedConfigChannel+0x28a>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 800526a:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
 800526e:	2c01      	cmp	r4, #1
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005270:	68dc      	ldr	r4, [r3, #12]
 8005272:	bf0c      	ite	eq
 8005274:	f044 7400 	orreq.w	r4, r4, #33554432	; 0x2000000
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005278:	f024 7400 	bicne.w	r4, r4, #33554432	; 0x2000000
 800527c:	60dc      	str	r4, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800527e:	2400      	movs	r4, #0
    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 8005280:	f891 6030 	ldrb.w	r6, [r1, #48]	; 0x30
 8005284:	2e01      	cmp	r6, #1
      MODIFY_REG(hadc->Instance->CFGR2,
 8005286:	691e      	ldr	r6, [r3, #16]
    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 8005288:	f000 80e0 	beq.w	800544c <HAL_ADCEx_InjectedConfigChannel+0x338>
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 800528c:	f026 0602 	bic.w	r6, r6, #2
 8005290:	611e      	str	r6, [r3, #16]
    if (sConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005292:	688e      	ldr	r6, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005294:	0dd7      	lsrs	r7, r2, #23
 8005296:	f1b6 4f00 	cmp.w	r6, #2147483648	; 0x80000000
 800529a:	f007 0704 	and.w	r7, r7, #4
  MODIFY_REG(*preg,
 800529e:	f3c2 5204 	ubfx	r2, r2, #20, #5
 80052a2:	f000 80c4 	beq.w	800542e <HAL_ADCEx_InjectedConfigChannel+0x31a>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80052a6:	f103 0c14 	add.w	ip, r3, #20
  MODIFY_REG(*preg,
 80052aa:	f04f 0e07 	mov.w	lr, #7
 80052ae:	4096      	lsls	r6, r2
 80052b0:	fa0e fe02 	lsl.w	lr, lr, r2
 80052b4:	f857 200c 	ldr.w	r2, [r7, ip]
 80052b8:	ea22 020e 	bic.w	r2, r2, lr
 80052bc:	4316      	orrs	r6, r2
 80052be:	f847 600c 	str.w	r6, [r7, ip]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80052c2:	695a      	ldr	r2, [r3, #20]
 80052c4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80052c8:	615a      	str	r2, [r3, #20]
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 80052ca:	690f      	ldr	r7, [r1, #16]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 80052cc:	68de      	ldr	r6, [r3, #12]
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 80052ce:	2f04      	cmp	r7, #4
 80052d0:	f000 80e0 	beq.w	8005494 <HAL_ADCEx_InjectedConfigChannel+0x380>
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 80052d4:	f3c6 06c1 	ubfx	r6, r6, #3, #2
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80052d8:	f103 0260 	add.w	r2, r3, #96	; 0x60
 80052dc:	ea4f 0e46 	mov.w	lr, r6, lsl #1
  MODIFY_REG(*preg,
 80052e0:	680e      	ldr	r6, [r1, #0]
 80052e2:	f852 8027 	ldr.w	r8, [r2, r7, lsl #2]
 80052e6:	f006 4cf8 	and.w	ip, r6, #2080374784	; 0x7c000000
 80052ea:	4e67      	ldr	r6, [pc, #412]	; (8005488 <HAL_ADCEx_InjectedConfigChannel+0x374>)
 80052ec:	ea08 0606 	and.w	r6, r8, r6
 80052f0:	ea4c 0c06 	orr.w	ip, ip, r6
 80052f4:	694e      	ldr	r6, [r1, #20]
 80052f6:	fa06 f60e 	lsl.w	r6, r6, lr
 80052fa:	ea46 060c 	orr.w	r6, r6, ip
 80052fe:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 8005302:	f842 6027 	str.w	r6, [r2, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005306:	f8d1 c010 	ldr.w	ip, [r1, #16]
  MODIFY_REG(*preg,
 800530a:	698f      	ldr	r7, [r1, #24]
 800530c:	f852 602c 	ldr.w	r6, [r2, ip, lsl #2]
 8005310:	f026 7680 	bic.w	r6, r6, #16777216	; 0x1000000
 8005314:	433e      	orrs	r6, r7
 8005316:	f842 602c 	str.w	r6, [r2, ip, lsl #2]
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 800531a:	7f0e      	ldrb	r6, [r1, #28]
 800531c:	690f      	ldr	r7, [r1, #16]
 800531e:	2e01      	cmp	r6, #1
  MODIFY_REG(*preg,
 8005320:	f852 6027 	ldr.w	r6, [r2, r7, lsl #2]
 8005324:	bf08      	it	eq
 8005326:	f04f 7500 	moveq.w	r5, #33554432	; 0x2000000
 800532a:	f026 7600 	bic.w	r6, r6, #33554432	; 0x2000000
 800532e:	4335      	orrs	r5, r6
 8005330:	f842 5027 	str.w	r5, [r2, r7, lsl #2]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 8005334:	680a      	ldr	r2, [r1, #0]
}
 8005336:	e739      	b.n	80051ac <HAL_ADCEx_InjectedConfigChannel+0x98>
      MODIFY_REG(hadc->Instance->CFGR,
 8005338:	68dc      	ldr	r4, [r3, #12]
 800533a:	f891 5026 	ldrb.w	r5, [r1, #38]	; 0x26
 800533e:	f424 1440 	bic.w	r4, r4, #3145728	; 0x300000
 8005342:	ea44 5445 	orr.w	r4, r4, r5, lsl #21
 8005346:	60dc      	str	r4, [r3, #12]
 8005348:	e72a      	b.n	80051a0 <HAL_ADCEx_InjectedConfigChannel+0x8c>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800534a:	6a8b      	ldr	r3, [r1, #40]	; 0x28
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800534c:	680a      	ldr	r2, [r1, #0]
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800534e:	2b00      	cmp	r3, #0
 8005350:	d056      	beq.n	8005400 <HAL_ADCEx_InjectedConfigChannel+0x2ec>
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8005352:	6acc      	ldr	r4, [r1, #44]	; 0x2c
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8005354:	f003 037c 	and.w	r3, r3, #124	; 0x7c
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8005358:	0c55      	lsrs	r5, r2, #17
 800535a:	f405 5578 	and.w	r5, r5, #15872	; 0x3e00
 800535e:	4323      	orrs	r3, r4
 8005360:	431d      	orrs	r5, r3
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 8005362:	6803      	ldr	r3, [r0, #0]
 8005364:	4e49      	ldr	r6, [pc, #292]	; (800548c <HAL_ADCEx_InjectedConfigChannel+0x378>)
 8005366:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8005368:	4034      	ands	r4, r6
 800536a:	432c      	orrs	r4, r5
 800536c:	64dc      	str	r4, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 800536e:	6645      	str	r5, [r0, #100]	; 0x64
 8005370:	e702      	b.n	8005178 <HAL_ADCEx_InjectedConfigChannel+0x64>
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8005372:	680a      	ldr	r2, [r1, #0]
 8005374:	684b      	ldr	r3, [r1, #4]
 8005376:	f3c2 6584 	ubfx	r5, r2, #26, #5
 800537a:	f003 031f 	and.w	r3, r3, #31
 800537e:	409d      	lsls	r5, r3
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8005380:	6e43      	ldr	r3, [r0, #100]	; 0x64
    hadc->InjectionConfig.ChannelCount--;
 8005382:	3c01      	subs	r4, #1
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8005384:	431d      	orrs	r5, r3
    hadc->InjectionConfig.ChannelCount--;
 8005386:	6684      	str	r4, [r0, #104]	; 0x68
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8005388:	6803      	ldr	r3, [r0, #0]
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 800538a:	6645      	str	r5, [r0, #100]	; 0x64
    if (hadc->InjectionConfig.ChannelCount == 0U)
 800538c:	2c00      	cmp	r4, #0
 800538e:	f47f aef3 	bne.w	8005178 <HAL_ADCEx_InjectedConfigChannel+0x64>
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8005392:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8005394:	4e3d      	ldr	r6, [pc, #244]	; (800548c <HAL_ADCEx_InjectedConfigChannel+0x378>)
 8005396:	4034      	ands	r4, r6
 8005398:	4325      	orrs	r5, r4
 800539a:	64dd      	str	r5, [r3, #76]	; 0x4c
 800539c:	e6ec      	b.n	8005178 <HAL_ADCEx_InjectedConfigChannel+0x64>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 800539e:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 80053a0:	2c00      	cmp	r4, #0
 80053a2:	f43f af62 	beq.w	800526a <HAL_ADCEx_InjectedConfigChannel+0x156>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80053a6:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
 80053aa:	2c01      	cmp	r4, #1
 80053ac:	f000 8158 	beq.w	8005660 <HAL_ADCEx_InjectedConfigChannel+0x54c>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80053b0:	68dc      	ldr	r4, [r3, #12]
 80053b2:	f024 7400 	bic.w	r4, r4, #33554432	; 0x2000000
 80053b6:	60dc      	str	r4, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80053b8:	462c      	mov	r4, r5
 80053ba:	e761      	b.n	8005280 <HAL_ADCEx_InjectedConfigChannel+0x16c>
    SET_BIT(ADCx->DIFSEL,
 80053bc:	f8d3 50b0 	ldr.w	r5, [r3, #176]	; 0xb0
 80053c0:	f3c2 0612 	ubfx	r6, r2, #0, #19
 80053c4:	4335      	orrs	r5, r6
 80053c6:	f8c3 50b0 	str.w	r5, [r3, #176]	; 0xb0
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 80053ca:	2e00      	cmp	r6, #0
 80053cc:	f040 80a7 	bne.w	800551e <HAL_ADCEx_InjectedConfigChannel+0x40a>
 80053d0:	0e92      	lsrs	r2, r2, #26
 80053d2:	1c55      	adds	r5, r2, #1
 80053d4:	f005 0c1f 	and.w	ip, r5, #31
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80053d8:	f1bc 0f09 	cmp.w	ip, #9
 80053dc:	f200 80d9 	bhi.w	8005592 <HAL_ADCEx_InjectedConfigChannel+0x47e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 80053e0:	06ad      	lsls	r5, r5, #26
 80053e2:	2201      	movs	r2, #1
 80053e4:	fa02 f20c 	lsl.w	r2, r2, ip
 80053e8:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 80053ec:	4315      	orrs	r5, r2
 80053ee:	eb0c 024c 	add.w	r2, ip, ip, lsl #1
 80053f2:	0512      	lsls	r2, r2, #20
 80053f4:	e0db      	b.n	80055ae <HAL_ADCEx_InjectedConfigChannel+0x49a>
  __HAL_LOCK(hadc);
 80053f6:	2402      	movs	r4, #2
}
 80053f8:	4620      	mov	r0, r4
 80053fa:	b002      	add	sp, #8
 80053fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8005400:	0c55      	lsrs	r5, r2, #17
 8005402:	f405 5578 	and.w	r5, r5, #15872	; 0x3e00
 8005406:	e7ac      	b.n	8005362 <HAL_ADCEx_InjectedConfigChannel+0x24e>
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8005408:	4d21      	ldr	r5, [pc, #132]	; (8005490 <HAL_ADCEx_InjectedConfigChannel+0x37c>)
 800540a:	42aa      	cmp	r2, r5
 800540c:	f47f aefb 	bne.w	8005206 <HAL_ADCEx_InjectedConfigChannel+0xf2>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005410:	0249      	lsls	r1, r1, #9
 8005412:	f53f aef8 	bmi.w	8005206 <HAL_ADCEx_InjectedConfigChannel+0xf2>
      if (ADC_VREFINT_INSTANCE(hadc))
 8005416:	4a19      	ldr	r2, [pc, #100]	; (800547c <HAL_ADCEx_InjectedConfigChannel+0x368>)
 8005418:	4293      	cmp	r3, r2
 800541a:	f43f aef4 	beq.w	8005206 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800541e:	68b3      	ldr	r3, [r6, #8]
 8005420:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8005424:	431f      	orrs	r7, r3
 8005426:	f447 0780 	orr.w	r7, r7, #4194304	; 0x400000
 800542a:	60b7      	str	r7, [r6, #8]
}
 800542c:	e6eb      	b.n	8005206 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800542e:	f103 0614 	add.w	r6, r3, #20
  MODIFY_REG(*preg,
 8005432:	f04f 0c07 	mov.w	ip, #7
 8005436:	fa0c fc02 	lsl.w	ip, ip, r2
 800543a:	59ba      	ldr	r2, [r7, r6]
 800543c:	ea22 020c 	bic.w	r2, r2, ip
 8005440:	51ba      	str	r2, [r7, r6]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005442:	695a      	ldr	r2, [r3, #20]
 8005444:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8005448:	615a      	str	r2, [r3, #20]
}
 800544a:	e73e      	b.n	80052ca <HAL_ADCEx_InjectedConfigChannel+0x1b6>
      MODIFY_REG(hadc->Instance->CFGR2,
 800544c:	f426 7cff 	bic.w	ip, r6, #510	; 0x1fe
 8005450:	e9d1 670d 	ldrd	r6, r7, [r1, #52]	; 0x34
 8005454:	433e      	orrs	r6, r7
 8005456:	ea46 060c 	orr.w	r6, r6, ip
 800545a:	f046 0602 	orr.w	r6, r6, #2
 800545e:	611e      	str	r6, [r3, #16]
 8005460:	e717      	b.n	8005292 <HAL_ADCEx_InjectedConfigChannel+0x17e>
 8005462:	bf00      	nop
 8005464:	407f0000 	.word	0x407f0000
 8005468:	80080000 	.word	0x80080000
 800546c:	50000300 	.word	0x50000300
 8005470:	c3210000 	.word	0xc3210000
 8005474:	90c00010 	.word	0x90c00010
 8005478:	c7520000 	.word	0xc7520000
 800547c:	50000100 	.word	0x50000100
 8005480:	20000678 	.word	0x20000678
 8005484:	053e2d63 	.word	0x053e2d63
 8005488:	03fff000 	.word	0x03fff000
 800548c:	04104000 	.word	0x04104000
 8005490:	cb840000 	.word	0xcb840000
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005494:	6e1a      	ldr	r2, [r3, #96]	; 0x60
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8005496:	680a      	ldr	r2, [r1, #0]
 8005498:	6e1d      	ldr	r5, [r3, #96]	; 0x60
 800549a:	f3c2 0612 	ubfx	r6, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800549e:	f3c5 6584 	ubfx	r5, r5, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80054a2:	2e00      	cmp	r6, #0
 80054a4:	f000 809a 	beq.w	80055dc <HAL_ADCEx_InjectedConfigChannel+0x4c8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054a8:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 80054ac:	b126      	cbz	r6, 80054b8 <HAL_ADCEx_InjectedConfigChannel+0x3a4>
  return __builtin_clz(value);
 80054ae:	fab6 f686 	clz	r6, r6
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80054b2:	42b5      	cmp	r5, r6
 80054b4:	f000 80d9 	beq.w	800566a <HAL_ADCEx_InjectedConfigChannel+0x556>
 80054b8:	6e5d      	ldr	r5, [r3, #100]	; 0x64
 80054ba:	6e5f      	ldr	r7, [r3, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80054bc:	f103 0560 	add.w	r5, r3, #96	; 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80054c0:	f3c7 6784 	ubfx	r7, r7, #26, #5
 80054c4:	f103 0c64 	add.w	ip, r3, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054c8:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 80054cc:	b126      	cbz	r6, 80054d8 <HAL_ADCEx_InjectedConfigChannel+0x3c4>
  return __builtin_clz(value);
 80054ce:	fab6 f686 	clz	r6, r6
 80054d2:	42b7      	cmp	r7, r6
 80054d4:	f000 80de 	beq.w	8005694 <HAL_ADCEx_InjectedConfigChannel+0x580>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80054d8:	68ae      	ldr	r6, [r5, #8]
 80054da:	68af      	ldr	r7, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80054dc:	f105 0c08 	add.w	ip, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80054e0:	f3c7 6784 	ubfx	r7, r7, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054e4:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 80054e8:	b126      	cbz	r6, 80054f4 <HAL_ADCEx_InjectedConfigChannel+0x3e0>
  return __builtin_clz(value);
 80054ea:	fab6 f686 	clz	r6, r6
 80054ee:	42b7      	cmp	r7, r6
 80054f0:	f000 80e5 	beq.w	80056be <HAL_ADCEx_InjectedConfigChannel+0x5aa>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80054f4:	68ee      	ldr	r6, [r5, #12]
 80054f6:	68ef      	ldr	r7, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80054f8:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80054fa:	f3c7 6784 	ubfx	r7, r7, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054fe:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8005502:	2e00      	cmp	r6, #0
 8005504:	f43f ae52 	beq.w	80051ac <HAL_ADCEx_InjectedConfigChannel+0x98>
  return __builtin_clz(value);
 8005508:	fab6 f686 	clz	r6, r6
 800550c:	42be      	cmp	r6, r7
 800550e:	f47f ae4d 	bne.w	80051ac <HAL_ADCEx_InjectedConfigChannel+0x98>
  MODIFY_REG(*preg,
 8005512:	682a      	ldr	r2, [r5, #0]
 8005514:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005518:	602a      	str	r2, [r5, #0]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 800551a:	680a      	ldr	r2, [r1, #0]
}
 800551c:	e646      	b.n	80051ac <HAL_ADCEx_InjectedConfigChannel+0x98>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800551e:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8005522:	2d00      	cmp	r5, #0
 8005524:	d076      	beq.n	8005614 <HAL_ADCEx_InjectedConfigChannel+0x500>
  return __builtin_clz(value);
 8005526:	fab5 f585 	clz	r5, r5
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800552a:	3501      	adds	r5, #1
 800552c:	f005 051f 	and.w	r5, r5, #31
 8005530:	2d09      	cmp	r5, #9
 8005532:	d96f      	bls.n	8005614 <HAL_ADCEx_InjectedConfigChannel+0x500>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005534:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8005538:	2d00      	cmp	r5, #0
 800553a:	f000 80e0 	beq.w	80056fe <HAL_ADCEx_InjectedConfigChannel+0x5ea>
  return __builtin_clz(value);
 800553e:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8005542:	3501      	adds	r5, #1
 8005544:	06ad      	lsls	r5, r5, #26
 8005546:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800554a:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 800554e:	2e00      	cmp	r6, #0
 8005550:	f000 80d3 	beq.w	80056fa <HAL_ADCEx_InjectedConfigChannel+0x5e6>
  return __builtin_clz(value);
 8005554:	fab6 f686 	clz	r6, r6
 8005558:	3601      	adds	r6, #1
 800555a:	f006 061f 	and.w	r6, r6, #31
 800555e:	2701      	movs	r7, #1
 8005560:	fa07 f606 	lsl.w	r6, r7, r6
 8005564:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005566:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 800556a:	2a00      	cmp	r2, #0
 800556c:	f000 80c3 	beq.w	80056f6 <HAL_ADCEx_InjectedConfigChannel+0x5e2>
  return __builtin_clz(value);
 8005570:	fab2 f282 	clz	r2, r2
 8005574:	3201      	adds	r2, #1
 8005576:	f002 061f 	and.w	r6, r2, #31
 800557a:	f06f 071d 	mvn.w	r7, #29
 800557e:	2203      	movs	r2, #3
 8005580:	fb12 7206 	smlabb	r2, r2, r6, r7
 8005584:	0512      	lsls	r2, r2, #20
 8005586:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800558a:	e010      	b.n	80055ae <HAL_ADCEx_InjectedConfigChannel+0x49a>
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 800558c:	3b01      	subs	r3, #1
 800558e:	461d      	mov	r5, r3
 8005590:	e5e0      	b.n	8005154 <HAL_ADCEx_InjectedConfigChannel+0x40>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8005592:	eb0c 024c 	add.w	r2, ip, ip, lsl #1
 8005596:	06ad      	lsls	r5, r5, #26
 8005598:	3a1e      	subs	r2, #30
 800559a:	2601      	movs	r6, #1
 800559c:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 80055a0:	0512      	lsls	r2, r2, #20
 80055a2:	fa06 fc0c 	lsl.w	ip, r6, ip
 80055a6:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80055aa:	ea45 050c 	orr.w	r5, r5, ip
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80055ae:	432a      	orrs	r2, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80055b0:	0dd7      	lsrs	r7, r2, #23
  MODIFY_REG(*preg,
 80055b2:	688d      	ldr	r5, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80055b4:	f007 0704 	and.w	r7, r7, #4
 80055b8:	f103 0614 	add.w	r6, r3, #20
  MODIFY_REG(*preg,
 80055bc:	f3c2 5204 	ubfx	r2, r2, #20, #5
 80055c0:	fa05 fc02 	lsl.w	ip, r5, r2
 80055c4:	f04f 0e07 	mov.w	lr, #7
 80055c8:	59bd      	ldr	r5, [r7, r6]
 80055ca:	fa0e f202 	lsl.w	r2, lr, r2
 80055ce:	ea25 0202 	bic.w	r2, r5, r2
 80055d2:	ea42 020c 	orr.w	r2, r2, ip
 80055d6:	51ba      	str	r2, [r7, r6]
  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 80055d8:	680a      	ldr	r2, [r1, #0]
}
 80055da:	e5f7      	b.n	80051cc <HAL_ADCEx_InjectedConfigChannel+0xb8>
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80055dc:	f3c2 6684 	ubfx	r6, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80055e0:	42b5      	cmp	r5, r6
 80055e2:	d042      	beq.n	800566a <HAL_ADCEx_InjectedConfigChannel+0x556>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80055e4:	6e5d      	ldr	r5, [r3, #100]	; 0x64
 80055e6:	6e5f      	ldr	r7, [r3, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80055e8:	f103 0560 	add.w	r5, r3, #96	; 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80055ec:	f3c7 6784 	ubfx	r7, r7, #26, #5
 80055f0:	f103 0c64 	add.w	ip, r3, #100	; 0x64
 80055f4:	42b7      	cmp	r7, r6
 80055f6:	d04d      	beq.n	8005694 <HAL_ADCEx_InjectedConfigChannel+0x580>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80055f8:	68af      	ldr	r7, [r5, #8]
 80055fa:	68af      	ldr	r7, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80055fc:	f105 0c08 	add.w	ip, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005600:	f3c7 6784 	ubfx	r7, r7, #26, #5
 8005604:	42b7      	cmp	r7, r6
 8005606:	d05a      	beq.n	80056be <HAL_ADCEx_InjectedConfigChannel+0x5aa>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005608:	68ef      	ldr	r7, [r5, #12]
 800560a:	68ef      	ldr	r7, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800560c:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800560e:	f3c7 6784 	ubfx	r7, r7, #26, #5
 8005612:	e77b      	b.n	800550c <HAL_ADCEx_InjectedConfigChannel+0x3f8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005614:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8005618:	2d00      	cmp	r5, #0
 800561a:	d066      	beq.n	80056ea <HAL_ADCEx_InjectedConfigChannel+0x5d6>
  return __builtin_clz(value);
 800561c:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8005620:	3501      	adds	r5, #1
 8005622:	06ad      	lsls	r5, r5, #26
 8005624:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005628:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 800562c:	2e00      	cmp	r6, #0
 800562e:	d05a      	beq.n	80056e6 <HAL_ADCEx_InjectedConfigChannel+0x5d2>
  return __builtin_clz(value);
 8005630:	fab6 f686 	clz	r6, r6
 8005634:	3601      	adds	r6, #1
 8005636:	f006 061f 	and.w	r6, r6, #31
 800563a:	2701      	movs	r7, #1
 800563c:	fa07 f606 	lsl.w	r6, r7, r6
 8005640:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005642:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8005646:	2a00      	cmp	r2, #0
 8005648:	d052      	beq.n	80056f0 <HAL_ADCEx_InjectedConfigChannel+0x5dc>
  return __builtin_clz(value);
 800564a:	fab2 fc82 	clz	ip, r2
 800564e:	f10c 0c01 	add.w	ip, ip, #1
 8005652:	f00c 0c1f 	and.w	ip, ip, #31
 8005656:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 800565a:	ea4f 520c 	mov.w	r2, ip, lsl #20
 800565e:	e7a6      	b.n	80055ae <HAL_ADCEx_InjectedConfigChannel+0x49a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005660:	6dc6      	ldr	r6, [r0, #92]	; 0x5c
 8005662:	f046 0620 	orr.w	r6, r6, #32
 8005666:	65c6      	str	r6, [r0, #92]	; 0x5c
        tmp_hal_status = HAL_ERROR;
 8005668:	e60a      	b.n	8005280 <HAL_ADCEx_InjectedConfigChannel+0x16c>
  MODIFY_REG(*preg,
 800566a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800566c:	461d      	mov	r5, r3
 800566e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005672:	f845 2f60 	str.w	r2, [r5, #96]!
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005676:	6e5a      	ldr	r2, [r3, #100]	; 0x64
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8005678:	680a      	ldr	r2, [r1, #0]
 800567a:	6e5f      	ldr	r7, [r3, #100]	; 0x64
 800567c:	f3c2 0612 	ubfx	r6, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005680:	f3c7 6784 	ubfx	r7, r7, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005684:	f103 0c64 	add.w	ip, r3, #100	; 0x64
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8005688:	2e00      	cmp	r6, #0
 800568a:	f47f af1d 	bne.w	80054c8 <HAL_ADCEx_InjectedConfigChannel+0x3b4>
 800568e:	f3c2 6684 	ubfx	r6, r2, #26, #5
 8005692:	e7af      	b.n	80055f4 <HAL_ADCEx_InjectedConfigChannel+0x4e0>
  MODIFY_REG(*preg,
 8005694:	f8dc 2000 	ldr.w	r2, [ip]
 8005698:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800569c:	f8cc 2000 	str.w	r2, [ip]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80056a0:	68aa      	ldr	r2, [r5, #8]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80056a2:	680a      	ldr	r2, [r1, #0]
 80056a4:	68af      	ldr	r7, [r5, #8]
 80056a6:	f3c2 0612 	ubfx	r6, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80056aa:	f3c7 6784 	ubfx	r7, r7, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80056ae:	f105 0c08 	add.w	ip, r5, #8
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80056b2:	2e00      	cmp	r6, #0
 80056b4:	f47f af16 	bne.w	80054e4 <HAL_ADCEx_InjectedConfigChannel+0x3d0>
 80056b8:	f3c2 6684 	ubfx	r6, r2, #26, #5
 80056bc:	e7a2      	b.n	8005604 <HAL_ADCEx_InjectedConfigChannel+0x4f0>
  MODIFY_REG(*preg,
 80056be:	f8dc 2000 	ldr.w	r2, [ip]
 80056c2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80056c6:	f8cc 2000 	str.w	r2, [ip]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80056ca:	68ea      	ldr	r2, [r5, #12]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80056cc:	680a      	ldr	r2, [r1, #0]
 80056ce:	68ef      	ldr	r7, [r5, #12]
 80056d0:	f3c2 0612 	ubfx	r6, r2, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80056d4:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80056d6:	f3c7 6784 	ubfx	r7, r7, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80056da:	2e00      	cmp	r6, #0
 80056dc:	f47f af0f 	bne.w	80054fe <HAL_ADCEx_InjectedConfigChannel+0x3ea>
 80056e0:	f3c2 6684 	ubfx	r6, r2, #26, #5
 80056e4:	e712      	b.n	800550c <HAL_ADCEx_InjectedConfigChannel+0x3f8>
 80056e6:	2602      	movs	r6, #2
 80056e8:	e7aa      	b.n	8005640 <HAL_ADCEx_InjectedConfigChannel+0x52c>
 80056ea:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 80056ee:	e79b      	b.n	8005628 <HAL_ADCEx_InjectedConfigChannel+0x514>
 80056f0:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 80056f4:	e75b      	b.n	80055ae <HAL_ADCEx_InjectedConfigChannel+0x49a>
 80056f6:	4a03      	ldr	r2, [pc, #12]	; (8005704 <HAL_ADCEx_InjectedConfigChannel+0x5f0>)
 80056f8:	e759      	b.n	80055ae <HAL_ADCEx_InjectedConfigChannel+0x49a>
 80056fa:	2602      	movs	r6, #2
 80056fc:	e732      	b.n	8005564 <HAL_ADCEx_InjectedConfigChannel+0x450>
 80056fe:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8005702:	e722      	b.n	800554a <HAL_ADCEx_InjectedConfigChannel+0x436>
 8005704:	fe500000 	.word	0xfe500000

08005708 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8005708:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800570a:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800570e:	680d      	ldr	r5, [r1, #0]
  __HAL_LOCK(hadc);
 8005710:	2a01      	cmp	r2, #1
{
 8005712:	b09c      	sub	sp, #112	; 0x70
  __HAL_LOCK(hadc);
 8005714:	d04f      	beq.n	80057b6 <HAL_ADCEx_MultiModeConfigChannel+0xae>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005716:	6804      	ldr	r4, [r0, #0]
 8005718:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800571a:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 800571c:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800571e:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8005722:	9218      	str	r2, [sp, #96]	; 0x60
  __HAL_LOCK(hadc);
 8005724:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8005728:	9219      	str	r2, [sp, #100]	; 0x64
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800572a:	d008      	beq.n	800573e <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800572c:	6dd9      	ldr	r1, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800572e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005732:	f041 0120 	orr.w	r1, r1, #32
 8005736:	65d9      	str	r1, [r3, #92]	; 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8005738:	b01c      	add	sp, #112	; 0x70
 800573a:	bcf0      	pop	{r4, r5, r6, r7}
 800573c:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800573e:	4a23      	ldr	r2, [pc, #140]	; (80057cc <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8005740:	6890      	ldr	r0, [r2, #8]
 8005742:	0740      	lsls	r0, r0, #29
 8005744:	d50b      	bpl.n	800575e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005746:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005748:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800574a:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 800574e:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005750:	65da      	str	r2, [r3, #92]	; 0x5c
  __HAL_UNLOCK(hadc);
 8005752:	2200      	movs	r2, #0
 8005754:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 8005758:	b01c      	add	sp, #112	; 0x70
 800575a:	bcf0      	pop	{r4, r5, r6, r7}
 800575c:	4770      	bx	lr
 800575e:	68a0      	ldr	r0, [r4, #8]
 8005760:	0746      	lsls	r6, r0, #29
 8005762:	d4f1      	bmi.n	8005748 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005764:	b1d5      	cbz	r5, 800579c <HAL_ADCEx_MultiModeConfigChannel+0x94>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005766:	4e1a      	ldr	r6, [pc, #104]	; (80057d0 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8005768:	684f      	ldr	r7, [r1, #4]
 800576a:	68b0      	ldr	r0, [r6, #8]
 800576c:	f893 c038 	ldrb.w	ip, [r3, #56]	; 0x38
 8005770:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 8005774:	4338      	orrs	r0, r7
 8005776:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
 800577a:	60b0      	str	r0, [r6, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800577c:	68a4      	ldr	r4, [r4, #8]
 800577e:	6890      	ldr	r0, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005780:	4320      	orrs	r0, r4
 8005782:	f010 0001 	ands.w	r0, r0, #1
 8005786:	d114      	bne.n	80057b2 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
        MODIFY_REG(tmpADC_Common->CCR,
 8005788:	688a      	ldr	r2, [r1, #8]
 800578a:	4315      	orrs	r5, r2
 800578c:	68b2      	ldr	r2, [r6, #8]
 800578e:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 8005792:	f022 020f 	bic.w	r2, r2, #15
 8005796:	4315      	orrs	r5, r2
 8005798:	60b5      	str	r5, [r6, #8]
 800579a:	e7da      	b.n	8005752 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800579c:	4d0c      	ldr	r5, [pc, #48]	; (80057d0 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 800579e:	68a9      	ldr	r1, [r5, #8]
 80057a0:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 80057a4:	60a9      	str	r1, [r5, #8]
 80057a6:	68a1      	ldr	r1, [r4, #8]
 80057a8:	6890      	ldr	r0, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80057aa:	4308      	orrs	r0, r1
 80057ac:	f010 0001 	ands.w	r0, r0, #1
 80057b0:	d005      	beq.n	80057be <HAL_ADCEx_MultiModeConfigChannel+0xb6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80057b2:	2000      	movs	r0, #0
 80057b4:	e7cd      	b.n	8005752 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 80057b6:	2002      	movs	r0, #2
}
 80057b8:	b01c      	add	sp, #112	; 0x70
 80057ba:	bcf0      	pop	{r4, r5, r6, r7}
 80057bc:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80057be:	68aa      	ldr	r2, [r5, #8]
 80057c0:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 80057c4:	f022 020f 	bic.w	r2, r2, #15
 80057c8:	60aa      	str	r2, [r5, #8]
 80057ca:	e7c2      	b.n	8005752 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 80057cc:	50000100 	.word	0x50000100
 80057d0:	50000300 	.word	0x50000300

080057d4 <HAL_CORDIC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 80057d4:	b1b0      	cbz	r0, 8005804 <HAL_CORDIC_Init+0x30>
{
 80057d6:	b510      	push	{r4, lr}

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 80057d8:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 80057dc:	4604      	mov	r4, r0
 80057de:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80057e2:	b153      	cbz	r3, 80057fa <HAL_CORDIC_Init+0x26>
    HAL_CORDIC_MspInit(hcordic);
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 80057e4:	2000      	movs	r0, #0

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 80057e6:	2301      	movs	r3, #1
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 80057e8:	6260      	str	r0, [r4, #36]	; 0x24
  hcordic->State = HAL_CORDIC_STATE_READY;
 80057ea:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  hcordic->pOutBuff = NULL;
 80057ee:	e9c4 0001 	strd	r0, r0, [r4, #4]
  hcordic->NbCalcToGet = 0U;
 80057f2:	e9c4 0003 	strd	r0, r0, [r4, #12]
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 80057f6:	6160      	str	r0, [r4, #20]

  /* Return function status */
  return HAL_OK;
}
 80057f8:	bd10      	pop	{r4, pc}
    hcordic->Lock = HAL_UNLOCKED;
 80057fa:	f880 2020 	strb.w	r2, [r0, #32]
    HAL_CORDIC_MspInit(hcordic);
 80057fe:	f7fe fe09 	bl	8004414 <HAL_CORDIC_MspInit>
 8005802:	e7ef      	b.n	80057e4 <HAL_CORDIC_Init+0x10>
    return HAL_ERROR;
 8005804:	2001      	movs	r0, #1
}
 8005806:	4770      	bx	lr

08005808 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005808:	4907      	ldr	r1, [pc, #28]	; (8005828 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800580a:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800580c:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800580e:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005812:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005816:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005818:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800581a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800581e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8005822:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8005824:	4770      	bx	lr
 8005826:	bf00      	nop
 8005828:	e000ed00 	.word	0xe000ed00

0800582c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800582c:	4b1c      	ldr	r3, [pc, #112]	; (80058a0 <HAL_NVIC_SetPriority+0x74>)
 800582e:	68db      	ldr	r3, [r3, #12]
 8005830:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005834:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005836:	f1c3 0e07 	rsb	lr, r3, #7
 800583a:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800583e:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005842:	bf28      	it	cs
 8005844:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005848:	f1bc 0f06 	cmp.w	ip, #6
 800584c:	d91b      	bls.n	8005886 <HAL_NVIC_SetPriority+0x5a>
 800584e:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005850:	f04f 3cff 	mov.w	ip, #4294967295
 8005854:	fa0c fc03 	lsl.w	ip, ip, r3
 8005858:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800585c:	f04f 3cff 	mov.w	ip, #4294967295
 8005860:	fa0c fc0e 	lsl.w	ip, ip, lr
 8005864:	ea21 010c 	bic.w	r1, r1, ip
 8005868:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 800586a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800586c:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8005870:	db0c      	blt.n	800588c <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005872:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8005876:	0109      	lsls	r1, r1, #4
 8005878:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800587c:	b2c9      	uxtb	r1, r1
 800587e:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8005882:	f85d fb04 	ldr.w	pc, [sp], #4
 8005886:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005888:	4613      	mov	r3, r2
 800588a:	e7e7      	b.n	800585c <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800588c:	4b05      	ldr	r3, [pc, #20]	; (80058a4 <HAL_NVIC_SetPriority+0x78>)
 800588e:	f000 000f 	and.w	r0, r0, #15
 8005892:	0109      	lsls	r1, r1, #4
 8005894:	4403      	add	r3, r0
 8005896:	b2c9      	uxtb	r1, r1
 8005898:	7619      	strb	r1, [r3, #24]
 800589a:	f85d fb04 	ldr.w	pc, [sp], #4
 800589e:	bf00      	nop
 80058a0:	e000ed00 	.word	0xe000ed00
 80058a4:	e000ecfc 	.word	0xe000ecfc

080058a8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80058a8:	2800      	cmp	r0, #0
 80058aa:	db08      	blt.n	80058be <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80058ac:	4a04      	ldr	r2, [pc, #16]	; (80058c0 <HAL_NVIC_EnableIRQ+0x18>)
 80058ae:	0941      	lsrs	r1, r0, #5
 80058b0:	2301      	movs	r3, #1
 80058b2:	f000 001f 	and.w	r0, r0, #31
 80058b6:	fa03 f000 	lsl.w	r0, r3, r0
 80058ba:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80058be:	4770      	bx	lr
 80058c0:	e000e100 	.word	0xe000e100

080058c4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80058c4:	3801      	subs	r0, #1
 80058c6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80058ca:	d210      	bcs.n	80058ee <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80058cc:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80058ce:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058d2:	4c08      	ldr	r4, [pc, #32]	; (80058f4 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80058d4:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058d6:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 80058da:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80058de:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80058e0:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80058e2:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80058e4:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 80058e6:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80058ea:	6119      	str	r1, [r3, #16]
 80058ec:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80058ee:	2001      	movs	r0, #1
 80058f0:	4770      	bx	lr
 80058f2:	bf00      	nop
 80058f4:	e000ed00 	.word	0xe000ed00

080058f8 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80058f8:	4770      	bx	lr
 80058fa:	bf00      	nop

080058fc <HAL_SYSTICK_IRQHandler>:
{
 80058fc:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80058fe:	f7ff fffb 	bl	80058f8 <HAL_SYSTICK_Callback>
}
 8005902:	bd08      	pop	{r3, pc}

08005904 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8005904:	b188      	cbz	r0, 800592a <HAL_DAC_Init+0x26>
{
 8005906:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005908:	7903      	ldrb	r3, [r0, #4]
 800590a:	4604      	mov	r4, r0
 800590c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005910:	b13b      	cbz	r3, 8005922 <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005912:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8005914:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005916:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8005918:	7121      	strb	r1, [r4, #4]
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800591a:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 800591c:	7122      	strb	r2, [r4, #4]

  /* Return function status */
  return HAL_OK;
 800591e:	4618      	mov	r0, r3
}
 8005920:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8005922:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8005924:	f7fe fd90 	bl	8004448 <HAL_DAC_MspInit>
 8005928:	e7f3      	b.n	8005912 <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 800592a:	2001      	movs	r0, #1
}
 800592c:	4770      	bx	lr
 800592e:	bf00      	nop

08005930 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005930:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005934:	7943      	ldrb	r3, [r0, #5]
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8005936:	688f      	ldr	r7, [r1, #8]
  __HAL_LOCK(hdac);
 8005938:	2b01      	cmp	r3, #1
 800593a:	f000 80c6 	beq.w	8005aca <HAL_DAC_ConfigChannel+0x19a>
 800593e:	2301      	movs	r3, #1
 8005940:	7143      	strb	r3, [r0, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005942:	2f04      	cmp	r7, #4
  hdac->State = HAL_DAC_STATE_BUSY;
 8005944:	f04f 0302 	mov.w	r3, #2
 8005948:	4606      	mov	r6, r0
 800594a:	460d      	mov	r5, r1
 800594c:	4614      	mov	r4, r2
 800594e:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005950:	d077      	beq.n	8005a42 <HAL_DAC_ConfigChannel+0x112>

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005952:	6803      	ldr	r3, [r0, #0]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005954:	f002 0410 	and.w	r4, r2, #16
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005958:	69ea      	ldr	r2, [r5, #28]
 800595a:	2a01      	cmp	r2, #1
 800595c:	d108      	bne.n	8005970 <HAL_DAC_ConfigChannel+0x40>
    tmpreg1 = hdac->Instance->CCR;
 800595e:	6b99      	ldr	r1, [r3, #56]	; 0x38
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005960:	6a2a      	ldr	r2, [r5, #32]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005962:	201f      	movs	r0, #31
 8005964:	40a0      	lsls	r0, r4
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005966:	40a2      	lsls	r2, r4
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005968:	ea21 0100 	bic.w	r1, r1, r0
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800596c:	430a      	orrs	r2, r1
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800596e:	639a      	str	r2, [r3, #56]	; 0x38
  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005970:	69a9      	ldr	r1, [r5, #24]
  tmpreg1 = hdac->Instance->MCR;
 8005972:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005974:	2207      	movs	r2, #7
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005976:	2901      	cmp	r1, #1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005978:	fa02 fc04 	lsl.w	ip, r2, r4
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800597c:	696a      	ldr	r2, [r5, #20]
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800597e:	d05e      	beq.n	8005a3e <HAL_DAC_ConfigChannel+0x10e>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005980:	2902      	cmp	r1, #2
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005982:	bf16      	itet	ne
 8005984:	fab2 f182 	clzne	r1, r2
    connectOnChip = DAC_MCR_MODE1_0;
 8005988:	2101      	moveq	r1, #1
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800598a:	0949      	lsrne	r1, r1, #5
    else
    {
      connectOnChip = 0x00000000UL;
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800598c:	4311      	orrs	r1, r2
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800598e:	792a      	ldrb	r2, [r5, #4]
 8005990:	2a01      	cmp	r2, #1
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005992:	f44f 7200 	mov.w	r2, #512	; 0x200
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8005996:	f44f 7880 	mov.w	r8, #256	; 0x100
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800599a:	fa02 f204 	lsl.w	r2, r2, r4
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800599e:	fa08 f804 	lsl.w	r8, r8, r4
 80059a2:	ea42 020c 	orr.w	r2, r2, ip
 80059a6:	ea20 0202 	bic.w	r2, r0, r2
 80059aa:	ea6f 0808 	mvn.w	r8, r8
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80059ae:	ea08 0802 	and.w	r8, r8, r2
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80059b2:	796a      	ldrb	r2, [r5, #5]
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80059b4:	ea47 0701 	orr.w	r7, r7, r1
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80059b8:	bf08      	it	eq
 80059ba:	f447 7780 	orreq.w	r7, r7, #256	; 0x100
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80059be:	2a01      	cmp	r2, #1
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80059c0:	682a      	ldr	r2, [r5, #0]
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80059c2:	bf08      	it	eq
 80059c4:	f447 7700 	orreq.w	r7, r7, #512	; 0x200
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80059c8:	2a02      	cmp	r2, #2
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80059ca:	f428 4840 	bic.w	r8, r8, #49152	; 0xc000
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80059ce:	d073      	beq.n	8005ab8 <HAL_DAC_ConfigChannel+0x188>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80059d0:	ea48 0802 	orr.w	r8, r8, r2
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80059d4:	40a7      	lsls	r7, r4
 80059d6:	ea47 0708 	orr.w	r7, r7, r8
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80059da:	63df      	str	r7, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80059dc:	681a      	ldr	r2, [r3, #0]
 80059de:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80059e2:	40a1      	lsls	r1, r4
 80059e4:	ea22 0201 	bic.w	r2, r2, r1
 80059e8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80059ea:	e9d5 1203 	ldrd	r1, r2, [r5, #12]
  tmpreg1 = hdac->Instance->CR;
 80059ee:	6818      	ldr	r0, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80059f0:	f640 75fe 	movw	r5, #4094	; 0xffe
 80059f4:	40a5      	lsls	r5, r4
 80059f6:	ea20 0505 	bic.w	r5, r0, r5
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80059fa:	0192      	lsls	r2, r2, #6
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80059fc:	fa01 f004 	lsl.w	r0, r1, r4
 8005a00:	4328      	orrs	r0, r5
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8005a02:	f3c1 0183 	ubfx	r1, r1, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8005a06:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
  hdac->Instance->CR = tmpreg1;
 8005a0a:	6018      	str	r0, [r3, #0]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8005a0c:	430a      	orrs	r2, r1
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8005a0e:	f640 710f 	movw	r1, #3855	; 0xf0f
 8005a12:	fa01 f004 	lsl.w	r0, r1, r4
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005a16:	25c0      	movs	r5, #192	; 0xc0
 8005a18:	6819      	ldr	r1, [r3, #0]
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8005a1a:	40a2      	lsls	r2, r4
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005a1c:	fa05 f404 	lsl.w	r4, r5, r4
 8005a20:	ea21 0404 	bic.w	r4, r1, r4
 8005a24:	601c      	str	r4, [r3, #0]
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8005a26:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8005a28:	ea21 0100 	bic.w	r1, r1, r0
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005a2c:	2400      	movs	r4, #0
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8005a2e:	430a      	orrs	r2, r1
  hdac->State = HAL_DAC_STATE_READY;
 8005a30:	2101      	movs	r1, #1
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8005a32:	661a      	str	r2, [r3, #96]	; 0x60

  /* Return function status */
  return HAL_OK;
 8005a34:	4620      	mov	r0, r4
  hdac->State = HAL_DAC_STATE_READY;
 8005a36:	7131      	strb	r1, [r6, #4]
  __HAL_UNLOCK(hdac);
 8005a38:	7174      	strb	r4, [r6, #5]
}
 8005a3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = 0x00000000UL;
 8005a3e:	2100      	movs	r1, #0
 8005a40:	e7a4      	b.n	800598c <HAL_DAC_ConfigChannel+0x5c>
    tickstart = HAL_GetTick();
 8005a42:	f7fe ffdf 	bl	8004a04 <HAL_GetTick>
 8005a46:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 8005a48:	b12c      	cbz	r4, 8005a56 <HAL_DAC_ConfigChannel+0x126>
 8005a4a:	e014      	b.n	8005a76 <HAL_DAC_ConfigChannel+0x146>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005a4c:	f7fe ffda 	bl	8004a04 <HAL_GetTick>
 8005a50:	1bc3      	subs	r3, r0, r7
 8005a52:	2b01      	cmp	r3, #1
 8005a54:	d83c      	bhi.n	8005ad0 <HAL_DAC_ConfigChannel+0x1a0>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005a56:	6833      	ldr	r3, [r6, #0]
 8005a58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a5a:	041b      	lsls	r3, r3, #16
 8005a5c:	d4f6      	bmi.n	8005a4c <HAL_DAC_ConfigChannel+0x11c>
      HAL_Delay(1);
 8005a5e:	2001      	movs	r0, #1
 8005a60:	f7fe ffd6 	bl	8004a10 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005a64:	6833      	ldr	r3, [r6, #0]
 8005a66:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8005a68:	641a      	str	r2, [r3, #64]	; 0x40
 8005a6a:	e00e      	b.n	8005a8a <HAL_DAC_ConfigChannel+0x15a>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005a6c:	f7fe ffca 	bl	8004a04 <HAL_GetTick>
 8005a70:	1bc3      	subs	r3, r0, r7
 8005a72:	2b01      	cmp	r3, #1
 8005a74:	d82c      	bhi.n	8005ad0 <HAL_DAC_ConfigChannel+0x1a0>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005a76:	6833      	ldr	r3, [r6, #0]
 8005a78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	dbf6      	blt.n	8005a6c <HAL_DAC_ConfigChannel+0x13c>
      HAL_Delay(1U);
 8005a7e:	2001      	movs	r0, #1
 8005a80:	f7fe ffc6 	bl	8004a10 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005a84:	6833      	ldr	r3, [r6, #0]
 8005a86:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8005a88:	645a      	str	r2, [r3, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005a8a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005a8c:	6aa9      	ldr	r1, [r5, #40]	; 0x28
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005a8e:	68af      	ldr	r7, [r5, #8]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005a90:	f004 0410 	and.w	r4, r4, #16
 8005a94:	f240 30ff 	movw	r0, #1023	; 0x3ff
 8005a98:	40a0      	lsls	r0, r4
 8005a9a:	40a1      	lsls	r1, r4
 8005a9c:	ea22 0200 	bic.w	r2, r2, r0
 8005aa0:	430a      	orrs	r2, r1
 8005aa2:	649a      	str	r2, [r3, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005aa4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005aa6:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8005aa8:	20ff      	movs	r0, #255	; 0xff
 8005aaa:	40a0      	lsls	r0, r4
 8005aac:	40a1      	lsls	r1, r4
 8005aae:	ea22 0200 	bic.w	r2, r2, r0
 8005ab2:	430a      	orrs	r2, r1
 8005ab4:	64da      	str	r2, [r3, #76]	; 0x4c
 8005ab6:	e74f      	b.n	8005958 <HAL_DAC_ConfigChannel+0x28>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8005ab8:	f000 fdce 	bl	8006658 <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8005abc:	4b0c      	ldr	r3, [pc, #48]	; (8005af0 <HAL_DAC_ConfigChannel+0x1c0>)
 8005abe:	4298      	cmp	r0, r3
 8005ac0:	d90e      	bls.n	8005ae0 <HAL_DAC_ConfigChannel+0x1b0>
  hdac->Instance->MCR = tmpreg1;
 8005ac2:	6833      	ldr	r3, [r6, #0]
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8005ac4:	f448 4800 	orr.w	r8, r8, #32768	; 0x8000
 8005ac8:	e784      	b.n	80059d4 <HAL_DAC_ConfigChannel+0xa4>
  __HAL_LOCK(hdac);
 8005aca:	2002      	movs	r0, #2
}
 8005acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005ad0:	6933      	ldr	r3, [r6, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005ad2:	2203      	movs	r2, #3
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005ad4:	f043 0308 	orr.w	r3, r3, #8
 8005ad8:	6133      	str	r3, [r6, #16]
          return HAL_TIMEOUT;
 8005ada:	4610      	mov	r0, r2
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005adc:	7132      	strb	r2, [r6, #4]
          return HAL_TIMEOUT;
 8005ade:	e7ac      	b.n	8005a3a <HAL_DAC_ConfigChannel+0x10a>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8005ae0:	4b04      	ldr	r3, [pc, #16]	; (8005af4 <HAL_DAC_ConfigChannel+0x1c4>)
 8005ae2:	4298      	cmp	r0, r3
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8005ae4:	bf88      	it	hi
 8005ae6:	f448 4880 	orrhi.w	r8, r8, #16384	; 0x4000
  hdac->Instance->MCR = tmpreg1;
 8005aea:	6833      	ldr	r3, [r6, #0]
 8005aec:	e772      	b.n	80059d4 <HAL_DAC_ConfigChannel+0xa4>
 8005aee:	bf00      	nop
 8005af0:	09896800 	.word	0x09896800
 8005af4:	04c4b400 	.word	0x04c4b400

08005af8 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005af8:	2800      	cmp	r0, #0
 8005afa:	d078      	beq.n	8005bee <HAL_DMA_Init+0xf6>
{
 8005afc:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005afe:	4b3d      	ldr	r3, [pc, #244]	; (8005bf4 <HAL_DMA_Init+0xfc>)
 8005b00:	6804      	ldr	r4, [r0, #0]
 8005b02:	429c      	cmp	r4, r3
 8005b04:	d95f      	bls.n	8005bc6 <HAL_DMA_Init+0xce>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005b06:	4a3c      	ldr	r2, [pc, #240]	; (8005bf8 <HAL_DMA_Init+0x100>)
 8005b08:	4b3c      	ldr	r3, [pc, #240]	; (8005bfc <HAL_DMA_Init+0x104>)
    hdma->DmaBaseAddress = DMA2;
 8005b0a:	493d      	ldr	r1, [pc, #244]	; (8005c00 <HAL_DMA_Init+0x108>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005b0c:	4422      	add	r2, r4
 8005b0e:	fba3 3202 	umull	r3, r2, r3, r2
 8005b12:	0912      	lsrs	r2, r2, #4
 8005b14:	0092      	lsls	r2, r2, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005b16:	2302      	movs	r3, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005b18:	6885      	ldr	r5, [r0, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 8005b1a:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp |=  hdma->Init.Direction        |
 8005b1e:	68c3      	ldr	r3, [r0, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b20:	69c6      	ldr	r6, [r0, #28]
 8005b22:	e9c0 1210 	strd	r1, r2, [r0, #64]	; 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b26:	6901      	ldr	r1, [r0, #16]
  tmp |=  hdma->Init.Direction        |
 8005b28:	432b      	orrs	r3, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b2a:	430b      	orrs	r3, r1
 8005b2c:	6941      	ldr	r1, [r0, #20]
 8005b2e:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b30:	6981      	ldr	r1, [r0, #24]
 8005b32:	430b      	orrs	r3, r1
 8005b34:	4333      	orrs	r3, r6
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005b36:	fa5f fc84 	uxtb.w	ip, r4
 8005b3a:	4e30      	ldr	r6, [pc, #192]	; (8005bfc <HAL_DMA_Init+0x104>)
  tmp = hdma->Instance->CCR;
 8005b3c:	6821      	ldr	r1, [r4, #0]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005b3e:	f1ac 0c08 	sub.w	ip, ip, #8
 8005b42:	fba6 6c0c 	umull	r6, ip, r6, ip
          hdma->Init.Mode                | hdma->Init.Priority;
 8005b46:	6a06      	ldr	r6, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005b48:	f421 41ff 	bic.w	r1, r1, #32640	; 0x7f80
 8005b4c:	f021 0170 	bic.w	r1, r1, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8005b50:	4333      	orrs	r3, r6
  tmp |=  hdma->Init.Direction        |
 8005b52:	430b      	orrs	r3, r1
  hdma->Instance->CCR = tmp;
 8005b54:	6023      	str	r3, [r4, #0]
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005b56:	4e2b      	ldr	r6, [pc, #172]	; (8005c04 <HAL_DMA_Init+0x10c>)
 8005b58:	4b26      	ldr	r3, [pc, #152]	; (8005bf4 <HAL_DMA_Init+0xfc>)
 8005b5a:	492b      	ldr	r1, [pc, #172]	; (8005c08 <HAL_DMA_Init+0x110>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005b5c:	f3cc 1c04 	ubfx	ip, ip, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005b60:	429c      	cmp	r4, r3
 8005b62:	bf98      	it	ls
 8005b64:	4631      	movls	r1, r6
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005b66:	f04f 0e01 	mov.w	lr, #1
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005b6a:	4c28      	ldr	r4, [pc, #160]	; (8005c0c <HAL_DMA_Init+0x114>)
 8005b6c:	64c4      	str	r4, [r0, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005b6e:	fa0e f30c 	lsl.w	r3, lr, ip
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005b72:	1854      	adds	r4, r2, r1
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005b74:	f5b5 4f80 	cmp.w	r5, #16384	; 0x4000
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005b78:	6503      	str	r3, [r0, #80]	; 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005b7a:	6484      	str	r4, [r0, #72]	; 0x48
 8005b7c:	ea4f 0292 	mov.w	r2, r2, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005b80:	d02a      	beq.n	8005bd8 <HAL_DMA_Init+0xe0>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005b82:	6845      	ldr	r5, [r0, #4]
 8005b84:	b2ec      	uxtb	r4, r5
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005b86:	3d01      	subs	r5, #1
 8005b88:	2d03      	cmp	r5, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005b8a:	f841 4022 	str.w	r4, [r1, r2, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005b8e:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005b92:	d827      	bhi.n	8005be4 <HAL_DMA_Init+0xec>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005b94:	4b1e      	ldr	r3, [pc, #120]	; (8005c10 <HAL_DMA_Init+0x118>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005b96:	491f      	ldr	r1, [pc, #124]	; (8005c14 <HAL_DMA_Init+0x11c>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005b98:	4423      	add	r3, r4

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005b9a:	3c01      	subs	r4, #1
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005b9c:	009b      	lsls	r3, r3, #2
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005b9e:	f004 041f 	and.w	r4, r4, #31
 8005ba2:	fa0e f404 	lsl.w	r4, lr, r4
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005ba6:	2200      	movs	r2, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005ba8:	e9c0 3115 	strd	r3, r1, [r0, #84]	; 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005bac:	65c4      	str	r4, [r0, #92]	; 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005bae:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005bb0:	4b19      	ldr	r3, [pc, #100]	; (8005c18 <HAL_DMA_Init+0x120>)
 8005bb2:	645c      	str	r4, [r3, #68]	; 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005bb4:	2300      	movs	r3, #0
  hdma->State  = HAL_DMA_STATE_READY;
 8005bb6:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005bb8:	63c3      	str	r3, [r0, #60]	; 0x3c
  hdma->Lock = HAL_UNLOCKED;
 8005bba:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8005bbe:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
  return HAL_OK;
 8005bc2:	4618      	mov	r0, r3
}
 8005bc4:	bd70      	pop	{r4, r5, r6, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005bc6:	4a15      	ldr	r2, [pc, #84]	; (8005c1c <HAL_DMA_Init+0x124>)
 8005bc8:	4b0c      	ldr	r3, [pc, #48]	; (8005bfc <HAL_DMA_Init+0x104>)
    hdma->DmaBaseAddress = DMA1;
 8005bca:	4915      	ldr	r1, [pc, #84]	; (8005c20 <HAL_DMA_Init+0x128>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005bcc:	4422      	add	r2, r4
 8005bce:	fba3 3202 	umull	r3, r2, r3, r2
 8005bd2:	0912      	lsrs	r2, r2, #4
 8005bd4:	0092      	lsls	r2, r2, #2
    hdma->DmaBaseAddress = DMA1;
 8005bd6:	e79e      	b.n	8005b16 <HAL_DMA_Init+0x1e>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005bd8:	2400      	movs	r4, #0
 8005bda:	6044      	str	r4, [r0, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005bdc:	f841 4022 	str.w	r4, [r1, r2, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005be0:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    hdma->DMAmuxRequestGen = 0U;
 8005be4:	2300      	movs	r3, #0
    hdma->DMAmuxRequestGenStatus = 0U;
 8005be6:	e9c0 3315 	strd	r3, r3, [r0, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005bea:	65c3      	str	r3, [r0, #92]	; 0x5c
 8005bec:	e7e2      	b.n	8005bb4 <HAL_DMA_Init+0xbc>
    return HAL_ERROR;
 8005bee:	2001      	movs	r0, #1
}
 8005bf0:	4770      	bx	lr
 8005bf2:	bf00      	nop
 8005bf4:	40020407 	.word	0x40020407
 8005bf8:	bffdfbf8 	.word	0xbffdfbf8
 8005bfc:	cccccccd 	.word	0xcccccccd
 8005c00:	40020400 	.word	0x40020400
 8005c04:	40020800 	.word	0x40020800
 8005c08:	40020820 	.word	0x40020820
 8005c0c:	40020880 	.word	0x40020880
 8005c10:	1000823f 	.word	0x1000823f
 8005c14:	40020940 	.word	0x40020940
 8005c18:	40020900 	.word	0x40020900
 8005c1c:	bffdfff8 	.word	0xbffdfff8
 8005c20:	40020000 	.word	0x40020000

08005c24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005c24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005c28:	680c      	ldr	r4, [r1, #0]
{
 8005c2a:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005c2c:	2c00      	cmp	r4, #0
 8005c2e:	f000 8083 	beq.w	8005d38 <HAL_GPIO_Init+0x114>
 8005c32:	f04f 0c00 	mov.w	ip, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c36:	f8df a1d8 	ldr.w	sl, [pc, #472]	; 8005e10 <HAL_GPIO_Init+0x1ec>
  uint32_t position = 0x00U;
 8005c3a:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005c3c:	f04f 0b01 	mov.w	fp, #1

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005c40:	4689      	mov	r9, r1
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005c42:	fa0b f503 	lsl.w	r5, fp, r3
    if (iocurrent != 0x00u)
 8005c46:	ea15 0804 	ands.w	r8, r5, r4
 8005c4a:	d06f      	beq.n	8005d2c <HAL_GPIO_Init+0x108>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005c4c:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8005c50:	f007 0203 	and.w	r2, r7, #3
 8005c54:	1e51      	subs	r1, r2, #1
 8005c56:	2901      	cmp	r1, #1
 8005c58:	d971      	bls.n	8005d3e <HAL_GPIO_Init+0x11a>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005c5a:	2a03      	cmp	r2, #3
 8005c5c:	f040 80b0 	bne.w	8005dc0 <HAL_GPIO_Init+0x19c>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005c60:	fa02 f20c 	lsl.w	r2, r2, ip
 8005c64:	43d1      	mvns	r1, r2
      temp = GPIOx->MODER;
 8005c66:	6805      	ldr	r5, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005c68:	4029      	ands	r1, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005c6a:	430a      	orrs	r2, r1
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005c6c:	f417 3f40 	tst.w	r7, #196608	; 0x30000
      GPIOx->MODER = temp;
 8005c70:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005c72:	d05b      	beq.n	8005d2c <HAL_GPIO_Init+0x108>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c74:	f8da 2060 	ldr.w	r2, [sl, #96]	; 0x60
 8005c78:	f042 0201 	orr.w	r2, r2, #1
 8005c7c:	f8ca 2060 	str.w	r2, [sl, #96]	; 0x60
 8005c80:	f8da 2060 	ldr.w	r2, [sl, #96]	; 0x60
 8005c84:	f002 0201 	and.w	r2, r2, #1
 8005c88:	9203      	str	r2, [sp, #12]
 8005c8a:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8005c8c:	f023 0203 	bic.w	r2, r3, #3
 8005c90:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8005c94:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005c98:	f003 0503 	and.w	r5, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8005c9c:	6891      	ldr	r1, [r2, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005c9e:	00ad      	lsls	r5, r5, #2
 8005ca0:	260f      	movs	r6, #15
 8005ca2:	fa06 fe05 	lsl.w	lr, r6, r5
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005ca6:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005caa:	ea21 010e 	bic.w	r1, r1, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005cae:	d019      	beq.n	8005ce4 <HAL_GPIO_Init+0xc0>
 8005cb0:	4e51      	ldr	r6, [pc, #324]	; (8005df8 <HAL_GPIO_Init+0x1d4>)
 8005cb2:	42b0      	cmp	r0, r6
 8005cb4:	f000 808f 	beq.w	8005dd6 <HAL_GPIO_Init+0x1b2>
 8005cb8:	4e50      	ldr	r6, [pc, #320]	; (8005dfc <HAL_GPIO_Init+0x1d8>)
 8005cba:	42b0      	cmp	r0, r6
 8005cbc:	f000 808f 	beq.w	8005dde <HAL_GPIO_Init+0x1ba>
 8005cc0:	4e4f      	ldr	r6, [pc, #316]	; (8005e00 <HAL_GPIO_Init+0x1dc>)
 8005cc2:	42b0      	cmp	r0, r6
 8005cc4:	f000 8081 	beq.w	8005dca <HAL_GPIO_Init+0x1a6>
 8005cc8:	4e4e      	ldr	r6, [pc, #312]	; (8005e04 <HAL_GPIO_Init+0x1e0>)
 8005cca:	42b0      	cmp	r0, r6
 8005ccc:	f000 808d 	beq.w	8005dea <HAL_GPIO_Init+0x1c6>
 8005cd0:	4e4d      	ldr	r6, [pc, #308]	; (8005e08 <HAL_GPIO_Init+0x1e4>)
 8005cd2:	42b0      	cmp	r0, r6
 8005cd4:	bf0c      	ite	eq
 8005cd6:	f04f 0e05 	moveq.w	lr, #5
 8005cda:	f04f 0e06 	movne.w	lr, #6
 8005cde:	fa0e f505 	lsl.w	r5, lr, r5
 8005ce2:	4329      	orrs	r1, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005ce4:	6091      	str	r1, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005ce6:	4a49      	ldr	r2, [pc, #292]	; (8005e0c <HAL_GPIO_Init+0x1e8>)
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8005ce8:	4948      	ldr	r1, [pc, #288]	; (8005e0c <HAL_GPIO_Init+0x1e8>)
        temp = EXTI->RTSR1;
 8005cea:	6892      	ldr	r2, [r2, #8]
        temp &= ~(iocurrent);
 8005cec:	ea6f 0508 	mvn.w	r5, r8
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005cf0:	02fe      	lsls	r6, r7, #11
        temp &= ~(iocurrent);
 8005cf2:	bf54      	ite	pl
 8005cf4:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8005cf6:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->RTSR1 = temp;
 8005cfa:	608a      	str	r2, [r1, #8]

        temp = EXTI->FTSR1;
 8005cfc:	68ca      	ldr	r2, [r1, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005cfe:	02b9      	lsls	r1, r7, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8005d00:	4942      	ldr	r1, [pc, #264]	; (8005e0c <HAL_GPIO_Init+0x1e8>)
        temp &= ~(iocurrent);
 8005d02:	bf54      	ite	pl
 8005d04:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8005d06:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR1 = temp;
 8005d0a:	60ca      	str	r2, [r1, #12]

        temp = EXTI->EMR1;
 8005d0c:	6849      	ldr	r1, [r1, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 8005d0e:	4a3f      	ldr	r2, [pc, #252]	; (8005e0c <HAL_GPIO_Init+0x1e8>)
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005d10:	03be      	lsls	r6, r7, #14
        temp &= ~(iocurrent);
 8005d12:	bf54      	ite	pl
 8005d14:	4029      	andpl	r1, r5
          temp |= iocurrent;
 8005d16:	ea48 0101 	orrmi.w	r1, r8, r1
        EXTI->EMR1 = temp;
 8005d1a:	6051      	str	r1, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005d1c:	6812      	ldr	r2, [r2, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005d1e:	03f9      	lsls	r1, r7, #15
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 8005d20:	493a      	ldr	r1, [pc, #232]	; (8005e0c <HAL_GPIO_Init+0x1e8>)
        temp &= ~(iocurrent);
 8005d22:	bf54      	ite	pl
 8005d24:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8005d26:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->IMR1 = temp;
 8005d2a:	600a      	str	r2, [r1, #0]
      }
    }

    position++;
 8005d2c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005d2e:	fa34 f203 	lsrs.w	r2, r4, r3
 8005d32:	f10c 0c02 	add.w	ip, ip, #2
 8005d36:	d184      	bne.n	8005c42 <HAL_GPIO_Init+0x1e>
  }
}
 8005d38:	b005      	add	sp, #20
 8005d3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8005d3e:	6881      	ldr	r1, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005d40:	f8d9 600c 	ldr.w	r6, [r9, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005d44:	f04f 0e03 	mov.w	lr, #3
 8005d48:	fa0e fe0c 	lsl.w	lr, lr, ip
 8005d4c:	ea21 010e 	bic.w	r1, r1, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005d50:	fa06 f60c 	lsl.w	r6, r6, ip
 8005d54:	4331      	orrs	r1, r6
        GPIOx->OSPEEDR = temp;
 8005d56:	6081      	str	r1, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005d58:	ea6f 010e 	mvn.w	r1, lr
        temp = GPIOx->OTYPER;
 8005d5c:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005d60:	ea2e 0e05 	bic.w	lr, lr, r5
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005d64:	f3c7 1500 	ubfx	r5, r7, #4, #1
 8005d68:	409d      	lsls	r5, r3
 8005d6a:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->OTYPER = temp;
 8005d6e:	6045      	str	r5, [r0, #4]
        temp = GPIOx->PUPDR;
 8005d70:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005d72:	ea05 0e01 	and.w	lr, r5, r1
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005d76:	f8d9 5008 	ldr.w	r5, [r9, #8]
 8005d7a:	fa05 f50c 	lsl.w	r5, r5, ip
 8005d7e:	ea45 050e 	orr.w	r5, r5, lr
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005d82:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8005d84:	60c5      	str	r5, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005d86:	fa02 f20c 	lsl.w	r2, r2, ip
 8005d8a:	f47f af6c 	bne.w	8005c66 <HAL_GPIO_Init+0x42>
        temp = GPIOx->AFR[position >> 3U];
 8005d8e:	08dd      	lsrs	r5, r3, #3
 8005d90:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8005d94:	9501      	str	r5, [sp, #4]
 8005d96:	6a2e      	ldr	r6, [r5, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005d98:	f8d9 5010 	ldr.w	r5, [r9, #16]
        temp = GPIOx->AFR[position >> 3U];
 8005d9c:	9600      	str	r6, [sp, #0]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005d9e:	f003 0e07 	and.w	lr, r3, #7
 8005da2:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8005da6:	260f      	movs	r6, #15
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005da8:	fa05 f50e 	lsl.w	r5, r5, lr
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005dac:	fa06 fe0e 	lsl.w	lr, r6, lr
 8005db0:	9e00      	ldr	r6, [sp, #0]
 8005db2:	ea26 0e0e 	bic.w	lr, r6, lr
        GPIOx->AFR[position >> 3U] = temp;
 8005db6:	9e01      	ldr	r6, [sp, #4]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005db8:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3U] = temp;
 8005dbc:	6235      	str	r5, [r6, #32]
 8005dbe:	e752      	b.n	8005c66 <HAL_GPIO_Init+0x42>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005dc0:	2103      	movs	r1, #3
 8005dc2:	fa01 f10c 	lsl.w	r1, r1, ip
 8005dc6:	43c9      	mvns	r1, r1
 8005dc8:	e7d2      	b.n	8005d70 <HAL_GPIO_Init+0x14c>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005dca:	f04f 0e03 	mov.w	lr, #3
 8005dce:	fa0e f505 	lsl.w	r5, lr, r5
 8005dd2:	4329      	orrs	r1, r5
 8005dd4:	e786      	b.n	8005ce4 <HAL_GPIO_Init+0xc0>
 8005dd6:	fa0b f505 	lsl.w	r5, fp, r5
 8005dda:	4329      	orrs	r1, r5
 8005ddc:	e782      	b.n	8005ce4 <HAL_GPIO_Init+0xc0>
 8005dde:	f04f 0e02 	mov.w	lr, #2
 8005de2:	fa0e f505 	lsl.w	r5, lr, r5
 8005de6:	4329      	orrs	r1, r5
 8005de8:	e77c      	b.n	8005ce4 <HAL_GPIO_Init+0xc0>
 8005dea:	f04f 0e04 	mov.w	lr, #4
 8005dee:	fa0e f505 	lsl.w	r5, lr, r5
 8005df2:	4329      	orrs	r1, r5
 8005df4:	e776      	b.n	8005ce4 <HAL_GPIO_Init+0xc0>
 8005df6:	bf00      	nop
 8005df8:	48000400 	.word	0x48000400
 8005dfc:	48000800 	.word	0x48000800
 8005e00:	48000c00 	.word	0x48000c00
 8005e04:	48001000 	.word	0x48001000
 8005e08:	48001400 	.word	0x48001400
 8005e0c:	40010400 	.word	0x40010400
 8005e10:	40021000 	.word	0x40021000

08005e14 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005e14:	b10a      	cbz	r2, 8005e1a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005e16:	6181      	str	r1, [r0, #24]
 8005e18:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005e1a:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8005e1c:	4770      	bx	lr
 8005e1e:	bf00      	nop

08005e20 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005e20:	b410      	push	{r4}
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005e22:	4a3b      	ldr	r2, [pc, #236]	; (8005f10 <HAL_PWREx_ControlVoltageScaling+0xf0>)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005e24:	b970      	cbnz	r0, 8005e44 <HAL_PWREx_ControlVoltageScaling+0x24>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005e26:	6813      	ldr	r3, [r2, #0]
 8005e28:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005e2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005e30:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005e34:	d023      	beq.n	8005e7e <HAL_PWREx_ControlVoltageScaling+0x5e>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005e36:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
}
 8005e3a:	f85d 4b04 	ldr.w	r4, [sp], #4
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005e3e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8005e42:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005e44:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8005e48:	d009      	beq.n	8005e5e <HAL_PWREx_ControlVoltageScaling+0x3e>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005e4a:	6813      	ldr	r3, [r2, #0]
}
 8005e4c:	f85d 4b04 	ldr.w	r4, [sp], #4
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005e50:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005e54:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  return HAL_OK;
 8005e58:	2000      	movs	r0, #0
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005e5a:	6013      	str	r3, [r2, #0]
}
 8005e5c:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005e5e:	6813      	ldr	r3, [r2, #0]
 8005e60:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005e64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005e68:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005e6c:	d02f      	beq.n	8005ece <HAL_PWREx_ControlVoltageScaling+0xae>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005e6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  return HAL_OK;
 8005e72:	2000      	movs	r0, #0
}
 8005e74:	f85d 4b04 	ldr.w	r4, [sp], #4
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005e78:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8005e7c:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005e7e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e82:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005e86:	6811      	ldr	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005e88:	4c22      	ldr	r4, [pc, #136]	; (8005f14 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8005e8a:	4823      	ldr	r0, [pc, #140]	; (8005f18 <HAL_PWREx_ControlVoltageScaling+0xf8>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005e8c:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 8005e90:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8005e94:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005e96:	6823      	ldr	r3, [r4, #0]
 8005e98:	2132      	movs	r1, #50	; 0x32
 8005e9a:	fb01 f303 	mul.w	r3, r1, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005e9e:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005ea0:	fba0 0303 	umull	r0, r3, r0, r3
 8005ea4:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005ea6:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005ea8:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005eac:	d506      	bpl.n	8005ebc <HAL_PWREx_ControlVoltageScaling+0x9c>
 8005eae:	e000      	b.n	8005eb2 <HAL_PWREx_ControlVoltageScaling+0x92>
 8005eb0:	b123      	cbz	r3, 8005ebc <HAL_PWREx_ControlVoltageScaling+0x9c>
 8005eb2:	6951      	ldr	r1, [r2, #20]
 8005eb4:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8005eb6:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005eba:	d4f9      	bmi.n	8005eb0 <HAL_PWREx_ControlVoltageScaling+0x90>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005ebc:	4b14      	ldr	r3, [pc, #80]	; (8005f10 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005ebe:	695b      	ldr	r3, [r3, #20]
 8005ec0:	055c      	lsls	r4, r3, #21
  return HAL_OK;
 8005ec2:	bf54      	ite	pl
 8005ec4:	2000      	movpl	r0, #0
        return HAL_TIMEOUT;
 8005ec6:	2003      	movmi	r0, #3
}
 8005ec8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ecc:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005ece:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ed2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005ed6:	6811      	ldr	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005ed8:	4c0e      	ldr	r4, [pc, #56]	; (8005f14 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8005eda:	480f      	ldr	r0, [pc, #60]	; (8005f18 <HAL_PWREx_ControlVoltageScaling+0xf8>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005edc:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 8005ee0:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8005ee4:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005ee6:	6823      	ldr	r3, [r4, #0]
 8005ee8:	2132      	movs	r1, #50	; 0x32
 8005eea:	fb01 f303 	mul.w	r3, r1, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005eee:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005ef0:	fba0 0303 	umull	r0, r3, r0, r3
 8005ef4:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005ef6:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005ef8:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005efc:	d5de      	bpl.n	8005ebc <HAL_PWREx_ControlVoltageScaling+0x9c>
 8005efe:	e001      	b.n	8005f04 <HAL_PWREx_ControlVoltageScaling+0xe4>
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d0db      	beq.n	8005ebc <HAL_PWREx_ControlVoltageScaling+0x9c>
 8005f04:	6951      	ldr	r1, [r2, #20]
 8005f06:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8005f08:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005f0c:	d5d6      	bpl.n	8005ebc <HAL_PWREx_ControlVoltageScaling+0x9c>
 8005f0e:	e7f7      	b.n	8005f00 <HAL_PWREx_ControlVoltageScaling+0xe0>
 8005f10:	40007000 	.word	0x40007000
 8005f14:	20000678 	.word	0x20000678
 8005f18:	431bde83 	.word	0x431bde83

08005f1c <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005f1c:	4a02      	ldr	r2, [pc, #8]	; (8005f28 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8005f1e:	6893      	ldr	r3, [r2, #8]
 8005f20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005f24:	6093      	str	r3, [r2, #8]
}
 8005f26:	4770      	bx	lr
 8005f28:	40007000 	.word	0x40007000

08005f2c <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005f2c:	2800      	cmp	r0, #0
 8005f2e:	f000 81c3 	beq.w	80062b8 <HAL_RCC_OscConfig+0x38c>
{
 8005f32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f36:	6803      	ldr	r3, [r0, #0]
 8005f38:	07d9      	lsls	r1, r3, #31
{
 8005f3a:	b082      	sub	sp, #8
 8005f3c:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f3e:	d52d      	bpl.n	8005f9c <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f40:	49a6      	ldr	r1, [pc, #664]	; (80061dc <HAL_RCC_OscConfig+0x2b0>)
 8005f42:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005f44:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f46:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005f4a:	2a0c      	cmp	r2, #12
 8005f4c:	f000 810a 	beq.w	8006164 <HAL_RCC_OscConfig+0x238>
 8005f50:	2a08      	cmp	r2, #8
 8005f52:	f000 810c 	beq.w	800616e <HAL_RCC_OscConfig+0x242>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005f56:	6863      	ldr	r3, [r4, #4]
 8005f58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f5c:	f000 8133 	beq.w	80061c6 <HAL_RCC_OscConfig+0x29a>
 8005f60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005f64:	f000 819b 	beq.w	800629e <HAL_RCC_OscConfig+0x372>
 8005f68:	4d9c      	ldr	r5, [pc, #624]	; (80061dc <HAL_RCC_OscConfig+0x2b0>)
 8005f6a:	682a      	ldr	r2, [r5, #0]
 8005f6c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005f70:	602a      	str	r2, [r5, #0]
 8005f72:	682a      	ldr	r2, [r5, #0]
 8005f74:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005f78:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	f040 8128 	bne.w	80061d0 <HAL_RCC_OscConfig+0x2a4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f80:	f7fe fd40 	bl	8004a04 <HAL_GetTick>
 8005f84:	4606      	mov	r6, r0

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005f86:	e005      	b.n	8005f94 <HAL_RCC_OscConfig+0x68>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f88:	f7fe fd3c 	bl	8004a04 <HAL_GetTick>
 8005f8c:	1b80      	subs	r0, r0, r6
 8005f8e:	2864      	cmp	r0, #100	; 0x64
 8005f90:	f200 8142 	bhi.w	8006218 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005f94:	682b      	ldr	r3, [r5, #0]
 8005f96:	039f      	lsls	r7, r3, #14
 8005f98:	d4f6      	bmi.n	8005f88 <HAL_RCC_OscConfig+0x5c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f9a:	6823      	ldr	r3, [r4, #0]
 8005f9c:	079e      	lsls	r6, r3, #30
 8005f9e:	d528      	bpl.n	8005ff2 <HAL_RCC_OscConfig+0xc6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005fa0:	4a8e      	ldr	r2, [pc, #568]	; (80061dc <HAL_RCC_OscConfig+0x2b0>)
 8005fa2:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005fa4:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005fa6:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005faa:	2b0c      	cmp	r3, #12
 8005fac:	f000 80ec 	beq.w	8006188 <HAL_RCC_OscConfig+0x25c>
 8005fb0:	2b04      	cmp	r3, #4
 8005fb2:	f000 80ee 	beq.w	8006192 <HAL_RCC_OscConfig+0x266>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005fb6:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005fb8:	4d88      	ldr	r5, [pc, #544]	; (80061dc <HAL_RCC_OscConfig+0x2b0>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	f000 811d 	beq.w	80061fa <HAL_RCC_OscConfig+0x2ce>
        __HAL_RCC_HSI_ENABLE();
 8005fc0:	682b      	ldr	r3, [r5, #0]
 8005fc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005fc6:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fc8:	f7fe fd1c 	bl	8004a04 <HAL_GetTick>
 8005fcc:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005fce:	e005      	b.n	8005fdc <HAL_RCC_OscConfig+0xb0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005fd0:	f7fe fd18 	bl	8004a04 <HAL_GetTick>
 8005fd4:	1b80      	subs	r0, r0, r6
 8005fd6:	2802      	cmp	r0, #2
 8005fd8:	f200 811e 	bhi.w	8006218 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005fdc:	682b      	ldr	r3, [r5, #0]
 8005fde:	0558      	lsls	r0, r3, #21
 8005fe0:	d5f6      	bpl.n	8005fd0 <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005fe2:	686b      	ldr	r3, [r5, #4]
 8005fe4:	6922      	ldr	r2, [r4, #16]
 8005fe6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005fea:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8005fee:	606b      	str	r3, [r5, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ff0:	6823      	ldr	r3, [r4, #0]
 8005ff2:	071a      	lsls	r2, r3, #28
 8005ff4:	d519      	bpl.n	800602a <HAL_RCC_OscConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005ff6:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ff8:	4d78      	ldr	r5, [pc, #480]	; (80061dc <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	f000 809e 	beq.w	800613c <HAL_RCC_OscConfig+0x210>
      __HAL_RCC_LSI_ENABLE();
 8006000:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8006004:	f043 0301 	orr.w	r3, r3, #1
 8006008:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800600c:	f7fe fcfa 	bl	8004a04 <HAL_GetTick>
 8006010:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006012:	e005      	b.n	8006020 <HAL_RCC_OscConfig+0xf4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006014:	f7fe fcf6 	bl	8004a04 <HAL_GetTick>
 8006018:	1b80      	subs	r0, r0, r6
 800601a:	2802      	cmp	r0, #2
 800601c:	f200 80fc 	bhi.w	8006218 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006020:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8006024:	079f      	lsls	r7, r3, #30
 8006026:	d5f5      	bpl.n	8006014 <HAL_RCC_OscConfig+0xe8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006028:	6823      	ldr	r3, [r4, #0]
 800602a:	0759      	lsls	r1, r3, #29
 800602c:	d541      	bpl.n	80060b2 <HAL_RCC_OscConfig+0x186>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800602e:	4b6b      	ldr	r3, [pc, #428]	; (80061dc <HAL_RCC_OscConfig+0x2b0>)
 8006030:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006032:	00d2      	lsls	r2, r2, #3
 8006034:	f100 80f4 	bmi.w	8006220 <HAL_RCC_OscConfig+0x2f4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006038:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800603a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800603e:	659a      	str	r2, [r3, #88]	; 0x58
 8006040:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006042:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006046:	9301      	str	r3, [sp, #4]
 8006048:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800604a:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800604c:	4e64      	ldr	r6, [pc, #400]	; (80061e0 <HAL_RCC_OscConfig+0x2b4>)
 800604e:	6833      	ldr	r3, [r6, #0]
 8006050:	05df      	lsls	r7, r3, #23
 8006052:	f140 8113 	bpl.w	800627c <HAL_RCC_OscConfig+0x350>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006056:	68a3      	ldr	r3, [r4, #8]
 8006058:	2b01      	cmp	r3, #1
 800605a:	f000 80e3 	beq.w	8006224 <HAL_RCC_OscConfig+0x2f8>
 800605e:	2b05      	cmp	r3, #5
 8006060:	f000 8169 	beq.w	8006336 <HAL_RCC_OscConfig+0x40a>
 8006064:	4e5d      	ldr	r6, [pc, #372]	; (80061dc <HAL_RCC_OscConfig+0x2b0>)
 8006066:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 800606a:	f022 0201 	bic.w	r2, r2, #1
 800606e:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
 8006072:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8006076:	f022 0204 	bic.w	r2, r2, #4
 800607a:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800607e:	2b00      	cmp	r3, #0
 8006080:	f040 80d7 	bne.w	8006232 <HAL_RCC_OscConfig+0x306>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006084:	f7fe fcbe 	bl	8004a04 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006088:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800608c:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800608e:	e005      	b.n	800609c <HAL_RCC_OscConfig+0x170>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006090:	f7fe fcb8 	bl	8004a04 <HAL_GetTick>
 8006094:	1bc0      	subs	r0, r0, r7
 8006096:	4540      	cmp	r0, r8
 8006098:	f200 80be 	bhi.w	8006218 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800609c:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 80060a0:	079a      	lsls	r2, r3, #30
 80060a2:	d4f5      	bmi.n	8006090 <HAL_RCC_OscConfig+0x164>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80060a4:	b125      	cbz	r5, 80060b0 <HAL_RCC_OscConfig+0x184>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060a6:	4a4d      	ldr	r2, [pc, #308]	; (80061dc <HAL_RCC_OscConfig+0x2b0>)
 80060a8:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80060aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060ae:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80060b0:	6823      	ldr	r3, [r4, #0]
 80060b2:	069b      	lsls	r3, r3, #26
 80060b4:	d518      	bpl.n	80060e8 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80060b6:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80060b8:	4d48      	ldr	r5, [pc, #288]	; (80061dc <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	f000 80ca 	beq.w	8006254 <HAL_RCC_OscConfig+0x328>
      __HAL_RCC_HSI48_ENABLE();
 80060c0:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80060c4:	f043 0301 	orr.w	r3, r3, #1
 80060c8:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060cc:	f7fe fc9a 	bl	8004a04 <HAL_GetTick>
 80060d0:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80060d2:	e005      	b.n	80060e0 <HAL_RCC_OscConfig+0x1b4>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80060d4:	f7fe fc96 	bl	8004a04 <HAL_GetTick>
 80060d8:	1b80      	subs	r0, r0, r6
 80060da:	2802      	cmp	r0, #2
 80060dc:	f200 809c 	bhi.w	8006218 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80060e0:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80060e4:	079f      	lsls	r7, r3, #30
 80060e6:	d5f5      	bpl.n	80060d4 <HAL_RCC_OscConfig+0x1a8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80060e8:	69e0      	ldr	r0, [r4, #28]
 80060ea:	b318      	cbz	r0, 8006134 <HAL_RCC_OscConfig+0x208>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80060ec:	4d3b      	ldr	r5, [pc, #236]	; (80061dc <HAL_RCC_OscConfig+0x2b0>)
 80060ee:	68ab      	ldr	r3, [r5, #8]
 80060f0:	f003 030c 	and.w	r3, r3, #12
 80060f4:	2b0c      	cmp	r3, #12
 80060f6:	f000 812c 	beq.w	8006352 <HAL_RCC_OscConfig+0x426>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060fa:	682b      	ldr	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80060fc:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80060fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006102:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006104:	f000 80da 	beq.w	80062bc <HAL_RCC_OscConfig+0x390>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006108:	68eb      	ldr	r3, [r5, #12]
 800610a:	f023 0303 	bic.w	r3, r3, #3
 800610e:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006110:	68eb      	ldr	r3, [r5, #12]
 8006112:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006116:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800611a:	60eb      	str	r3, [r5, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800611c:	f7fe fc72 	bl	8004a04 <HAL_GetTick>
 8006120:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006122:	e004      	b.n	800612e <HAL_RCC_OscConfig+0x202>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006124:	f7fe fc6e 	bl	8004a04 <HAL_GetTick>
 8006128:	1b00      	subs	r0, r0, r4
 800612a:	2802      	cmp	r0, #2
 800612c:	d874      	bhi.n	8006218 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800612e:	682b      	ldr	r3, [r5, #0]
 8006130:	019b      	lsls	r3, r3, #6
 8006132:	d4f7      	bmi.n	8006124 <HAL_RCC_OscConfig+0x1f8>
      }
    }
  }
  }

  return HAL_OK;
 8006134:	2000      	movs	r0, #0
}
 8006136:	b002      	add	sp, #8
 8006138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 800613c:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8006140:	f023 0301 	bic.w	r3, r3, #1
 8006144:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 8006148:	f7fe fc5c 	bl	8004a04 <HAL_GetTick>
 800614c:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800614e:	e004      	b.n	800615a <HAL_RCC_OscConfig+0x22e>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006150:	f7fe fc58 	bl	8004a04 <HAL_GetTick>
 8006154:	1b80      	subs	r0, r0, r6
 8006156:	2802      	cmp	r0, #2
 8006158:	d85e      	bhi.n	8006218 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800615a:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 800615e:	0798      	lsls	r0, r3, #30
 8006160:	d4f6      	bmi.n	8006150 <HAL_RCC_OscConfig+0x224>
 8006162:	e761      	b.n	8006028 <HAL_RCC_OscConfig+0xfc>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006164:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006168:	2903      	cmp	r1, #3
 800616a:	f47f aef4 	bne.w	8005f56 <HAL_RCC_OscConfig+0x2a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800616e:	4a1b      	ldr	r2, [pc, #108]	; (80061dc <HAL_RCC_OscConfig+0x2b0>)
 8006170:	6812      	ldr	r2, [r2, #0]
 8006172:	0392      	lsls	r2, r2, #14
 8006174:	f57f af12 	bpl.w	8005f9c <HAL_RCC_OscConfig+0x70>
 8006178:	6862      	ldr	r2, [r4, #4]
 800617a:	2a00      	cmp	r2, #0
 800617c:	f47f af0e 	bne.w	8005f9c <HAL_RCC_OscConfig+0x70>
        return HAL_ERROR;
 8006180:	2001      	movs	r0, #1
}
 8006182:	b002      	add	sp, #8
 8006184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006188:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800618c:	2a02      	cmp	r2, #2
 800618e:	f47f af12 	bne.w	8005fb6 <HAL_RCC_OscConfig+0x8a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006192:	4b12      	ldr	r3, [pc, #72]	; (80061dc <HAL_RCC_OscConfig+0x2b0>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	055d      	lsls	r5, r3, #21
 8006198:	d502      	bpl.n	80061a0 <HAL_RCC_OscConfig+0x274>
 800619a:	68e3      	ldr	r3, [r4, #12]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d0ef      	beq.n	8006180 <HAL_RCC_OscConfig+0x254>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061a0:	4a0e      	ldr	r2, [pc, #56]	; (80061dc <HAL_RCC_OscConfig+0x2b0>)
 80061a2:	6920      	ldr	r0, [r4, #16]
 80061a4:	6853      	ldr	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80061a6:	490f      	ldr	r1, [pc, #60]	; (80061e4 <HAL_RCC_OscConfig+0x2b8>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061a8:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80061ac:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80061b0:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80061b2:	6808      	ldr	r0, [r1, #0]
 80061b4:	f7fe fbe4 	bl	8004980 <HAL_InitTick>
 80061b8:	2800      	cmp	r0, #0
 80061ba:	d1e1      	bne.n	8006180 <HAL_RCC_OscConfig+0x254>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80061bc:	6823      	ldr	r3, [r4, #0]
 80061be:	071a      	lsls	r2, r3, #28
 80061c0:	f57f af33 	bpl.w	800602a <HAL_RCC_OscConfig+0xfe>
 80061c4:	e717      	b.n	8005ff6 <HAL_RCC_OscConfig+0xca>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80061c6:	4a05      	ldr	r2, [pc, #20]	; (80061dc <HAL_RCC_OscConfig+0x2b0>)
 80061c8:	6813      	ldr	r3, [r2, #0]
 80061ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061ce:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80061d0:	f7fe fc18 	bl	8004a04 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80061d4:	4e01      	ldr	r6, [pc, #4]	; (80061dc <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 80061d6:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80061d8:	e00b      	b.n	80061f2 <HAL_RCC_OscConfig+0x2c6>
 80061da:	bf00      	nop
 80061dc:	40021000 	.word	0x40021000
 80061e0:	40007000 	.word	0x40007000
 80061e4:	20000680 	.word	0x20000680
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80061e8:	f7fe fc0c 	bl	8004a04 <HAL_GetTick>
 80061ec:	1b40      	subs	r0, r0, r5
 80061ee:	2864      	cmp	r0, #100	; 0x64
 80061f0:	d812      	bhi.n	8006218 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80061f2:	6833      	ldr	r3, [r6, #0]
 80061f4:	039b      	lsls	r3, r3, #14
 80061f6:	d5f7      	bpl.n	80061e8 <HAL_RCC_OscConfig+0x2bc>
 80061f8:	e6cf      	b.n	8005f9a <HAL_RCC_OscConfig+0x6e>
        __HAL_RCC_HSI_DISABLE();
 80061fa:	682b      	ldr	r3, [r5, #0]
 80061fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006200:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006202:	f7fe fbff 	bl	8004a04 <HAL_GetTick>
 8006206:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006208:	682b      	ldr	r3, [r5, #0]
 800620a:	0559      	lsls	r1, r3, #21
 800620c:	d5d6      	bpl.n	80061bc <HAL_RCC_OscConfig+0x290>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800620e:	f7fe fbf9 	bl	8004a04 <HAL_GetTick>
 8006212:	1b80      	subs	r0, r0, r6
 8006214:	2802      	cmp	r0, #2
 8006216:	d9f7      	bls.n	8006208 <HAL_RCC_OscConfig+0x2dc>
            return HAL_TIMEOUT;
 8006218:	2003      	movs	r0, #3
}
 800621a:	b002      	add	sp, #8
 800621c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8006220:	2500      	movs	r5, #0
 8006222:	e713      	b.n	800604c <HAL_RCC_OscConfig+0x120>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006224:	4a65      	ldr	r2, [pc, #404]	; (80063bc <HAL_RCC_OscConfig+0x490>)
 8006226:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800622a:	f043 0301 	orr.w	r3, r3, #1
 800622e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 8006232:	f7fe fbe7 	bl	8004a04 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006236:	4f61      	ldr	r7, [pc, #388]	; (80063bc <HAL_RCC_OscConfig+0x490>)
      tickstart = HAL_GetTick();
 8006238:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800623a:	f241 3888 	movw	r8, #5000	; 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800623e:	e004      	b.n	800624a <HAL_RCC_OscConfig+0x31e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006240:	f7fe fbe0 	bl	8004a04 <HAL_GetTick>
 8006244:	1b80      	subs	r0, r0, r6
 8006246:	4540      	cmp	r0, r8
 8006248:	d8e6      	bhi.n	8006218 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800624a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800624e:	0799      	lsls	r1, r3, #30
 8006250:	d5f6      	bpl.n	8006240 <HAL_RCC_OscConfig+0x314>
 8006252:	e727      	b.n	80060a4 <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_HSI48_DISABLE();
 8006254:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8006258:	f023 0301 	bic.w	r3, r3, #1
 800625c:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 8006260:	f7fe fbd0 	bl	8004a04 <HAL_GetTick>
 8006264:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006266:	e004      	b.n	8006272 <HAL_RCC_OscConfig+0x346>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006268:	f7fe fbcc 	bl	8004a04 <HAL_GetTick>
 800626c:	1b80      	subs	r0, r0, r6
 800626e:	2802      	cmp	r0, #2
 8006270:	d8d2      	bhi.n	8006218 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006272:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8006276:	0798      	lsls	r0, r3, #30
 8006278:	d4f6      	bmi.n	8006268 <HAL_RCC_OscConfig+0x33c>
 800627a:	e735      	b.n	80060e8 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800627c:	6833      	ldr	r3, [r6, #0]
 800627e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006282:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8006284:	f7fe fbbe 	bl	8004a04 <HAL_GetTick>
 8006288:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800628a:	6833      	ldr	r3, [r6, #0]
 800628c:	05d8      	lsls	r0, r3, #23
 800628e:	f53f aee2 	bmi.w	8006056 <HAL_RCC_OscConfig+0x12a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006292:	f7fe fbb7 	bl	8004a04 <HAL_GetTick>
 8006296:	1bc0      	subs	r0, r0, r7
 8006298:	2802      	cmp	r0, #2
 800629a:	d9f6      	bls.n	800628a <HAL_RCC_OscConfig+0x35e>
 800629c:	e7bc      	b.n	8006218 <HAL_RCC_OscConfig+0x2ec>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800629e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80062a2:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80062a6:	681a      	ldr	r2, [r3, #0]
 80062a8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80062ac:	601a      	str	r2, [r3, #0]
 80062ae:	681a      	ldr	r2, [r3, #0]
 80062b0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80062b4:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80062b6:	e78b      	b.n	80061d0 <HAL_RCC_OscConfig+0x2a4>
    return HAL_ERROR;
 80062b8:	2001      	movs	r0, #1
}
 80062ba:	4770      	bx	lr
        tickstart = HAL_GetTick();
 80062bc:	f7fe fba2 	bl	8004a04 <HAL_GetTick>
 80062c0:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80062c2:	e004      	b.n	80062ce <HAL_RCC_OscConfig+0x3a2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80062c4:	f7fe fb9e 	bl	8004a04 <HAL_GetTick>
 80062c8:	1b80      	subs	r0, r0, r6
 80062ca:	2802      	cmp	r0, #2
 80062cc:	d8a4      	bhi.n	8006218 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80062ce:	682b      	ldr	r3, [r5, #0]
 80062d0:	0199      	lsls	r1, r3, #6
 80062d2:	d4f7      	bmi.n	80062c4 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80062d4:	68e9      	ldr	r1, [r5, #12]
 80062d6:	4b3a      	ldr	r3, [pc, #232]	; (80063c0 <HAL_RCC_OscConfig+0x494>)
 80062d8:	6a22      	ldr	r2, [r4, #32]
 80062da:	6a60      	ldr	r0, [r4, #36]	; 0x24
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80062dc:	4e37      	ldr	r6, [pc, #220]	; (80063bc <HAL_RCC_OscConfig+0x490>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80062de:	400b      	ands	r3, r1
 80062e0:	4313      	orrs	r3, r2
 80062e2:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	; 0x28
 80062e6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80062ea:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 80062ee:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	; 0x30
 80062f2:	3801      	subs	r0, #1
 80062f4:	0849      	lsrs	r1, r1, #1
 80062f6:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 80062fa:	3901      	subs	r1, #1
 80062fc:	0852      	lsrs	r2, r2, #1
 80062fe:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8006302:	3a01      	subs	r2, #1
 8006304:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8006308:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 800630a:	682b      	ldr	r3, [r5, #0]
 800630c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006310:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006312:	68eb      	ldr	r3, [r5, #12]
 8006314:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006318:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 800631a:	f7fe fb73 	bl	8004a04 <HAL_GetTick>
 800631e:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006320:	e005      	b.n	800632e <HAL_RCC_OscConfig+0x402>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006322:	f7fe fb6f 	bl	8004a04 <HAL_GetTick>
 8006326:	1b00      	subs	r0, r0, r4
 8006328:	2802      	cmp	r0, #2
 800632a:	f63f af75 	bhi.w	8006218 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800632e:	6833      	ldr	r3, [r6, #0]
 8006330:	019a      	lsls	r2, r3, #6
 8006332:	d5f6      	bpl.n	8006322 <HAL_RCC_OscConfig+0x3f6>
 8006334:	e6fe      	b.n	8006134 <HAL_RCC_OscConfig+0x208>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006336:	4b21      	ldr	r3, [pc, #132]	; (80063bc <HAL_RCC_OscConfig+0x490>)
 8006338:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800633c:	f042 0204 	orr.w	r2, r2, #4
 8006340:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8006344:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006348:	f042 0201 	orr.w	r2, r2, #1
 800634c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006350:	e76f      	b.n	8006232 <HAL_RCC_OscConfig+0x306>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006352:	2801      	cmp	r0, #1
 8006354:	f43f aeef 	beq.w	8006136 <HAL_RCC_OscConfig+0x20a>
      temp_pllckcfg = RCC->PLLCFGR;
 8006358:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800635a:	6a22      	ldr	r2, [r4, #32]
 800635c:	f003 0103 	and.w	r1, r3, #3
 8006360:	4291      	cmp	r1, r2
 8006362:	f47f af0d 	bne.w	8006180 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006366:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006368:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800636c:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800636e:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8006372:	f47f af05 	bne.w	8006180 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006376:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8006378:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800637c:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8006380:	f47f aefe 	bne.w	8006180 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006384:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006386:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800638a:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 800638e:	f47f aef7 	bne.w	8006180 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006392:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8006394:	0852      	lsrs	r2, r2, #1
 8006396:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 800639a:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800639c:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80063a0:	f47f aeee 	bne.w	8006180 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80063a4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80063a6:	0852      	lsrs	r2, r2, #1
 80063a8:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 80063ac:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80063ae:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
        return HAL_ERROR;
 80063b2:	bf14      	ite	ne
 80063b4:	2001      	movne	r0, #1
 80063b6:	2000      	moveq	r0, #0
 80063b8:	e6bd      	b.n	8006136 <HAL_RCC_OscConfig+0x20a>
 80063ba:	bf00      	nop
 80063bc:	40021000 	.word	0x40021000
 80063c0:	019f800c 	.word	0x019f800c

080063c4 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80063c4:	4b18      	ldr	r3, [pc, #96]	; (8006428 <HAL_RCC_GetSysClockFreq+0x64>)
 80063c6:	689a      	ldr	r2, [r3, #8]
 80063c8:	f002 020c 	and.w	r2, r2, #12
 80063cc:	2a04      	cmp	r2, #4
 80063ce:	d027      	beq.n	8006420 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80063d0:	689a      	ldr	r2, [r3, #8]
 80063d2:	f002 020c 	and.w	r2, r2, #12
 80063d6:	2a08      	cmp	r2, #8
 80063d8:	d024      	beq.n	8006424 <HAL_RCC_GetSysClockFreq+0x60>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80063da:	689a      	ldr	r2, [r3, #8]
 80063dc:	f002 020c 	and.w	r2, r2, #12
 80063e0:	2a0c      	cmp	r2, #12
 80063e2:	d001      	beq.n	80063e8 <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 80063e4:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 80063e6:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80063e8:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80063ea:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80063ec:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 80063f0:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80063f2:	f3c0 1003 	ubfx	r0, r0, #4, #4
 80063f6:	f100 0201 	add.w	r2, r0, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80063fa:	68d8      	ldr	r0, [r3, #12]
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80063fc:	bf0c      	ite	eq
 80063fe:	4b0b      	ldreq	r3, [pc, #44]	; (800642c <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006400:	4b0b      	ldrne	r3, [pc, #44]	; (8006430 <HAL_RCC_GetSysClockFreq+0x6c>)
 8006402:	fbb3 f2f2 	udiv	r2, r3, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006406:	4b08      	ldr	r3, [pc, #32]	; (8006428 <HAL_RCC_GetSysClockFreq+0x64>)
 8006408:	68db      	ldr	r3, [r3, #12]
 800640a:	f3c3 6341 	ubfx	r3, r3, #25, #2
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800640e:	f3c0 2006 	ubfx	r0, r0, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006412:	3301      	adds	r3, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006414:	fb02 f000 	mul.w	r0, r2, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006418:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 800641a:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 800641e:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8006420:	4803      	ldr	r0, [pc, #12]	; (8006430 <HAL_RCC_GetSysClockFreq+0x6c>)
 8006422:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8006424:	4801      	ldr	r0, [pc, #4]	; (800642c <HAL_RCC_GetSysClockFreq+0x68>)
 8006426:	4770      	bx	lr
 8006428:	40021000 	.word	0x40021000
 800642c:	016e3600 	.word	0x016e3600
 8006430:	00f42400 	.word	0x00f42400

08006434 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8006434:	2800      	cmp	r0, #0
 8006436:	f000 80ee 	beq.w	8006616 <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800643a:	4a7f      	ldr	r2, [pc, #508]	; (8006638 <HAL_RCC_ClockConfig+0x204>)
{
 800643c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006440:	6813      	ldr	r3, [r2, #0]
 8006442:	f003 030f 	and.w	r3, r3, #15
 8006446:	428b      	cmp	r3, r1
 8006448:	460d      	mov	r5, r1
 800644a:	4604      	mov	r4, r0
 800644c:	d20c      	bcs.n	8006468 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800644e:	6813      	ldr	r3, [r2, #0]
 8006450:	f023 030f 	bic.w	r3, r3, #15
 8006454:	430b      	orrs	r3, r1
 8006456:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006458:	6813      	ldr	r3, [r2, #0]
 800645a:	f003 030f 	and.w	r3, r3, #15
 800645e:	428b      	cmp	r3, r1
 8006460:	d002      	beq.n	8006468 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8006462:	2001      	movs	r0, #1
}
 8006464:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006468:	6823      	ldr	r3, [r4, #0]
 800646a:	07df      	lsls	r7, r3, #31
 800646c:	d563      	bpl.n	8006536 <HAL_RCC_ClockConfig+0x102>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800646e:	6862      	ldr	r2, [r4, #4]
 8006470:	2a03      	cmp	r2, #3
 8006472:	f000 809a 	beq.w	80065aa <HAL_RCC_ClockConfig+0x176>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006476:	4b71      	ldr	r3, [pc, #452]	; (800663c <HAL_RCC_ClockConfig+0x208>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006478:	2a02      	cmp	r2, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800647a:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800647c:	f000 8091 	beq.w	80065a2 <HAL_RCC_ClockConfig+0x16e>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006480:	055b      	lsls	r3, r3, #21
 8006482:	d5ee      	bpl.n	8006462 <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006484:	f7ff ff9e 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 8006488:	4b6d      	ldr	r3, [pc, #436]	; (8006640 <HAL_RCC_ClockConfig+0x20c>)
 800648a:	4298      	cmp	r0, r3
 800648c:	f200 80c5 	bhi.w	800661a <HAL_RCC_ClockConfig+0x1e6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006490:	6862      	ldr	r2, [r4, #4]
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006492:	f04f 0900 	mov.w	r9, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006496:	4e69      	ldr	r6, [pc, #420]	; (800663c <HAL_RCC_ClockConfig+0x208>)
 8006498:	68b3      	ldr	r3, [r6, #8]
 800649a:	f023 0303 	bic.w	r3, r3, #3
 800649e:	431a      	orrs	r2, r3
 80064a0:	60b2      	str	r2, [r6, #8]
    tickstart = HAL_GetTick();
 80064a2:	f7fe faaf 	bl	8004a04 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80064a6:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80064aa:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064ac:	e004      	b.n	80064b8 <HAL_RCC_ClockConfig+0x84>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80064ae:	f7fe faa9 	bl	8004a04 <HAL_GetTick>
 80064b2:	1bc0      	subs	r0, r0, r7
 80064b4:	4540      	cmp	r0, r8
 80064b6:	d871      	bhi.n	800659c <HAL_RCC_ClockConfig+0x168>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064b8:	68b3      	ldr	r3, [r6, #8]
 80064ba:	6862      	ldr	r2, [r4, #4]
 80064bc:	f003 030c 	and.w	r3, r3, #12
 80064c0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80064c4:	d1f3      	bne.n	80064ae <HAL_RCC_ClockConfig+0x7a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80064c6:	6823      	ldr	r3, [r4, #0]
 80064c8:	079f      	lsls	r7, r3, #30
 80064ca:	d436      	bmi.n	800653a <HAL_RCC_ClockConfig+0x106>
    if(hpre == RCC_SYSCLK_DIV2)
 80064cc:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
 80064d0:	d103      	bne.n	80064da <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80064d2:	68b3      	ldr	r3, [r6, #8]
 80064d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80064d8:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80064da:	4e57      	ldr	r6, [pc, #348]	; (8006638 <HAL_RCC_ClockConfig+0x204>)
 80064dc:	6833      	ldr	r3, [r6, #0]
 80064de:	f003 030f 	and.w	r3, r3, #15
 80064e2:	42ab      	cmp	r3, r5
 80064e4:	d846      	bhi.n	8006574 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064e6:	6823      	ldr	r3, [r4, #0]
 80064e8:	075a      	lsls	r2, r3, #29
 80064ea:	d506      	bpl.n	80064fa <HAL_RCC_ClockConfig+0xc6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80064ec:	4953      	ldr	r1, [pc, #332]	; (800663c <HAL_RCC_ClockConfig+0x208>)
 80064ee:	68e0      	ldr	r0, [r4, #12]
 80064f0:	688a      	ldr	r2, [r1, #8]
 80064f2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80064f6:	4302      	orrs	r2, r0
 80064f8:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064fa:	071b      	lsls	r3, r3, #28
 80064fc:	d507      	bpl.n	800650e <HAL_RCC_ClockConfig+0xda>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80064fe:	4a4f      	ldr	r2, [pc, #316]	; (800663c <HAL_RCC_ClockConfig+0x208>)
 8006500:	6921      	ldr	r1, [r4, #16]
 8006502:	6893      	ldr	r3, [r2, #8]
 8006504:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8006508:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800650c:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800650e:	f7ff ff59 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
 8006512:	4a4a      	ldr	r2, [pc, #296]	; (800663c <HAL_RCC_ClockConfig+0x208>)
 8006514:	4c4b      	ldr	r4, [pc, #300]	; (8006644 <HAL_RCC_ClockConfig+0x210>)
 8006516:	6892      	ldr	r2, [r2, #8]
 8006518:	494b      	ldr	r1, [pc, #300]	; (8006648 <HAL_RCC_ClockConfig+0x214>)
 800651a:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800651e:	4603      	mov	r3, r0
 8006520:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 8006522:	484a      	ldr	r0, [pc, #296]	; (800664c <HAL_RCC_ClockConfig+0x218>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006524:	f002 021f 	and.w	r2, r2, #31
 8006528:	40d3      	lsrs	r3, r2
 800652a:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 800652c:	6800      	ldr	r0, [r0, #0]
}
 800652e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 8006532:	f7fe ba25 	b.w	8004980 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006536:	079e      	lsls	r6, r3, #30
 8006538:	d5cf      	bpl.n	80064da <HAL_RCC_ClockConfig+0xa6>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800653a:	0758      	lsls	r0, r3, #29
 800653c:	d504      	bpl.n	8006548 <HAL_RCC_ClockConfig+0x114>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800653e:	493f      	ldr	r1, [pc, #252]	; (800663c <HAL_RCC_ClockConfig+0x208>)
 8006540:	688a      	ldr	r2, [r1, #8]
 8006542:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8006546:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006548:	0719      	lsls	r1, r3, #28
 800654a:	d506      	bpl.n	800655a <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800654c:	4a3b      	ldr	r2, [pc, #236]	; (800663c <HAL_RCC_ClockConfig+0x208>)
 800654e:	6893      	ldr	r3, [r2, #8]
 8006550:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8006554:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006558:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800655a:	4a38      	ldr	r2, [pc, #224]	; (800663c <HAL_RCC_ClockConfig+0x208>)
 800655c:	68a1      	ldr	r1, [r4, #8]
 800655e:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006560:	4e35      	ldr	r6, [pc, #212]	; (8006638 <HAL_RCC_ClockConfig+0x204>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006562:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006566:	430b      	orrs	r3, r1
 8006568:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800656a:	6833      	ldr	r3, [r6, #0]
 800656c:	f003 030f 	and.w	r3, r3, #15
 8006570:	42ab      	cmp	r3, r5
 8006572:	d9b8      	bls.n	80064e6 <HAL_RCC_ClockConfig+0xb2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006574:	6833      	ldr	r3, [r6, #0]
 8006576:	f023 030f 	bic.w	r3, r3, #15
 800657a:	432b      	orrs	r3, r5
 800657c:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800657e:	f7fe fa41 	bl	8004a04 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006582:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8006586:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006588:	6833      	ldr	r3, [r6, #0]
 800658a:	f003 030f 	and.w	r3, r3, #15
 800658e:	42ab      	cmp	r3, r5
 8006590:	d0a9      	beq.n	80064e6 <HAL_RCC_ClockConfig+0xb2>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006592:	f7fe fa37 	bl	8004a04 <HAL_GetTick>
 8006596:	1bc0      	subs	r0, r0, r7
 8006598:	4540      	cmp	r0, r8
 800659a:	d9f5      	bls.n	8006588 <HAL_RCC_ClockConfig+0x154>
        return HAL_TIMEOUT;
 800659c:	2003      	movs	r0, #3
}
 800659e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80065a2:	039a      	lsls	r2, r3, #14
 80065a4:	f53f af6e 	bmi.w	8006484 <HAL_RCC_ClockConfig+0x50>
 80065a8:	e75b      	b.n	8006462 <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80065aa:	4924      	ldr	r1, [pc, #144]	; (800663c <HAL_RCC_ClockConfig+0x208>)
 80065ac:	6808      	ldr	r0, [r1, #0]
 80065ae:	0180      	lsls	r0, r0, #6
 80065b0:	f57f af57 	bpl.w	8006462 <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80065b4:	68ce      	ldr	r6, [r1, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80065b6:	68c8      	ldr	r0, [r1, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80065b8:	68c9      	ldr	r1, [r1, #12]
      if(pllfreq > 80000000U)
 80065ba:	4f21      	ldr	r7, [pc, #132]	; (8006640 <HAL_RCC_ClockConfig+0x20c>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80065bc:	f006 0603 	and.w	r6, r6, #3
  switch (pllsource)
 80065c0:	2e03      	cmp	r6, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80065c2:	f3c0 1003 	ubfx	r0, r0, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80065c6:	bf0c      	ite	eq
 80065c8:	4e21      	ldreq	r6, [pc, #132]	; (8006650 <HAL_RCC_ClockConfig+0x21c>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80065ca:	4e22      	ldrne	r6, [pc, #136]	; (8006654 <HAL_RCC_ClockConfig+0x220>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80065cc:	3001      	adds	r0, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80065ce:	fbb6 f0f0 	udiv	r0, r6, r0
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80065d2:	4e1a      	ldr	r6, [pc, #104]	; (800663c <HAL_RCC_ClockConfig+0x208>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80065d4:	f3c1 2106 	ubfx	r1, r1, #8, #7
 80065d8:	fb00 f101 	mul.w	r1, r0, r1
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80065dc:	68f0      	ldr	r0, [r6, #12]
 80065de:	f3c0 6041 	ubfx	r0, r0, #25, #2
 80065e2:	3001      	adds	r0, #1
 80065e4:	0040      	lsls	r0, r0, #1
  sysclockfreq = pllvco/pllr;
 80065e6:	fbb1 f1f0 	udiv	r1, r1, r0
      if(pllfreq > 80000000U)
 80065ea:	42b9      	cmp	r1, r7
 80065ec:	d920      	bls.n	8006630 <HAL_RCC_ClockConfig+0x1fc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80065ee:	68b1      	ldr	r1, [r6, #8]
 80065f0:	f011 0ff0 	tst.w	r1, #240	; 0xf0
 80065f4:	d005      	beq.n	8006602 <HAL_RCC_ClockConfig+0x1ce>
 80065f6:	f013 0902 	ands.w	r9, r3, #2
 80065fa:	f43f af4c 	beq.w	8006496 <HAL_RCC_ClockConfig+0x62>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80065fe:	68a3      	ldr	r3, [r4, #8]
 8006600:	b9b3      	cbnz	r3, 8006630 <HAL_RCC_ClockConfig+0x1fc>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006602:	490e      	ldr	r1, [pc, #56]	; (800663c <HAL_RCC_ClockConfig+0x208>)
 8006604:	688b      	ldr	r3, [r1, #8]
 8006606:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800660a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800660e:	608b      	str	r3, [r1, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006610:	f04f 0980 	mov.w	r9, #128	; 0x80
 8006614:	e73f      	b.n	8006496 <HAL_RCC_ClockConfig+0x62>
    return HAL_ERROR;
 8006616:	2001      	movs	r0, #1
}
 8006618:	4770      	bx	lr
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800661a:	4a08      	ldr	r2, [pc, #32]	; (800663c <HAL_RCC_ClockConfig+0x208>)
 800661c:	6893      	ldr	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800661e:	f04f 0980 	mov.w	r9, #128	; 0x80
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006622:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006626:	ea43 0309 	orr.w	r3, r3, r9
 800662a:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800662c:	6862      	ldr	r2, [r4, #4]
 800662e:	e732      	b.n	8006496 <HAL_RCC_ClockConfig+0x62>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006630:	f04f 0900 	mov.w	r9, #0
 8006634:	e72f      	b.n	8006496 <HAL_RCC_ClockConfig+0x62>
 8006636:	bf00      	nop
 8006638:	40022000 	.word	0x40022000
 800663c:	40021000 	.word	0x40021000
 8006640:	04c4b400 	.word	0x04c4b400
 8006644:	0800a160 	.word	0x0800a160
 8006648:	20000678 	.word	0x20000678
 800664c:	20000680 	.word	0x20000680
 8006650:	016e3600 	.word	0x016e3600
 8006654:	00f42400 	.word	0x00f42400

08006658 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 8006658:	4b01      	ldr	r3, [pc, #4]	; (8006660 <HAL_RCC_GetHCLKFreq+0x8>)
}
 800665a:	6818      	ldr	r0, [r3, #0]
 800665c:	4770      	bx	lr
 800665e:	bf00      	nop
 8006660:	20000678 	.word	0x20000678

08006664 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006664:	4b05      	ldr	r3, [pc, #20]	; (800667c <HAL_RCC_GetPCLK1Freq+0x18>)
 8006666:	4a06      	ldr	r2, [pc, #24]	; (8006680 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8006668:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800666a:	4906      	ldr	r1, [pc, #24]	; (8006684 <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800666c:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8006670:	6808      	ldr	r0, [r1, #0]
 8006672:	5cd3      	ldrb	r3, [r2, r3]
 8006674:	f003 031f 	and.w	r3, r3, #31
}
 8006678:	40d8      	lsrs	r0, r3
 800667a:	4770      	bx	lr
 800667c:	40021000 	.word	0x40021000
 8006680:	0800a170 	.word	0x0800a170
 8006684:	20000678 	.word	0x20000678

08006688 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006688:	4b05      	ldr	r3, [pc, #20]	; (80066a0 <HAL_RCC_GetPCLK2Freq+0x18>)
 800668a:	4a06      	ldr	r2, [pc, #24]	; (80066a4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800668c:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800668e:	4906      	ldr	r1, [pc, #24]	; (80066a8 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006690:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8006694:	6808      	ldr	r0, [r1, #0]
 8006696:	5cd3      	ldrb	r3, [r2, r3]
 8006698:	f003 031f 	and.w	r3, r3, #31
}
 800669c:	40d8      	lsrs	r0, r3
 800669e:	4770      	bx	lr
 80066a0:	40021000 	.word	0x40021000
 80066a4:	0800a170 	.word	0x0800a170
 80066a8:	20000678 	.word	0x20000678

080066ac <HAL_RCC_EnableCSS>:
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 80066ac:	4a02      	ldr	r2, [pc, #8]	; (80066b8 <HAL_RCC_EnableCSS+0xc>)
 80066ae:	6813      	ldr	r3, [r2, #0]
 80066b0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80066b4:	6013      	str	r3, [r2, #0]
}
 80066b6:	4770      	bx	lr
 80066b8:	40021000 	.word	0x40021000

080066bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80066bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80066c0:	6803      	ldr	r3, [r0, #0]
{
 80066c2:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80066c4:	f413 2000 	ands.w	r0, r3, #524288	; 0x80000
{
 80066c8:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80066ca:	d056      	beq.n	800677a <HAL_RCCEx_PeriphCLKConfig+0xbe>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80066cc:	4b9f      	ldr	r3, [pc, #636]	; (800694c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80066ce:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80066d0:	00d5      	lsls	r5, r2, #3
 80066d2:	f140 810c 	bpl.w	80068ee <HAL_RCCEx_PeriphCLKConfig+0x232>
    FlagStatus       pwrclkchanged = RESET;
 80066d6:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80066d8:	4d9d      	ldr	r5, [pc, #628]	; (8006950 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80066da:	682b      	ldr	r3, [r5, #0]
 80066dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80066e0:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80066e2:	f7fe f98f 	bl	8004a04 <HAL_GetTick>
 80066e6:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80066e8:	e005      	b.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066ea:	f7fe f98b 	bl	8004a04 <HAL_GetTick>
 80066ee:	1b83      	subs	r3, r0, r6
 80066f0:	2b02      	cmp	r3, #2
 80066f2:	f200 8107 	bhi.w	8006904 <HAL_RCCEx_PeriphCLKConfig+0x248>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80066f6:	682b      	ldr	r3, [r5, #0]
 80066f8:	05d8      	lsls	r0, r3, #23
 80066fa:	d5f6      	bpl.n	80066ea <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80066fc:	4d93      	ldr	r5, [pc, #588]	; (800694c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80066fe:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006702:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8006706:	d027      	beq.n	8006758 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8006708:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800670a:	429a      	cmp	r2, r3
 800670c:	d025      	beq.n	800675a <HAL_RCCEx_PeriphCLKConfig+0x9e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800670e:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006712:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8006716:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800671a:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800671e:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8006722:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006726:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800672a:	f421 7340 	bic.w	r3, r1, #768	; 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800672e:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 8006730:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006734:	f140 8108 	bpl.w	8006948 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006738:	f7fe f964 	bl	8004a04 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800673c:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8006740:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006742:	e005      	b.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0x94>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006744:	f7fe f95e 	bl	8004a04 <HAL_GetTick>
 8006748:	1b80      	subs	r0, r0, r6
 800674a:	4540      	cmp	r0, r8
 800674c:	f200 80da 	bhi.w	8006904 <HAL_RCCEx_PeriphCLKConfig+0x248>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006750:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8006754:	079b      	lsls	r3, r3, #30
 8006756:	d5f5      	bpl.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0x88>
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006758:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800675a:	497c      	ldr	r1, [pc, #496]	; (800694c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800675c:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8006760:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006764:	4313      	orrs	r3, r2
 8006766:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800676a:	2000      	movs	r0, #0
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800676c:	b127      	cbz	r7, 8006778 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800676e:	4a77      	ldr	r2, [pc, #476]	; (800694c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006770:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8006772:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006776:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006778:	6823      	ldr	r3, [r4, #0]
 800677a:	07de      	lsls	r6, r3, #31
 800677c:	d508      	bpl.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800677e:	4973      	ldr	r1, [pc, #460]	; (800694c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006780:	6865      	ldr	r5, [r4, #4]
 8006782:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006786:	f022 0203 	bic.w	r2, r2, #3
 800678a:	432a      	orrs	r2, r5
 800678c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006790:	079d      	lsls	r5, r3, #30
 8006792:	d508      	bpl.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006794:	496d      	ldr	r1, [pc, #436]	; (800694c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006796:	68a5      	ldr	r5, [r4, #8]
 8006798:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800679c:	f022 020c 	bic.w	r2, r2, #12
 80067a0:	432a      	orrs	r2, r5
 80067a2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80067a6:	0759      	lsls	r1, r3, #29
 80067a8:	d508      	bpl.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80067aa:	4968      	ldr	r1, [pc, #416]	; (800694c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80067ac:	68e5      	ldr	r5, [r4, #12]
 80067ae:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80067b2:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80067b6:	432a      	orrs	r2, r5
 80067b8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80067bc:	071a      	lsls	r2, r3, #28
 80067be:	d508      	bpl.n	80067d2 <HAL_RCCEx_PeriphCLKConfig+0x116>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80067c0:	4962      	ldr	r1, [pc, #392]	; (800694c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80067c2:	6925      	ldr	r5, [r4, #16]
 80067c4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80067c8:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80067cc:	432a      	orrs	r2, r5
 80067ce:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80067d2:	069f      	lsls	r7, r3, #26
 80067d4:	d508      	bpl.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80067d6:	495d      	ldr	r1, [pc, #372]	; (800694c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80067d8:	6965      	ldr	r5, [r4, #20]
 80067da:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80067de:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80067e2:	432a      	orrs	r2, r5
 80067e4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80067e8:	065e      	lsls	r6, r3, #25
 80067ea:	d508      	bpl.n	80067fe <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80067ec:	4957      	ldr	r1, [pc, #348]	; (800694c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80067ee:	69a5      	ldr	r5, [r4, #24]
 80067f0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80067f4:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80067f8:	432a      	orrs	r2, r5
 80067fa:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80067fe:	061d      	lsls	r5, r3, #24
 8006800:	d508      	bpl.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006802:	4952      	ldr	r1, [pc, #328]	; (800694c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006804:	69e5      	ldr	r5, [r4, #28]
 8006806:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800680a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800680e:	432a      	orrs	r2, r5
 8006810:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006814:	05d9      	lsls	r1, r3, #23
 8006816:	d508      	bpl.n	800682a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006818:	494c      	ldr	r1, [pc, #304]	; (800694c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800681a:	6a25      	ldr	r5, [r4, #32]
 800681c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006820:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8006824:	432a      	orrs	r2, r5
 8006826:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800682a:	059a      	lsls	r2, r3, #22
 800682c:	d508      	bpl.n	8006840 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800682e:	4947      	ldr	r1, [pc, #284]	; (800694c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006830:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006832:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006836:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800683a:	432a      	orrs	r2, r5
 800683c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006840:	055f      	lsls	r7, r3, #21
 8006842:	d50b      	bpl.n	800685c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006844:	4941      	ldr	r1, [pc, #260]	; (800694c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006846:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8006848:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800684c:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8006850:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006852:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006856:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800685a:	d055      	beq.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0x24c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800685c:	051e      	lsls	r6, r3, #20
 800685e:	d50b      	bpl.n	8006878 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006860:	493a      	ldr	r1, [pc, #232]	; (800694c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006862:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8006864:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006868:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800686c:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800686e:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006872:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006876:	d04c      	beq.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006878:	04dd      	lsls	r5, r3, #19
 800687a:	d50b      	bpl.n	8006894 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800687c:	4933      	ldr	r1, [pc, #204]	; (800694c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800687e:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8006880:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006884:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8006888:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800688a:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800688e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006892:	d043      	beq.n	800691c <HAL_RCCEx_PeriphCLKConfig+0x260>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006894:	0499      	lsls	r1, r3, #18
 8006896:	d50b      	bpl.n	80068b0 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006898:	492c      	ldr	r1, [pc, #176]	; (800694c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800689a:	6b65      	ldr	r5, [r4, #52]	; 0x34
 800689c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80068a0:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80068a4:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80068a6:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80068aa:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80068ae:	d03a      	beq.n	8006926 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80068b0:	045a      	lsls	r2, r3, #17
 80068b2:	d50b      	bpl.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x210>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80068b4:	4925      	ldr	r1, [pc, #148]	; (800694c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80068b6:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 80068b8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80068bc:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80068c0:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80068c2:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80068c6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80068ca:	d031      	beq.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0x274>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80068cc:	041b      	lsls	r3, r3, #16
 80068ce:	d50b      	bpl.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80068d0:	4a1e      	ldr	r2, [pc, #120]	; (800694c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80068d2:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80068d4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80068d8:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80068dc:	430b      	orrs	r3, r1
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80068de:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80068e2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80068e6:	d028      	beq.n	800693a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  }

#endif /* QUADSPI */

  return status;
}
 80068e8:	b002      	add	sp, #8
 80068ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 80068ee:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80068f0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80068f4:	659a      	str	r2, [r3, #88]	; 0x58
 80068f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068fc:	9301      	str	r3, [sp, #4]
 80068fe:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8006900:	2701      	movs	r7, #1
 8006902:	e6e9      	b.n	80066d8 <HAL_RCCEx_PeriphCLKConfig+0x1c>
        ret = HAL_TIMEOUT;
 8006904:	2003      	movs	r0, #3
 8006906:	e731      	b.n	800676c <HAL_RCCEx_PeriphCLKConfig+0xb0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006908:	68ca      	ldr	r2, [r1, #12]
 800690a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800690e:	60ca      	str	r2, [r1, #12]
 8006910:	e7a4      	b.n	800685c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006912:	68ca      	ldr	r2, [r1, #12]
 8006914:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006918:	60ca      	str	r2, [r1, #12]
 800691a:	e7ad      	b.n	8006878 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800691c:	68ca      	ldr	r2, [r1, #12]
 800691e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006922:	60ca      	str	r2, [r1, #12]
 8006924:	e7b6      	b.n	8006894 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006926:	68ca      	ldr	r2, [r1, #12]
 8006928:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800692c:	60ca      	str	r2, [r1, #12]
 800692e:	e7bf      	b.n	80068b0 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006930:	68ca      	ldr	r2, [r1, #12]
 8006932:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006936:	60ca      	str	r2, [r1, #12]
 8006938:	e7c8      	b.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x210>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800693a:	68d3      	ldr	r3, [r2, #12]
 800693c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006940:	60d3      	str	r3, [r2, #12]
}
 8006942:	b002      	add	sp, #8
 8006944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006948:	4613      	mov	r3, r2
 800694a:	e706      	b.n	800675a <HAL_RCCEx_PeriphCLKConfig+0x9e>
 800694c:	40021000 	.word	0x40021000
 8006950:	40007000 	.word	0x40007000

08006954 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006954:	6a03      	ldr	r3, [r0, #32]
 8006956:	f023 0301 	bic.w	r3, r3, #1
 800695a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800695c:	6a03      	ldr	r3, [r0, #32]
{
 800695e:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006960:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006962:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006964:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006966:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800696a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800696e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006970:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8006972:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8006976:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006978:	4d13      	ldr	r5, [pc, #76]	; (80069c8 <TIM_OC1_SetConfig+0x74>)
 800697a:	42a8      	cmp	r0, r5
 800697c:	d00f      	beq.n	800699e <TIM_OC1_SetConfig+0x4a>
 800697e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006982:	42a8      	cmp	r0, r5
 8006984:	d00b      	beq.n	800699e <TIM_OC1_SetConfig+0x4a>
 8006986:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800698a:	42a8      	cmp	r0, r5
 800698c:	d007      	beq.n	800699e <TIM_OC1_SetConfig+0x4a>
 800698e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006992:	42a8      	cmp	r0, r5
 8006994:	d003      	beq.n	800699e <TIM_OC1_SetConfig+0x4a>
 8006996:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800699a:	42a8      	cmp	r0, r5
 800699c:	d10d      	bne.n	80069ba <TIM_OC1_SetConfig+0x66>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800699e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80069a0:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80069a4:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80069a6:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80069aa:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80069ae:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80069b2:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80069b6:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80069ba:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80069bc:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80069be:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 80069c0:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 80069c2:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 80069c4:	6203      	str	r3, [r0, #32]
}
 80069c6:	4770      	bx	lr
 80069c8:	40012c00 	.word	0x40012c00

080069cc <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80069cc:	6a03      	ldr	r3, [r0, #32]
 80069ce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80069d2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069d4:	6a03      	ldr	r3, [r0, #32]
{
 80069d6:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069d8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069da:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069dc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80069de:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80069e2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80069e6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80069e8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80069ea:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80069ee:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80069f2:	4d15      	ldr	r5, [pc, #84]	; (8006a48 <TIM_OC3_SetConfig+0x7c>)
 80069f4:	42a8      	cmp	r0, r5
 80069f6:	d010      	beq.n	8006a1a <TIM_OC3_SetConfig+0x4e>
 80069f8:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80069fc:	42a8      	cmp	r0, r5
 80069fe:	d00c      	beq.n	8006a1a <TIM_OC3_SetConfig+0x4e>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a00:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8006a04:	42a8      	cmp	r0, r5
 8006a06:	d00f      	beq.n	8006a28 <TIM_OC3_SetConfig+0x5c>
 8006a08:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006a0c:	42a8      	cmp	r0, r5
 8006a0e:	d00b      	beq.n	8006a28 <TIM_OC3_SetConfig+0x5c>
 8006a10:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006a14:	42a8      	cmp	r0, r5
 8006a16:	d10f      	bne.n	8006a38 <TIM_OC3_SetConfig+0x6c>
 8006a18:	e006      	b.n	8006a28 <TIM_OC3_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a1a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8006a1c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a20:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8006a24:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006a28:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006a2c:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006a30:	ea46 0c05 	orr.w	ip, r6, r5
 8006a34:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006a38:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006a3a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006a3c:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8006a3e:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 8006a40:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8006a42:	6203      	str	r3, [r0, #32]
}
 8006a44:	4770      	bx	lr
 8006a46:	bf00      	nop
 8006a48:	40012c00 	.word	0x40012c00

08006a4c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006a4c:	6a03      	ldr	r3, [r0, #32]
 8006a4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a52:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a54:	6a03      	ldr	r3, [r0, #32]
{
 8006a56:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a58:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a5a:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a5c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006a5e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8006a62:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a66:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006a6a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8006a6c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006a70:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006a74:	4d14      	ldr	r5, [pc, #80]	; (8006ac8 <TIM_OC4_SetConfig+0x7c>)
 8006a76:	42a8      	cmp	r0, r5
 8006a78:	d010      	beq.n	8006a9c <TIM_OC4_SetConfig+0x50>
 8006a7a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006a7e:	42a8      	cmp	r0, r5
 8006a80:	d00c      	beq.n	8006a9c <TIM_OC4_SetConfig+0x50>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a82:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8006a86:	42a8      	cmp	r0, r5
 8006a88:	d00f      	beq.n	8006aaa <TIM_OC4_SetConfig+0x5e>
 8006a8a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006a8e:	42a8      	cmp	r0, r5
 8006a90:	d00b      	beq.n	8006aaa <TIM_OC4_SetConfig+0x5e>
 8006a92:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006a96:	42a8      	cmp	r0, r5
 8006a98:	d10f      	bne.n	8006aba <TIM_OC4_SetConfig+0x6e>
 8006a9a:	e006      	b.n	8006aaa <TIM_OC4_SetConfig+0x5e>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006a9c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8006a9e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006aa2:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8006aa6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006aaa:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006aae:	f424 4440 	bic.w	r4, r4, #49152	; 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006ab2:	ea46 0c05 	orr.w	ip, r6, r5
 8006ab6:	ea44 148c 	orr.w	r4, r4, ip, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006aba:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006abc:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006abe:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8006ac0:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR4 = OC_Config->Pulse;
 8006ac2:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8006ac4:	6203      	str	r3, [r0, #32]
}
 8006ac6:	4770      	bx	lr
 8006ac8:	40012c00 	.word	0x40012c00

08006acc <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8006acc:	2800      	cmp	r0, #0
 8006ace:	f000 8081 	beq.w	8006bd4 <HAL_TIM_Base_Init+0x108>
{
 8006ad2:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8006ad4:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8006ad8:	4604      	mov	r4, r0
 8006ada:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d06d      	beq.n	8006bbe <HAL_TIM_Base_Init+0xf2>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ae2:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ae4:	493c      	ldr	r1, [pc, #240]	; (8006bd8 <HAL_TIM_Base_Init+0x10c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006ae6:	2302      	movs	r3, #2
 8006ae8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006aec:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8006aee:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006af0:	d051      	beq.n	8006b96 <HAL_TIM_Base_Init+0xca>
 8006af2:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8006af6:	d021      	beq.n	8006b3c <HAL_TIM_Base_Init+0x70>
 8006af8:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8006afc:	428a      	cmp	r2, r1
 8006afe:	d01d      	beq.n	8006b3c <HAL_TIM_Base_Init+0x70>
 8006b00:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006b04:	428a      	cmp	r2, r1
 8006b06:	d019      	beq.n	8006b3c <HAL_TIM_Base_Init+0x70>
 8006b08:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 8006b0c:	428a      	cmp	r2, r1
 8006b0e:	d042      	beq.n	8006b96 <HAL_TIM_Base_Init+0xca>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b10:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 8006b14:	428a      	cmp	r2, r1
 8006b16:	d057      	beq.n	8006bc8 <HAL_TIM_Base_Init+0xfc>
 8006b18:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006b1c:	428a      	cmp	r2, r1
 8006b1e:	d053      	beq.n	8006bc8 <HAL_TIM_Base_Init+0xfc>
 8006b20:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006b24:	428a      	cmp	r2, r1
 8006b26:	d04f      	beq.n	8006bc8 <HAL_TIM_Base_Init+0xfc>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b28:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b2a:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b30:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8006b32:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8006b34:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b36:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006b38:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b3a:	e010      	b.n	8006b5e <HAL_TIM_Base_Init+0x92>
    tmpcr1 |= Structure->CounterMode;
 8006b3c:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b3e:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006b44:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b4a:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b4c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b4e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b52:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b54:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8006b56:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8006b58:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b5a:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006b5c:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8006b5e:	2301      	movs	r3, #1
 8006b60:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b62:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b66:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8006b6a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8006b6e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8006b72:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8006b76:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006b7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b7e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8006b82:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006b86:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8006b8a:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006b8e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8006b92:	2000      	movs	r0, #0
}
 8006b94:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 8006b96:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b98:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006b9e:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ba0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ba4:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ba6:	69a1      	ldr	r1, [r4, #24]
 8006ba8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006bac:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8006bae:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006bb0:	68e3      	ldr	r3, [r4, #12]
 8006bb2:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006bb4:	6863      	ldr	r3, [r4, #4]
 8006bb6:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8006bb8:	6963      	ldr	r3, [r4, #20]
 8006bba:	6313      	str	r3, [r2, #48]	; 0x30
 8006bbc:	e7cf      	b.n	8006b5e <HAL_TIM_Base_Init+0x92>
    htim->Lock = HAL_UNLOCKED;
 8006bbe:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8006bc2:	f7fd fc7d 	bl	80044c0 <HAL_TIM_Base_MspInit>
 8006bc6:	e78c      	b.n	8006ae2 <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006bc8:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006bca:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006bcc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006bd0:	4303      	orrs	r3, r0
 8006bd2:	e7e9      	b.n	8006ba8 <HAL_TIM_Base_Init+0xdc>
    return HAL_ERROR;
 8006bd4:	2001      	movs	r0, #1
}
 8006bd6:	4770      	bx	lr
 8006bd8:	40012c00 	.word	0x40012c00

08006bdc <HAL_TIM_PWM_MspInit>:
 8006bdc:	4770      	bx	lr
 8006bde:	bf00      	nop

08006be0 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8006be0:	2800      	cmp	r0, #0
 8006be2:	f000 8081 	beq.w	8006ce8 <HAL_TIM_PWM_Init+0x108>
{
 8006be6:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8006be8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8006bec:	4604      	mov	r4, r0
 8006bee:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d06d      	beq.n	8006cd2 <HAL_TIM_PWM_Init+0xf2>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006bf6:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006bf8:	493c      	ldr	r1, [pc, #240]	; (8006cec <HAL_TIM_PWM_Init+0x10c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006bfa:	2302      	movs	r3, #2
 8006bfc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c00:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8006c02:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c04:	d051      	beq.n	8006caa <HAL_TIM_PWM_Init+0xca>
 8006c06:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8006c0a:	d021      	beq.n	8006c50 <HAL_TIM_PWM_Init+0x70>
 8006c0c:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8006c10:	428a      	cmp	r2, r1
 8006c12:	d01d      	beq.n	8006c50 <HAL_TIM_PWM_Init+0x70>
 8006c14:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006c18:	428a      	cmp	r2, r1
 8006c1a:	d019      	beq.n	8006c50 <HAL_TIM_PWM_Init+0x70>
 8006c1c:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 8006c20:	428a      	cmp	r2, r1
 8006c22:	d042      	beq.n	8006caa <HAL_TIM_PWM_Init+0xca>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c24:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 8006c28:	428a      	cmp	r2, r1
 8006c2a:	d057      	beq.n	8006cdc <HAL_TIM_PWM_Init+0xfc>
 8006c2c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006c30:	428a      	cmp	r2, r1
 8006c32:	d053      	beq.n	8006cdc <HAL_TIM_PWM_Init+0xfc>
 8006c34:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006c38:	428a      	cmp	r2, r1
 8006c3a:	d04f      	beq.n	8006cdc <HAL_TIM_PWM_Init+0xfc>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c3c:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c3e:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c44:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8006c46:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8006c48:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c4a:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006c4c:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c4e:	e010      	b.n	8006c72 <HAL_TIM_PWM_Init+0x92>
    tmpcr1 |= Structure->CounterMode;
 8006c50:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c52:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006c58:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c5e:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c60:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c66:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c68:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8006c6a:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8006c6c:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c6e:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006c70:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8006c72:	2301      	movs	r3, #1
 8006c74:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c76:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c7a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8006c7e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8006c82:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8006c86:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8006c8a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006c8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c92:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8006c96:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006c9a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8006c9e:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006ca2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8006ca6:	2000      	movs	r0, #0
}
 8006ca8:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 8006caa:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006cac:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006cae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006cb2:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8006cb4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006cb8:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006cba:	69a1      	ldr	r1, [r4, #24]
 8006cbc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006cc0:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8006cc2:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006cc4:	68e3      	ldr	r3, [r4, #12]
 8006cc6:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006cc8:	6863      	ldr	r3, [r4, #4]
 8006cca:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8006ccc:	6963      	ldr	r3, [r4, #20]
 8006cce:	6313      	str	r3, [r2, #48]	; 0x30
 8006cd0:	e7cf      	b.n	8006c72 <HAL_TIM_PWM_Init+0x92>
    htim->Lock = HAL_UNLOCKED;
 8006cd2:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8006cd6:	f7ff ff81 	bl	8006bdc <HAL_TIM_PWM_MspInit>
 8006cda:	e78c      	b.n	8006bf6 <HAL_TIM_PWM_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006cdc:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006cde:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ce0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ce4:	4303      	orrs	r3, r0
 8006ce6:	e7e9      	b.n	8006cbc <HAL_TIM_PWM_Init+0xdc>
    return HAL_ERROR;
 8006ce8:	2001      	movs	r0, #1
}
 8006cea:	4770      	bx	lr
 8006cec:	40012c00 	.word	0x40012c00

08006cf0 <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 8006cf0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	d069      	beq.n	8006dcc <HAL_TIM_SlaveConfigSynchro+0xdc>
 8006cf8:	4684      	mov	ip, r0
 8006cfa:	2201      	movs	r2, #1
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006cfc:	6800      	ldr	r0, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8006cfe:	2302      	movs	r3, #2
{
 8006d00:	b410      	push	{r4}
  __HAL_LOCK(htim);
 8006d02:	f88c 203c 	strb.w	r2, [ip, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8006d06:	f88c 303d 	strb.w	r3, [ip, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8006d0a:	6882      	ldr	r2, [r0, #8]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006d0c:	684b      	ldr	r3, [r1, #4]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006d0e:	680c      	ldr	r4, [r1, #0]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d10:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8006d14:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006d18:	431a      	orrs	r2, r3
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006d1a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006d1e:	f022 0207 	bic.w	r2, r2, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006d22:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006d24:	2b60      	cmp	r3, #96	; 0x60
  htim->Instance->SMCR = tmpsmcr;
 8006d26:	6082      	str	r2, [r0, #8]
  switch (sSlaveConfig->InputTrigger)
 8006d28:	d05e      	beq.n	8006de8 <HAL_TIM_SlaveConfigSynchro+0xf8>
 8006d2a:	d816      	bhi.n	8006d5a <HAL_TIM_SlaveConfigSynchro+0x6a>
 8006d2c:	2b40      	cmp	r3, #64	; 0x40
 8006d2e:	d06e      	beq.n	8006e0e <HAL_TIM_SlaveConfigSynchro+0x11e>
 8006d30:	d933      	bls.n	8006d9a <HAL_TIM_SlaveConfigSynchro+0xaa>
 8006d32:	2b50      	cmp	r3, #80	; 0x50
 8006d34:	d141      	bne.n	8006dba <HAL_TIM_SlaveConfigSynchro+0xca>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d36:	688a      	ldr	r2, [r1, #8]
 8006d38:	690c      	ldr	r4, [r1, #16]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d3a:	6a01      	ldr	r1, [r0, #32]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d3c:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8006d40:	430a      	orrs	r2, r1
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d42:	6a01      	ldr	r1, [r0, #32]
 8006d44:	f021 0101 	bic.w	r1, r1, #1
 8006d48:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d4a:	6983      	ldr	r3, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d4c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d50:	ea43 1304 	orr.w	r3, r3, r4, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d54:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8006d56:	6202      	str	r2, [r0, #32]
 8006d58:	e00d      	b.n	8006d76 <HAL_TIM_SlaveConfigSynchro+0x86>
  switch (sSlaveConfig->InputTrigger)
 8006d5a:	2b70      	cmp	r3, #112	; 0x70
 8006d5c:	d038      	beq.n	8006dd0 <HAL_TIM_SlaveConfigSynchro+0xe0>
 8006d5e:	2b6f      	cmp	r3, #111	; 0x6f
 8006d60:	d92b      	bls.n	8006dba <HAL_TIM_SlaveConfigSynchro+0xca>
 8006d62:	4a34      	ldr	r2, [pc, #208]	; (8006e34 <HAL_TIM_SlaveConfigSynchro+0x144>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d006      	beq.n	8006d76 <HAL_TIM_SlaveConfigSynchro+0x86>
 8006d68:	d91d      	bls.n	8006da6 <HAL_TIM_SlaveConfigSynchro+0xb6>
 8006d6a:	4a33      	ldr	r2, [pc, #204]	; (8006e38 <HAL_TIM_SlaveConfigSynchro+0x148>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d002      	beq.n	8006d76 <HAL_TIM_SlaveConfigSynchro+0x86>
 8006d70:	3230      	adds	r2, #48	; 0x30
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d121      	bne.n	8006dba <HAL_TIM_SlaveConfigSynchro+0xca>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006d76:	68c3      	ldr	r3, [r0, #12]
 8006d78:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d7c:	60c3      	str	r3, [r0, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006d7e:	68c3      	ldr	r3, [r0, #12]
  __HAL_UNLOCK(htim);
 8006d80:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 8006d82:	2101      	movs	r1, #1
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006d84:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d88:	60c3      	str	r3, [r0, #12]
  htim->State = HAL_TIM_STATE_READY;
 8006d8a:	f88c 103d 	strb.w	r1, [ip, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8006d8e:	f88c 203c 	strb.w	r2, [ip, #60]	; 0x3c
  return HAL_OK;
 8006d92:	4610      	mov	r0, r2
}
 8006d94:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d98:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 8006d9a:	2b20      	cmp	r3, #32
 8006d9c:	d0eb      	beq.n	8006d76 <HAL_TIM_SlaveConfigSynchro+0x86>
 8006d9e:	d909      	bls.n	8006db4 <HAL_TIM_SlaveConfigSynchro+0xc4>
 8006da0:	2b30      	cmp	r3, #48	; 0x30
 8006da2:	d10a      	bne.n	8006dba <HAL_TIM_SlaveConfigSynchro+0xca>
 8006da4:	e7e7      	b.n	8006d76 <HAL_TIM_SlaveConfigSynchro+0x86>
 8006da6:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006daa:	d0e4      	beq.n	8006d76 <HAL_TIM_SlaveConfigSynchro+0x86>
 8006dac:	3a10      	subs	r2, #16
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d0e1      	beq.n	8006d76 <HAL_TIM_SlaveConfigSynchro+0x86>
 8006db2:	e002      	b.n	8006dba <HAL_TIM_SlaveConfigSynchro+0xca>
 8006db4:	f033 0310 	bics.w	r3, r3, #16
 8006db8:	d0dd      	beq.n	8006d76 <HAL_TIM_SlaveConfigSynchro+0x86>
    htim->State = HAL_TIM_STATE_READY;
 8006dba:	2001      	movs	r0, #1
    __HAL_UNLOCK(htim);
 8006dbc:	2300      	movs	r3, #0
    htim->State = HAL_TIM_STATE_READY;
 8006dbe:	f88c 003d 	strb.w	r0, [ip, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8006dc2:	f88c 303c 	strb.w	r3, [ip, #60]	; 0x3c
}
 8006dc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006dca:	4770      	bx	lr
  __HAL_LOCK(htim);
 8006dcc:	2002      	movs	r0, #2
}
 8006dce:	4770      	bx	lr

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006dd0:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
  tmpsmcr = TIMx->SMCR;
 8006dd4:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006dd6:	6909      	ldr	r1, [r1, #16]
 8006dd8:	4323      	orrs	r3, r4
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006dda:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006dde:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006de2:	4313      	orrs	r3, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006de4:	6083      	str	r3, [r0, #8]
 8006de6:	e7c6      	b.n	8006d76 <HAL_TIM_SlaveConfigSynchro+0x86>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006de8:	690b      	ldr	r3, [r1, #16]
 8006dea:	688c      	ldr	r4, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006dec:	6a01      	ldr	r1, [r0, #32]
 8006dee:	f021 0110 	bic.w	r1, r1, #16
 8006df2:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006df4:	6982      	ldr	r2, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006df6:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006dfa:	ea42 3203 	orr.w	r2, r2, r3, lsl #12
  tmpccer = TIMx->CCER;
 8006dfe:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 8006e00:	6182      	str	r2, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e02:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e06:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  TIMx->CCER = tmpccer;
 8006e0a:	6203      	str	r3, [r0, #32]
 8006e0c:	e7b3      	b.n	8006d76 <HAL_TIM_SlaveConfigSynchro+0x86>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8006e0e:	2c05      	cmp	r4, #5
 8006e10:	d0d3      	beq.n	8006dba <HAL_TIM_SlaveConfigSynchro+0xca>
 8006e12:	f1b4 1f01 	cmp.w	r4, #65537	; 0x10001
 8006e16:	d0d0      	beq.n	8006dba <HAL_TIM_SlaveConfigSynchro+0xca>
      tmpccer = htim->Instance->CCER;
 8006e18:	6a04      	ldr	r4, [r0, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006e1a:	6a02      	ldr	r2, [r0, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006e1c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006e1e:	f022 0201 	bic.w	r2, r2, #1
 8006e22:	6202      	str	r2, [r0, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006e24:	6983      	ldr	r3, [r0, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006e2a:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 8006e2e:	6183      	str	r3, [r0, #24]
      htim->Instance->CCER = tmpccer;
 8006e30:	6204      	str	r4, [r0, #32]
      break;
 8006e32:	e7a0      	b.n	8006d76 <HAL_TIM_SlaveConfigSynchro+0x86>
 8006e34:	00100030 	.word	0x00100030
 8006e38:	00100040 	.word	0x00100040

08006e3c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e3c:	6a03      	ldr	r3, [r0, #32]
 8006e3e:	f023 0310 	bic.w	r3, r3, #16
 8006e42:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8006e44:	6a03      	ldr	r3, [r0, #32]
{
 8006e46:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 8006e48:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8006e4a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e4c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006e4e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8006e52:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e56:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e5a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8006e5c:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e60:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e64:	4d14      	ldr	r5, [pc, #80]	; (8006eb8 <TIM_OC2_SetConfig+0x7c>)
 8006e66:	42a8      	cmp	r0, r5
 8006e68:	d010      	beq.n	8006e8c <TIM_OC2_SetConfig+0x50>
 8006e6a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006e6e:	42a8      	cmp	r0, r5
 8006e70:	d00c      	beq.n	8006e8c <TIM_OC2_SetConfig+0x50>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e72:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8006e76:	42a8      	cmp	r0, r5
 8006e78:	d00f      	beq.n	8006e9a <TIM_OC2_SetConfig+0x5e>
 8006e7a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006e7e:	42a8      	cmp	r0, r5
 8006e80:	d00b      	beq.n	8006e9a <TIM_OC2_SetConfig+0x5e>
 8006e82:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006e86:	42a8      	cmp	r0, r5
 8006e88:	d10f      	bne.n	8006eaa <TIM_OC2_SetConfig+0x6e>
 8006e8a:	e006      	b.n	8006e9a <TIM_OC2_SetConfig+0x5e>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e8c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8006e8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e92:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8006e96:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006e9a:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006e9e:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006ea2:	ea46 0c05 	orr.w	ip, r6, r5
 8006ea6:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8006eaa:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006eac:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006eae:	6182      	str	r2, [r0, #24]
}
 8006eb0:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 8006eb2:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8006eb4:	6203      	str	r3, [r0, #32]
}
 8006eb6:	4770      	bx	lr
 8006eb8:	40012c00 	.word	0x40012c00

08006ebc <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8006ebc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006ec0:	2b01      	cmp	r3, #1
 8006ec2:	f000 80f4 	beq.w	80070ae <HAL_TIM_PWM_ConfigChannel+0x1f2>
 8006ec6:	2301      	movs	r3, #1
{
 8006ec8:	b570      	push	{r4, r5, r6, lr}
 8006eca:	4604      	mov	r4, r0
 8006ecc:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 8006ece:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8006ed2:	2a14      	cmp	r2, #20
 8006ed4:	d80c      	bhi.n	8006ef0 <HAL_TIM_PWM_ConfigChannel+0x34>
 8006ed6:	e8df f002 	tbb	[pc, r2]
 8006eda:	0b53      	.short	0x0b53
 8006edc:	0b680b0b 	.word	0x0b680b0b
 8006ee0:	0b7e0b0b 	.word	0x0b7e0b0b
 8006ee4:	0b930b0b 	.word	0x0b930b0b
 8006ee8:	0ba90b0b 	.word	0x0ba90b0b
 8006eec:	0b0b      	.short	0x0b0b
 8006eee:	10          	.byte	0x10
 8006eef:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8006ef6:	2001      	movs	r0, #1
}
 8006ef8:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006efa:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006efc:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006efe:	6a1a      	ldr	r2, [r3, #32]
 8006f00:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8006f04:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8006f06:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8006f08:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8006f0a:	6d19      	ldr	r1, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006f0c:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 8006f10:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f14:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006f18:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006f1a:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006f1e:	ea42 5206 	orr.w	r2, r2, r6, lsl #20
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f22:	4e64      	ldr	r6, [pc, #400]	; (80070b4 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8006f24:	42b3      	cmp	r3, r6
 8006f26:	d00f      	beq.n	8006f48 <HAL_TIM_PWM_ConfigChannel+0x8c>
 8006f28:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8006f2c:	42b3      	cmp	r3, r6
 8006f2e:	d00b      	beq.n	8006f48 <HAL_TIM_PWM_ConfigChannel+0x8c>
 8006f30:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8006f34:	42b3      	cmp	r3, r6
 8006f36:	d007      	beq.n	8006f48 <HAL_TIM_PWM_ConfigChannel+0x8c>
 8006f38:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006f3c:	42b3      	cmp	r3, r6
 8006f3e:	d003      	beq.n	8006f48 <HAL_TIM_PWM_ConfigChannel+0x8c>
 8006f40:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006f44:	42b3      	cmp	r3, r6
 8006f46:	d104      	bne.n	8006f52 <HAL_TIM_PWM_ConfigChannel+0x96>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006f48:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006f4a:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006f4e:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  TIMx->CR2 = tmpcr2;
 8006f52:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8006f54:	6519      	str	r1, [r3, #80]	; 0x50
  TIMx->CCR6 = OC_Config->Pulse;
 8006f56:	6869      	ldr	r1, [r5, #4]
 8006f58:	64d9      	str	r1, [r3, #76]	; 0x4c
  TIMx->CCER = tmpccer;
 8006f5a:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006f5c:	6d19      	ldr	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006f5e:	692d      	ldr	r5, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006f60:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8006f64:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006f66:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006f68:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006f6c:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006f6e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006f70:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8006f74:	651a      	str	r2, [r3, #80]	; 0x50
  __HAL_UNLOCK(htim);
 8006f76:	2300      	movs	r3, #0
 8006f78:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006f7c:	2000      	movs	r0, #0
}
 8006f7e:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006f80:	6800      	ldr	r0, [r0, #0]
 8006f82:	f7ff fce7 	bl	8006954 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006f86:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006f88:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006f8a:	6999      	ldr	r1, [r3, #24]
 8006f8c:	f041 0108 	orr.w	r1, r1, #8
 8006f90:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006f92:	6999      	ldr	r1, [r3, #24]
 8006f94:	f021 0104 	bic.w	r1, r1, #4
 8006f98:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006f9a:	699a      	ldr	r2, [r3, #24]
 8006f9c:	4302      	orrs	r2, r0
 8006f9e:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006fa6:	2000      	movs	r0, #0
}
 8006fa8:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006faa:	6800      	ldr	r0, [r0, #0]
 8006fac:	f7ff ff46 	bl	8006e3c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006fb0:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006fb2:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006fb4:	6999      	ldr	r1, [r3, #24]
 8006fb6:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8006fba:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006fbc:	6999      	ldr	r1, [r3, #24]
 8006fbe:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006fc2:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006fc4:	699a      	ldr	r2, [r3, #24]
 8006fc6:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8006fca:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8006fcc:	2300      	movs	r3, #0
 8006fce:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006fd2:	2000      	movs	r0, #0
}
 8006fd4:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006fd6:	6800      	ldr	r0, [r0, #0]
 8006fd8:	f7ff fcf8 	bl	80069cc <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006fdc:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006fde:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006fe0:	69d9      	ldr	r1, [r3, #28]
 8006fe2:	f041 0108 	orr.w	r1, r1, #8
 8006fe6:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006fe8:	69d9      	ldr	r1, [r3, #28]
 8006fea:	f021 0104 	bic.w	r1, r1, #4
 8006fee:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006ff0:	69da      	ldr	r2, [r3, #28]
 8006ff2:	4302      	orrs	r2, r0
 8006ff4:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006ffc:	2000      	movs	r0, #0
}
 8006ffe:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007000:	6800      	ldr	r0, [r0, #0]
 8007002:	f7ff fd23 	bl	8006a4c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007006:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007008:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800700a:	69d9      	ldr	r1, [r3, #28]
 800700c:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8007010:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007012:	69d9      	ldr	r1, [r3, #28]
 8007014:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8007018:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800701a:	69da      	ldr	r2, [r3, #28]
 800701c:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8007020:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8007022:	2300      	movs	r3, #0
 8007024:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8007028:	2000      	movs	r0, #0
}
 800702a:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800702c:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 800702e:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007030:	6a1a      	ldr	r2, [r3, #32]
 8007032:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007036:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8007038:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800703a:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800703c:	6d19      	ldr	r1, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800703e:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8007042:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 8007046:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007048:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 800704a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800704e:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007052:	4e18      	ldr	r6, [pc, #96]	; (80070b4 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8007054:	42b3      	cmp	r3, r6
 8007056:	d00f      	beq.n	8007078 <HAL_TIM_PWM_ConfigChannel+0x1bc>
 8007058:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800705c:	42b3      	cmp	r3, r6
 800705e:	d00b      	beq.n	8007078 <HAL_TIM_PWM_ConfigChannel+0x1bc>
 8007060:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8007064:	42b3      	cmp	r3, r6
 8007066:	d007      	beq.n	8007078 <HAL_TIM_PWM_ConfigChannel+0x1bc>
 8007068:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800706c:	42b3      	cmp	r3, r6
 800706e:	d003      	beq.n	8007078 <HAL_TIM_PWM_ConfigChannel+0x1bc>
 8007070:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007074:	42b3      	cmp	r3, r6
 8007076:	d104      	bne.n	8007082 <HAL_TIM_PWM_ConfigChannel+0x1c6>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007078:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 800707a:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800707e:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 8007082:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8007084:	6519      	str	r1, [r3, #80]	; 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 8007086:	6869      	ldr	r1, [r5, #4]
 8007088:	6499      	str	r1, [r3, #72]	; 0x48
  TIMx->CCER = tmpccer;
 800708a:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800708c:	6d19      	ldr	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800708e:	692d      	ldr	r5, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007090:	f041 0108 	orr.w	r1, r1, #8
 8007094:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007096:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8007098:	f021 0104 	bic.w	r1, r1, #4
 800709c:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800709e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80070a0:	432a      	orrs	r2, r5
 80070a2:	651a      	str	r2, [r3, #80]	; 0x50
  __HAL_UNLOCK(htim);
 80070a4:	2300      	movs	r3, #0
 80070a6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 80070aa:	2000      	movs	r0, #0
}
 80070ac:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(htim);
 80070ae:	2002      	movs	r0, #2
}
 80070b0:	4770      	bx	lr
 80070b2:	bf00      	nop
 80070b4:	40012c00 	.word	0x40012c00

080070b8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80070b8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80070bc:	2b01      	cmp	r3, #1
 80070be:	d03e      	beq.n	800713e <HAL_TIMEx_MasterConfigSynchronization+0x86>
{
 80070c0:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80070c2:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80070c4:	4d1f      	ldr	r5, [pc, #124]	; (8007144 <HAL_TIMEx_MasterConfigSynchronization+0x8c>)
  htim->State = HAL_TIM_STATE_BUSY;
 80070c6:	2302      	movs	r3, #2
 80070c8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80070cc:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 80070ce:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 80070d0:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80070d2:	d028      	beq.n	8007126 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80070d4:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80070d8:	42aa      	cmp	r2, r5
 80070da:	d024      	beq.n	8007126 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80070dc:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80070de:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80070e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80070e6:	4333      	orrs	r3, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070e8:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->Instance->CR2 = tmpcr2;
 80070ec:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070ee:	d00c      	beq.n	800710a <HAL_TIMEx_MasterConfigSynchronization+0x52>
 80070f0:	4b15      	ldr	r3, [pc, #84]	; (8007148 <HAL_TIMEx_MasterConfigSynchronization+0x90>)
 80070f2:	429a      	cmp	r2, r3
 80070f4:	d009      	beq.n	800710a <HAL_TIMEx_MasterConfigSynchronization+0x52>
 80070f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80070fa:	429a      	cmp	r2, r3
 80070fc:	d005      	beq.n	800710a <HAL_TIMEx_MasterConfigSynchronization+0x52>
 80070fe:	42aa      	cmp	r2, r5
 8007100:	d003      	beq.n	800710a <HAL_TIMEx_MasterConfigSynchronization+0x52>
 8007102:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 8007106:	429a      	cmp	r2, r3
 8007108:	d104      	bne.n	8007114 <HAL_TIMEx_MasterConfigSynchronization+0x5c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800710a:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800710c:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007110:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007112:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8007114:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8007116:	2201      	movs	r2, #1
 8007118:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800711c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8007120:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 8007122:	4618      	mov	r0, r3
}
 8007124:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007126:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007128:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800712c:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 800712e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007132:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8007134:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007138:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 800713a:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800713c:	e7e5      	b.n	800710a <HAL_TIMEx_MasterConfigSynchronization+0x52>
  __HAL_LOCK(htim);
 800713e:	2002      	movs	r0, #2
}
 8007140:	4770      	bx	lr
 8007142:	bf00      	nop
 8007144:	40012c00 	.word	0x40012c00
 8007148:	40000400 	.word	0x40000400

0800714c <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800714c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8007150:	2b01      	cmp	r3, #1
 8007152:	d045      	beq.n	80071e0 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
{
 8007154:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007156:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 800715a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800715e:	4602      	mov	r2, r0
 8007160:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007162:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007164:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007166:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800716a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800716c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007170:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007172:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007174:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007178:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800717a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800717c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007180:	6b08      	ldr	r0, [r1, #48]	; 0x30
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007182:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007184:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007188:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800718a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800718c:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007190:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007192:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007196:	4c13      	ldr	r4, [pc, #76]	; (80071e4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 8007198:	42a0      	cmp	r0, r4
 800719a:	d00b      	beq.n	80071b4 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
 800719c:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80071a0:	42a0      	cmp	r0, r4
 80071a2:	d007      	beq.n	80071b4 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 80071a4:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 80071a6:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 80071a8:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c

  return HAL_OK;
 80071ac:	4608      	mov	r0, r1
}
 80071ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80071b2:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80071b4:	69cc      	ldr	r4, [r1, #28]
 80071b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80071ba:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80071bc:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 80071be:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80071c2:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80071c6:	6a0c      	ldr	r4, [r1, #32]
 80071c8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80071cc:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80071ce:	6a4c      	ldr	r4, [r1, #36]	; 0x24
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80071d0:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80071d2:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80071d6:	4323      	orrs	r3, r4
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80071d8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80071dc:	430b      	orrs	r3, r1
 80071de:	e7e1      	b.n	80071a4 <HAL_TIMEx_ConfigBreakDeadTime+0x58>
  __HAL_LOCK(htim);
 80071e0:	2002      	movs	r0, #2
}
 80071e2:	4770      	bx	lr
 80071e4:	40012c00 	.word	0x40012c00

080071e8 <HAL_TIMEx_ConfigBreakInput>:
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 80071e8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80071ec:	2b01      	cmp	r3, #1
 80071ee:	d04b      	beq.n	8007288 <HAL_TIMEx_ConfigBreakInput+0xa0>

  switch (sBreakInputConfig->Source)
 80071f0:	6813      	ldr	r3, [r2, #0]
 80071f2:	3b01      	subs	r3, #1
 80071f4:	2b0f      	cmp	r3, #15
{
 80071f6:	b4f0      	push	{r4, r5, r6, r7}
 80071f8:	d824      	bhi.n	8007244 <HAL_TIMEx_ConfigBreakInput+0x5c>
 80071fa:	4c25      	ldr	r4, [pc, #148]	; (8007290 <HAL_TIMEx_ConfigBreakInput+0xa8>)
 80071fc:	4e25      	ldr	r6, [pc, #148]	; (8007294 <HAL_TIMEx_ConfigBreakInput+0xac>)
 80071fe:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8007202:	f856 c023 	ldr.w	ip, [r6, r3, lsl #2]
 8007206:	4c24      	ldr	r4, [pc, #144]	; (8007298 <HAL_TIMEx_ConfigBreakInput+0xb0>)
 8007208:	4e24      	ldr	r6, [pc, #144]	; (800729c <HAL_TIMEx_ConfigBreakInput+0xb4>)
 800720a:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 800720e:	f856 7023 	ldr.w	r7, [r6, r3, lsl #2]
      bkin_polarity_bitpos = 0U;
      break;
    }
  }

  switch (BreakInput)
 8007212:	2901      	cmp	r1, #1
 8007214:	d01c      	beq.n	8007250 <HAL_TIMEx_ConfigBreakInput+0x68>
 8007216:	2902      	cmp	r1, #2
 8007218:	d12f      	bne.n	800727a <HAL_TIMEx_ConfigBreakInput+0x92>
      /* Get the TIMx_AF2 register value */
      tmporx = htim->Instance->AF2;

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800721a:	6851      	ldr	r1, [r2, #4]
      tmporx = htim->Instance->AF2;
 800721c:	6806      	ldr	r6, [r0, #0]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800721e:	6892      	ldr	r2, [r2, #8]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8007220:	fa01 f30c 	lsl.w	r3, r1, ip
      tmporx = htim->Instance->AF2;
 8007224:	6e71      	ldr	r1, [r6, #100]	; 0x64
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8007226:	404b      	eors	r3, r1
 8007228:	402b      	ands	r3, r5
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800722a:	40ba      	lsls	r2, r7
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800722c:	404b      	eors	r3, r1
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800722e:	405a      	eors	r2, r3
 8007230:	4014      	ands	r4, r2
 8007232:	4063      	eors	r3, r4
    default:
      status = HAL_ERROR;
      break;
  }

  __HAL_UNLOCK(htim);
 8007234:	2200      	movs	r2, #0
      htim->Instance->AF2 = tmporx;
 8007236:	6673      	str	r3, [r6, #100]	; 0x64
  __HAL_UNLOCK(htim);
 8007238:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 800723c:	2300      	movs	r3, #0

  return status;
}
 800723e:	4618      	mov	r0, r3
 8007240:	bcf0      	pop	{r4, r5, r6, r7}
 8007242:	4770      	bx	lr
  switch (sBreakInputConfig->Source)
 8007244:	2700      	movs	r7, #0
  switch (BreakInput)
 8007246:	2901      	cmp	r1, #1
  switch (sBreakInputConfig->Source)
 8007248:	46bc      	mov	ip, r7
 800724a:	463c      	mov	r4, r7
 800724c:	463d      	mov	r5, r7
  switch (BreakInput)
 800724e:	d1e2      	bne.n	8007216 <HAL_TIMEx_ConfigBreakInput+0x2e>
      tmporx = htim->Instance->AF1;
 8007250:	6806      	ldr	r6, [r0, #0]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8007252:	6853      	ldr	r3, [r2, #4]
      tmporx = htim->Instance->AF1;
 8007254:	6e31      	ldr	r1, [r6, #96]	; 0x60
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8007256:	6892      	ldr	r2, [r2, #8]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8007258:	fa03 f30c 	lsl.w	r3, r3, ip
 800725c:	404b      	eors	r3, r1
 800725e:	402b      	ands	r3, r5
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8007260:	40ba      	lsls	r2, r7
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8007262:	404b      	eors	r3, r1
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8007264:	405a      	eors	r2, r3
 8007266:	4014      	ands	r4, r2
 8007268:	4063      	eors	r3, r4
  __HAL_UNLOCK(htim);
 800726a:	2200      	movs	r2, #0
      htim->Instance->AF1 = tmporx;
 800726c:	6633      	str	r3, [r6, #96]	; 0x60
  __HAL_UNLOCK(htim);
 800726e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8007272:	2300      	movs	r3, #0
}
 8007274:	4618      	mov	r0, r3
 8007276:	bcf0      	pop	{r4, r5, r6, r7}
 8007278:	4770      	bx	lr
  __HAL_UNLOCK(htim);
 800727a:	2200      	movs	r2, #0
 800727c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  switch (BreakInput)
 8007280:	2301      	movs	r3, #1
}
 8007282:	4618      	mov	r0, r3
 8007284:	bcf0      	pop	{r4, r5, r6, r7}
 8007286:	4770      	bx	lr
  __HAL_LOCK(htim);
 8007288:	2302      	movs	r3, #2
}
 800728a:	4618      	mov	r0, r3
 800728c:	4770      	bx	lr
 800728e:	bf00      	nop
 8007290:	0800a178 	.word	0x0800a178
 8007294:	0800a1f8 	.word	0x0800a1f8
 8007298:	0800a1b8 	.word	0x0800a1b8
 800729c:	0800a238 	.word	0x0800a238

080072a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80072a0:	b538      	push	{r3, r4, r5, lr}
 80072a2:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 80072a4:	6803      	ldr	r3, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80072a6:	6882      	ldr	r2, [r0, #8]
 80072a8:	6900      	ldr	r0, [r0, #16]
 80072aa:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80072ac:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80072ae:	4302      	orrs	r2, r0
 80072b0:	430a      	orrs	r2, r1
 80072b2:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80072b4:	49a6      	ldr	r1, [pc, #664]	; (8007550 <UART_SetConfig+0x2b0>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80072b6:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80072b8:	4029      	ands	r1, r5
 80072ba:	430a      	orrs	r2, r1
 80072bc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072be:	685a      	ldr	r2, [r3, #4]
 80072c0:	68e1      	ldr	r1, [r4, #12]
 80072c2:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80072c6:	430a      	orrs	r2, r1
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80072c8:	49a2      	ldr	r1, [pc, #648]	; (8007554 <UART_SetConfig+0x2b4>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072ca:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80072cc:	428b      	cmp	r3, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80072ce:	69a2      	ldr	r2, [r4, #24]
  {
    tmpreg |= huart->Init.OneBitSampling;
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80072d0:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80072d2:	d06b      	beq.n	80073ac <UART_SetConfig+0x10c>
    tmpreg |= huart->Init.OneBitSampling;
 80072d4:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80072d6:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 80072da:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 80072de:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80072e0:	430a      	orrs	r2, r1
 80072e2:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80072e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072e6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80072e8:	f022 020f 	bic.w	r2, r2, #15
 80072ec:	430a      	orrs	r2, r1
 80072ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80072f0:	4a99      	ldr	r2, [pc, #612]	; (8007558 <UART_SetConfig+0x2b8>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d012      	beq.n	800731c <UART_SetConfig+0x7c>
 80072f6:	4a99      	ldr	r2, [pc, #612]	; (800755c <UART_SetConfig+0x2bc>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d036      	beq.n	800736a <UART_SetConfig+0xca>
 80072fc:	4a98      	ldr	r2, [pc, #608]	; (8007560 <UART_SetConfig+0x2c0>)
 80072fe:	4293      	cmp	r3, r2
 8007300:	f000 80fa 	beq.w	80074f8 <UART_SetConfig+0x258>
 8007304:	4a97      	ldr	r2, [pc, #604]	; (8007564 <UART_SetConfig+0x2c4>)
 8007306:	4293      	cmp	r3, r2
 8007308:	f000 80a5 	beq.w	8007456 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
        break;
      default:
        pclk = 0U;
        ret = HAL_ERROR;
 800730c:	2001      	movs	r0, #1
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800730e:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 8007310:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->TxISR = NULL;
 8007314:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 8007318:	66a2      	str	r2, [r4, #104]	; 0x68

  return ret;
}
 800731a:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800731c:	4b92      	ldr	r3, [pc, #584]	; (8007568 <UART_SetConfig+0x2c8>)
 800731e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007322:	f003 0303 	and.w	r3, r3, #3
 8007326:	3b01      	subs	r3, #1
 8007328:	2b02      	cmp	r3, #2
 800732a:	f240 808e 	bls.w	800744a <UART_SetConfig+0x1aa>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800732e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8007332:	f000 80fe 	beq.w	8007532 <UART_SetConfig+0x292>
        pclk = HAL_RCC_GetPCLK2Freq();
 8007336:	f7ff f9a7 	bl	8006688 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 800733a:	2800      	cmp	r0, #0
 800733c:	f000 80da 	beq.w	80074f4 <UART_SetConfig+0x254>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007340:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007342:	6862      	ldr	r2, [r4, #4]
 8007344:	4b89      	ldr	r3, [pc, #548]	; (800756c <UART_SetConfig+0x2cc>)
 8007346:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800734a:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800734e:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007352:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8007356:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800735a:	f1a3 0210 	sub.w	r2, r3, #16
 800735e:	428a      	cmp	r2, r1
 8007360:	d8d4      	bhi.n	800730c <UART_SetConfig+0x6c>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007362:	6822      	ldr	r2, [r4, #0]
 8007364:	2000      	movs	r0, #0
 8007366:	60d3      	str	r3, [r2, #12]
 8007368:	e7d1      	b.n	800730e <UART_SetConfig+0x6e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800736a:	4b7f      	ldr	r3, [pc, #508]	; (8007568 <UART_SetConfig+0x2c8>)
 800736c:	4a80      	ldr	r2, [pc, #512]	; (8007570 <UART_SetConfig+0x2d0>)
 800736e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007372:	f003 030c 	and.w	r3, r3, #12
 8007376:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007378:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800737c:	d07d      	beq.n	800747a <UART_SetConfig+0x1da>
    switch (clocksource)
 800737e:	2b08      	cmp	r3, #8
 8007380:	d8c4      	bhi.n	800730c <UART_SetConfig+0x6c>
 8007382:	a201      	add	r2, pc, #4	; (adr r2, 8007388 <UART_SetConfig+0xe8>)
 8007384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007388:	080074b3 	.word	0x080074b3
 800738c:	08007337 	.word	0x08007337
 8007390:	0800752f 	.word	0x0800752f
 8007394:	0800730d 	.word	0x0800730d
 8007398:	08007475 	.word	0x08007475
 800739c:	0800730d 	.word	0x0800730d
 80073a0:	0800730d 	.word	0x0800730d
 80073a4:	0800730d 	.word	0x0800730d
 80073a8:	0800751f 	.word	0x0800751f
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80073ac:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 80073b0:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 80073b4:	430a      	orrs	r2, r1
 80073b6:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80073b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073ba:	6a61      	ldr	r1, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 80073bc:	486a      	ldr	r0, [pc, #424]	; (8007568 <UART_SetConfig+0x2c8>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80073be:	f022 020f 	bic.w	r2, r2, #15
 80073c2:	430a      	orrs	r2, r1
 80073c4:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80073c6:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 80073ca:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80073ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80073d2:	f000 80aa 	beq.w	800752a <UART_SetConfig+0x28a>
 80073d6:	d80b      	bhi.n	80073f0 <UART_SetConfig+0x150>
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d039      	beq.n	8007450 <UART_SetConfig+0x1b0>
 80073dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80073e0:	d194      	bne.n	800730c <UART_SetConfig+0x6c>
        pclk = HAL_RCC_GetSysClockFreq();
 80073e2:	f7fe ffef 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 80073e6:	2800      	cmp	r0, #0
 80073e8:	f000 8084 	beq.w	80074f4 <UART_SetConfig+0x254>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80073ec:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80073ee:	e004      	b.n	80073fa <UART_SetConfig+0x15a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80073f0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80073f4:	d18a      	bne.n	800730c <UART_SetConfig+0x6c>
        pclk = (uint32_t) LSE_VALUE;
 80073f6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80073fa:	4b5c      	ldr	r3, [pc, #368]	; (800756c <UART_SetConfig+0x2cc>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80073fc:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80073fe:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 8007402:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007406:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800740a:	4299      	cmp	r1, r3
 800740c:	f63f af7e 	bhi.w	800730c <UART_SetConfig+0x6c>
 8007410:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8007414:	f63f af7a 	bhi.w	800730c <UART_SetConfig+0x6c>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007418:	2300      	movs	r3, #0
 800741a:	4619      	mov	r1, r3
 800741c:	f7f9 fa0a 	bl	8000834 <__aeabi_uldivmod>
 8007420:	0209      	lsls	r1, r1, #8
 8007422:	0203      	lsls	r3, r0, #8
 8007424:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8007428:	0868      	lsrs	r0, r5, #1
 800742a:	1818      	adds	r0, r3, r0
 800742c:	462a      	mov	r2, r5
 800742e:	f04f 0300 	mov.w	r3, #0
 8007432:	f141 0100 	adc.w	r1, r1, #0
 8007436:	f7f9 f9fd 	bl	8000834 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800743a:	4a4e      	ldr	r2, [pc, #312]	; (8007574 <UART_SetConfig+0x2d4>)
 800743c:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8007440:	4291      	cmp	r1, r2
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007442:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007444:	f63f af62 	bhi.w	800730c <UART_SetConfig+0x6c>
 8007448:	e78b      	b.n	8007362 <UART_SetConfig+0xc2>
 800744a:	4a4b      	ldr	r2, [pc, #300]	; (8007578 <UART_SetConfig+0x2d8>)
 800744c:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 800744e:	e793      	b.n	8007378 <UART_SetConfig+0xd8>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007450:	f7ff f908 	bl	8006664 <HAL_RCC_GetPCLK1Freq>
        break;
 8007454:	e7c7      	b.n	80073e6 <UART_SetConfig+0x146>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007456:	4b44      	ldr	r3, [pc, #272]	; (8007568 <UART_SetConfig+0x2c8>)
 8007458:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800745c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007460:	2b80      	cmp	r3, #128	; 0x80
 8007462:	d06e      	beq.n	8007542 <UART_SetConfig+0x2a2>
 8007464:	d85e      	bhi.n	8007524 <UART_SetConfig+0x284>
 8007466:	b30b      	cbz	r3, 80074ac <UART_SetConfig+0x20c>
 8007468:	2b40      	cmp	r3, #64	; 0x40
 800746a:	f47f af4f 	bne.w	800730c <UART_SetConfig+0x6c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800746e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8007472:	d021      	beq.n	80074b8 <UART_SetConfig+0x218>
        pclk = HAL_RCC_GetSysClockFreq();
 8007474:	f7fe ffa6 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
        break;
 8007478:	e75f      	b.n	800733a <UART_SetConfig+0x9a>
    switch (clocksource)
 800747a:	2b08      	cmp	r3, #8
 800747c:	f63f af46 	bhi.w	800730c <UART_SetConfig+0x6c>
 8007480:	a201      	add	r2, pc, #4	; (adr r2, 8007488 <UART_SetConfig+0x1e8>)
 8007482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007486:	bf00      	nop
 8007488:	08007539 	.word	0x08007539
 800748c:	08007533 	.word	0x08007533
 8007490:	0800753f 	.word	0x0800753f
 8007494:	0800730d 	.word	0x0800730d
 8007498:	080074b9 	.word	0x080074b9
 800749c:	0800730d 	.word	0x0800730d
 80074a0:	0800730d 	.word	0x0800730d
 80074a4:	0800730d 	.word	0x0800730d
 80074a8:	080074c1 	.word	0x080074c1
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074ac:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80074b0:	d042      	beq.n	8007538 <UART_SetConfig+0x298>
        pclk = HAL_RCC_GetPCLK1Freq();
 80074b2:	f7ff f8d7 	bl	8006664 <HAL_RCC_GetPCLK1Freq>
        break;
 80074b6:	e740      	b.n	800733a <UART_SetConfig+0x9a>
        pclk = HAL_RCC_GetSysClockFreq();
 80074b8:	f7fe ff84 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 80074bc:	b1d0      	cbz	r0, 80074f4 <UART_SetConfig+0x254>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80074be:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80074c0:	6862      	ldr	r2, [r4, #4]
 80074c2:	4b2a      	ldr	r3, [pc, #168]	; (800756c <UART_SetConfig+0x2cc>)
 80074c4:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 80074c8:	fbb0 f0f1 	udiv	r0, r0, r1
 80074cc:	0853      	lsrs	r3, r2, #1
 80074ce:	eb03 0040 	add.w	r0, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80074d2:	f64f 73ef 	movw	r3, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80074d6:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80074da:	f1a0 0210 	sub.w	r2, r0, #16
 80074de:	429a      	cmp	r2, r3
 80074e0:	f63f af14 	bhi.w	800730c <UART_SetConfig+0x6c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80074e4:	f020 030f 	bic.w	r3, r0, #15
        huart->Instance->BRR = brrtemp;
 80074e8:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80074ea:	b29b      	uxth	r3, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80074ec:	f3c0 0042 	ubfx	r0, r0, #1, #3
        huart->Instance->BRR = brrtemp;
 80074f0:	4318      	orrs	r0, r3
 80074f2:	60d0      	str	r0, [r2, #12]
 80074f4:	2000      	movs	r0, #0
 80074f6:	e70a      	b.n	800730e <UART_SetConfig+0x6e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80074f8:	4b1b      	ldr	r3, [pc, #108]	; (8007568 <UART_SetConfig+0x2c8>)
 80074fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074fe:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007502:	2b20      	cmp	r3, #32
 8007504:	d01d      	beq.n	8007542 <UART_SetConfig+0x2a2>
 8007506:	d804      	bhi.n	8007512 <UART_SetConfig+0x272>
 8007508:	2b00      	cmp	r3, #0
 800750a:	d0cf      	beq.n	80074ac <UART_SetConfig+0x20c>
 800750c:	2b10      	cmp	r3, #16
 800750e:	d0ae      	beq.n	800746e <UART_SetConfig+0x1ce>
 8007510:	e6fc      	b.n	800730c <UART_SetConfig+0x6c>
 8007512:	2b30      	cmp	r3, #48	; 0x30
 8007514:	f47f aefa 	bne.w	800730c <UART_SetConfig+0x6c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007518:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800751c:	d0d0      	beq.n	80074c0 <UART_SetConfig+0x220>
    switch (clocksource)
 800751e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007522:	e70e      	b.n	8007342 <UART_SetConfig+0xa2>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007524:	2bc0      	cmp	r3, #192	; 0xc0
 8007526:	d0f7      	beq.n	8007518 <UART_SetConfig+0x278>
 8007528:	e6f0      	b.n	800730c <UART_SetConfig+0x6c>
 800752a:	4814      	ldr	r0, [pc, #80]	; (800757c <UART_SetConfig+0x2dc>)
 800752c:	e765      	b.n	80073fa <UART_SetConfig+0x15a>
        pclk = (uint32_t) HSI_VALUE;
 800752e:	4813      	ldr	r0, [pc, #76]	; (800757c <UART_SetConfig+0x2dc>)
 8007530:	e707      	b.n	8007342 <UART_SetConfig+0xa2>
        pclk = HAL_RCC_GetPCLK2Freq();
 8007532:	f7ff f8a9 	bl	8006688 <HAL_RCC_GetPCLK2Freq>
        break;
 8007536:	e7c1      	b.n	80074bc <UART_SetConfig+0x21c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007538:	f7ff f894 	bl	8006664 <HAL_RCC_GetPCLK1Freq>
        break;
 800753c:	e7be      	b.n	80074bc <UART_SetConfig+0x21c>
        pclk = (uint32_t) HSI_VALUE;
 800753e:	480f      	ldr	r0, [pc, #60]	; (800757c <UART_SetConfig+0x2dc>)
 8007540:	e7be      	b.n	80074c0 <UART_SetConfig+0x220>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007542:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
        pclk = (uint32_t) HSI_VALUE;
 8007546:	480d      	ldr	r0, [pc, #52]	; (800757c <UART_SetConfig+0x2dc>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007548:	f47f aefb 	bne.w	8007342 <UART_SetConfig+0xa2>
 800754c:	e7b8      	b.n	80074c0 <UART_SetConfig+0x220>
 800754e:	bf00      	nop
 8007550:	cfff69f3 	.word	0xcfff69f3
 8007554:	40008000 	.word	0x40008000
 8007558:	40013800 	.word	0x40013800
 800755c:	40004400 	.word	0x40004400
 8007560:	40004800 	.word	0x40004800
 8007564:	40004c00 	.word	0x40004c00
 8007568:	40021000 	.word	0x40021000
 800756c:	0800a28c 	.word	0x0800a28c
 8007570:	0800a27c 	.word	0x0800a27c
 8007574:	000ffcff 	.word	0x000ffcff
 8007578:	0800a278 	.word	0x0800a278
 800757c:	00f42400 	.word	0x00f42400

08007580 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007580:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8007582:	07da      	lsls	r2, r3, #31
{
 8007584:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007586:	d506      	bpl.n	8007596 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007588:	6801      	ldr	r1, [r0, #0]
 800758a:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800758c:	684a      	ldr	r2, [r1, #4]
 800758e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8007592:	4322      	orrs	r2, r4
 8007594:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007596:	079c      	lsls	r4, r3, #30
 8007598:	d506      	bpl.n	80075a8 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800759a:	6801      	ldr	r1, [r0, #0]
 800759c:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800759e:	684a      	ldr	r2, [r1, #4]
 80075a0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80075a4:	4322      	orrs	r2, r4
 80075a6:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80075a8:	0759      	lsls	r1, r3, #29
 80075aa:	d506      	bpl.n	80075ba <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80075ac:	6801      	ldr	r1, [r0, #0]
 80075ae:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80075b0:	684a      	ldr	r2, [r1, #4]
 80075b2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80075b6:	4322      	orrs	r2, r4
 80075b8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80075ba:	071a      	lsls	r2, r3, #28
 80075bc:	d506      	bpl.n	80075cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80075be:	6801      	ldr	r1, [r0, #0]
 80075c0:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80075c2:	684a      	ldr	r2, [r1, #4]
 80075c4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80075c8:	4322      	orrs	r2, r4
 80075ca:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80075cc:	06dc      	lsls	r4, r3, #27
 80075ce:	d506      	bpl.n	80075de <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80075d0:	6801      	ldr	r1, [r0, #0]
 80075d2:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80075d4:	688a      	ldr	r2, [r1, #8]
 80075d6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80075da:	4322      	orrs	r2, r4
 80075dc:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80075de:	0699      	lsls	r1, r3, #26
 80075e0:	d506      	bpl.n	80075f0 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80075e2:	6801      	ldr	r1, [r0, #0]
 80075e4:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80075e6:	688a      	ldr	r2, [r1, #8]
 80075e8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80075ec:	4322      	orrs	r2, r4
 80075ee:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80075f0:	065a      	lsls	r2, r3, #25
 80075f2:	d509      	bpl.n	8007608 <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80075f4:	6801      	ldr	r1, [r0, #0]
 80075f6:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80075f8:	684a      	ldr	r2, [r1, #4]
 80075fa:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80075fe:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007600:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007604:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007606:	d00b      	beq.n	8007620 <UART_AdvFeatureConfig+0xa0>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007608:	061b      	lsls	r3, r3, #24
 800760a:	d506      	bpl.n	800761a <UART_AdvFeatureConfig+0x9a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800760c:	6802      	ldr	r2, [r0, #0]
 800760e:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8007610:	6853      	ldr	r3, [r2, #4]
 8007612:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8007616:	430b      	orrs	r3, r1
 8007618:	6053      	str	r3, [r2, #4]
  }
}
 800761a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800761e:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007620:	684a      	ldr	r2, [r1, #4]
 8007622:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8007624:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8007628:	4322      	orrs	r2, r4
 800762a:	604a      	str	r2, [r1, #4]
 800762c:	e7ec      	b.n	8007608 <UART_AdvFeatureConfig+0x88>
 800762e:	bf00      	nop

08007630 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007634:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007638:	6804      	ldr	r4, [r0, #0]
{
 800763a:	4607      	mov	r7, r0
 800763c:	460e      	mov	r6, r1
 800763e:	4615      	mov	r5, r2
 8007640:	4699      	mov	r9, r3
 8007642:	f1b8 3fff 	cmp.w	r8, #4294967295
 8007646:	d10a      	bne.n	800765e <UART_WaitOnFlagUntilTimeout+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007648:	69e3      	ldr	r3, [r4, #28]
 800764a:	ea36 0303 	bics.w	r3, r6, r3
 800764e:	bf0c      	ite	eq
 8007650:	2301      	moveq	r3, #1
 8007652:	2300      	movne	r3, #0
 8007654:	429d      	cmp	r5, r3
 8007656:	d0f7      	beq.n	8007648 <UART_WaitOnFlagUntilTimeout+0x18>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8007658:	2000      	movs	r0, #0
}
 800765a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800765e:	69e3      	ldr	r3, [r4, #28]
 8007660:	ea36 0303 	bics.w	r3, r6, r3
 8007664:	bf0c      	ite	eq
 8007666:	2301      	moveq	r3, #1
 8007668:	2300      	movne	r3, #0
 800766a:	42ab      	cmp	r3, r5
 800766c:	d1f4      	bne.n	8007658 <UART_WaitOnFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800766e:	f7fd f9c9 	bl	8004a04 <HAL_GetTick>
 8007672:	eba0 0009 	sub.w	r0, r0, r9
 8007676:	4540      	cmp	r0, r8
 8007678:	d833      	bhi.n	80076e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800767a:	f1b8 0f00 	cmp.w	r8, #0
 800767e:	d030      	beq.n	80076e2 <UART_WaitOnFlagUntilTimeout+0xb2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007680:	683c      	ldr	r4, [r7, #0]
 8007682:	6823      	ldr	r3, [r4, #0]
 8007684:	0759      	lsls	r1, r3, #29
 8007686:	4622      	mov	r2, r4
 8007688:	d5db      	bpl.n	8007642 <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800768a:	69e3      	ldr	r3, [r4, #28]
 800768c:	051b      	lsls	r3, r3, #20
 800768e:	d5d8      	bpl.n	8007642 <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007690:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007694:	6223      	str	r3, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007696:	e854 3f00 	ldrex	r3, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800769a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800769e:	e844 3100 	strex	r1, r3, [r4]
 80076a2:	b139      	cbz	r1, 80076b4 <UART_WaitOnFlagUntilTimeout+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076a4:	e852 3f00 	ldrex	r3, [r2]
 80076a8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ac:	e842 3100 	strex	r1, r3, [r2]
 80076b0:	2900      	cmp	r1, #0
 80076b2:	d1f7      	bne.n	80076a4 <UART_WaitOnFlagUntilTimeout+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076b4:	f102 0308 	add.w	r3, r2, #8
 80076b8:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076bc:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c0:	f102 0008 	add.w	r0, r2, #8
 80076c4:	e840 3100 	strex	r1, r3, [r0]
 80076c8:	2900      	cmp	r1, #0
 80076ca:	d1f3      	bne.n	80076b4 <UART_WaitOnFlagUntilTimeout+0x84>
          huart->gState = HAL_UART_STATE_READY;
 80076cc:	2320      	movs	r3, #32
 80076ce:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
          __HAL_UNLOCK(huart);
 80076d2:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 80076d6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
          return HAL_TIMEOUT;
 80076da:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80076dc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          return HAL_TIMEOUT;
 80076e0:	e7bb      	b.n	800765a <UART_WaitOnFlagUntilTimeout+0x2a>
 80076e2:	683a      	ldr	r2, [r7, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076e4:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80076e8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ec:	e842 3100 	strex	r1, r3, [r2]
 80076f0:	2900      	cmp	r1, #0
 80076f2:	d1f7      	bne.n	80076e4 <UART_WaitOnFlagUntilTimeout+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076f4:	f102 0308 	add.w	r3, r2, #8
 80076f8:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076fc:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007700:	f102 0008 	add.w	r0, r2, #8
 8007704:	e840 3100 	strex	r1, r3, [r0]
 8007708:	2900      	cmp	r1, #0
 800770a:	d1f3      	bne.n	80076f4 <UART_WaitOnFlagUntilTimeout+0xc4>
        huart->gState = HAL_UART_STATE_READY;
 800770c:	2320      	movs	r3, #32
 800770e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        __HAL_UNLOCK(huart);
 8007712:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8007716:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
        return HAL_TIMEOUT;
 800771a:	2003      	movs	r0, #3
 800771c:	e79d      	b.n	800765a <UART_WaitOnFlagUntilTimeout+0x2a>
 800771e:	bf00      	nop

08007720 <HAL_UART_Init>:
  if (huart == NULL)
 8007720:	2800      	cmp	r0, #0
 8007722:	d066      	beq.n	80077f2 <HAL_UART_Init+0xd2>
{
 8007724:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 8007726:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 800772a:	b082      	sub	sp, #8
 800772c:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800772e:	2b00      	cmp	r3, #0
 8007730:	d04c      	beq.n	80077cc <HAL_UART_Init+0xac>
  __HAL_UART_DISABLE(huart);
 8007732:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007734:	2324      	movs	r3, #36	; 0x24
 8007736:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 800773a:	6813      	ldr	r3, [r2, #0]
 800773c:	f023 0301 	bic.w	r3, r3, #1
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007740:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8007742:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007744:	f7ff fdac 	bl	80072a0 <UART_SetConfig>
 8007748:	2801      	cmp	r0, #1
 800774a:	d03c      	beq.n	80077c6 <HAL_UART_Init+0xa6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800774c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800774e:	2b00      	cmp	r3, #0
 8007750:	d135      	bne.n	80077be <HAL_UART_Init+0x9e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007752:	6823      	ldr	r3, [r4, #0]
 8007754:	6859      	ldr	r1, [r3, #4]
 8007756:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
 800775a:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800775c:	6899      	ldr	r1, [r3, #8]
 800775e:	f021 012a 	bic.w	r1, r1, #42	; 0x2a
 8007762:	6099      	str	r1, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8007764:	6819      	ldr	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007766:	2500      	movs	r5, #0
  __HAL_UART_ENABLE(huart);
 8007768:	f041 0101 	orr.w	r1, r1, #1
 800776c:	6019      	str	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800776e:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
  tickstart = HAL_GetTick();
 8007772:	f7fd f947 	bl	8004a04 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007776:	6823      	ldr	r3, [r4, #0]
 8007778:	681a      	ldr	r2, [r3, #0]
 800777a:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 800777c:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800777e:	d40e      	bmi.n	800779e <HAL_UART_Init+0x7e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	075b      	lsls	r3, r3, #29
 8007784:	d427      	bmi.n	80077d6 <HAL_UART_Init+0xb6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007786:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8007788:	2220      	movs	r2, #32
 800778a:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800778e:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8007792:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  return HAL_OK;
 8007796:	4618      	mov	r0, r3
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007798:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 800779a:	b002      	add	sp, #8
 800779c:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800779e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80077a2:	9300      	str	r3, [sp, #0]
 80077a4:	462a      	mov	r2, r5
 80077a6:	4603      	mov	r3, r0
 80077a8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80077ac:	4620      	mov	r0, r4
 80077ae:	f7ff ff3f 	bl	8007630 <UART_WaitOnFlagUntilTimeout>
 80077b2:	b9e0      	cbnz	r0, 80077ee <HAL_UART_Init+0xce>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80077b4:	6823      	ldr	r3, [r4, #0]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	075b      	lsls	r3, r3, #29
 80077ba:	d40c      	bmi.n	80077d6 <HAL_UART_Init+0xb6>
 80077bc:	e7e3      	b.n	8007786 <HAL_UART_Init+0x66>
    UART_AdvFeatureConfig(huart);
 80077be:	4620      	mov	r0, r4
 80077c0:	f7ff fede 	bl	8007580 <UART_AdvFeatureConfig>
 80077c4:	e7c5      	b.n	8007752 <HAL_UART_Init+0x32>
    return HAL_ERROR;
 80077c6:	2001      	movs	r0, #1
}
 80077c8:	b002      	add	sp, #8
 80077ca:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 80077cc:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 80077d0:	f7fc feec 	bl	80045ac <HAL_UART_MspInit>
 80077d4:	e7ad      	b.n	8007732 <HAL_UART_Init+0x12>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80077d6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80077da:	9300      	str	r3, [sp, #0]
 80077dc:	2200      	movs	r2, #0
 80077de:	4633      	mov	r3, r6
 80077e0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80077e4:	4620      	mov	r0, r4
 80077e6:	f7ff ff23 	bl	8007630 <UART_WaitOnFlagUntilTimeout>
 80077ea:	2800      	cmp	r0, #0
 80077ec:	d0cb      	beq.n	8007786 <HAL_UART_Init+0x66>
      return HAL_TIMEOUT;
 80077ee:	2003      	movs	r0, #3
 80077f0:	e7d3      	b.n	800779a <HAL_UART_Init+0x7a>
    return HAL_ERROR;
 80077f2:	2001      	movs	r0, #1
}
 80077f4:	4770      	bx	lr
 80077f6:	bf00      	nop

080077f8 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80077f8:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 80077fc:	2b01      	cmp	r3, #1
 80077fe:	d017      	beq.n	8007830 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007800:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007802:	2324      	movs	r3, #36	; 0x24
{
 8007804:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 8007806:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800780a:	6811      	ldr	r1, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800780c:	6814      	ldr	r4, [r2, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800780e:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 8007810:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007814:	f021 5100 	bic.w	r1, r1, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 8007818:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800781a:	6643      	str	r3, [r0, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800781c:	6011      	str	r1, [r2, #0]

  huart->gState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800781e:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 8007822:	2220      	movs	r2, #32
 8007824:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84

  return HAL_OK;
}
 8007828:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 800782c:	4618      	mov	r0, r3
}
 800782e:	4770      	bx	lr
  __HAL_LOCK(huart);
 8007830:	2002      	movs	r0, #2
}
 8007832:	4770      	bx	lr

08007834 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007834:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 8007838:	2a01      	cmp	r2, #1
 800783a:	d037      	beq.n	80078ac <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;
 800783c:	4603      	mov	r3, r0

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800783e:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007840:	2024      	movs	r0, #36	; 0x24
{
 8007842:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8007844:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007848:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800784a:	6810      	ldr	r0, [r2, #0]
 800784c:	f020 0001 	bic.w	r0, r0, #1
 8007850:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007852:	6890      	ldr	r0, [r2, #8]
 8007854:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 8007858:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800785a:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800785c:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800785e:	b310      	cbz	r0, 80078a6 <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007860:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007862:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
 8007864:	4d12      	ldr	r5, [pc, #72]	; (80078b0 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007866:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800786a:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800786e:	4911      	ldr	r1, [pc, #68]	; (80078b4 <HAL_UARTEx_SetTxFifoThreshold+0x80>)
 8007870:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007874:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8007878:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 800787c:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007880:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007882:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007884:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007888:	fbb1 f1f5 	udiv	r1, r1, r5
 800788c:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 8007890:	2100      	movs	r1, #0
 8007892:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 8007896:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007898:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800789a:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 800789e:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80078a0:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 80078a4:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 80078a6:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 80078a8:	4608      	mov	r0, r1
 80078aa:	e7ef      	b.n	800788c <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 80078ac:	2002      	movs	r0, #2
}
 80078ae:	4770      	bx	lr
 80078b0:	0800a2a4 	.word	0x0800a2a4
 80078b4:	0800a2ac 	.word	0x0800a2ac

080078b8 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 80078b8:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 80078bc:	2a01      	cmp	r2, #1
 80078be:	d037      	beq.n	8007930 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 80078c0:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80078c2:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80078c4:	2024      	movs	r0, #36	; 0x24
{
 80078c6:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 80078c8:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80078cc:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 80078ce:	6810      	ldr	r0, [r2, #0]
 80078d0:	f020 0001 	bic.w	r0, r0, #1
 80078d4:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80078d6:	6890      	ldr	r0, [r2, #8]
 80078d8:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 80078dc:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80078de:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80078e0:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80078e2:	b310      	cbz	r0, 800792a <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80078e4:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80078e6:	6890      	ldr	r0, [r2, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 80078e8:	4d12      	ldr	r5, [pc, #72]	; (8007934 <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80078ea:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80078ee:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80078f2:	4911      	ldr	r1, [pc, #68]	; (8007938 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80078f4:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80078f8:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 80078fc:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8007900:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007904:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007906:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007908:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800790c:	fbb1 f1f5 	udiv	r1, r1, r5
 8007910:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 8007914:	2100      	movs	r1, #0
 8007916:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 800791a:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800791c:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800791e:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 8007922:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8007924:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 8007928:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800792a:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800792c:	4608      	mov	r0, r1
 800792e:	e7ef      	b.n	8007910 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8007930:	2002      	movs	r0, #2
}
 8007932:	4770      	bx	lr
 8007934:	0800a2a4 	.word	0x0800a2a4
 8007938:	0800a2ac 	.word	0x0800a2ac

0800793c <VBS_GetAvBusVoltage_d>:
  }
  return (temp_avBusVoltage_d);
#else
  return (pHandle->AvBusVoltage_d);
#endif
}
 800793c:	88c0      	ldrh	r0, [r0, #6]
 800793e:	4770      	bx	lr

08007940 <VBS_GetAvBusVoltage_V>:
    temp = 0U;
  }
  else
  {
#endif
    temp = (uint32_t)(pHandle->AvBusVoltage_d);
 8007940:	88c3      	ldrh	r3, [r0, #6]
    temp *= pHandle->ConversionFactor;
 8007942:	8840      	ldrh	r0, [r0, #2]
 8007944:	fb03 f000 	mul.w	r0, r3, r0
    temp /= 65536U;
#ifdef NULL_PTR_CHECK_BUS_VOLT
  }
#endif
  return ((uint16_t)temp);
}
 8007948:	0c00      	lsrs	r0, r0, #16
 800794a:	4770      	bx	lr

0800794c <Circle_Limitation>:

#if defined CIRCLE_LIMITATION_SQRT_M0
const uint16_t SqrtTable[1025] = SQRT_CIRCLE_LIMITATION;
#endif
__weak qd_t Circle_Limitation(const CircleLimitation_Handle_t *pHandle, qd_t Vqd)
{
 800794c:	b570      	push	{r4, r5, r6, lr}
    int32_t square_limit;
    int32_t vd_square_limit;
    int32_t new_q;
    int32_t new_d;

    maxModule = (int32_t)pHandle->MaxModule;
 800794e:	8803      	ldrh	r3, [r0, #0]
 8007950:	140d      	asrs	r5, r1, #16
{
 8007952:	b084      	sub	sp, #16
 8007954:	b20c      	sxth	r4, r1

    square_q = ((int32_t)(Vqd.q)) * Vqd.q;
    square_d = ((int32_t)(Vqd.d)) * Vqd.d;
 8007956:	fb05 f205 	mul.w	r2, r5, r5
    square_limit = maxModule * maxModule;
 800795a:	fb03 f303 	mul.w	r3, r3, r3
{
 800795e:	9101      	str	r1, [sp, #4]
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
    square_sum = square_q + square_d;
 8007960:	fb04 2104 	mla	r1, r4, r4, r2

    if (square_sum > square_limit)
 8007964:	428b      	cmp	r3, r1
 8007966:	da10      	bge.n	800798a <Circle_Limitation+0x3e>
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
 8007968:	8846      	ldrh	r6, [r0, #2]
 800796a:	fb06 f006 	mul.w	r0, r6, r6
    {
      if (square_d <= vd_square_limit)
 800796e:	4282      	cmp	r2, r0
 8007970:	dd14      	ble.n	800799c <Circle_Limitation+0x50>
        new_d = Vqd.d;
      }
      else
      {
        new_d = (int32_t)pHandle->MaxVd;
        if (Vqd.d < 0)
 8007972:	2d00      	cmp	r5, #0
#if defined CIRCLE_LIMITATION_SQRT_M0
        square_temp = (square_limit - vd_square_limit) / 1048576;
        new_q = SqrtTable[square_temp];
#else
        square_temp = square_limit - vd_square_limit;
        new_q = MCM_Sqrt(square_temp);
 8007974:	eba3 0000 	sub.w	r0, r3, r0
          new_d = -new_d;
 8007978:	bfb8      	it	lt
 800797a:	4276      	neglt	r6, r6
        new_q = MCM_Sqrt(square_temp);
 800797c:	f7fa f992 	bl	8001ca4 <MCM_Sqrt>
#endif
        if (Vqd.q < 0)
 8007980:	2c00      	cmp	r4, #0
        {
          new_q = - new_q;
 8007982:	bfb8      	it	lt
 8007984:	4240      	neglt	r0, r0
        }
      }
      Local_Vqd.q = (int16_t)new_q;
      Local_Vqd.d = (int16_t)new_d;
 8007986:	b235      	sxth	r5, r6
      Local_Vqd.q = (int16_t)new_q;
 8007988:	b204      	sxth	r4, r0
    }
#ifdef NULL_PTR_CHECK_CRC_LIM
  }
#endif
  return (Local_Vqd);
 800798a:	b2a4      	uxth	r4, r4
 800798c:	2000      	movs	r0, #0
 800798e:	f364 000f 	bfi	r0, r4, #0, #16
 8007992:	b2ad      	uxth	r5, r5
 8007994:	f365 401f 	bfi	r0, r5, #16, #16
}
 8007998:	b004      	add	sp, #16
 800799a:	bd70      	pop	{r4, r5, r6, pc}
        new_q = MCM_Sqrt(square_temp);
 800799c:	1a98      	subs	r0, r3, r2
 800799e:	f7fa f981 	bl	8001ca4 <MCM_Sqrt>
        if (Vqd.q < 0)
 80079a2:	2c00      	cmp	r4, #0
 80079a4:	daf0      	bge.n	8007988 <Circle_Limitation+0x3c>
          new_q = -new_q;
 80079a6:	4240      	negs	r0, r0
 80079a8:	e7ee      	b.n	8007988 <Circle_Limitation+0x3c>
 80079aa:	bf00      	nop

080079ac <MCP_ReceivedPacket>:
#include "register_interface.h"
#include "mc_config.h"
#include "mcp_config.h"

void MCP_ReceivedPacket(MCP_Handle_t *pHandle)
{
 80079ac:	b570      	push	{r4, r5, r6, lr}
    /* Nothing to do, txBuffer and txLength have not been modified */
  }
  else /* Length is 0, this is a request to send back the last packet */
  {
#endif
    packetHeader = (uint16_t *)pHandle->rxBuffer; //cstat !MISRAC2012-Rule-11.3
 80079ae:	6845      	ldr	r5, [r0, #4]
    command = (uint16_t)(*packetHeader & CMD_MASK);
 80079b0:	882a      	ldrh	r2, [r5, #0]
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 80079b2:	f402 417f 	and.w	r1, r2, #65280	; 0xff00
    command = (uint16_t)(*packetHeader & CMD_MASK);
 80079b6:	f022 0307 	bic.w	r3, r2, #7
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 80079ba:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
{
 80079be:	b082      	sub	sp, #8
 80079c0:	4604      	mov	r4, r0
    command = (uint16_t)(*packetHeader & CMD_MASK);
 80079c2:	b29b      	uxth	r3, r3
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 80079c4:	f000 8082 	beq.w	8007acc <MCP_ReceivedPacket+0x120>
    }

    motorID = (uint8_t)((*packetHeader - 1U) & MOTOR_MASK);

    
    MCI_Handle_t *pMCI = &Mci[motorID];
 80079c8:	4e71      	ldr	r6, [pc, #452]	; (8007b90 <MCP_ReceivedPacket+0x1e4>)
    motorID = (uint8_t)((*packetHeader - 1U) & MOTOR_MASK);
 80079ca:	3a01      	subs	r2, #1
    MCI_Handle_t *pMCI = &Mci[motorID];
 80079cc:	f002 0207 	and.w	r2, r2, #7
    /* Removing MCP Header from RxBuffer*/
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
 80079d0:	3502      	adds	r5, #2
    MCI_Handle_t *pMCI = &Mci[motorID];
 80079d2:	eb06 1642 	add.w	r6, r6, r2, lsl #5
    /* Commands requiering payload response must be aware of space available for the payload*/
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 80079d6:	6822      	ldr	r2, [r4, #0]
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
 80079d8:	6045      	str	r5, [r0, #4]
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 80079da:	8980      	ldrh	r0, [r0, #12]
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 80079dc:	8991      	ldrh	r1, [r2, #12]
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 80079de:	3802      	subs	r0, #2
 80079e0:	b280      	uxth	r0, r0
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 80079e2:	3901      	subs	r1, #1
    /* Initialization of the tx length, command which send back data has to increment the txLength
     * (case of Read register) */
    pHandle->txLength = 0;
 80079e4:	f04f 0c00 	mov.w	ip, #0

    switch (command)
 80079e8:	2b38      	cmp	r3, #56	; 0x38
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 80079ea:	81a0      	strh	r0, [r4, #12]
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 80079ec:	b289      	uxth	r1, r1
    pHandle->txLength = 0;
 80079ee:	f8a4 c00e 	strh.w	ip, [r4, #14]
    switch (command)
 80079f2:	d829      	bhi.n	8007a48 <MCP_ReceivedPacket+0x9c>
 80079f4:	2b38      	cmp	r3, #56	; 0x38
 80079f6:	d81e      	bhi.n	8007a36 <MCP_ReceivedPacket+0x8a>
 80079f8:	e8df f003 	tbb	[pc, r3]
 80079fc:	1d1d1d98 	.word	0x1d1d1d98
 8007a00:	1d1d1d1d 	.word	0x1d1d1d1d
 8007a04:	1d1d1da0 	.word	0x1d1d1da0
 8007a08:	1d1d1d1d 	.word	0x1d1d1d1d
 8007a0c:	1d1d1da5 	.word	0x1d1d1da5
 8007a10:	1d1d1d1d 	.word	0x1d1d1d1d
 8007a14:	1d1d1d8a 	.word	0x1d1d1d8a
 8007a18:	1d1d1d1d 	.word	0x1d1d1d1d
 8007a1c:	1d1d1d84 	.word	0x1d1d1d84
 8007a20:	1d1d1d1d 	.word	0x1d1d1d1d
 8007a24:	1d1d1daa 	.word	0x1d1d1daa
 8007a28:	1d1d1d1d 	.word	0x1d1d1d1d
 8007a2c:	1d1d1d80 	.word	0x1d1d1d80
 8007a30:	1d1d1d1d 	.word	0x1d1d1d1d
 8007a34:	92          	.byte	0x92
 8007a35:	00          	.byte	0x00
 8007a36:	2300      	movs	r3, #0
 8007a38:	2002      	movs	r0, #2
      {
        MCPResponse = MCP_CMD_UNKNOWN;
        break;
      }
    }
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8007a3a:	68a2      	ldr	r2, [r4, #8]
 8007a3c:	54d0      	strb	r0, [r2, r3]
    pHandle->txLength++;
 8007a3e:	89e3      	ldrh	r3, [r4, #14]
 8007a40:	3301      	adds	r3, #1
 8007a42:	81e3      	strh	r3, [r4, #14]
#ifdef NULL_PTR_CHECK_MCP
  }
#endif
}
 8007a44:	b002      	add	sp, #8
 8007a46:	bd70      	pop	{r4, r5, r6, pc}
    switch (command)
 8007a48:	2b60      	cmp	r3, #96	; 0x60
 8007a4a:	d839      	bhi.n	8007ac0 <MCP_ReceivedPacket+0x114>
 8007a4c:	2b47      	cmp	r3, #71	; 0x47
 8007a4e:	d93a      	bls.n	8007ac6 <MCP_ReceivedPacket+0x11a>
 8007a50:	3b48      	subs	r3, #72	; 0x48
 8007a52:	2b18      	cmp	r3, #24
 8007a54:	d8ef      	bhi.n	8007a36 <MCP_ReceivedPacket+0x8a>
 8007a56:	a201      	add	r2, pc, #4	; (adr r2, 8007a5c <MCP_ReceivedPacket+0xb0>)
 8007a58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a5c:	08007af1 	.word	0x08007af1
 8007a60:	08007a37 	.word	0x08007a37
 8007a64:	08007a37 	.word	0x08007a37
 8007a68:	08007a37 	.word	0x08007a37
 8007a6c:	08007a37 	.word	0x08007a37
 8007a70:	08007a37 	.word	0x08007a37
 8007a74:	08007a37 	.word	0x08007a37
 8007a78:	08007a37 	.word	0x08007a37
 8007a7c:	08007b89 	.word	0x08007b89
 8007a80:	08007a37 	.word	0x08007a37
 8007a84:	08007a37 	.word	0x08007a37
 8007a88:	08007a37 	.word	0x08007a37
 8007a8c:	08007a37 	.word	0x08007a37
 8007a90:	08007a37 	.word	0x08007a37
 8007a94:	08007a37 	.word	0x08007a37
 8007a98:	08007a37 	.word	0x08007a37
 8007a9c:	08007b89 	.word	0x08007b89
 8007aa0:	08007a37 	.word	0x08007a37
 8007aa4:	08007a37 	.word	0x08007a37
 8007aa8:	08007a37 	.word	0x08007a37
 8007aac:	08007a37 	.word	0x08007a37
 8007ab0:	08007a37 	.word	0x08007a37
 8007ab4:	08007a37 	.word	0x08007a37
 8007ab8:	08007a37 	.word	0x08007a37
 8007abc:	08007b89 	.word	0x08007b89
 8007ac0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ac4:	d060      	beq.n	8007b88 <MCP_ReceivedPacket+0x1dc>
 8007ac6:	4663      	mov	r3, ip
 8007ac8:	2002      	movs	r0, #2
 8007aca:	e7b6      	b.n	8007a3a <MCP_ReceivedPacket+0x8e>
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8007acc:	8980      	ldrh	r0, [r0, #12]
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8007ace:	6822      	ldr	r2, [r4, #0]
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8007ad0:	3802      	subs	r0, #2
      userCommand = (command >> 3) & 0x1f;
 8007ad2:	f3c3 03c7 	ubfx	r3, r3, #3, #8
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8007ad6:	8991      	ldrh	r1, [r2, #12]
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8007ad8:	b280      	uxth	r0, r0
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
 8007ada:	3502      	adds	r5, #2
    pHandle->txLength = 0;
 8007adc:	2200      	movs	r2, #0
    	  if (userCommand < MCP_USER_CALLBACK_MAX && MCP_UserCallBack[userCommand] != NULL)
 8007ade:	f013 0f1e 	tst.w	r3, #30
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8007ae2:	81a0      	strh	r0, [r4, #12]
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
 8007ae4:	6065      	str	r5, [r4, #4]
    pHandle->txLength = 0;
 8007ae6:	81e2      	strh	r2, [r4, #14]
    	  if (userCommand < MCP_USER_CALLBACK_MAX && MCP_UserCallBack[userCommand] != NULL)
 8007ae8:	d03d      	beq.n	8007b66 <MCP_ReceivedPacket+0x1ba>
        MCPResponse = MCP_CMD_OK;
 8007aea:	2300      	movs	r3, #0
          MCPResponse = MCP_ERROR_CALLBACK_NOT_REGISTRED;
 8007aec:	200d      	movs	r0, #13
 8007aee:	e7a4      	b.n	8007a3a <MCP_ReceivedPacket+0x8e>
        MCI_Clear_Iqdref(pMCI);
 8007af0:	4630      	mov	r0, r6
 8007af2:	f7fa f829 	bl	8001b48 <MCI_Clear_Iqdref>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8007af6:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8007af8:	2000      	movs	r0, #0
        break;
 8007afa:	e79e      	b.n	8007a3a <MCP_ReceivedPacket+0x8e>
        if (IDLE == MCI_GetSTMState(pMCI))
 8007afc:	4630      	mov	r0, r6
 8007afe:	f7f9 ff39 	bl	8001974 <MCI_GetSTMState>
 8007b02:	b128      	cbz	r0, 8007b10 <MCP_ReceivedPacket+0x164>
          (void)MCI_StopMotor(pMCI);
 8007b04:	4630      	mov	r0, r6
 8007b06:	f7f9 ff51 	bl	80019ac <MCI_StopMotor>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8007b0a:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = MCP_CMD_OK;
 8007b0c:	2000      	movs	r0, #0
 8007b0e:	e794      	b.n	8007a3a <MCP_ReceivedPacket+0x8e>
          MCPResponse = (MCI_StartMotor(pMCI)) ? MCP_CMD_OK : MCP_CMD_NOK;
 8007b10:	4630      	mov	r0, r6
 8007b12:	f7f9 ff35 	bl	8001980 <MCI_StartMotor>
 8007b16:	f080 0001 	eor.w	r0, r0, #1
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8007b1a:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = (MCI_StartMotor(pMCI)) ? MCP_CMD_OK : MCP_CMD_NOK;
 8007b1c:	b2c0      	uxtb	r0, r0
 8007b1e:	e78c      	b.n	8007a3a <MCP_ReceivedPacket+0x8e>
        (void)MCI_FaultAcknowledged(pMCI);
 8007b20:	4630      	mov	r0, r6
 8007b22:	f7f9 ff63 	bl	80019ec <MCI_FaultAcknowledged>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8007b26:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8007b28:	2000      	movs	r0, #0
        break;
 8007b2a:	e786      	b.n	8007a3a <MCP_ReceivedPacket+0x8e>
        *pHandle->txBuffer = (uint32_t) MCP_VERSION;
 8007b2c:	68a3      	ldr	r3, [r4, #8]
        pHandle->txLength = 4;
 8007b2e:	2104      	movs	r1, #4
        *pHandle->txBuffer = (uint32_t) MCP_VERSION;
 8007b30:	2201      	movs	r2, #1
        pHandle->txLength = 4;
 8007b32:	81e1      	strh	r1, [r4, #14]
        *pHandle->txBuffer = (uint32_t) MCP_VERSION;
 8007b34:	701a      	strb	r2, [r3, #0]
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8007b36:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8007b38:	2000      	movs	r0, #0
      break;
 8007b3a:	e77e      	b.n	8007a3a <MCP_ReceivedPacket+0x8e>
        MCPResponse = RI_SetRegCommandParser(pHandle, txSyncFreeSpace);
 8007b3c:	4620      	mov	r0, r4
 8007b3e:	f7fb f8e9 	bl	8002d14 <RI_SetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8007b42:	89e3      	ldrh	r3, [r4, #14]
        break;
 8007b44:	e779      	b.n	8007a3a <MCP_ReceivedPacket+0x8e>
        MCPResponse = RI_GetRegCommandParser(pHandle, txSyncFreeSpace);
 8007b46:	4620      	mov	r0, r4
 8007b48:	f7fb fcb8 	bl	80034bc <RI_GetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8007b4c:	89e3      	ldrh	r3, [r4, #14]
        break;
 8007b4e:	e774      	b.n	8007a3a <MCP_ReceivedPacket+0x8e>
        if (RUN == MCI_GetSTMState(pMCI))
 8007b50:	4630      	mov	r0, r6
 8007b52:	f7f9 ff0f 	bl	8001974 <MCI_GetSTMState>
 8007b56:	2806      	cmp	r0, #6
 8007b58:	d1d7      	bne.n	8007b0a <MCP_ReceivedPacket+0x15e>
          MCI_StopRamp(pMCI);
 8007b5a:	4630      	mov	r0, r6
 8007b5c:	f7f9 ff8c 	bl	8001a78 <MCI_StopRamp>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8007b60:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8007b62:	2000      	movs	r0, #0
 8007b64:	e769      	b.n	8007a3a <MCP_ReceivedPacket+0x8e>
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8007b66:	3901      	subs	r1, #1
      userCommand = (command >> 3) & 0x1f;
 8007b68:	f003 031f 	and.w	r3, r3, #31
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8007b6c:	b20a      	sxth	r2, r1
    	  if (userCommand < MCP_USER_CALLBACK_MAX && MCP_UserCallBack[userCommand] != NULL)
 8007b6e:	4909      	ldr	r1, [pc, #36]	; (8007b94 <MCP_ReceivedPacket+0x1e8>)
 8007b70:	f851 6023 	ldr.w	r6, [r1, r3, lsl #2]
 8007b74:	2e00      	cmp	r6, #0
 8007b76:	d0b8      	beq.n	8007aea <MCP_ReceivedPacket+0x13e>
    	    MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace, &pHandle->txLength, pHandle->txBuffer);
 8007b78:	68a3      	ldr	r3, [r4, #8]
 8007b7a:	9300      	str	r3, [sp, #0]
 8007b7c:	4629      	mov	r1, r5
 8007b7e:	f104 030e 	add.w	r3, r4, #14
 8007b82:	47b0      	blx	r6
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8007b84:	89e3      	ldrh	r3, [r4, #14]
    	    MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace, &pHandle->txLength, pHandle->txBuffer);
 8007b86:	e758      	b.n	8007a3a <MCP_ReceivedPacket+0x8e>
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8007b88:	b20a      	sxth	r2, r1
  uint8_t userCommand=0;
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	e7ef      	b.n	8007b6e <MCP_ReceivedPacket+0x1c2>
 8007b8e:	bf00      	nop
 8007b90:	2000095c 	.word	0x2000095c
 8007b94:	20001c88 	.word	0x20001c88

08007b98 <MCPA_dataLog>:

uint32_t GLOBAL_TIMESTAMP = 0;
static void MCPA_stopDataLog (MCPA_Handle_t *pHandle);

void MCPA_dataLog(MCPA_Handle_t *pHandle)
{
 8007b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#endif
    uint8_t i;
    uint16_t *logValue16;
    uint32_t *logValue;

    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 8007b9a:	7fc3      	ldrb	r3, [r0, #31]
 8007b9c:	f890 2022 	ldrb.w	r2, [r0, #34]	; 0x22
 8007ba0:	429a      	cmp	r2, r3
{
 8007ba2:	4604      	mov	r4, r0
    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 8007ba4:	d002      	beq.n	8007bac <MCPA_dataLog+0x14>
      }
    }
    else
    {
      /* nothing to log just waiting next call to MCPA_datalog*/
      pHandle->HFIndex++;
 8007ba6:	3301      	adds	r3, #1
 8007ba8:	77c3      	strb	r3, [r0, #31]
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 8007baa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (0U == pHandle->bufferIndex)
 8007bac:	8b05      	ldrh	r5, [r0, #24]
      pHandle->HFIndex = 0U;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	77c3      	strb	r3, [r0, #31]
      if (0U == pHandle->bufferIndex)
 8007bb2:	b1a5      	cbz	r5, 8007bde <MCPA_dataLog+0x46>
 8007bb4:	6961      	ldr	r1, [r4, #20]
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8007bb6:	8ba2      	ldrh	r2, [r4, #28]
 8007bb8:	42aa      	cmp	r2, r5
 8007bba:	d24e      	bcs.n	8007c5a <MCPA_dataLog+0xc2>
 8007bbc:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
        if (pHandle->MFRateBuff == 254U) /* MFRateBuff = 254 means we dump MF data once per buffer */
 8007bc0:	2bfe      	cmp	r3, #254	; 0xfe
 8007bc2:	d066      	beq.n	8007c92 <MCPA_dataLog+0xfa>
        *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after the MARK*/
 8007bc4:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
 8007bc8:	534b      	strh	r3, [r1, r5]
        pHandle->pTransportLayer->fSendPacket(pHandle->pTransportLayer, pHandle->currentBuffer, pHandle->bufferIndex + 2U,
 8007bca:	8b22      	ldrh	r2, [r4, #24]
 8007bcc:	6820      	ldr	r0, [r4, #0]
 8007bce:	3202      	adds	r2, #2
 8007bd0:	2309      	movs	r3, #9
 8007bd2:	6845      	ldr	r5, [r0, #4]
 8007bd4:	b292      	uxth	r2, r2
 8007bd6:	47a8      	blx	r5
        pHandle->bufferIndex = 0U;
 8007bd8:	2300      	movs	r3, #0
 8007bda:	8323      	strh	r3, [r4, #24]
}
 8007bdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (0U == pHandle->pTransportLayer->fGetBuffer (pHandle->pTransportLayer,
 8007bde:	4601      	mov	r1, r0
 8007be0:	2209      	movs	r2, #9
 8007be2:	f851 0b14 	ldr.w	r0, [r1], #20
 8007be6:	6803      	ldr	r3, [r0, #0]
 8007be8:	4798      	blx	r3
 8007bea:	b390      	cbz	r0, 8007c52 <MCPA_dataLog+0xba>
          *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 8007bec:	4b4b      	ldr	r3, [pc, #300]	; (8007d1c <MCPA_dataLog+0x184>)
 8007bee:	6961      	ldr	r1, [r4, #20]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	600b      	str	r3, [r1, #0]
          if (pHandle->Mark == pHandle->MarkBuff)
 8007bf4:	f894 2029 	ldrb.w	r2, [r4, #41]	; 0x29
 8007bf8:	f894 002a 	ldrb.w	r0, [r4, #42]	; 0x2a
          pHandle->MFIndex = 0U; /* Restart the motif from scratch at each buffer*/
 8007bfc:	f884 5020 	strb.w	r5, [r4, #32]
          pHandle->bufferIndex = 4U;
 8007c00:	2304      	movs	r3, #4
          if (pHandle->Mark == pHandle->MarkBuff)
 8007c02:	4290      	cmp	r0, r2
          pHandle->bufferIndex = 4U;
 8007c04:	8323      	strh	r3, [r4, #24]
          if (pHandle->Mark == pHandle->MarkBuff)
 8007c06:	d101      	bne.n	8007c0c <MCPA_dataLog+0x74>
 8007c08:	461d      	mov	r5, r3
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8007c0a:	e7d4      	b.n	8007bb6 <MCPA_dataLog+0x1e>
            pHandle->HFNumBuff = pHandle->HFNum;
 8007c0c:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
            pHandle->MFNumBuff = pHandle->MFNum;
 8007c10:	f894 1027 	ldrb.w	r1, [r4, #39]	; 0x27
            pHandle->HFRateBuff = pHandle->HFRate;
 8007c14:	f894 0021 	ldrb.w	r0, [r4, #33]	; 0x21
            pHandle->MarkBuff = pHandle->Mark;
 8007c18:	f884 202a 	strb.w	r2, [r4, #42]	; 0x2a
            pHandle->HFNumBuff = pHandle->HFNum;
 8007c1c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable, (pHandle->HFNum+pHandle->MFNum) * 4U); /* We store pointer here, so 4 bytes */
 8007c20:	185a      	adds	r2, r3, r1
            pHandle->MFNumBuff = pHandle->MFNum;
 8007c22:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8007c26:	8b63      	ldrh	r3, [r4, #26]
            pHandle->MFRateBuff = pHandle->MFRate;
 8007c28:	f894 1025 	ldrb.w	r1, [r4, #37]	; 0x25
            pHandle->HFRateBuff = pHandle->HFRate;
 8007c2c:	f884 0022 	strb.w	r0, [r4, #34]	; 0x22
          memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable, (pHandle->HFNum+pHandle->MFNum) * 4U); /* We store pointer here, so 4 bytes */
 8007c30:	0092      	lsls	r2, r2, #2
            pHandle->MFRateBuff = pHandle->MFRate;
 8007c32:	f884 1026 	strb.w	r1, [r4, #38]	; 0x26
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8007c36:	83a3      	strh	r3, [r4, #28]
          memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable, (pHandle->HFNum+pHandle->MFNum) * 4U); /* We store pointer here, so 4 bytes */
 8007c38:	e9d4 1001 	ldrd	r1, r0, [r4, #4]
 8007c3c:	f002 f920 	bl	8009e80 <memcpy>
          memcpy(pHandle->dataSizeTableBuff, pHandle->dataSizeTable, pHandle->HFNum+pHandle->MFNum); /* 1 size byte per ID*/
 8007c40:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
 8007c44:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
 8007c48:	e9d4 1003 	ldrd	r1, r0, [r4, #12]
 8007c4c:	441a      	add	r2, r3
 8007c4e:	f002 f917 	bl	8009e80 <memcpy>
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8007c52:	8b25      	ldrh	r5, [r4, #24]
 8007c54:	2d00      	cmp	r5, #0
 8007c56:	d1ad      	bne.n	8007bb4 <MCPA_dataLog+0x1c>
}
 8007c58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007c5a:	f894 6024 	ldrb.w	r6, [r4, #36]	; 0x24
        logValue16 = (uint16_t *) &pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8007c5e:	194b      	adds	r3, r1, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007c60:	b36e      	cbz	r6, 8007cbe <MCPA_dataLog+0x126>
 8007c62:	68a2      	ldr	r2, [r4, #8]
 8007c64:	eb03 0c46 	add.w	ip, r3, r6, lsl #1
 8007c68:	3a04      	subs	r2, #4
          *logValue16 = *((uint16_t *) pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007c6a:	f852 0f04 	ldr.w	r0, [r2, #4]!
 8007c6e:	8800      	ldrh	r0, [r0, #0]
 8007c70:	f823 0b02 	strh.w	r0, [r3], #2
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8007c74:	8b25      	ldrh	r5, [r4, #24]
 8007c76:	3502      	adds	r5, #2
 8007c78:	b2ad      	uxth	r5, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007c7a:	4563      	cmp	r3, ip
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8007c7c:	8325      	strh	r5, [r4, #24]
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007c7e:	d1f4      	bne.n	8007c6a <MCPA_dataLog+0xd2>
        if (pHandle->MFRateBuff < 254U)
 8007c80:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8007c84:	8ba2      	ldrh	r2, [r4, #28]
        if (pHandle->MFRateBuff < 254U)
 8007c86:	2bfd      	cmp	r3, #253	; 0xfd
 8007c88:	4618      	mov	r0, r3
 8007c8a:	d91d      	bls.n	8007cc8 <MCPA_dataLog+0x130>
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8007c8c:	4295      	cmp	r5, r2
 8007c8e:	d897      	bhi.n	8007bc0 <MCPA_dataLog+0x28>
}
 8007c90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007c92:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8007c96:	f894 0028 	ldrb.w	r0, [r4, #40]	; 0x28
 8007c9a:	4418      	add	r0, r3
 8007c9c:	4298      	cmp	r0, r3
 8007c9e:	dd91      	ble.n	8007bc4 <MCPA_dataLog+0x2c>
           *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007ca0:	68a7      	ldr	r7, [r4, #8]
           pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8007ca2:	6926      	ldr	r6, [r4, #16]
           *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007ca4:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 8007ca8:	6812      	ldr	r2, [r2, #0]
 8007caa:	514a      	str	r2, [r1, r5]
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007cac:	1c5a      	adds	r2, r3, #1
           pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8007cae:	5cf3      	ldrb	r3, [r6, r3]
 8007cb0:	441d      	add	r5, r3
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007cb2:	b2d3      	uxtb	r3, r2
           pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8007cb4:	b2ad      	uxth	r5, r5
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007cb6:	4283      	cmp	r3, r0
           pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8007cb8:	8325      	strh	r5, [r4, #24]
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007cba:	dbf3      	blt.n	8007ca4 <MCPA_dataLog+0x10c>
 8007cbc:	e782      	b.n	8007bc4 <MCPA_dataLog+0x2c>
        if (pHandle->MFRateBuff < 254U)
 8007cbe:	f894 0026 	ldrb.w	r0, [r4, #38]	; 0x26
 8007cc2:	28fd      	cmp	r0, #253	; 0xfd
 8007cc4:	f63f af71 	bhi.w	8007baa <MCPA_dataLog+0x12>
          if (pHandle->MFIndex == pHandle->MFRateBuff)
 8007cc8:	f894 3020 	ldrb.w	r3, [r4, #32]
 8007ccc:	4283      	cmp	r3, r0
 8007cce:	d007      	beq.n	8007ce0 <MCPA_dataLog+0x148>
            pHandle->MFIndex ++;
 8007cd0:	3301      	adds	r3, #1
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8007cd2:	8b25      	ldrh	r5, [r4, #24]
            pHandle->MFIndex ++;
 8007cd4:	f884 3020 	strb.w	r3, [r4, #32]
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8007cd8:	42aa      	cmp	r2, r5
 8007cda:	f4ff af73 	bcc.w	8007bc4 <MCPA_dataLog+0x2c>
}
 8007cde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007ce0:	f894 7028 	ldrb.w	r7, [r4, #40]	; 0x28
 8007ce4:	4437      	add	r7, r6
            pHandle->MFIndex = 0U;
 8007ce6:	2300      	movs	r3, #0
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007ce8:	42b7      	cmp	r7, r6
            pHandle->MFIndex = 0U;
 8007cea:	f884 3020 	strb.w	r3, [r4, #32]
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007cee:	dd12      	ble.n	8007d16 <MCPA_dataLog+0x17e>
              *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 8007cf0:	f8d4 e008 	ldr.w	lr, [r4, #8]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007cf4:	f8d4 c010 	ldr.w	ip, [r4, #16]
              logValue = (uint32_t *) &pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8007cf8:	8b25      	ldrh	r5, [r4, #24]
              *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 8007cfa:	f85e 3026 	ldr.w	r3, [lr, r6, lsl #2]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	514b      	str	r3, [r1, r5]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007d02:	f81c 3006 	ldrb.w	r3, [ip, r6]
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007d06:	1c70      	adds	r0, r6, #1
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007d08:	441d      	add	r5, r3
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007d0a:	b2c6      	uxtb	r6, r0
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007d0c:	b2ad      	uxth	r5, r5
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007d0e:	42be      	cmp	r6, r7
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007d10:	8325      	strh	r5, [r4, #24]
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007d12:	dbf2      	blt.n	8007cfa <MCPA_dataLog+0x162>
 8007d14:	e7e0      	b.n	8007cd8 <MCPA_dataLog+0x140>
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8007d16:	8b25      	ldrh	r5, [r4, #24]
 8007d18:	e7de      	b.n	8007cd8 <MCPA_dataLog+0x140>
 8007d1a:	bf00      	nop
 8007d1c:	20001d58 	.word	0x20001d58

08007d20 <MCPA_flushDataLog>:
{
  uint8_t i;
  uint16_t *logValue16;
  uint32_t *logValue;
  
  if (pHandle->bufferIndex > 0) {  /* if buffer is allocated, we must send it*/
 8007d20:	8b03      	ldrh	r3, [r0, #24]
 8007d22:	b19b      	cbz	r3, 8007d4c <MCPA_flushDataLog+0x2c>
{
 8007d24:	b570      	push	{r4, r5, r6, lr}
    if (pHandle->MFRateBuff == 254) /* In case of flush, we must respect the packet format to allow proper decoding */
 8007d26:	f890 2026 	ldrb.w	r2, [r0, #38]	; 0x26
 8007d2a:	2afe      	cmp	r2, #254	; 0xfe
 8007d2c:	4604      	mov	r4, r0
 8007d2e:	d00e      	beq.n	8007d4e <MCPA_flushDataLog+0x2e>
      {
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
        {
         logValue = (uint32_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
 8007d30:	6941      	ldr	r1, [r0, #20]
         *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
        }
      }
    logValue16 = (uint16_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
    *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after the MARK*/
 8007d32:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
 8007d36:	52ca      	strh	r2, [r1, r3]
    pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer, pHandle->bufferIndex+2, MCTL_ASYNC);
 8007d38:	8b22      	ldrh	r2, [r4, #24]
 8007d3a:	6820      	ldr	r0, [r4, #0]
 8007d3c:	3202      	adds	r2, #2
 8007d3e:	2309      	movs	r3, #9
 8007d40:	6845      	ldr	r5, [r0, #4]
 8007d42:	b292      	uxth	r2, r2
 8007d44:	47a8      	blx	r5
    pHandle->bufferIndex = 0;
 8007d46:	2300      	movs	r3, #0
 8007d48:	8323      	strh	r3, [r4, #24]
  }   
}
 8007d4a:	bd70      	pop	{r4, r5, r6, pc}
 8007d4c:	4770      	bx	lr
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007d4e:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
 8007d52:	f890 c028 	ldrb.w	ip, [r0, #40]	; 0x28
         logValue = (uint32_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
 8007d56:	6941      	ldr	r1, [r0, #20]
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007d58:	4494      	add	ip, r2
 8007d5a:	4562      	cmp	r2, ip
 8007d5c:	dae9      	bge.n	8007d32 <MCPA_flushDataLog+0x12>
         *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 8007d5e:	6886      	ldr	r6, [r0, #8]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007d60:	6905      	ldr	r5, [r0, #16]
         *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 8007d62:	f856 0022 	ldr.w	r0, [r6, r2, lsl #2]
 8007d66:	6800      	ldr	r0, [r0, #0]
 8007d68:	50c8      	str	r0, [r1, r3]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007d6a:	5ca8      	ldrb	r0, [r5, r2]
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007d6c:	3201      	adds	r2, #1
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007d6e:	4403      	add	r3, r0
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007d70:	b2d2      	uxtb	r2, r2
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007d72:	b29b      	uxth	r3, r3
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007d74:	4562      	cmp	r2, ip
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007d76:	8323      	strh	r3, [r4, #24]
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007d78:	dbf3      	blt.n	8007d62 <MCPA_flushDataLog+0x42>
 8007d7a:	e7da      	b.n	8007d32 <MCPA_flushDataLog+0x12>

08007d7c <MCPA_cfgLog>:
  pHandle->HFIndex = 0;
  pHandle->HFRateBuff =0; /* We do not want to miss any sample at the restart*/
}

uint8_t MCPA_cfgLog(MCPA_Handle_t *pHandle, uint8_t *cfgdata)
{
 8007d7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF)*/
    uint16_t newID, buffSize;
    uint8_t i;
    uint8_t *pCfgData = cfgdata;

    buffSize = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 8007d80:	880f      	ldrh	r7, [r1, #0]
{
 8007d82:	4604      	mov	r4, r0

    if (buffSize == 0)
 8007d84:	2f00      	cmp	r7, #0
 8007d86:	d044      	beq.n	8007e12 <MCPA_cfgLog+0x96>
    { 
      /* Switch Off condition */
      MCPA_stopDataLog(pHandle);
    }
    else if (buffSize > pHandle->pTransportLayer->txAsyncMaxPayload )
 8007d88:	6803      	ldr	r3, [r0, #0]
 8007d8a:	89db      	ldrh	r3, [r3, #14]
 8007d8c:	42bb      	cmp	r3, r7
 8007d8e:	d33d      	bcc.n	8007e0c <MCPA_cfgLog+0x90>
    {
      result = MCP_ERROR_NO_TXASYNC_SPACE;
    }
    else
    {
      pHandle->HFRate = *((uint8_t *)&pCfgData[2]);
 8007d90:	788b      	ldrb	r3, [r1, #2]
 8007d92:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
      pHandle->HFNum  = *((uint8_t *)&pCfgData[3]);
 8007d96:	78ca      	ldrb	r2, [r1, #3]
 8007d98:	f880 2023 	strb.w	r2, [r0, #35]	; 0x23
      pHandle->MFRate = *((uint8_t *)&pCfgData[4]);
 8007d9c:	790b      	ldrb	r3, [r1, #4]
 8007d9e:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
      pHandle->MFNum =  *((uint8_t *)&pCfgData[5]);
 8007da2:	794e      	ldrb	r6, [r1, #5]
      pCfgData = &pCfgData[6]; /* Start of the HF IDs*/

      if ((pHandle->HFNum+pHandle->MFNum) <= pHandle->nbrOfDataLog )
 8007da4:	7f83      	ldrb	r3, [r0, #30]
      pHandle->MFNum =  *((uint8_t *)&pCfgData[5]);
 8007da6:	f880 6027 	strb.w	r6, [r0, #39]	; 0x27
      if ((pHandle->HFNum+pHandle->MFNum) <= pHandle->nbrOfDataLog )
 8007daa:	4416      	add	r6, r2
 8007dac:	429e      	cmp	r6, r3
 8007dae:	dc52      	bgt.n	8007e56 <MCPA_cfgLog+0xda>
      pCfgData = &pCfgData[6]; /* Start of the HF IDs*/
 8007db0:	3106      	adds	r1, #6
      {
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8007db2:	2e00      	cmp	r6, #0
 8007db4:	d056      	beq.n	8007e64 <MCPA_cfgLog+0xe8>
 8007db6:	2500      	movs	r5, #0
 8007db8:	4688      	mov	r8, r1
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF)*/
 8007dba:	462e      	mov	r6, r5
 8007dbc:	e011      	b.n	8007de2 <MCPA_cfgLog+0x66>
      {
         newID = *((uint16_t *) pCfgData); //cstat !MISRAC2012-Rule-11.3
         (void)RI_GetPtrReg (newID, &pHandle->dataPtrTable[i]);
         /* HF Data are fixed to 2 bytes*/
         pHandle->dataSizeTable[i] = (i < pHandle->HFNum )? 2:  RI_GetIDSize(newID);
 8007dbe:	68e3      	ldr	r3, [r4, #12]
 8007dc0:	5558      	strb	r0, [r3, r5]
        pCfgData++;/* Point to the next UID */
        pCfgData++;
         logSize = logSize+pHandle->dataSizeTable[i];
 8007dc2:	68e2      	ldr	r2, [r4, #12]
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8007dc4:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
 8007dc8:	f894 0027 	ldrb.w	r0, [r4, #39]	; 0x27
         logSize = logSize+pHandle->dataSizeTable[i];
 8007dcc:	5d52      	ldrb	r2, [r2, r5]
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8007dce:	f105 0c01 	add.w	ip, r5, #1
 8007dd2:	fa5f f58c 	uxtb.w	r5, ip
 8007dd6:	4403      	add	r3, r0
         logSize = logSize+pHandle->dataSizeTable[i];
 8007dd8:	4432      	add	r2, r6
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8007dda:	429d      	cmp	r5, r3
        pCfgData++;
 8007ddc:	4641      	mov	r1, r8
         logSize = logSize+pHandle->dataSizeTable[i];
 8007dde:	b296      	uxth	r6, r2
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8007de0:	da11      	bge.n	8007e06 <MCPA_cfgLog+0x8a>
         newID = *((uint16_t *) pCfgData); //cstat !MISRAC2012-Rule-11.3
 8007de2:	f838 9b02 	ldrh.w	r9, [r8], #2
         (void)RI_GetPtrReg (newID, &pHandle->dataPtrTable[i]);
 8007de6:	6861      	ldr	r1, [r4, #4]
 8007de8:	4648      	mov	r0, r9
 8007dea:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8007dee:	f7fb ffcf 	bl	8003d90 <RI_GetPtrReg>
         pHandle->dataSizeTable[i] = (i < pHandle->HFNum )? 2:  RI_GetIDSize(newID);
 8007df2:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
 8007df6:	42ab      	cmp	r3, r5
 8007df8:	f04f 0002 	mov.w	r0, #2
 8007dfc:	d8df      	bhi.n	8007dbe <MCPA_cfgLog+0x42>
 8007dfe:	4648      	mov	r0, r9
 8007e00:	f7fb ffba 	bl	8003d78 <RI_GetIDSize>
 8007e04:	e7db      	b.n	8007dbe <MCPA_cfgLog+0x42>
      }

     /*smallest packet must be able to contain logSize Markbyte AsyncID and TimeStamp*/
     if (buffSize < (logSize + 2U + 4U))
 8007e06:	1db3      	adds	r3, r6, #6
 8007e08:	429f      	cmp	r7, r3
 8007e0a:	d21a      	bcs.n	8007e42 <MCPA_cfgLog+0xc6>
      result = MCP_ERROR_NO_TXASYNC_SPACE;
 8007e0c:	2009      	movs	r0, #9
      }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
  return result;
}
 8007e0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (pHandle->bufferIndex > 0) { /* if buffer is allocated, we must send it*/ 
 8007e12:	8b03      	ldrh	r3, [r0, #24]
  pHandle->Mark = 0;
 8007e14:	f880 7029 	strb.w	r7, [r0, #41]	; 0x29
  if (pHandle->bufferIndex > 0) { /* if buffer is allocated, we must send it*/ 
 8007e18:	b153      	cbz	r3, 8007e30 <MCPA_cfgLog+0xb4>
    logValue16 = (uint16_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
 8007e1a:	6961      	ldr	r1, [r4, #20]
    *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after the MARK*/
 8007e1c:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
 8007e20:	52ca      	strh	r2, [r1, r3]
    pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer, pHandle->bufferIndex+2, MCTL_ASYNC);
 8007e22:	8b22      	ldrh	r2, [r4, #24]
 8007e24:	6820      	ldr	r0, [r4, #0]
 8007e26:	3202      	adds	r2, #2
 8007e28:	6845      	ldr	r5, [r0, #4]
 8007e2a:	b292      	uxth	r2, r2
 8007e2c:	2309      	movs	r3, #9
 8007e2e:	47a8      	blx	r5
  pHandle->bufferIndex = 0;
 8007e30:	2000      	movs	r0, #0
  pHandle->MarkBuff = 0;
 8007e32:	f884 002a 	strb.w	r0, [r4, #42]	; 0x2a
  pHandle->HFIndex = 0;
 8007e36:	77e0      	strb	r0, [r4, #31]
  pHandle->HFRateBuff =0; /* We do not want to miss any sample at the restart*/
 8007e38:	f884 0022 	strb.w	r0, [r4, #34]	; 0x22
  pHandle->bufferIndex = 0;
 8007e3c:	8320      	strh	r0, [r4, #24]
}
 8007e3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
       pHandle->bufferTxTrigger = buffSize-logSize-2U; /* 2 is required to add the last Mark byte and NUL ASYNCID */
 8007e42:	1eba      	subs	r2, r7, #2
 8007e44:	1b92      	subs	r2, r2, r6
 8007e46:	8362      	strh	r2, [r4, #26]
       pHandle->Mark = *((uint8_t *) pCfgData);
 8007e48:	780b      	ldrb	r3, [r1, #0]
 8007e4a:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
       if (0U == pHandle->Mark)
 8007e4e:	b12b      	cbz	r3, 8007e5c <MCPA_cfgLog+0xe0>
  uint8_t result = MCP_CMD_OK;
 8007e50:	2000      	movs	r0, #0
}
 8007e52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
       result = MCP_ERROR_BAD_RAW_FORMAT;
 8007e56:	200a      	movs	r0, #10
}
 8007e58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (pHandle->bufferIndex > 0) { /* if buffer is allocated, we must send it*/ 
 8007e5c:	8b23      	ldrh	r3, [r4, #24]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d0e6      	beq.n	8007e30 <MCPA_cfgLog+0xb4>
 8007e62:	e7da      	b.n	8007e1a <MCPA_cfgLog+0x9e>
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8007e64:	2306      	movs	r3, #6
 8007e66:	e7cf      	b.n	8007e08 <MCPA_cfgLog+0x8c>

08007e68 <MPM_Clear>:
  *         measurement buffer and initialize the index.
  * @param power handle.
  * @retval none.
  */
__weak void MPM_Clear(MotorPowMeas_Handle_t *pHandle)
{
 8007e68:	b510      	push	{r4, lr}
  {
#endif
    uint16_t i;
    for (i = 0u; i < MPM_BUFFER_LENGHT; i++)
    {
      pHandle->hMeasBuffer[i] = 0;
 8007e6a:	f44f 7280 	mov.w	r2, #256	; 0x100
{
 8007e6e:	4604      	mov	r4, r0
      pHandle->hMeasBuffer[i] = 0;
 8007e70:	2100      	movs	r1, #0
 8007e72:	f002 f813 	bl	8009e9c <memset>
    }
    pHandle->hNextMeasBufferIndex = 0u;
 8007e76:	2300      	movs	r3, #0
 8007e78:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
    pHandle->hLastMeasBufferIndex = 0u;
#ifdef NULL_PTR_CHECK_MOT_POW_MES
  }
#endif
}
 8007e7c:	bd10      	pop	{r4, pc}
 8007e7e:	bf00      	nop

08007e80 <MPM_CalcElMotorPower>:
#endif
    uint16_t i;
    int32_t wAux = 0;

    /* Store the measured values in the buffer.*/
    pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 8007e80:	f8b0 2100 	ldrh.w	r2, [r0, #256]	; 0x100
    pHandle->hLastMeasBufferIndex = pHandle->hNextMeasBufferIndex;
    pHandle->hNextMeasBufferIndex++;
 8007e84:	1c53      	adds	r3, r2, #1
 8007e86:	b29b      	uxth	r3, r3
    if (pHandle->hNextMeasBufferIndex >= MPM_BUFFER_LENGHT)
 8007e88:	2b7f      	cmp	r3, #127	; 0x7f
    {
      pHandle->hNextMeasBufferIndex = 0u;
 8007e8a:	bf88      	it	hi
 8007e8c:	2300      	movhi	r3, #0
{
 8007e8e:	b500      	push	{lr}
    pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 8007e90:	f820 1012 	strh.w	r1, [r0, r2, lsl #1]
    pHandle->hLastMeasBufferIndex = pHandle->hNextMeasBufferIndex;
 8007e94:	f100 0efe 	add.w	lr, r0, #254	; 0xfe
 8007e98:	f8a0 2102 	strh.w	r2, [r0, #258]	; 0x102
      pHandle->hNextMeasBufferIndex = 0u;
 8007e9c:	f8a0 3100 	strh.w	r3, [r0, #256]	; 0x100
    int32_t wAux = 0;
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	1e83      	subs	r3, r0, #2
    }
    /* Compute the average measured motor power */
    for (i = 0u; i < MPM_BUFFER_LENGHT; i++)
    {
      wAux += (int32_t)(pHandle->hMeasBuffer[i]);
 8007ea4:	f933 cf02 	ldrsh.w	ip, [r3, #2]!
    for (i = 0u; i < MPM_BUFFER_LENGHT; i++)
 8007ea8:	4573      	cmp	r3, lr
      wAux += (int32_t)(pHandle->hMeasBuffer[i]);
 8007eaa:	4462      	add	r2, ip
    for (i = 0u; i < MPM_BUFFER_LENGHT; i++)
 8007eac:	d1fa      	bne.n	8007ea4 <MPM_CalcElMotorPower+0x24>
    }
    wAux /= ((int32_t)MPM_BUFFER_LENGHT);
 8007eae:	2a00      	cmp	r2, #0
 8007eb0:	bfb8      	it	lt
 8007eb2:	327f      	addlt	r2, #127	; 0x7f
 8007eb4:	11d2      	asrs	r2, r2, #7
    pHandle->hAvrgElMotorPowerW = (int16_t)wAux;
 8007eb6:	f8a0 2104 	strh.w	r2, [r0, #260]	; 0x104
  }
#endif

  /* Return the last measured motor power */
  return CurrentMotorPower;
}
 8007eba:	4608      	mov	r0, r1
 8007ebc:	f85d fb04 	ldr.w	pc, [sp], #4

08007ec0 <MPM_GetAvrgElMotorPowerW>:
#ifdef NULL_PTR_CHECK_MOT_POW_MES
  return ((MC_NULL == pHandle) ? 0 : pHandle->hAvrgElMotorPowerW);
#else
  return (pHandle->hAvrgElMotorPowerW);
#endif
}
 8007ec0:	f9b0 0104 	ldrsh.w	r0, [r0, #260]	; 0x104
 8007ec4:	4770      	bx	lr
 8007ec6:	bf00      	nop

08007ec8 <NTC_SetFaultState>:
    hFault = MC_SW_ERROR;
  }
  else
  {
#endif
    if (pHandle->hAvTemp_d > pHandle->hOverTempThreshold)
 8007ec8:	8a03      	ldrh	r3, [r0, #16]
 8007eca:	8b42      	ldrh	r2, [r0, #26]
 8007ecc:	429a      	cmp	r2, r3
 8007ece:	d306      	bcc.n	8007ede <NTC_SetFaultState+0x16>
    {
      hFault = MC_OVER_TEMP;
    }
    else if (pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold)
 8007ed0:	8b82      	ldrh	r2, [r0, #28]
 8007ed2:	429a      	cmp	r2, r3
 8007ed4:	d901      	bls.n	8007eda <NTC_SetFaultState+0x12>
    {
      hFault = MC_NO_ERROR;
 8007ed6:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return hFault;
}
 8007ed8:	4770      	bx	lr
      hFault = pHandle->hFaultState;
 8007eda:	8ac0      	ldrh	r0, [r0, #22]
 8007edc:	4770      	bx	lr
      hFault = MC_OVER_TEMP;
 8007ede:	2008      	movs	r0, #8
 8007ee0:	4770      	bx	lr
 8007ee2:	bf00      	nop

08007ee4 <NTC_Clear>:
    /* nothing to do */
  }
  else
  {
#endif
    pHandle->hAvTemp_d = 0U;
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	8203      	strh	r3, [r0, #16]
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
}
 8007ee8:	4770      	bx	lr
 8007eea:	bf00      	nop

08007eec <NTC_Init>:
{
 8007eec:	b510      	push	{r4, lr}
    if (REAL_SENSOR == pHandle->bSensorType)
 8007eee:	7803      	ldrb	r3, [r0, #0]
{
 8007ef0:	4604      	mov	r4, r0
    if (REAL_SENSOR == pHandle->bSensorType)
 8007ef2:	b123      	cbz	r3, 8007efe <NTC_Init+0x12>
      pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8007ef4:	8a43      	ldrh	r3, [r0, #18]
 8007ef6:	8203      	strh	r3, [r0, #16]
      pHandle->hFaultState = MC_NO_ERROR;
 8007ef8:	2200      	movs	r2, #0
 8007efa:	82c2      	strh	r2, [r0, #22]
}
 8007efc:	bd10      	pop	{r4, pc}
      pHandle->convHandle = RCM_RegisterRegConv(&pHandle->TempRegConv);
 8007efe:	3004      	adds	r0, #4
 8007f00:	f7fb ffe8 	bl	8003ed4 <RCM_RegisterRegConv>
 8007f04:	f884 0026 	strb.w	r0, [r4, #38]	; 0x26
      NTC_Clear(pHandle);
 8007f08:	4620      	mov	r0, r4
 8007f0a:	f7ff ffeb 	bl	8007ee4 <NTC_Clear>
}
 8007f0e:	bd10      	pop	{r4, pc}

08007f10 <NTC_CalcAvTemp>:
  *  @p pHandle : Pointer on Handle structure of TemperatureSensor component
  *
  *  @r Fault status : Error reported in case of an over temperature detection
  */
__weak uint16_t NTC_CalcAvTemp(NTC_Handle_t *pHandle)
{
 8007f10:	b510      	push	{r4, lr}
    returnValue = 0U;
  }
  else
  {
#endif
    if (REAL_SENSOR == pHandle->bSensorType)
 8007f12:	7803      	ldrb	r3, [r0, #0]
{
 8007f14:	4604      	mov	r4, r0
    if (REAL_SENSOR == pHandle->bSensorType)
 8007f16:	b113      	cbz	r3, 8007f1e <NTC_CalcAvTemp+0xe>

      pHandle->hFaultState = NTC_SetFaultState(pHandle);
    }
    else  /* case VIRTUAL_SENSOR */
    {
      pHandle->hFaultState = MC_NO_ERROR;
 8007f18:	2000      	movs	r0, #0
 8007f1a:	82e0      	strh	r0, [r4, #22]
    returnValue = pHandle->hFaultState;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 8007f1c:	bd10      	pop	{r4, pc}
      hAux = RCM_ExecRegularConv(pHandle->convHandle);
 8007f1e:	f890 0026 	ldrb.w	r0, [r0, #38]	; 0x26
 8007f22:	f7fc f8bf 	bl	80040a4 <RCM_ExecRegularConv>
      if (0xFFFFU == hAux)
 8007f26:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007f2a:	4298      	cmp	r0, r3
 8007f2c:	d007      	beq.n	8007f3e <NTC_CalcAvTemp+0x2e>
        wtemp = (uint32_t)(pHandle->hLowPassFilterBW) - 1U;
 8007f2e:	8b23      	ldrh	r3, [r4, #24]
        wtemp *= ((uint32_t)pHandle->hAvTemp_d);
 8007f30:	8a22      	ldrh	r2, [r4, #16]
        wtemp = (uint32_t)(pHandle->hLowPassFilterBW) - 1U;
 8007f32:	1e59      	subs	r1, r3, #1
        wtemp += hAux;
 8007f34:	fb01 0002 	mla	r0, r1, r2, r0
        wtemp /= ((uint32_t)pHandle->hLowPassFilterBW);
 8007f38:	fbb0 f0f3 	udiv	r0, r0, r3
        pHandle->hAvTemp_d = (uint16_t)wtemp;
 8007f3c:	8220      	strh	r0, [r4, #16]
      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 8007f3e:	4620      	mov	r0, r4
 8007f40:	f7ff ffc2 	bl	8007ec8 <NTC_SetFaultState>
 8007f44:	82e0      	strh	r0, [r4, #22]
}
 8007f46:	bd10      	pop	{r4, pc}

08007f48 <NTC_GetAvTemp_C>:
  else
  {
#endif
    int32_t wTemp;

    if (REAL_SENSOR == pHandle->bSensorType)
 8007f48:	7803      	ldrb	r3, [r0, #0]
 8007f4a:	b95b      	cbnz	r3, 8007f64 <NTC_GetAvTemp_C+0x1c>
    {
      wTemp = (int32_t)pHandle->hAvTemp_d;
 8007f4c:	8a02      	ldrh	r2, [r0, #16]
      wTemp -= ((int32_t)pHandle->wV0);
 8007f4e:	6a01      	ldr	r1, [r0, #32]
      wTemp *= pHandle->hSensitivity;
 8007f50:	f9b0 301e 	ldrsh.w	r3, [r0, #30]
#ifndef FULL_MISRA_C_COMPLIANCY_NTC_TEMP
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8007f54:	8c80      	ldrh	r0, [r0, #36]	; 0x24
      wTemp -= ((int32_t)pHandle->wV0);
 8007f56:	1a52      	subs	r2, r2, r1
      wTemp *= pHandle->hSensitivity;
 8007f58:	fb02 f303 	mul.w	r3, r2, r3
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8007f5c:	eb00 4023 	add.w	r0, r0, r3, asr #16
    returnValue = (int16_t)wTemp;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 8007f60:	b200      	sxth	r0, r0
 8007f62:	4770      	bx	lr
      wTemp = (int32_t)pHandle->hExpectedTemp_C;
 8007f64:	8a80      	ldrh	r0, [r0, #20]
}
 8007f66:	b200      	sxth	r0, r0
 8007f68:	4770      	bx	lr
 8007f6a:	bf00      	nop

08007f6c <PID_HandleInit>:
  {
#endif
    pHandle->hKpGain =  pHandle->hDefKpGain;
    pHandle->hKiGain =  pHandle->hDefKiGain;
    pHandle->hKdGain =  pHandle->hDefKdGain;
    pHandle->wIntegralTerm = 0;
 8007f6c:	2300      	movs	r3, #0
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8007f6e:	6801      	ldr	r1, [r0, #0]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8007f70:	8c02      	ldrh	r2, [r0, #32]
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8007f72:	6041      	str	r1, [r0, #4]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8007f74:	8442      	strh	r2, [r0, #34]	; 0x22
    pHandle->wIntegralTerm = 0;
 8007f76:	6083      	str	r3, [r0, #8]
    pHandle->wPrevProcessVarError = 0;
 8007f78:	6283      	str	r3, [r0, #40]	; 0x28
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007f7a:	4770      	bx	lr

08007f7c <PID_SetKP>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKpGain = hKpGain;
 8007f7c:	8081      	strh	r1, [r0, #4]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007f7e:	4770      	bx	lr

08007f80 <PID_SetKI>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKiGain = hKiGain;
 8007f80:	80c1      	strh	r1, [r0, #6]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007f82:	4770      	bx	lr

08007f84 <PID_GetKP>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKpGain);
#else
  return (pHandle->hKpGain);
#endif
}
 8007f84:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8007f88:	4770      	bx	lr
 8007f8a:	bf00      	nop

08007f8c <PID_GetKI>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKiGain);
#else
  return (pHandle->hKiGain);
#endif
}
 8007f8c:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 8007f90:	4770      	bx	lr
 8007f92:	bf00      	nop

08007f94 <PID_SetIntegralTerm>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wIntegralTerm = wIntegralTermValue;
 8007f94:	6081      	str	r1, [r0, #8]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return;
}
 8007f96:	4770      	bx	lr

08007f98 <PID_GetKPDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKpDivisorPOW2);
#else
  return (pHandle->hKpDivisorPOW2);
#endif
}
 8007f98:	8b80      	ldrh	r0, [r0, #28]
 8007f9a:	4770      	bx	lr

08007f9c <PID_SetKPDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	408b      	lsls	r3, r1
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
 8007fa0:	8381      	strh	r1, [r0, #28]
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 8007fa2:	8303      	strh	r3, [r0, #24]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007fa4:	4770      	bx	lr
 8007fa6:	bf00      	nop

08007fa8 <PID_GetKIDivisor>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisor);
#else
  return (pHandle->hKiDivisor);
#endif
}
 8007fa8:	8b40      	ldrh	r0, [r0, #26]
 8007faa:	4770      	bx	lr

08007fac <PID_GetKIDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisorPOW2);
#else
  return (pHandle->hKiDivisorPOW2);
#endif
}
 8007fac:	8bc0      	ldrh	r0, [r0, #30]
 8007fae:	4770      	bx	lr

08007fb0 <PID_SetLowerIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wLowerIntegralLimit = wLowerLimit;
 8007fb0:	6101      	str	r1, [r0, #16]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007fb2:	4770      	bx	lr

08007fb4 <PID_SetUpperIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wUpperIntegralLimit = wUpperLimit;
 8007fb4:	60c1      	str	r1, [r0, #12]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007fb6:	4770      	bx	lr

08007fb8 <PID_SetKIDivisorPOW2>:
{
 8007fb8:	b538      	push	{r3, r4, r5, lr}
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8007fba:	2301      	movs	r3, #1
{
 8007fbc:	460c      	mov	r4, r1
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8007fbe:	408b      	lsls	r3, r1
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8007fc0:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8007fc4:	40a1      	lsls	r1, r4
    pHandle->hKiDivisorPOW2 = hKiDivisorPOW2;
 8007fc6:	83c4      	strh	r4, [r0, #30]
    pHandle->hKiDivisor = (uint16_t)wKiDiv;
 8007fc8:	8343      	strh	r3, [r0, #26]
{
 8007fca:	4605      	mov	r5, r0
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8007fcc:	f7ff fff2 	bl	8007fb4 <PID_SetUpperIntegralTermLimit>
    PID_SetLowerIntegralTermLimit(pHandle, (int32_t)(-INT16_MAX) * (int32_t)wKiDiv);
 8007fd0:	4902      	ldr	r1, [pc, #8]	; (8007fdc <PID_SetKIDivisorPOW2+0x24>)
 8007fd2:	4628      	mov	r0, r5
 8007fd4:	40a1      	lsls	r1, r4
 8007fd6:	f7ff ffeb 	bl	8007fb0 <PID_SetLowerIntegralTermLimit>
}
 8007fda:	bd38      	pop	{r3, r4, r5, pc}
 8007fdc:	ffff8001 	.word	0xffff8001

08007fe0 <PID_SetKD>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKdGain = hKdGain;
 8007fe0:	8441      	strh	r1, [r0, #34]	; 0x22
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007fe2:	4770      	bx	lr

08007fe4 <PID_GetKD>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKdGain);
#else
  return (pHandle->hKdGain);
#endif
}
 8007fe4:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	; 0x22
 8007fe8:	4770      	bx	lr
 8007fea:	bf00      	nop

08007fec <PID_GetKDDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKdDivisorPOW2);
#else
  return (pHandle->hKdDivisorPOW2);
#endif
}
 8007fec:	8cc0      	ldrh	r0, [r0, #38]	; 0x26
 8007fee:	4770      	bx	lr

08007ff0 <PID_SetKDDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	408b      	lsls	r3, r1
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
 8007ff4:	84c1      	strh	r1, [r0, #38]	; 0x26
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8007ff6:	8483      	strh	r3, [r0, #36]	; 0x24
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007ff8:	4770      	bx	lr
 8007ffa:	bf00      	nop

08007ffc <PI_Controller>:
    int32_t wDischarge = 0;
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;

    /* Proportional term computation*/
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8007ffc:	f9b0 3004 	ldrsh.w	r3, [r0, #4]

    /* Integral term computation */
    if (0 == pHandle->hKiGain)
 8008000:	f9b0 2006 	ldrsh.w	r2, [r0, #6]
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 8008004:	f9b0 c014 	ldrsh.w	ip, [r0, #20]
{
 8008008:	b510      	push	{r4, lr}
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 800800a:	fb01 f303 	mul.w	r3, r1, r3
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 800800e:	f9b0 e016 	ldrsh.w	lr, [r0, #22]
    if (0 == pHandle->hKiGain)
 8008012:	b162      	cbz	r2, 800802e <PI_Controller+0x32>
    {
      pHandle->wIntegralTerm = 0;
    }
    else
    {
      wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 8008014:	fb01 f202 	mul.w	r2, r1, r2
      wIntegral_sum_temp = pHandle->wIntegralTerm + wIntegral_Term;
 8008018:	6881      	ldr	r1, [r0, #8]

      if (wIntegral_sum_temp < 0)
 800801a:	188c      	adds	r4, r1, r2
 800801c:	d420      	bmi.n	8008060 <PI_Controller+0x64>
          /* Nothing to do */
        }
      }
      else
      {
        if (pHandle->wIntegralTerm < 0)
 800801e:	2900      	cmp	r1, #0
 8008020:	db2a      	blt.n	8008078 <PI_Controller+0x7c>
        {
          /* Nothing to do */
        }
      }

      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8008022:	68c2      	ldr	r2, [r0, #12]
 8008024:	42a2      	cmp	r2, r4
 8008026:	db02      	blt.n	800802e <PI_Controller+0x32>
      {
        pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
      }
      else if (wIntegral_sum_temp < pHandle->wLowerIntegralLimit)
 8008028:	6902      	ldr	r2, [r0, #16]
 800802a:	42a2      	cmp	r2, r4
 800802c:	dd22      	ble.n	8008074 <PI_Controller+0x78>
    /* WARNING: the below instruction is not MISRA compliant, user should verify
               that Cortex-M3 assembly instruction ASR (arithmetic shift right)
               is used by the compiler to perform the shifts (instead of LSR
               logical shift right)*/
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    wOutput_32 = (wProportional_Term >> pHandle->hKpDivisorPOW2) + (pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2);
 800802e:	8b81      	ldrh	r1, [r0, #28]
 8008030:	410b      	asrs	r3, r1
 8008032:	8bc1      	ldrh	r1, [r0, #30]
 8008034:	fa42 f101 	asr.w	r1, r2, r1
 8008038:	440b      	add	r3, r1
#else
    wOutput_32 = (wProportional_Term / (int32_t)pHandle->hKpDivisor)
              + (pHandle->wIntegralTerm / (int32_t)pHandle->hKiDivisor);
#endif

    if (wOutput_32 > hUpperOutputLimit)
 800803a:	459c      	cmp	ip, r3
 800803c:	da05      	bge.n	800804a <PI_Controller+0x4e>
    {
      wDischarge = hUpperOutputLimit - wOutput_32;
 800803e:	ebac 0303 	sub.w	r3, ip, r3
    else
    {
      /* Nothing to do here */
    }

    pHandle->wIntegralTerm += wDischarge;
 8008042:	441a      	add	r2, r3
 8008044:	6082      	str	r2, [r0, #8]
    returnValue = (int16_t)wOutput_32;
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return (returnValue);
}
 8008046:	4660      	mov	r0, ip
 8008048:	bd10      	pop	{r4, pc}
    else if (wOutput_32 < hLowerOutputLimit)
 800804a:	459e      	cmp	lr, r3
      wDischarge = hLowerOutputLimit - wOutput_32;
 800804c:	bfc9      	itett	gt
 800804e:	ebae 0303 	subgt.w	r3, lr, r3
    returnValue = (int16_t)wOutput_32;
 8008052:	fa0f fc83 	sxthle.w	ip, r3
    pHandle->wIntegralTerm += wDischarge;
 8008056:	18d2      	addgt	r2, r2, r3
 8008058:	46f4      	movgt	ip, lr
 800805a:	6082      	str	r2, [r0, #8]
}
 800805c:	4660      	mov	r0, ip
 800805e:	bd10      	pop	{r4, pc}
        if (pHandle->wIntegralTerm > 0)
 8008060:	2900      	cmp	r1, #0
 8008062:	ddde      	ble.n	8008022 <PI_Controller+0x26>
          if (wIntegral_Term > 0)
 8008064:	2a00      	cmp	r2, #0
 8008066:	dddc      	ble.n	8008022 <PI_Controller+0x26>
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8008068:	68c2      	ldr	r2, [r0, #12]
 800806a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800806e:	428a      	cmp	r2, r1
 8008070:	d1dd      	bne.n	800802e <PI_Controller+0x32>
            wIntegral_sum_temp = INT32_MAX;
 8008072:	4614      	mov	r4, r2
 8008074:	4622      	mov	r2, r4
 8008076:	e7da      	b.n	800802e <PI_Controller+0x32>
            wIntegral_sum_temp = -INT32_MAX;
 8008078:	4902      	ldr	r1, [pc, #8]	; (8008084 <PI_Controller+0x88>)
 800807a:	ea34 0422 	bics.w	r4, r4, r2, asr #32
 800807e:	bf28      	it	cs
 8008080:	460c      	movcs	r4, r1
 8008082:	e7ce      	b.n	8008022 <PI_Controller+0x26>
 8008084:	80000001 	.word	0x80000001

08008088 <PQD_CalcElMotorPower>:
  {
#endif
    int32_t wAux;
    int32_t wAux2;
    int32_t wAux3;
    qd_t Iqd = pHandle->pFOCVars->Iqd;
 8008088:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
{
 800808c:	b570      	push	{r4, r5, r6, lr}
    qd_t Vqd = pHandle->pFOCVars->Vqd;

    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 800808e:	8b11      	ldrh	r1, [r2, #24]
 8008090:	89d4      	ldrh	r4, [r2, #14]
    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
 8008092:	8993      	ldrh	r3, [r2, #12]
 8008094:	8ad2      	ldrh	r2, [r2, #22]
    wAux /= 65536;

    wAux2 = pHandle->wConvFact * (int32_t)VBS_GetAvBusVoltage_V(pHandle->pVBS);
 8008096:	f8d0 6108 	ldr.w	r6, [r0, #264]	; 0x108
{
 800809a:	4605      	mov	r5, r0
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 800809c:	fb14 f401 	smulbb	r4, r4, r1
    wAux2 = pHandle->wConvFact * (int32_t)VBS_GetAvBusVoltage_V(pHandle->pVBS);
 80080a0:	f8d0 0110 	ldr.w	r0, [r0, #272]	; 0x110
    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
 80080a4:	fb13 4402 	smlabb	r4, r3, r2, r4
    wAux2 = pHandle->wConvFact * (int32_t)VBS_GetAvBusVoltage_V(pHandle->pVBS);
 80080a8:	f7ff fc4a 	bl	8007940 <VBS_GetAvBusVoltage_V>
    wAux /= 65536;
 80080ac:	1e23      	subs	r3, r4, #0
    wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 80080ae:	490f      	ldr	r1, [pc, #60]	; (80080ec <PQD_CalcElMotorPower+0x64>)
    wAux2 = pHandle->wConvFact * (int32_t)VBS_GetAvBusVoltage_V(pHandle->pVBS);
 80080b0:	fb06 f000 	mul.w	r0, r6, r0
    wAux /= 65536;
 80080b4:	bfb8      	it	lt
 80080b6:	f503 437f 	addlt.w	r3, r3, #65280	; 0xff00
    wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 80080ba:	ea4f 72e0 	mov.w	r2, r0, asr #31
    wAux /= 65536;
 80080be:	bfb8      	it	lt
 80080c0:	33ff      	addlt	r3, #255	; 0xff
    wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 80080c2:	fb81 1000 	smull	r1, r0, r1, r0
 80080c6:	ebc2 10a0 	rsb	r0, r2, r0, asr #6
    wAux /= 65536;
 80080ca:	141b      	asrs	r3, r3, #16

    wAux3 = wAux * wAux2;
 80080cc:	fb00 f303 	mul.w	r3, r0, r3
    wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
    wAux3 /= 10;
    wAux3 /= 65536;
 80080d0:	4907      	ldr	r1, [pc, #28]	; (80080f0 <PQD_CalcElMotorPower+0x68>)
    wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
 80080d2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80080d6:	005b      	lsls	r3, r3, #1
    wAux3 /= 65536;
 80080d8:	fb81 2103 	smull	r2, r1, r1, r3
 80080dc:	17db      	asrs	r3, r3, #31

    (void)MPM_CalcElMotorPower(&pHandle->_super, (int16_t)wAux3);
 80080de:	4628      	mov	r0, r5
 80080e0:	ebc3 41a1 	rsb	r1, r3, r1, asr #18
#ifdef NULL_PTR_MOT_POW_MEAS
  }
#endif
}
 80080e4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    (void)MPM_CalcElMotorPower(&pHandle->_super, (int16_t)wAux3);
 80080e8:	f7ff beca 	b.w	8007e80 <MPM_CalcElMotorPower>
 80080ec:	1b4e81b5 	.word	0x1b4e81b5
 80080f0:	66666667 	.word	0x66666667

080080f4 <startTimers>:
  *          usually performed in the Init method accordingly with the configuration)
  * @param  none
  * @retval none
  */
__weak void startTimers(void)
{
 80080f4:	b430      	push	{r4, r5}
  *         (*) value not defined in all devices.
  * @retval State of Periphs (1 or 0).
  */
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
{
  return ((READ_BIT(RCC->APB1ENR1, Periphs) == Periphs) ? 1UL : 0UL);
 80080f6:	4b18      	ldr	r3, [pc, #96]	; (8008158 <startTimers+0x64>)
 80080f8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80080fa:	07d2      	lsls	r2, r2, #31
 80080fc:	b082      	sub	sp, #8
 80080fe:	d415      	bmi.n	800812c <startTimers+0x38>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8008100:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008102:	f042 0201 	orr.w	r2, r2, #1
 8008106:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8008108:	6d9a      	ldr	r2, [r3, #88]	; 0x58
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800810a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800810e:	f002 0201 	and.w	r2, r2, #1
 8008112:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8008114:	9a01      	ldr	r2, [sp, #4]
 8008116:	694a      	ldr	r2, [r1, #20]
 8008118:	f042 0201 	orr.w	r2, r2, #1
 800811c:	614a      	str	r2, [r1, #20]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 800811e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008120:	f022 0201 	bic.w	r2, r2, #1
 8008124:	659a      	str	r2, [r3, #88]	; 0x58
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
    LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_UPDATE);
    LL_TIM_GenerateEvent_UPDATE(TIM2);
    LL_TIM_SetTriggerOutput(TIM2, trigOut);
  }
}
 8008126:	b002      	add	sp, #8
 8008128:	bc30      	pop	{r4, r5}
 800812a:	4770      	bx	lr
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
 800812c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008130:	4c0a      	ldr	r4, [pc, #40]	; (800815c <startTimers+0x68>)
 8008132:	685a      	ldr	r2, [r3, #4]
 8008134:	6859      	ldr	r1, [r3, #4]
 8008136:	4d0a      	ldr	r5, [pc, #40]	; (8008160 <startTimers+0x6c>)
 8008138:	4021      	ands	r1, r4
 800813a:	f041 0120 	orr.w	r1, r1, #32
 800813e:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008140:	6958      	ldr	r0, [r3, #20]
 8008142:	f040 0001 	orr.w	r0, r0, #1
 8008146:	6158      	str	r0, [r3, #20]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008148:	6859      	ldr	r1, [r3, #4]
 800814a:	402a      	ands	r2, r5
 800814c:	4021      	ands	r1, r4
 800814e:	430a      	orrs	r2, r1
 8008150:	605a      	str	r2, [r3, #4]
}
 8008152:	b002      	add	sp, #8
 8008154:	bc30      	pop	{r4, r5}
 8008156:	4770      	bx	lr
 8008158:	40021000 	.word	0x40021000
 800815c:	fdffff8f 	.word	0xfdffff8f
 8008160:	02000070 	.word	0x02000070

08008164 <waitForPolarizationEnd>:
  {
#endif
    uint16_t hCalibrationPeriodCounter;
    uint16_t hMaxPeriodsNumber;

    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 8008164:	3201      	adds	r2, #1
{
 8008166:	b570      	push	{r4, r5, r6, lr}
    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 8008168:	0852      	lsrs	r2, r2, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 800816a:	f06f 0602 	mvn.w	r6, #2
 800816e:	0155      	lsls	r5, r2, #5
 8008170:	6106      	str	r6, [r0, #16]

    /* Wait for NB_CONVERSIONS to be executed */
    LL_TIM_ClearFlag_CC1(TIMx);
    hCalibrationPeriodCounter = 0u;
 8008172:	2200      	movs	r2, #0
    while (*cnt < NB_CONVERSIONS)
 8008174:	f893 c000 	ldrb.w	ip, [r3]
 8008178:	f1bc 0f0f 	cmp.w	ip, #15
    {
      if ((uint32_t)ERROR == LL_TIM_IsActiveFlag_CC1(TIMx))
      {
        LL_TIM_ClearFlag_CC1(TIMx);
        hCalibrationPeriodCounter++;
 800817c:	f102 0e01 	add.w	lr, r2, #1
    while (*cnt < NB_CONVERSIONS)
 8008180:	d80c      	bhi.n	800819c <waitForPolarizationEnd+0x38>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8008182:	6904      	ldr	r4, [r0, #16]
 8008184:	07a4      	lsls	r4, r4, #30
 8008186:	d5f5      	bpl.n	8008174 <waitForPolarizationEnd+0x10>
        hCalibrationPeriodCounter++;
 8008188:	fa1f f28e 	uxth.w	r2, lr
        if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 800818c:	4295      	cmp	r5, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 800818e:	6106      	str	r6, [r0, #16]
 8008190:	d8f0      	bhi.n	8008174 <waitForPolarizationEnd+0x10>
        {
          if (*cnt < NB_CONVERSIONS)
 8008192:	781c      	ldrb	r4, [r3, #0]
 8008194:	2c0f      	cmp	r4, #15
 8008196:	d8ed      	bhi.n	8008174 <waitForPolarizationEnd+0x10>
          {
            *SWerror = 1u;
 8008198:	2301      	movs	r3, #1
 800819a:	800b      	strh	r3, [r1, #0]
      }
    }
#ifdef NULL_POW_COM
  }
#endif
}
 800819c:	bd70      	pop	{r4, r5, r6, pc}
 800819e:	bf00      	nop

080081a0 <R3_2_ADCxInit>:
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80081a0:	6883      	ldr	r3, [r0, #8]
 80081a2:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80081a6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80081aa:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80081ac:	6883      	ldr	r3, [r0, #8]
 80081ae:	00d9      	lsls	r1, r3, #3
    }
  }
}

static void R3_2_ADCxInit(ADC_TypeDef *ADCx)
{
 80081b0:	b082      	sub	sp, #8
 80081b2:	d418      	bmi.n	80081e6 <R3_2_ADCxInit+0x46>
    /* Wait for Regulator Startup time, once for both */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
                                         * (SystemCoreClock / (100000UL * 2UL)));
 80081b4:	4b24      	ldr	r3, [pc, #144]	; (8008248 <R3_2_ADCxInit+0xa8>)
  MODIFY_REG(ADCx->CR,
 80081b6:	6882      	ldr	r2, [r0, #8]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	4924      	ldr	r1, [pc, #144]	; (800824c <R3_2_ADCxInit+0xac>)
 80081bc:	099b      	lsrs	r3, r3, #6
 80081be:	f022 4210 	bic.w	r2, r2, #2415919104	; 0x90000000
 80081c2:	fba1 1303 	umull	r1, r3, r1, r3
 80081c6:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80081ca:	099b      	lsrs	r3, r3, #6
 80081cc:	005b      	lsls	r3, r3, #1
 80081ce:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80081d2:	6082      	str	r2, [r0, #8]
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
 80081d4:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80081d6:	9b01      	ldr	r3, [sp, #4]
 80081d8:	b12b      	cbz	r3, 80081e6 <R3_2_ADCxInit+0x46>
    {
      wait_loop_index--;
 80081da:	9b01      	ldr	r3, [sp, #4]
 80081dc:	3b01      	subs	r3, #1
 80081de:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80081e0:	9b01      	ldr	r3, [sp, #4]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d1f9      	bne.n	80081da <R3_2_ADCxInit+0x3a>
  MODIFY_REG(ADCx->CR,
 80081e6:	6883      	ldr	r3, [r0, #8]
 80081e8:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80081ec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80081f0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80081f4:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80081f6:	6883      	ldr	r3, [r0, #8]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	dbfc      	blt.n	80081f6 <R3_2_ADCxInit+0x56>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 80081fc:	6803      	ldr	r3, [r0, #0]
  /* ADC Enable (must be done after calibration) */
  /* ADC5-140924: Enabling the ADC by setting ADEN bit soon after polling ADCAL=0
  * following a calibration phase, could have no effect on ADC
  * within certain AHB/ADC clock ratio.
  */
  while (0U == LL_ADC_IsActiveFlag_ADRDY(ADCx))
 80081fe:	07da      	lsls	r2, r3, #31
 8008200:	d408      	bmi.n	8008214 <R3_2_ADCxInit+0x74>
  MODIFY_REG(ADCx->CR,
 8008202:	4a13      	ldr	r2, [pc, #76]	; (8008250 <R3_2_ADCxInit+0xb0>)
 8008204:	6883      	ldr	r3, [r0, #8]
 8008206:	4013      	ands	r3, r2
 8008208:	f043 0301 	orr.w	r3, r3, #1
 800820c:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 800820e:	6803      	ldr	r3, [r0, #0]
 8008210:	07db      	lsls	r3, r3, #31
 8008212:	d5f7      	bpl.n	8008204 <R3_2_ADCxInit+0x64>
  MODIFY_REG(ADCx->CR,
 8008214:	6882      	ldr	r2, [r0, #8]
 8008216:	490e      	ldr	r1, [pc, #56]	; (8008250 <R3_2_ADCxInit+0xb0>)
 8008218:	400a      	ands	r2, r1
 800821a:	f042 0208 	orr.w	r2, r2, #8
 800821e:	6082      	str	r2, [r0, #8]
  MODIFY_REG(ADCx->CR,
 8008220:	6882      	ldr	r2, [r0, #8]
 8008222:	400a      	ands	r2, r1
 8008224:	f042 0220 	orr.w	r2, r2, #32
 8008228:	6082      	str	r2, [r0, #8]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 800822a:	68c3      	ldr	r3, [r0, #12]
 800822c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008230:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008234:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008238:	60c3      	str	r3, [r0, #12]
  MODIFY_REG(ADCx->CR,
 800823a:	6883      	ldr	r3, [r0, #8]
 800823c:	400b      	ands	r3, r1
 800823e:	f043 0304 	orr.w	r3, r3, #4
 8008242:	6083      	str	r3, [r0, #8]
  /* TODO: check if not already done by MX */
  LL_ADC_INJ_SetQueueMode(ADCx, LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY);

  /* dummy conversion (ES0431 doc chap. 2.5.4) */
  LL_ADC_REG_StartConversion(ADCx);
}
 8008244:	b002      	add	sp, #8
 8008246:	4770      	bx	lr
 8008248:	20000678 	.word	0x20000678
 800824c:	053e2d63 	.word	0x053e2d63
 8008250:	7fffffc0 	.word	0x7fffffc0

08008254 <R3_2_GetPhaseCurrents>:
  * @param  pHdl: handler of the current instance of the PWM component
  * @retval Ia and Ib current in Curr_Components format
  */
__weak void R3_2_GetPhaseCurrents(PWMC_Handle_t *pHdl, ab_t *Iab)
{
  if (MC_NULL == Iab)
 8008254:	b1c9      	cbz	r1, 800828a <R3_2_GetPhaseCurrents+0x36>
  {
    int32_t Aux;
    uint32_t ADCDataReg1;
    uint32_t ADCDataReg2;
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl;  //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008256:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
    uint8_t Sector;

    Sector = (uint8_t)pHandle->_Super.Sector;
 800825a:	f890 2070 	ldrb.w	r2, [r0, #112]	; 0x70
{
 800825e:	b470      	push	{r4, r5, r6}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008260:	689c      	ldr	r4, [r3, #8]
    ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[Sector];
 8008262:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8008266:	6cdd      	ldr	r5, [r3, #76]	; 0x4c
    ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[Sector];
 8008268:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[Sector];
 800826a:	682d      	ldr	r5, [r5, #0]
    ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[Sector];
 800826c:	681e      	ldr	r6, [r3, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800826e:	6863      	ldr	r3, [r4, #4]
 8008270:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008274:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008278:	6063      	str	r3, [r4, #4]

    /* disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    switch (Sector)
 800827a:	2a05      	cmp	r2, #5
 800827c:	f200 80a2 	bhi.w	80083c4 <R3_2_GetPhaseCurrents+0x170>
 8008280:	e8df f002 	tbb	[pc, r2]
 8008284:	043c3c1d 	.word	0x043c3c1d
 8008288:	1d04      	.short	0x1d04
 800828a:	4770      	bx	lr
      case SECTOR_4:
      case SECTOR_5:
      {
        /* Current on Phase C is not accessible     */
        /* Ia = PhaseAOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 800828c:	6f84      	ldr	r4, [r0, #120]	; 0x78

        /* Saturation of Ia */
        if (Aux < -INT16_MAX)
 800828e:	4b51      	ldr	r3, [pc, #324]	; (80083d4 <R3_2_GetPhaseCurrents+0x180>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8008290:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 8008292:	429c      	cmp	r4, r3
 8008294:	db05      	blt.n	80082a2 <R3_2_GetPhaseCurrents+0x4e>
        {
          Iab->a = -INT16_MAX;
        }
        else  if (Aux > INT16_MAX)
 8008296:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 800829a:	f2c0 8091 	blt.w	80083c0 <R3_2_GetPhaseCurrents+0x16c>
        {
          Iab->a = INT16_MAX;
 800829e:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80082a2:	800b      	strh	r3, [r1, #0]
        {
          Iab->a = (int16_t)Aux;
        }

        /* Ib = PhaseBOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 80082a4:	6fc2      	ldr	r2, [r0, #124]	; 0x7c

        /* Saturation of Ib */
        if (Aux < -INT16_MAX)
 80082a6:	4d4b      	ldr	r5, [pc, #300]	; (80083d4 <R3_2_GetPhaseCurrents+0x180>)
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 80082a8:	1b92      	subs	r2, r2, r6
        if (Aux < -INT16_MAX)
 80082aa:	42aa      	cmp	r2, r5
 80082ac:	da5f      	bge.n	800836e <R3_2_GetPhaseCurrents+0x11a>

      default:
        break;
    }

    pHandle->_Super.Ia = Iab->a;
 80082ae:	f9b1 c000 	ldrsh.w	ip, [r1]
          Iab->b = -INT16_MAX;
 80082b2:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ib = Iab->b;
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 80082b4:	fa1f f38c 	uxth.w	r3, ip
 80082b8:	f248 0201 	movw	r2, #32769	; 0x8001
 80082bc:	e014      	b.n	80082e8 <R3_2_GetPhaseCurrents+0x94>
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 80082be:	6fc4      	ldr	r4, [r0, #124]	; 0x7c
        if (Aux < -INT16_MAX)
 80082c0:	4b44      	ldr	r3, [pc, #272]	; (80083d4 <R3_2_GetPhaseCurrents+0x180>)
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 80082c2:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 80082c4:	429c      	cmp	r4, r3
 80082c6:	da48      	bge.n	800835a <R3_2_GetPhaseCurrents+0x106>
          Iab->b = -INT16_MAX;
 80082c8:	804b      	strh	r3, [r1, #2]
 80082ca:	461c      	mov	r4, r3
 80082cc:	f248 0201 	movw	r2, #32769	; 0x8001
 80082d0:	461d      	mov	r5, r3
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 80082d2:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 80082d6:	1af3      	subs	r3, r6, r3
        Aux -= (int32_t)Iab->b;             /* Ia  */
 80082d8:	1b1c      	subs	r4, r3, r4
        if (Aux > INT16_MAX)
 80082da:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 80082de:	db23      	blt.n	8008328 <R3_2_GetPhaseCurrents+0xd4>
          Iab->a = INT16_MAX;
 80082e0:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80082e4:	800b      	strh	r3, [r1, #0]
 80082e6:	469c      	mov	ip, r3
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 80082e8:	4413      	add	r3, r2
 80082ea:	425b      	negs	r3, r3
    pHandle->_Super.Ib = Iab->b;
 80082ec:	f8a0 5056 	strh.w	r5, [r0, #86]	; 0x56
    pHandle->_Super.Ia = Iab->a;
 80082f0:	f8a0 c054 	strh.w	ip, [r0, #84]	; 0x54
  }
}
 80082f4:	bc70      	pop	{r4, r5, r6}
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 80082f6:	f8a0 3058 	strh.w	r3, [r0, #88]	; 0x58
}
 80082fa:	4770      	bx	lr
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 80082fc:	6f84      	ldr	r4, [r0, #120]	; 0x78
        if (Aux < -INT16_MAX)
 80082fe:	4b35      	ldr	r3, [pc, #212]	; (80083d4 <R3_2_GetPhaseCurrents+0x180>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8008300:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 8008302:	429c      	cmp	r4, r3
 8008304:	da1f      	bge.n	8008346 <R3_2_GetPhaseCurrents+0xf2>
          Iab->a = -INT16_MAX;
 8008306:	461c      	mov	r4, r3
 8008308:	800b      	strh	r3, [r1, #0]
 800830a:	46a4      	mov	ip, r4
 800830c:	f248 0301 	movw	r3, #32769	; 0x8001
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8008310:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
 8008314:	1ab2      	subs	r2, r6, r2
        Aux -= (int32_t)Iab->a;             /* Ib */
 8008316:	1b12      	subs	r2, r2, r4
        if (Aux > INT16_MAX)
 8008318:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800831c:	db0c      	blt.n	8008338 <R3_2_GetPhaseCurrents+0xe4>
          Iab->b = INT16_MAX;
 800831e:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8008322:	804a      	strh	r2, [r1, #2]
 8008324:	4615      	mov	r5, r2
 8008326:	e7df      	b.n	80082e8 <R3_2_GetPhaseCurrents+0x94>
        else  if (Aux < -INT16_MAX)
 8008328:	4e2a      	ldr	r6, [pc, #168]	; (80083d4 <R3_2_GetPhaseCurrents+0x180>)
 800832a:	42b4      	cmp	r4, r6
 800832c:	da42      	bge.n	80083b4 <R3_2_GetPhaseCurrents+0x160>
          Iab->a = -INT16_MAX;
 800832e:	800e      	strh	r6, [r1, #0]
 8008330:	f248 0301 	movw	r3, #32769	; 0x8001
 8008334:	46b4      	mov	ip, r6
 8008336:	e7d7      	b.n	80082e8 <R3_2_GetPhaseCurrents+0x94>
        else  if (Aux < -INT16_MAX)
 8008338:	4d26      	ldr	r5, [pc, #152]	; (80083d4 <R3_2_GetPhaseCurrents+0x180>)
 800833a:	42aa      	cmp	r2, r5
 800833c:	da36      	bge.n	80083ac <R3_2_GetPhaseCurrents+0x158>
          Iab->b = -INT16_MAX;
 800833e:	804d      	strh	r5, [r1, #2]
 8008340:	f248 0201 	movw	r2, #32769	; 0x8001
 8008344:	e7d0      	b.n	80082e8 <R3_2_GetPhaseCurrents+0x94>
        else  if (Aux > INT16_MAX)
 8008346:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 800834a:	db29      	blt.n	80083a0 <R3_2_GetPhaseCurrents+0x14c>
          Iab->a = INT16_MAX;
 800834c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8008350:	4613      	mov	r3, r2
 8008352:	800a      	strh	r2, [r1, #0]
 8008354:	4614      	mov	r4, r2
 8008356:	4694      	mov	ip, r2
 8008358:	e7da      	b.n	8008310 <R3_2_GetPhaseCurrents+0xbc>
        else  if (Aux > INT16_MAX)
 800835a:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 800835e:	db1b      	blt.n	8008398 <R3_2_GetPhaseCurrents+0x144>
          Iab->b = INT16_MAX;
 8008360:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8008364:	461a      	mov	r2, r3
 8008366:	804b      	strh	r3, [r1, #2]
 8008368:	461c      	mov	r4, r3
 800836a:	461d      	mov	r5, r3
 800836c:	e7b1      	b.n	80082d2 <R3_2_GetPhaseCurrents+0x7e>
        else  if (Aux > INT16_MAX)
 800836e:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8008372:	db09      	blt.n	8008388 <R3_2_GetPhaseCurrents+0x134>
          Iab->b = INT16_MAX;
 8008374:	f647 73ff 	movw	r3, #32767	; 0x7fff
    pHandle->_Super.Ia = Iab->a;
 8008378:	f9b1 c000 	ldrsh.w	ip, [r1]
          Iab->b = INT16_MAX;
 800837c:	804b      	strh	r3, [r1, #2]
 800837e:	461a      	mov	r2, r3
 8008380:	4615      	mov	r5, r2
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8008382:	fa1f f38c 	uxth.w	r3, ip
 8008386:	e7af      	b.n	80082e8 <R3_2_GetPhaseCurrents+0x94>
    pHandle->_Super.Ia = Iab->a;
 8008388:	f9b1 c000 	ldrsh.w	ip, [r1]
          Iab->b = (int16_t)Aux;
 800838c:	b215      	sxth	r5, r2
 800838e:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8008390:	fa1f f38c 	uxth.w	r3, ip
 8008394:	b292      	uxth	r2, r2
 8008396:	e7a7      	b.n	80082e8 <R3_2_GetPhaseCurrents+0x94>
          Iab->b = (int16_t)Aux;
 8008398:	b225      	sxth	r5, r4
 800839a:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800839c:	b2a2      	uxth	r2, r4
 800839e:	e798      	b.n	80082d2 <R3_2_GetPhaseCurrents+0x7e>
          Iab->a = (int16_t)Aux;
 80083a0:	fa0f fc84 	sxth.w	ip, r4
 80083a4:	f8a1 c000 	strh.w	ip, [r1]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 80083a8:	b2a3      	uxth	r3, r4
 80083aa:	e7b1      	b.n	8008310 <R3_2_GetPhaseCurrents+0xbc>
          Iab->b = (int16_t)Aux;
 80083ac:	b215      	sxth	r5, r2
 80083ae:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 80083b0:	b292      	uxth	r2, r2
 80083b2:	e799      	b.n	80082e8 <R3_2_GetPhaseCurrents+0x94>
          Iab->a = (int16_t)Aux;
 80083b4:	fa0f fc84 	sxth.w	ip, r4
 80083b8:	f8a1 c000 	strh.w	ip, [r1]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 80083bc:	b2a3      	uxth	r3, r4
 80083be:	e793      	b.n	80082e8 <R3_2_GetPhaseCurrents+0x94>
          Iab->a = (int16_t)Aux;
 80083c0:	800c      	strh	r4, [r1, #0]
 80083c2:	e76f      	b.n	80082a4 <R3_2_GetPhaseCurrents+0x50>
    pHandle->_Super.Ia = Iab->a;
 80083c4:	f9b1 c000 	ldrsh.w	ip, [r1]
    pHandle->_Super.Ib = Iab->b;
 80083c8:	f9b1 5002 	ldrsh.w	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 80083cc:	880b      	ldrh	r3, [r1, #0]
 80083ce:	884a      	ldrh	r2, [r1, #2]
 80083d0:	e78a      	b.n	80082e8 <R3_2_GetPhaseCurrents+0x94>
 80083d2:	bf00      	nop
 80083d4:	ffff8001 	.word	0xffff8001

080083d8 <R3_2_SetADCSampPointPolarization>:
  *         And call the WriteTIMRegisters method.
  * @param  pHandle: handler of the current instance of the PWM component
  * @retval none
  */
uint16_t R3_2_SetADCSampPointPolarization(PWMC_Handle_t *pHdl)
{
 80083d8:	b410      	push	{r4}
  * @retval none
  */
__STATIC_INLINE uint16_t R3_2_WriteTIMRegisters(PWMC_Handle_t *pHdl, uint16_t SamplingPoint)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80083da:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
  pHandle->_Super.Sector = pHandle->PolarizationSector;
 80083de:	f890 4089 	ldrb.w	r4, [r0, #137]	; 0x89
 80083e2:	f880 4070 	strb.w	r4, [r0, #112]	; 0x70
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 80083e6:	f8b0 2084 	ldrh.w	r2, [r0, #132]	; 0x84
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80083ea:	689b      	ldr	r3, [r3, #8]
  uint16_t Aux;


  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 80083ec:	f8b0 4042 	ldrh.w	r4, [r0, #66]	; 0x42
  WRITE_REG(TIMx->CCR1, CompareValue);
 80083f0:	635c      	str	r4, [r3, #52]	; 0x34
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 80083f2:	3a01      	subs	r2, #1
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 80083f4:	f8b0 4044 	ldrh.w	r4, [r0, #68]	; 0x44
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 80083f8:	f8b0 0046 	ldrh.w	r0, [r0, #70]	; 0x46
  WRITE_REG(TIMx->CCR2, CompareValue);
 80083fc:	639c      	str	r4, [r3, #56]	; 0x38
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 80083fe:	b292      	uxth	r2, r2
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008400:	63d8      	str	r0, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008402:	641a      	str	r2, [r3, #64]	; 0x40
  LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t) SamplingPoint);

  /* Limit for update event */

//  if ( LL_TIM_CC_IsEnabledChannel(TIMx, LL_TIM_CHANNEL_CH4) == 1u )
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8008404:	4904      	ldr	r1, [pc, #16]	; (8008418 <R3_2_SetADCSampPointPolarization+0x40>)
 8008406:	685b      	ldr	r3, [r3, #4]
}
 8008408:	f85d 4b04 	ldr.w	r4, [sp], #4
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 800840c:	420b      	tst	r3, r1
}
 800840e:	bf14      	ite	ne
 8008410:	2001      	movne	r0, #1
 8008412:	2000      	moveq	r0, #0
 8008414:	4770      	bx	lr
 8008416:	bf00      	nop
 8008418:	02000070 	.word	0x02000070

0800841c <R3_2_HFCurrentsPolarizationAB>:
  * @param  pHdl Pointer on the target component instance
  * @retval It always returns {0,0} in Curr_Components format
  */
static void R3_2_HFCurrentsPolarizationAB(PWMC_Handle_t *pHdl, ab_t *Iab)
{
  if (MC_NULL == Iab)
 800841c:	b331      	cbz	r1, 800846c <R3_2_HFCurrentsPolarizationAB+0x50>
{
 800841e:	b430      	push	{r4, r5}
    /* Nothing to do */
  }
  else
  {
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008420:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8008424:	f890 4089 	ldrb.w	r4, [r0, #137]	; 0x89
 8008428:	689a      	ldr	r2, [r3, #8]
    uint32_t ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector];
 800842a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800842e:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
    uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 8008430:	6e5d      	ldr	r5, [r3, #100]	; 0x64
    uint32_t ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector];
 8008432:	6824      	ldr	r4, [r4, #0]
    uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 8008434:	682d      	ldr	r5, [r5, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008436:	6853      	ldr	r3, [r2, #4]
 8008438:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800843c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008440:	6053      	str	r3, [r2, #4]

    /* disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 8008442:	f890 c088 	ldrb.w	ip, [r0, #136]	; 0x88
 8008446:	f1bc 0f0f 	cmp.w	ip, #15
 800844a:	d80b      	bhi.n	8008464 <R3_2_HFCurrentsPolarizationAB+0x48>
    {
      pHandle-> PhaseAOffset += ADCDataReg1;
 800844c:	6f83      	ldr	r3, [r0, #120]	; 0x78
      pHandle-> PhaseBOffset += ADCDataReg2;
 800844e:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
      pHandle-> PhaseAOffset += ADCDataReg1;
 8008450:	441c      	add	r4, r3
      pHandle->PolarizationCounter++;
 8008452:	f890 3088 	ldrb.w	r3, [r0, #136]	; 0x88
      pHandle-> PhaseBOffset += ADCDataReg2;
 8008456:	442a      	add	r2, r5
      pHandle->PolarizationCounter++;
 8008458:	3301      	adds	r3, #1
      pHandle-> PhaseBOffset += ADCDataReg2;
 800845a:	e9c0 421e 	strd	r4, r2, [r0, #120]	; 0x78
      pHandle->PolarizationCounter++;
 800845e:	b2db      	uxtb	r3, r3
 8008460:	f880 3088 	strb.w	r3, [r0, #136]	; 0x88
    {
      /* Nothing to do */
    }

    /* during offset calibration no current is flowing in the phases */
    Iab->a = 0;
 8008464:	2300      	movs	r3, #0
    Iab->b = 0;
  }
}
 8008466:	bc30      	pop	{r4, r5}
    Iab->a = 0;
 8008468:	600b      	str	r3, [r1, #0]
}
 800846a:	4770      	bx	lr
 800846c:	4770      	bx	lr
 800846e:	bf00      	nop

08008470 <R3_2_HFCurrentsPolarizationC>:
  * @param  pHdl Pointer on the target component instance
  * @retval It always returns {0,0} in Curr_Components format
  */
static void R3_2_HFCurrentsPolarizationC(PWMC_Handle_t *pHdl, ab_t *Iab)
{
  if (MC_NULL == Iab)
 8008470:	b319      	cbz	r1, 80084ba <R3_2_HFCurrentsPolarizationC+0x4a>
    /* Nothing to do */
  }
  else
  {
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008472:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
    uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 8008476:	f890 c089 	ldrb.w	ip, [r0, #137]	; 0x89
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800847a:	689a      	ldr	r2, [r3, #8]
    uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 800847c:	eb03 038c 	add.w	r3, r3, ip, lsl #2
{
 8008480:	b410      	push	{r4}
    uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 8008482:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008484:	681c      	ldr	r4, [r3, #0]
 8008486:	6853      	ldr	r3, [r2, #4]
 8008488:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800848c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008490:	6053      	str	r3, [r2, #4]

    /* disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 8008492:	f890 3088 	ldrb.w	r3, [r0, #136]	; 0x88
 8008496:	2b0f      	cmp	r3, #15
 8008498:	d80a      	bhi.n	80084b0 <R3_2_HFCurrentsPolarizationC+0x40>
    {
      /* Phase C is read from SECTOR_1, second value */
      pHandle-> PhaseCOffset += ADCDataReg2;
      pHandle->PolarizationCounter++;
 800849a:	f890 3088 	ldrb.w	r3, [r0, #136]	; 0x88
      pHandle-> PhaseCOffset += ADCDataReg2;
 800849e:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
      pHandle->PolarizationCounter++;
 80084a2:	3301      	adds	r3, #1
      pHandle-> PhaseCOffset += ADCDataReg2;
 80084a4:	4422      	add	r2, r4
      pHandle->PolarizationCounter++;
 80084a6:	b2db      	uxtb	r3, r3
      pHandle-> PhaseCOffset += ADCDataReg2;
 80084a8:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
      pHandle->PolarizationCounter++;
 80084ac:	f880 3088 	strb.w	r3, [r0, #136]	; 0x88
    {
      /* Nothing to do */
    }

    /* during offset calibration no current is flowing in the phases */
    Iab->a = 0;
 80084b0:	2300      	movs	r3, #0
    Iab->b = 0;
  }
}
 80084b2:	f85d 4b04 	ldr.w	r4, [sp], #4
    Iab->a = 0;
 80084b6:	600b      	str	r3, [r1, #0]
}
 80084b8:	4770      	bx	lr
 80084ba:	4770      	bx	lr

080084bc <R3_2_TurnOnLowSides>:
  * @retval none
  */
__weak void R3_2_TurnOnLowSides(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80084bc:	f8d0 1090 	ldr.w	r1, [r0, #144]	; 0x90

  pHandle->_Super.TurnOnLowSidesAction = true;
 80084c0:	f04f 0c01 	mov.w	ip, #1
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80084c4:	688a      	ldr	r2, [r1, #8]
  pHandle->_Super.TurnOnLowSidesAction = true;
 80084c6:	f880 c071 	strb.w	ip, [r0, #113]	; 0x71
  WRITE_REG(TIMx->CCR1, CompareValue);
 80084ca:	2300      	movs	r3, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80084cc:	f06f 0001 	mvn.w	r0, #1
 80084d0:	6110      	str	r0, [r2, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80084d2:	6353      	str	r3, [r2, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80084d4:	6393      	str	r3, [r2, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80084d6:	63d3      	str	r3, [r2, #60]	; 0x3c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80084d8:	6913      	ldr	r3, [r2, #16]
  LL_TIM_OC_SetCompareCH1(TIMx, 0u);
  LL_TIM_OC_SetCompareCH2(TIMx, 0u);
  LL_TIM_OC_SetCompareCH3(TIMx, 0u);

  /* Wait until next update */
  while (0U == LL_TIM_IsActiveFlag_UPDATE(TIMx))
 80084da:	07db      	lsls	r3, r3, #31
 80084dc:	d5fc      	bpl.n	80084d8 <R3_2_TurnOnLowSides+0x1c>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80084de:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80084e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80084e4:	6453      	str	r3, [r2, #68]	; 0x44
  }

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs(TIMx);

  if ((ES_GPIO == pHandle->pParams_str->LowSideOutputs))
 80084e6:	f891 30c0 	ldrb.w	r3, [r1, #192]	; 0xc0
 80084ea:	2b02      	cmp	r3, #2
 80084ec:	d000      	beq.n	80084f0 <R3_2_TurnOnLowSides+0x34>
 80084ee:	4770      	bx	lr
  {
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 80084f0:	e9d1 2008 	ldrd	r2, r0, [r1, #32]
{
 80084f4:	b410      	push	{r4}
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 80084f6:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 80084f8:	f8b1 40ac 	ldrh.w	r4, [r1, #172]	; 0xac
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 80084fc:	6194      	str	r4, [r2, #24]
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 80084fe:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8008502:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	; 0xb0
 8008506:	6184      	str	r4, [r0, #24]
  else
  {
    /* Nothing to do */
  }
  return;
}
 8008508:	f85d 4b04 	ldr.w	r4, [sp], #4
 800850c:	619a      	str	r2, [r3, #24]
 800850e:	4770      	bx	lr

08008510 <R3_2_SwitchOnPWM>:
  * @retval none
  */
__weak void R3_2_SwitchOnPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008510:	f8d0 1090 	ldr.w	r1, [r0, #144]	; 0x90
  pHandle->ADCRegularLocked = true;

  pHandle->_Super.TurnOnLowSidesAction = false;

  /* Set all duty to 50% */
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 8008514:	f8b0 2084 	ldrh.w	r2, [r0, #132]	; 0x84
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008518:	688b      	ldr	r3, [r1, #8]
  pHandle->ADCRegularLocked = true;
 800851a:	f04f 0c01 	mov.w	ip, #1
{
 800851e:	b430      	push	{r4, r5}
  pHandle->ADCRegularLocked = true;
 8008520:	f880 c094 	strb.w	ip, [r0, #148]	; 0x94
  pHandle->_Super.TurnOnLowSidesAction = false;
 8008524:	f04f 0c00 	mov.w	ip, #0
 8008528:	f880 c071 	strb.w	ip, [r0, #113]	; 0x71
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 800852c:	0850      	lsrs	r0, r2, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 800852e:	6358      	str	r0, [r3, #52]	; 0x34
  LL_TIM_OC_SetCompareCH2(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH3(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t)pHandle->Half_PWMPeriod - (uint32_t)5));
 8008530:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008532:	6398      	str	r0, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008534:	63d8      	str	r0, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008536:	f06f 0001 	mvn.w	r0, #1
  WRITE_REG(TIMx->CCR4, CompareValue);
 800853a:	641a      	str	r2, [r3, #64]	; 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800853c:	6118      	str	r0, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800853e:	691a      	ldr	r2, [r3, #16]

  /* wait for a new PWM period */
  LL_TIM_ClearFlag_UPDATE(TIMx);
  while (0U == LL_TIM_IsActiveFlag_UPDATE(TIMx))
 8008540:	07d2      	lsls	r2, r2, #31
 8008542:	d5fc      	bpl.n	800853e <R3_2_SwitchOnPWM+0x2e>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008544:	f06f 0201 	mvn.w	r2, #1
 8008548:	611a      	str	r2, [r3, #16]
    /* Nothing to do */
  }
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 800854a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800854c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008550:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8008552:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008554:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008558:	645a      	str	r2, [r3, #68]	; 0x44
  LL_TIM_EnableAllOutputs(TIMx);

  if ((ES_GPIO == pHandle->pParams_str->LowSideOutputs))
 800855a:	f891 20c0 	ldrb.w	r2, [r1, #192]	; 0xc0
 800855e:	2a02      	cmp	r2, #2
 8008560:	d008      	beq.n	8008574 <R3_2_SwitchOnPWM+0x64>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008562:	f06f 0201 	mvn.w	r2, #1
 8008566:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8008568:	68da      	ldr	r2, [r3, #12]
 800856a:	f042 0201 	orr.w	r2, r2, #1
  }
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE(TIMx);
  /* Enable Update IRQ */
  LL_TIM_EnableIT_UPDATE(TIMx);
}
 800856e:	bc30      	pop	{r4, r5}
 8008570:	60da      	str	r2, [r3, #12]
 8008572:	4770      	bx	lr
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 8008574:	6a18      	ldr	r0, [r3, #32]
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8008576:	6a0c      	ldr	r4, [r1, #32]
 8008578:	f8b1 50ac 	ldrh.w	r5, [r1, #172]	; 0xac
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 800857c:	f240 5255 	movw	r2, #1365	; 0x555
 8008580:	4210      	tst	r0, r2
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8008582:	e9d1 0209 	ldrd	r0, r2, [r1, #36]	; 0x24
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 8008586:	d007      	beq.n	8008598 <R3_2_SwitchOnPWM+0x88>
 8008588:	61a5      	str	r5, [r4, #24]
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800858a:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800858e:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	; 0xb0
 8008592:	6184      	str	r4, [r0, #24]
 8008594:	6191      	str	r1, [r2, #24]
}
 8008596:	e7e4      	b.n	8008562 <R3_2_SwitchOnPWM+0x52>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8008598:	62a5      	str	r5, [r4, #40]	; 0x28
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800859a:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800859e:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	; 0xb0
 80085a2:	6284      	str	r4, [r0, #40]	; 0x28
 80085a4:	6291      	str	r1, [r2, #40]	; 0x28
}
 80085a6:	e7dc      	b.n	8008562 <R3_2_SwitchOnPWM+0x52>

080085a8 <R3_2_SwitchOffPWM>:
  * @retval none
  */
__weak void R3_2_SwitchOffPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80085a8:	f8d0 1090 	ldr.w	r1, [r0, #144]	; 0x90
 80085ac:	688a      	ldr	r2, [r1, #8]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 80085ae:	68d3      	ldr	r3, [r2, #12]
 80085b0:	f023 0301 	bic.w	r3, r3, #1
 80085b4:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80085b6:	6c53      	ldr	r3, [r2, #68]	; 0x44

  /* Disable UPDATE ISR */
  LL_TIM_DisableIT_UPDATE(TIMx);

  pHandle->_Super.TurnOnLowSidesAction = false;
 80085b8:	f04f 0c00 	mov.w	ip, #0
 80085bc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80085c0:	f880 c071 	strb.w	ip, [r0, #113]	; 0x71
 80085c4:	6453      	str	r3, [r2, #68]	; 0x44

  /* Main PWM Output Disable */
  LL_TIM_DisableAllOutputs(TIMx);
  if (true == pHandle->BrakeActionLock)
 80085c6:	f890 308c 	ldrb.w	r3, [r0, #140]	; 0x8c
 80085ca:	b91b      	cbnz	r3, 80085d4 <R3_2_SwitchOffPWM+0x2c>
  {
    /* Nothing to do */
  }
  else
  {
    if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 80085cc:	f891 30c0 	ldrb.w	r3, [r1, #192]	; 0xc0
 80085d0:	2b02      	cmp	r3, #2
 80085d2:	d00c      	beq.n	80085ee <R3_2_SwitchOffPWM+0x46>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80085d4:	f06f 0301 	mvn.w	r3, #1
 80085d8:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80085da:	6913      	ldr	r3, [r2, #16]
    }
  }

  /* wait for a new PWM period to flush last HF task */
  LL_TIM_ClearFlag_UPDATE(TIMx);
  while (0U == LL_TIM_IsActiveFlag_UPDATE(TIMx))
 80085dc:	07db      	lsls	r3, r3, #31
 80085de:	d5fc      	bpl.n	80085da <R3_2_SwitchOffPWM+0x32>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80085e0:	f06f 0101 	mvn.w	r1, #1
    /* Nothing to do */
  }
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* We allow ADC usage for regular conversion on Systick*/
  pHandle->ADCRegularLocked = false;
 80085e4:	2300      	movs	r3, #0
 80085e6:	6111      	str	r1, [r2, #16]
 80085e8:	f880 3094 	strb.w	r3, [r0, #148]	; 0x94
 80085ec:	4770      	bx	lr
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 80085ee:	6a0b      	ldr	r3, [r1, #32]
{
 80085f0:	b410      	push	{r4}
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 80085f2:	f8b1 40ac 	ldrh.w	r4, [r1, #172]	; 0xac
  WRITE_REG(GPIOx->BRR, PinMask);
 80085f6:	629c      	str	r4, [r3, #40]	; 0x28
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 80085f8:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80085fa:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
 80085fe:	629c      	str	r4, [r3, #40]	; 0x28
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8008600:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8008602:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	; 0xb0
 8008606:	6299      	str	r1, [r3, #40]	; 0x28
 8008608:	f06f 0301 	mvn.w	r3, #1
 800860c:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800860e:	6913      	ldr	r3, [r2, #16]
  while (0U == LL_TIM_IsActiveFlag_UPDATE(TIMx))
 8008610:	07d9      	lsls	r1, r3, #31
 8008612:	d5fc      	bpl.n	800860e <R3_2_SwitchOffPWM+0x66>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008614:	f06f 0101 	mvn.w	r1, #1
  pHandle->ADCRegularLocked = false;
 8008618:	2300      	movs	r3, #0
 800861a:	6111      	str	r1, [r2, #16]
}
 800861c:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->ADCRegularLocked = false;
 8008620:	f880 3094 	strb.w	r3, [r0, #148]	; 0x94
}
 8008624:	4770      	bx	lr
 8008626:	bf00      	nop

08008628 <R3_2_RLGetPhaseCurrents>:
  * @retval Ia and Ib current in ab_t format
  */
static void R3_2_RLGetPhaseCurrents(PWMC_Handle_t *pHdl, ab_t *pStator_Currents)
{

  if (MC_NULL == pStator_Currents)
 8008628:	b321      	cbz	r1, 8008674 <R3_2_RLGetPhaseCurrents+0x4c>
    /* Nothing to do */
  }
  else
  {
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800862a:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
{
 800862e:	b410      	push	{r4}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008630:	6894      	ldr	r4, [r2, #8]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008632:	6863      	ldr	r3, [r4, #4]
 8008634:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008638:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800863c:	6063      	str	r3, [r4, #4]
    int32_t wAux;

    /* disable ADC trigger source */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    wAux = ((int32_t)pHandle->PhaseBOffset) - ((int32_t)*pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]);
 800863e:	f890 4070 	ldrb.w	r4, [r0, #112]	; 0x70
 8008642:	6fc3      	ldr	r3, [r0, #124]	; 0x7c

    /* Check saturation */
    if (wAux > -INT16_MAX)
 8008644:	480d      	ldr	r0, [pc, #52]	; (800867c <R3_2_RLGetPhaseCurrents+0x54>)
    wAux = ((int32_t)pHandle->PhaseBOffset) - ((int32_t)*pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]);
 8008646:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800864a:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800864c:	6812      	ldr	r2, [r2, #0]
 800864e:	1a9b      	subs	r3, r3, r2
    if (wAux > -INT16_MAX)
 8008650:	4283      	cmp	r3, r0
 8008652:	da09      	bge.n	8008668 <R3_2_RLGetPhaseCurrents+0x40>
 8008654:	4b0a      	ldr	r3, [pc, #40]	; (8008680 <R3_2_RLGetPhaseCurrents+0x58>)
    }

    pStator_Currents->a = (int16_t)wAux;
    pStator_Currents->b = (int16_t)wAux;
  }
}
 8008656:	f85d 4b04 	ldr.w	r4, [sp], #4
    pStator_Currents->a = (int16_t)wAux;
 800865a:	2200      	movs	r2, #0
 800865c:	f363 020f 	bfi	r2, r3, #0, #16
 8008660:	f363 421f 	bfi	r2, r3, #16, #16
 8008664:	600a      	str	r2, [r1, #0]
}
 8008666:	4770      	bx	lr
      if (wAux < INT16_MAX)
 8008668:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 800866c:	4293      	cmp	r3, r2
 800866e:	dc02      	bgt.n	8008676 <R3_2_RLGetPhaseCurrents+0x4e>
    pStator_Currents->a = (int16_t)wAux;
 8008670:	b21b      	sxth	r3, r3
 8008672:	e7f0      	b.n	8008656 <R3_2_RLGetPhaseCurrents+0x2e>
 8008674:	4770      	bx	lr
 8008676:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800867a:	e7ec      	b.n	8008656 <R3_2_RLGetPhaseCurrents+0x2e>
 800867c:	ffff8002 	.word	0xffff8002
 8008680:	ffff8001 	.word	0xffff8001

08008684 <R3_2_RLTurnOnLowSides>:
  * @retval none
  */
static void R3_2_RLTurnOnLowSides(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008684:	f8d0 1090 	ldr.w	r1, [r0, #144]	; 0x90

  pHandle->ADCRegularLocked = true;
 8008688:	2301      	movs	r3, #1
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800868a:	688a      	ldr	r2, [r1, #8]
{
 800868c:	b410      	push	{r4}
  pHandle->ADCRegularLocked = true;
 800868e:	f880 3094 	strb.w	r3, [r0, #148]	; 0x94
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008692:	2400      	movs	r4, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008694:	f06f 0301 	mvn.w	r3, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008698:	6354      	str	r4, [r2, #52]	; 0x34
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800869a:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800869c:	6913      	ldr	r3, [r2, #16]

  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* Wait until next update */
  while (0U == LL_TIM_IsActiveFlag_UPDATE(TIMx))
 800869e:	07db      	lsls	r3, r3, #31
 80086a0:	d5fc      	bpl.n	800869c <R3_2_RLTurnOnLowSides+0x18>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80086a2:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80086a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80086a8:	6453      	str	r3, [r2, #68]	; 0x44
  }

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs(TIMx);

  if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 80086aa:	f891 30c0 	ldrb.w	r3, [r1, #192]	; 0xc0
 80086ae:	2b02      	cmp	r3, #2
 80086b0:	d10b      	bne.n	80086ca <R3_2_RLTurnOnLowSides+0x46>
  {
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 80086b2:	e9d1 2008 	ldrd	r2, r0, [r1, #32]
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 80086b6:	f8b1 40ac 	ldrh.w	r4, [r1, #172]	; 0xac
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 80086ba:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 80086bc:	6194      	str	r4, [r2, #24]
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 80086be:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 80086c2:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	; 0xb0
  WRITE_REG(GPIOx->BRR, PinMask);
 80086c6:	6284      	str	r4, [r0, #40]	; 0x28
 80086c8:	629a      	str	r2, [r3, #40]	; 0x28
  else
  {
    /* Nothing to do */
  }
  return;
}
 80086ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086ce:	4770      	bx	lr

080086d0 <R3_2_RLSwitchOnPWM>:
  * @param  pHandle: handler of the current instance of the PWM component
  * @retval none
  */
static void R3_2_RLSwitchOnPWM( PWMC_Handle_t *pHdl)
{
  if (MC_NULL == pHdl)
 80086d0:	2800      	cmp	r0, #0
 80086d2:	d04c      	beq.n	800876e <R3_2_RLSwitchOnPWM+0x9e>
    /* Nothing to do */
  }
  else
  {
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80086d4:	f8d0 1090 	ldr.w	r1, [r0, #144]	; 0x90
    ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCx_1;
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;

    pHandle->ADCRegularLocked=true;
 80086d8:	2201      	movs	r2, #1
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80086da:	688b      	ldr	r3, [r1, #8]
{
 80086dc:	b4f0      	push	{r4, r5, r6, r7}
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;
 80086de:	e9d1 5400 	ldrd	r5, r4, [r1]
    pHandle->ADCRegularLocked=true;
 80086e2:	f880 2094 	strb.w	r2, [r0, #148]	; 0x94
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80086e6:	f06f 0201 	mvn.w	r2, #1
 80086ea:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80086ec:	691a      	ldr	r2, [r3, #16]
    /* wait for a new PWM period */
    LL_TIM_ClearFlag_UPDATE(TIMx);
    while (0U == LL_TIM_IsActiveFlag_UPDATE(TIMx))
 80086ee:	07d6      	lsls	r6, r2, #31
 80086f0:	d5fc      	bpl.n	80086ec <R3_2_RLSwitchOnPWM+0x1c>
    }
    /* Clear Update Flag */
    LL_TIM_ClearFlag_UPDATE(TIMx);

    LL_TIM_OC_SetCompareCH1(TIMx, 1U);
    LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t )pHandle->Half_PWMPeriod) - 5U);
 80086f2:	f8b0 2084 	ldrh.w	r2, [r0, #132]	; 0x84
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80086f6:	f06f 0601 	mvn.w	r6, #1
 80086fa:	611e      	str	r6, [r3, #16]
 80086fc:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR1, CompareValue);
 80086fe:	2601      	movs	r6, #1
 8008700:	635e      	str	r6, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008702:	641a      	str	r2, [r3, #64]	; 0x40
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8008704:	691a      	ldr	r2, [r3, #16]

    while (0U == LL_TIM_IsActiveFlag_UPDATE(TIMx))
 8008706:	07d2      	lsls	r2, r2, #31
 8008708:	d5fc      	bpl.n	8008704 <R3_2_RLSwitchOnPWM+0x34>
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800870a:	68da      	ldr	r2, [r3, #12]
 800870c:	f042 0201 	orr.w	r2, r2, #1
 8008710:	60da      	str	r2, [r3, #12]

    /* enable TIMx update interrupt*/
    LL_TIM_EnableIT_UPDATE(TIMx);

    /* Main PWM Output Enable */
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 8008712:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008714:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008718:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800871a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800871c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008720:	645a      	str	r2, [r3, #68]	; 0x44
    LL_TIM_EnableAllOutputs(TIMx);

    if (ES_GPIO ==  pHandle->pParams_str->LowSideOutputs)
 8008722:	f891 20c0 	ldrb.w	r2, [r1, #192]	; 0xc0
 8008726:	2a02      	cmp	r2, #2
 8008728:	d00f      	beq.n	800874a <R3_2_RLSwitchOnPWM+0x7a>
      /* Nothing to do */
    }

    /* set the sector that correspond to Phase B and C sampling
     * B will be sampled by ADCx_1 */
    pHdl->Sector = SECTOR_4;
 800872a:	2303      	movs	r3, #3
 800872c:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
  MODIFY_REG(ADCx->CR,
 8008730:	68aa      	ldr	r2, [r5, #8]
 8008732:	4913      	ldr	r1, [pc, #76]	; (8008780 <R3_2_RLSwitchOnPWM+0xb0>)
 8008734:	400a      	ands	r2, r1
 8008736:	f042 0208 	orr.w	r2, r2, #8
 800873a:	60aa      	str	r2, [r5, #8]
 800873c:	68a3      	ldr	r3, [r4, #8]
 800873e:	400b      	ands	r3, r1
 8008740:	f043 0308 	orr.w	r3, r3, #8
 8008744:	60a3      	str	r3, [r4, #8]

    LL_ADC_INJ_StartConversion(ADCx_1);
    LL_ADC_INJ_StartConversion(ADCx_2);
  }
  return;
}
 8008746:	bcf0      	pop	{r4, r5, r6, r7}
 8008748:	4770      	bx	lr
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 800874a:	6a1a      	ldr	r2, [r3, #32]
        LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 800874c:	6a0e      	ldr	r6, [r1, #32]
 800874e:	f8b1 70ac 	ldrh.w	r7, [r1, #172]	; 0xac
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 8008752:	f240 5355 	movw	r3, #1365	; 0x555
 8008756:	421a      	tst	r2, r3
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8008758:	e9d1 2309 	ldrd	r2, r3, [r1, #36]	; 0x24
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 800875c:	d008      	beq.n	8008770 <R3_2_RLSwitchOnPWM+0xa0>
  WRITE_REG(GPIOx->BSRR, PinMask);
 800875e:	61b7      	str	r7, [r6, #24]
        LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8008760:	f8b1 60ae 	ldrh.w	r6, [r1, #174]	; 0xae
 8008764:	6196      	str	r6, [r2, #24]
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8008766:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	; 0xb0
  WRITE_REG(GPIOx->BRR, PinMask);
 800876a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800876c:	e7dd      	b.n	800872a <R3_2_RLSwitchOnPWM+0x5a>
 800876e:	4770      	bx	lr
  WRITE_REG(GPIOx->BRR, PinMask);
 8008770:	62b7      	str	r7, [r6, #40]	; 0x28
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8008772:	f8b1 60ae 	ldrh.w	r6, [r1, #174]	; 0xae
 8008776:	6296      	str	r6, [r2, #40]	; 0x28
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8008778:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	; 0xb0
 800877c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800877e:	e7d4      	b.n	800872a <R3_2_RLSwitchOnPWM+0x5a>
 8008780:	7fffffc0 	.word	0x7fffffc0

08008784 <R3_2_SetAOReferenceVoltage>:
  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS)
 8008784:	ea4f 4c90 	mov.w	ip, r0, lsr #18
{
 8008788:	b510      	push	{r4, lr}
 800878a:	f00c 0c3c 	and.w	ip, ip, #60	; 0x3c
 800878e:	f101 0e08 	add.w	lr, r1, #8
 8008792:	b082      	sub	sp, #8
  MODIFY_REG(*preg, DAC_DHR12L1_DACC1DHR, Data);
 8008794:	f85c 300e 	ldr.w	r3, [ip, lr]
 8008798:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800879c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80087a0:	431a      	orrs	r2, r3
 80087a2:	f84c 200e 	str.w	r2, [ip, lr]
  SET_BIT(DACx->SWTRIGR,
 80087a6:	684a      	ldr	r2, [r1, #4]
 80087a8:	f000 0303 	and.w	r3, r0, #3
 80087ac:	4313      	orrs	r3, r2
 80087ae:	604b      	str	r3, [r1, #4]
  return ((READ_BIT(DACx->CR,
 80087b0:	680a      	ldr	r2, [r1, #0]
 80087b2:	2301      	movs	r3, #1
 80087b4:	f000 0010 	and.w	r0, r0, #16
 80087b8:	fa03 f000 	lsl.w	r0, r3, r0
           == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);
 80087bc:	ea30 0302 	bics.w	r3, r0, r2
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 80087c0:	4b14      	ldr	r3, [pc, #80]	; (8008814 <R3_2_SetAOReferenceVoltage+0x90>)
 80087c2:	d013      	beq.n	80087ec <R3_2_SetAOReferenceVoltage+0x68>
                                         * (SystemCoreClock / (1000000UL * 2UL)));
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	4c14      	ldr	r4, [pc, #80]	; (8008818 <R3_2_SetAOReferenceVoltage+0x94>)
  SET_BIT(DACx->CR,
 80087c8:	680a      	ldr	r2, [r1, #0]
 80087ca:	fba4 4303 	umull	r4, r3, r4, r3
 80087ce:	0cdb      	lsrs	r3, r3, #19
 80087d0:	00db      	lsls	r3, r3, #3
 80087d2:	4310      	orrs	r0, r2
 80087d4:	6008      	str	r0, [r1, #0]
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US)
 80087d6:	9300      	str	r3, [sp, #0]
    while (wait_loop_index != 0UL)
 80087d8:	9b00      	ldr	r3, [sp, #0]
 80087da:	b12b      	cbz	r3, 80087e8 <R3_2_SetAOReferenceVoltage+0x64>
      wait_loop_index--;
 80087dc:	9b00      	ldr	r3, [sp, #0]
 80087de:	3b01      	subs	r3, #1
 80087e0:	9300      	str	r3, [sp, #0]
    while (wait_loop_index != 0UL)
 80087e2:	9b00      	ldr	r3, [sp, #0]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d1f9      	bne.n	80087dc <R3_2_SetAOReferenceVoltage+0x58>
}
 80087e8:	b002      	add	sp, #8
 80087ea:	bd10      	pop	{r4, pc}
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 80087ec:	4a0a      	ldr	r2, [pc, #40]	; (8008818 <R3_2_SetAOReferenceVoltage+0x94>)
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	fba2 2303 	umull	r2, r3, r2, r3
 80087f4:	0cdb      	lsrs	r3, r3, #19
 80087f6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80087fa:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80087fc:	9b01      	ldr	r3, [sp, #4]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d0f2      	beq.n	80087e8 <R3_2_SetAOReferenceVoltage+0x64>
      wait_loop_index--;
 8008802:	9b01      	ldr	r3, [sp, #4]
 8008804:	3b01      	subs	r3, #1
 8008806:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8008808:	9b01      	ldr	r3, [sp, #4]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d1f9      	bne.n	8008802 <R3_2_SetAOReferenceVoltage+0x7e>
}
 800880e:	b002      	add	sp, #8
 8008810:	bd10      	pop	{r4, pc}
 8008812:	bf00      	nop
 8008814:	20000678 	.word	0x20000678
 8008818:	431bde83 	.word	0x431bde83

0800881c <R3_2_Init>:
  if (MC_NULL == pHandle)
 800881c:	2800      	cmp	r0, #0
 800881e:	f000 80ff 	beq.w	8008a20 <R3_2_Init+0x204>
{
 8008822:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    R3_3_OPAMPParams_t *OPAMPParams = pHandle->pParams_str->OPAMPParams;
 8008826:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
    ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCx_1;
 800882a:	681f      	ldr	r7, [r3, #0]
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;
 800882c:	685e      	ldr	r6, [r3, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800882e:	687a      	ldr	r2, [r7, #4]
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008830:	689c      	ldr	r4, [r3, #8]
    COMP_TypeDef *COMP_OCPBx = pHandle->pParams_str->CompOCPBSelection;
 8008832:	f8d3 a014 	ldr.w	sl, [r3, #20]
 8008836:	4605      	mov	r5, r0
    DAC_TypeDef *DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 8008838:	e9d3 e00b 	ldrd	lr, r0, [r3, #44]	; 0x2c
{
 800883c:	b087      	sub	sp, #28
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800883e:	2104      	movs	r1, #4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8008840:	f022 0204 	bic.w	r2, r2, #4
    DAC_TypeDef *DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 8008844:	9001      	str	r0, [sp, #4]
    DAC_TypeDef *DAC_OCPCx = pHandle->pParams_str->DAC_OCP_CSelection;
 8008846:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8008848:	9002      	str	r0, [sp, #8]
    COMP_TypeDef *COMP_OCPAx = pHandle->pParams_str->CompOCPASelection;
 800884a:	e9d3 cb03 	ldrd	ip, fp, [r3, #12]
    DAC_TypeDef *DAC_OVPx = pHandle->pParams_str->DAC_OVP_Selection;
 800884e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008850:	9003      	str	r0, [sp, #12]
    COMP_TypeDef *COMP_OVPx = pHandle->pParams_str->CompOVPSelection;
 8008852:	e9d3 9806 	ldrd	r9, r8, [r3, #24]
 8008856:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8008858:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 800885a:	687a      	ldr	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 800885c:	2020      	movs	r0, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 800885e:	f022 0220 	bic.w	r2, r2, #32
 8008862:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8008864:	6038      	str	r0, [r7, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8008866:	6872      	ldr	r2, [r6, #4]
 8008868:	f022 0204 	bic.w	r2, r2, #4
 800886c:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800886e:	6031      	str	r1, [r6, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8008870:	6872      	ldr	r2, [r6, #4]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 8008872:	4990      	ldr	r1, [pc, #576]	; (8008ab4 <R3_2_Init+0x298>)
 8008874:	f022 0220 	bic.w	r2, r2, #32
 8008878:	6072      	str	r2, [r6, #4]
      if (TIM1 ==  TIMx)
 800887a:	4a8f      	ldr	r2, [pc, #572]	; (8008ab8 <R3_2_Init+0x29c>)
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 800887c:	6030      	str	r0, [r6, #0]
 800887e:	4294      	cmp	r4, r2
 8008880:	690a      	ldr	r2, [r1, #16]
 8008882:	bf0c      	ite	eq
 8008884:	f442 6200 	orreq.w	r2, r2, #2048	; 0x800
 8008888:	f442 5200 	orrne.w	r2, r2, #8192	; 0x2000
 800888c:	610a      	str	r2, [r1, #16]
      if (OPAMPParams != NULL)
 800888e:	f1bc 0f00 	cmp.w	ip, #0
 8008892:	d014      	beq.n	80088be <R3_2_Init+0xa2>
        if (OPAMPParams->OPAMPx_1 != NULL)
 8008894:	f8dc 2000 	ldr.w	r2, [ip]
 8008898:	b11a      	cbz	r2, 80088a2 <R3_2_Init+0x86>
  * @param  OPAMPx OPAMP instance
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_Enable(OPAMP_TypeDef *OPAMPx)
{
  SET_BIT(OPAMPx->CSR, OPAMP_CSR_OPAMPxEN);
 800889a:	6811      	ldr	r1, [r2, #0]
 800889c:	f041 0101 	orr.w	r1, r1, #1
 80088a0:	6011      	str	r1, [r2, #0]
        if (OPAMPParams->OPAMPx_2 != NULL)
 80088a2:	f8dc 2004 	ldr.w	r2, [ip, #4]
 80088a6:	b11a      	cbz	r2, 80088b0 <R3_2_Init+0x94>
 80088a8:	6811      	ldr	r1, [r2, #0]
 80088aa:	f041 0101 	orr.w	r1, r1, #1
 80088ae:	6011      	str	r1, [r2, #0]
        if (OPAMPParams->OPAMPx_3 != NULL)
 80088b0:	f8dc 2008 	ldr.w	r2, [ip, #8]
 80088b4:	b11a      	cbz	r2, 80088be <R3_2_Init+0xa2>
 80088b6:	6811      	ldr	r1, [r2, #0]
 80088b8:	f041 0101 	orr.w	r1, r1, #1
 80088bc:	6011      	str	r1, [r2, #0]
      if (COMP_OCPAx != NULL)
 80088be:	f1bb 0f00 	cmp.w	fp, #0
 80088c2:	d018      	beq.n	80088f6 <R3_2_Init+0xda>
        if ((pHandle->pParams_str->CompOCPAInvInput_MODE != EXT_MODE) && (DAC_OCPAx != MC_NULL))
 80088c4:	f893 20c3 	ldrb.w	r2, [r3, #195]	; 0xc3
 80088c8:	2a01      	cmp	r2, #1
 80088ca:	d008      	beq.n	80088de <R3_2_Init+0xc2>
 80088cc:	f1be 0f00 	cmp.w	lr, #0
 80088d0:	d005      	beq.n	80088de <R3_2_Init+0xc2>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPA, DAC_OCPAx,
 80088d2:	f8b3 20bc 	ldrh.w	r2, [r3, #188]	; 0xbc
 80088d6:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80088d8:	4671      	mov	r1, lr
 80088da:	f7ff ff53 	bl	8008784 <R3_2_SetAOReferenceVoltage>
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Enable(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 80088de:	f8db 3000 	ldr.w	r3, [fp]
 80088e2:	f043 0301 	orr.w	r3, r3, #1
 80088e6:	f8cb 3000 	str.w	r3, [fp]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Lock(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 80088ea:	f8db 3000 	ldr.w	r3, [fp]
 80088ee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80088f2:	f8cb 3000 	str.w	r3, [fp]
      if (COMP_OCPBx != NULL)
 80088f6:	f1ba 0f00 	cmp.w	sl, #0
 80088fa:	d019      	beq.n	8008930 <R3_2_Init+0x114>
        if ((pHandle->pParams_str->CompOCPBInvInput_MODE != EXT_MODE) && (DAC_OCPBx != MC_NULL))
 80088fc:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8008900:	f893 20c4 	ldrb.w	r2, [r3, #196]	; 0xc4
 8008904:	2a01      	cmp	r2, #1
 8008906:	d007      	beq.n	8008918 <R3_2_Init+0xfc>
 8008908:	9a01      	ldr	r2, [sp, #4]
 800890a:	b12a      	cbz	r2, 8008918 <R3_2_Init+0xfc>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPB, DAC_OCPBx,
 800890c:	4611      	mov	r1, r2
 800890e:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8008910:	f8b3 20bc 	ldrh.w	r2, [r3, #188]	; 0xbc
 8008914:	f7ff ff36 	bl	8008784 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8008918:	f8da 3000 	ldr.w	r3, [sl]
 800891c:	f043 0301 	orr.w	r3, r3, #1
 8008920:	f8ca 3000 	str.w	r3, [sl]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8008924:	f8da 3000 	ldr.w	r3, [sl]
 8008928:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800892c:	f8ca 3000 	str.w	r3, [sl]
      if (COMP_OCPCx != NULL)
 8008930:	f1b9 0f00 	cmp.w	r9, #0
 8008934:	d019      	beq.n	800896a <R3_2_Init+0x14e>
        if ((pHandle->pParams_str->CompOCPCInvInput_MODE != EXT_MODE)  && (DAC_OCPCx != MC_NULL))
 8008936:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 800893a:	f893 20c5 	ldrb.w	r2, [r3, #197]	; 0xc5
 800893e:	2a01      	cmp	r2, #1
 8008940:	d007      	beq.n	8008952 <R3_2_Init+0x136>
 8008942:	9a02      	ldr	r2, [sp, #8]
 8008944:	b12a      	cbz	r2, 8008952 <R3_2_Init+0x136>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPC, DAC_OCPCx,
 8008946:	4611      	mov	r1, r2
 8008948:	6c58      	ldr	r0, [r3, #68]	; 0x44
 800894a:	f8b3 20bc 	ldrh.w	r2, [r3, #188]	; 0xbc
 800894e:	f7ff ff19 	bl	8008784 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8008952:	f8d9 3000 	ldr.w	r3, [r9]
 8008956:	f043 0301 	orr.w	r3, r3, #1
 800895a:	f8c9 3000 	str.w	r3, [r9]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 800895e:	f8d9 3000 	ldr.w	r3, [r9]
 8008962:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008966:	f8c9 3000 	str.w	r3, [r9]
      if (COMP_OVPx != NULL)
 800896a:	f1b8 0f00 	cmp.w	r8, #0
 800896e:	d019      	beq.n	80089a4 <R3_2_Init+0x188>
        if ((pHandle->pParams_str->CompOVPInvInput_MODE != EXT_MODE) && (DAC_OVPx != MC_NULL))
 8008970:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8008974:	f893 20c6 	ldrb.w	r2, [r3, #198]	; 0xc6
 8008978:	2a01      	cmp	r2, #1
 800897a:	d007      	beq.n	800898c <R3_2_Init+0x170>
 800897c:	9a03      	ldr	r2, [sp, #12]
 800897e:	b12a      	cbz	r2, 800898c <R3_2_Init+0x170>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OVP, DAC_OVPx,
 8008980:	4611      	mov	r1, r2
 8008982:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8008984:	f8b3 20be 	ldrh.w	r2, [r3, #190]	; 0xbe
 8008988:	f7ff fefc 	bl	8008784 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 800898c:	f8d8 3000 	ldr.w	r3, [r8]
 8008990:	f043 0301 	orr.w	r3, r3, #1
 8008994:	f8c8 3000 	str.w	r3, [r8]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8008998:	f8d8 3000 	ldr.w	r3, [r8]
 800899c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089a0:	f8c8 3000 	str.w	r3, [r8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80089a4:	68bb      	ldr	r3, [r7, #8]
      if (0U == LL_ADC_IsEnabled(ADCx_1))
 80089a6:	07d9      	lsls	r1, r3, #31
 80089a8:	d56a      	bpl.n	8008a80 <R3_2_Init+0x264>
 80089aa:	68b3      	ldr	r3, [r6, #8]
      if (0U == LL_ADC_IsEnabled(ADCx_2))
 80089ac:	07da      	lsls	r2, r3, #31
 80089ae:	d563      	bpl.n	8008a78 <R3_2_Init+0x25c>
  volatile uint32_t Brk2Timeout = 1000;
 80089b0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80089b4:	9305      	str	r3, [sp, #20]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 80089b6:	6823      	ldr	r3, [r4, #0]
  if (2U == pHandle->pParams_str->FreqRatio)
 80089b8:	f8d5 2090 	ldr.w	r2, [r5, #144]	; 0x90
 80089bc:	f023 0301 	bic.w	r3, r3, #1
 80089c0:	6023      	str	r3, [r4, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80089c2:	6863      	ldr	r3, [r4, #4]
 80089c4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80089c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089cc:	6063      	str	r3, [r4, #4]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80089ce:	69a3      	ldr	r3, [r4, #24]
 80089d0:	f043 0308 	orr.w	r3, r3, #8
 80089d4:	61a3      	str	r3, [r4, #24]
 80089d6:	69a3      	ldr	r3, [r4, #24]
 80089d8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80089dc:	61a3      	str	r3, [r4, #24]
 80089de:	69e3      	ldr	r3, [r4, #28]
 80089e0:	f043 0308 	orr.w	r3, r3, #8
 80089e4:	61e3      	str	r3, [r4, #28]
 80089e6:	69e3      	ldr	r3, [r4, #28]
 80089e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80089ec:	61e3      	str	r3, [r4, #28]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80089ee:	6963      	ldr	r3, [r4, #20]
 80089f0:	f043 0301 	orr.w	r3, r3, #1
 80089f4:	6163      	str	r3, [r4, #20]
 80089f6:	f892 30c7 	ldrb.w	r3, [r2, #199]	; 0xc7
 80089fa:	2b02      	cmp	r3, #2
 80089fc:	d011      	beq.n	8008a22 <R3_2_Init+0x206>
    if (M1 == pHandle->_Super.Motor)
 80089fe:	f895 306e 	ldrb.w	r3, [r5, #110]	; 0x6e
 8008a02:	b9b3      	cbnz	r3, 8008a32 <R3_2_Init+0x216>
      if (1U == pHandle->pParams_str->RepetitionCounter)
 8008a04:	f892 30c1 	ldrb.w	r3, [r2, #193]	; 0xc1
 8008a08:	2b01      	cmp	r3, #1
 8008a0a:	d00e      	beq.n	8008a2a <R3_2_Init+0x20e>
      else if (3U == pHandle->pParams_str->RepetitionCounter)
 8008a0c:	2b03      	cmp	r3, #3
 8008a0e:	d110      	bne.n	8008a32 <R3_2_Init+0x216>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008a10:	2101      	movs	r1, #1
 8008a12:	6321      	str	r1, [r4, #48]	; 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008a14:	6961      	ldr	r1, [r4, #20]
 8008a16:	f041 0101 	orr.w	r1, r1, #1
 8008a1a:	6161      	str	r1, [r4, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008a1c:	6323      	str	r3, [r4, #48]	; 0x30
}
 8008a1e:	e008      	b.n	8008a32 <R3_2_Init+0x216>
 8008a20:	4770      	bx	lr
    if (HIGHER_FREQ == pHandle->pParams_str->IsHigherFreqTim)
 8008a22:	f892 30c8 	ldrb.w	r3, [r2, #200]	; 0xc8
 8008a26:	2b01      	cmp	r3, #1
 8008a28:	d039      	beq.n	8008a9e <R3_2_Init+0x282>
        LL_TIM_SetCounter(TIMx, (uint32_t)(pHandle->Half_PWMPeriod) - 1U);
 8008a2a:	f8b5 3084 	ldrh.w	r3, [r5, #132]	; 0x84
 8008a2e:	3b01      	subs	r3, #1
  WRITE_REG(TIMx->CNT, Counter);
 8008a30:	6263      	str	r3, [r4, #36]	; 0x24
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8008a32:	f06f 0380 	mvn.w	r3, #128	; 0x80
 8008a36:	6123      	str	r3, [r4, #16]
  if ((pHandle->pParams_str->BKIN2Mode) != NONE)
 8008a38:	f892 30c2 	ldrb.w	r3, [r2, #194]	; 0xc2
 8008a3c:	b17b      	cbz	r3, 8008a5e <R3_2_Init+0x242>
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 8008a3e:	6923      	ldr	r3, [r4, #16]
 8008a40:	05db      	lsls	r3, r3, #23
 8008a42:	d52a      	bpl.n	8008a9a <R3_2_Init+0x27e>
    while ((Brk2Timeout != 0u) && (1U == result))
 8008a44:	9b05      	ldr	r3, [sp, #20]
 8008a46:	b153      	cbz	r3, 8008a5e <R3_2_Init+0x242>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 8008a48:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008a4c:	6122      	str	r2, [r4, #16]
      Brk2Timeout--;
 8008a4e:	9b05      	ldr	r3, [sp, #20]
 8008a50:	3b01      	subs	r3, #1
 8008a52:	9305      	str	r3, [sp, #20]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 8008a54:	6923      	ldr	r3, [r4, #16]
 8008a56:	f413 7f80 	tst.w	r3, #256	; 0x100
    while ((Brk2Timeout != 0u) && (1U == result))
 8008a5a:	9b05      	ldr	r3, [sp, #20]
 8008a5c:	d11a      	bne.n	8008a94 <R3_2_Init+0x278>
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 8008a5e:	68e3      	ldr	r3, [r4, #12]
 8008a60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a64:	60e3      	str	r3, [r4, #12]
  SET_BIT(TIMx->CCER, Channels);
 8008a66:	6a23      	ldr	r3, [r4, #32]
 8008a68:	f443 63aa 	orr.w	r3, r3, #1360	; 0x550
 8008a6c:	f043 0305 	orr.w	r3, r3, #5
 8008a70:	6223      	str	r3, [r4, #32]
}
 8008a72:	b007      	add	sp, #28
 8008a74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        R3_2_ADCxInit(ADCx_2);
 8008a78:	4630      	mov	r0, r6
 8008a7a:	f7ff fb91 	bl	80081a0 <R3_2_ADCxInit>
 8008a7e:	e797      	b.n	80089b0 <R3_2_Init+0x194>
        R3_2_ADCxInit(ADCx_1);
 8008a80:	4638      	mov	r0, r7
 8008a82:	f7ff fb8d 	bl	80081a0 <R3_2_ADCxInit>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 8008a86:	2340      	movs	r3, #64	; 0x40
 8008a88:	603b      	str	r3, [r7, #0]
  SET_BIT(ADCx->IER, LL_ADC_IT_JEOS);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a90:	607b      	str	r3, [r7, #4]
}
 8008a92:	e78a      	b.n	80089aa <R3_2_Init+0x18e>
    while ((Brk2Timeout != 0u) && (1U == result))
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d1d9      	bne.n	8008a4c <R3_2_Init+0x230>
 8008a98:	e7e1      	b.n	8008a5e <R3_2_Init+0x242>
 8008a9a:	9b05      	ldr	r3, [sp, #20]
 8008a9c:	e7df      	b.n	8008a5e <R3_2_Init+0x242>
      if (3U == pHandle->pParams_str->RepetitionCounter)
 8008a9e:	f892 10c1 	ldrb.w	r1, [r2, #193]	; 0xc1
 8008aa2:	2903      	cmp	r1, #3
 8008aa4:	d1c1      	bne.n	8008a2a <R3_2_Init+0x20e>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008aa6:	6323      	str	r3, [r4, #48]	; 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008aa8:	6963      	ldr	r3, [r4, #20]
 8008aaa:	f043 0301 	orr.w	r3, r3, #1
 8008aae:	6163      	str	r3, [r4, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008ab0:	6321      	str	r1, [r4, #48]	; 0x30
}
 8008ab2:	e7ba      	b.n	8008a2a <R3_2_Init+0x20e>
 8008ab4:	e0042000 	.word	0xe0042000
 8008ab8:	40012c00 	.word	0x40012c00

08008abc <R3_2_SetOffsetCalib>:
{
 8008abc:	b410      	push	{r4}
  pHandle->PhaseAOffset = offsets->phaseAOffset;
 8008abe:	e9d1 4201 	ldrd	r4, r2, [r1, #4]
 8008ac2:	680b      	ldr	r3, [r1, #0]
 8008ac4:	6783      	str	r3, [r0, #120]	; 0x78
  pHdl->offsetCalibStatus = true;
 8008ac6:	2301      	movs	r3, #1
  pHandle->PhaseAOffset = offsets->phaseAOffset;
 8008ac8:	e9c0 421f 	strd	r4, r2, [r0, #124]	; 0x7c
  pHdl->offsetCalibStatus = true;
 8008acc:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
}
 8008ad0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ad4:	4770      	bx	lr
 8008ad6:	bf00      	nop

08008ad8 <R3_2_GetOffsetCalib>:
  offsets->phaseAOffset = pHandle->PhaseAOffset;
 8008ad8:	e9d0 231f 	ldrd	r2, r3, [r0, #124]	; 0x7c
 8008adc:	6f80      	ldr	r0, [r0, #120]	; 0x78
 8008ade:	608b      	str	r3, [r1, #8]
 8008ae0:	e9c1 0200 	strd	r0, r2, [r1]
}
 8008ae4:	4770      	bx	lr
 8008ae6:	bf00      	nop

08008ae8 <R3_2_CurrentReadingPolarization>:
{
 8008ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008aea:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
  if (true == pHandle->_Super.offsetCalibStatus)
 8008aee:	f890 2074 	ldrb.w	r2, [r0, #116]	; 0x74
  ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;
 8008af2:	e9d3 7600 	ldrd	r7, r6, [r3]
{
 8008af6:	b085      	sub	sp, #20
 8008af8:	4604      	mov	r4, r0
  if (true == pHandle->_Super.offsetCalibStatus)
 8008afa:	b1aa      	cbz	r2, 8008b28 <R3_2_CurrentReadingPolarization+0x40>
  MODIFY_REG(ADCx->CR,
 8008afc:	68ba      	ldr	r2, [r7, #8]
 8008afe:	4951      	ldr	r1, [pc, #324]	; (8008c44 <R3_2_CurrentReadingPolarization+0x15c>)
 8008b00:	400a      	ands	r2, r1
 8008b02:	f042 0208 	orr.w	r2, r2, #8
 8008b06:	60ba      	str	r2, [r7, #8]
 8008b08:	68b3      	ldr	r3, [r6, #8]
 8008b0a:	400b      	ands	r3, r1
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8008b0c:	2280      	movs	r2, #128	; 0x80
 8008b0e:	f043 0308 	orr.w	r3, r3, #8
 8008b12:	60b3      	str	r3, [r6, #8]
 8008b14:	f8a0 2086 	strh.w	r2, [r0, #134]	; 0x86
  pHandle->_Super.Sector = SECTOR_5;
 8008b18:	2204      	movs	r2, #4
  pHandle->BrakeActionLock = false;
 8008b1a:	2300      	movs	r3, #0
  pHandle->_Super.Sector = SECTOR_5;
 8008b1c:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
  pHandle->BrakeActionLock = false;
 8008b20:	f884 308c 	strb.w	r3, [r4, #140]	; 0x8c
}
 8008b24:	b005      	add	sp, #20
 8008b26:	bdf0      	pop	{r4, r5, r6, r7, pc}
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008b28:	689d      	ldr	r5, [r3, #8]
    GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 8008b2a:	6843      	ldr	r3, [r0, #4]
 8008b2c:	9302      	str	r3, [sp, #8]
    SetSampPointSectXCbSave = pHandle->_Super.pFctSetADCSampPointSectX;
 8008b2e:	6983      	ldr	r3, [r0, #24]
 8008b30:	9303      	str	r3, [sp, #12]
    pHandle->PolarizationCounter = 0U;
 8008b32:	f880 2088 	strb.w	r2, [r0, #136]	; 0x88
  CLEAR_BIT(TIMx->CCER, Channels);
 8008b36:	6a2b      	ldr	r3, [r5, #32]
    pHandle->PhaseCOffset = 0U;
 8008b38:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
 8008b3c:	f423 63aa 	bic.w	r3, r3, #1360	; 0x550
 8008b40:	f023 0305 	bic.w	r3, r3, #5
    pHandle->PhaseBOffset = 0U;
 8008b44:	e9c0 221e 	strd	r2, r2, [r0, #120]	; 0x78
 8008b48:	622b      	str	r3, [r5, #32]
  pHandle->PolarizationSector=SECTOR_5;
 8008b4a:	2304      	movs	r3, #4
 8008b4c:	f880 3089 	strb.w	r3, [r0, #137]	; 0x89
  pHandle->_Super.Sector = SECTOR_5;   
 8008b50:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationAB;
 8008b54:	4b3c      	ldr	r3, [pc, #240]	; (8008c48 <R3_2_CurrentReadingPolarization+0x160>)
 8008b56:	6043      	str	r3, [r0, #4]
    pHandle->_Super.pFctSetADCSampPointSectX = &R3_2_SetADCSampPointPolarization;
 8008b58:	4b3c      	ldr	r3, [pc, #240]	; (8008c4c <R3_2_CurrentReadingPolarization+0x164>)
 8008b5a:	6183      	str	r3, [r0, #24]
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8008b5c:	2380      	movs	r3, #128	; 0x80
 8008b5e:	f8a0 3086 	strh.w	r3, [r0, #134]	; 0x86
    R3_2_SwitchOnPWM(&pHandle->_Super);
 8008b62:	f7ff fcd5 	bl	8008510 <R3_2_SwitchOnPWM>
    while (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_OC4REF)
 8008b66:	4a3a      	ldr	r2, [pc, #232]	; (8008c50 <R3_2_CurrentReadingPolarization+0x168>)
 8008b68:	686b      	ldr	r3, [r5, #4]
 8008b6a:	4013      	ands	r3, r2
 8008b6c:	2b70      	cmp	r3, #112	; 0x70
 8008b6e:	d1fb      	bne.n	8008b68 <R3_2_CurrentReadingPolarization+0x80>
 8008b70:	68ba      	ldr	r2, [r7, #8]
 8008b72:	4934      	ldr	r1, [pc, #208]	; (8008c44 <R3_2_CurrentReadingPolarization+0x15c>)
 8008b74:	400a      	ands	r2, r1
 8008b76:	f042 0208 	orr.w	r2, r2, #8
 8008b7a:	60ba      	str	r2, [r7, #8]
 8008b7c:	68b3      	ldr	r3, [r6, #8]
    waitForPolarizationEnd(TIMx,
 8008b7e:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8008b82:	400b      	ands	r3, r1
 8008b84:	f043 0308 	orr.w	r3, r3, #8
 8008b88:	60b3      	str	r3, [r6, #8]
 8008b8a:	f104 0148 	add.w	r1, r4, #72	; 0x48
 8008b8e:	f104 0388 	add.w	r3, r4, #136	; 0x88
 8008b92:	f892 20c1 	ldrb.w	r2, [r2, #193]	; 0xc1
 8008b96:	4628      	mov	r0, r5
 8008b98:	e9cd 1300 	strd	r1, r3, [sp]
 8008b9c:	f7ff fae2 	bl	8008164 <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 8008ba0:	4620      	mov	r0, r4
 8008ba2:	f7ff fd01 	bl	80085a8 <R3_2_SwitchOffPWM>
    pHandle->PolarizationCounter = 0U;
 8008ba6:	2200      	movs	r2, #0
 8008ba8:	f884 2088 	strb.w	r2, [r4, #136]	; 0x88
  pHandle->PolarizationSector=SECTOR_1;
 8008bac:	f884 2089 	strb.w	r2, [r4, #137]	; 0x89
  pHandle->_Super.Sector = SECTOR_1;   
 8008bb0:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationC;
 8008bb4:	4a27      	ldr	r2, [pc, #156]	; (8008c54 <R3_2_CurrentReadingPolarization+0x16c>)
 8008bb6:	6062      	str	r2, [r4, #4]
    R3_2_SwitchOnPWM(&pHandle->_Super);
 8008bb8:	4620      	mov	r0, r4
 8008bba:	f7ff fca9 	bl	8008510 <R3_2_SwitchOnPWM>
    waitForPolarizationEnd(TIMx,
 8008bbe:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8008bc2:	9b01      	ldr	r3, [sp, #4]
 8008bc4:	f892 20c1 	ldrb.w	r2, [r2, #193]	; 0xc1
 8008bc8:	9900      	ldr	r1, [sp, #0]
 8008bca:	4628      	mov	r0, r5
 8008bcc:	f7ff faca 	bl	8008164 <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 8008bd0:	4620      	mov	r0, r4
 8008bd2:	f7ff fce9 	bl	80085a8 <R3_2_SwitchOffPWM>
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 8008bd6:	e9d4 121e 	ldrd	r1, r2, [r4, #120]	; 0x78
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 8008bda:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
    pHandle->PhaseAOffset /= NB_CONVERSIONS;
 8008bde:	0909      	lsrs	r1, r1, #4
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 8008be0:	0912      	lsrs	r2, r2, #4
 8008be2:	e9c4 121e 	strd	r1, r2, [r4, #120]	; 0x78
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 8008be6:	091b      	lsrs	r3, r3, #4
 8008be8:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 8008bec:	9902      	ldr	r1, [sp, #8]
    pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 8008bee:	9a03      	ldr	r2, [sp, #12]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008bf0:	69ab      	ldr	r3, [r5, #24]
 8008bf2:	61a2      	str	r2, [r4, #24]
 8008bf4:	f023 0308 	bic.w	r3, r3, #8
    pHandle->_Super.offsetCalibStatus = true;
 8008bf8:	2001      	movs	r0, #1
 8008bfa:	f884 0074 	strb.w	r0, [r4, #116]	; 0x74
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 8008bfe:	6061      	str	r1, [r4, #4]
 8008c00:	61ab      	str	r3, [r5, #24]
 8008c02:	69aa      	ldr	r2, [r5, #24]
  LL_TIM_OC_SetCompareCH1 (TIMx, pHandle->Half_PWMPeriod);
 8008c04:	f8b4 3084 	ldrh.w	r3, [r4, #132]	; 0x84
 8008c08:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008c0c:	61aa      	str	r2, [r5, #24]
 8008c0e:	69ea      	ldr	r2, [r5, #28]
 8008c10:	f022 0208 	bic.w	r2, r2, #8
 8008c14:	61ea      	str	r2, [r5, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008c16:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008c18:	63ab      	str	r3, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008c1a:	63eb      	str	r3, [r5, #60]	; 0x3c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008c1c:	69ab      	ldr	r3, [r5, #24]
 8008c1e:	f043 0308 	orr.w	r3, r3, #8
 8008c22:	61ab      	str	r3, [r5, #24]
 8008c24:	69ab      	ldr	r3, [r5, #24]
 8008c26:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008c2a:	61ab      	str	r3, [r5, #24]
 8008c2c:	69eb      	ldr	r3, [r5, #28]
 8008c2e:	f043 0308 	orr.w	r3, r3, #8
 8008c32:	61eb      	str	r3, [r5, #28]
  SET_BIT(TIMx->CCER, Channels);
 8008c34:	6a2b      	ldr	r3, [r5, #32]
 8008c36:	f443 63aa 	orr.w	r3, r3, #1360	; 0x550
 8008c3a:	f043 0305 	orr.w	r3, r3, #5
 8008c3e:	622b      	str	r3, [r5, #32]
}
 8008c40:	e76a      	b.n	8008b18 <R3_2_CurrentReadingPolarization+0x30>
 8008c42:	bf00      	nop
 8008c44:	7fffffc0 	.word	0x7fffffc0
 8008c48:	0800841d 	.word	0x0800841d
 8008c4c:	080083d9 	.word	0x080083d9
 8008c50:	02000070 	.word	0x02000070
 8008c54:	08008471 	.word	0x08008471

08008c58 <R3_2_SetADCSampPointSectX>:
  if (MC_NULL == pHdl)
 8008c58:	2800      	cmp	r0, #0
 8008c5a:	d03b      	beq.n	8008cd4 <R3_2_SetADCSampPointSectX+0x7c>
{
 8008c5c:	b530      	push	{r4, r5, lr}
    if ((uint16_t)(pHandle->Half_PWMPeriod - pHdl->lowDuty) > pHandle->pParams_str->Tafter)
 8008c5e:	f8b0 304a 	ldrh.w	r3, [r0, #74]	; 0x4a
 8008c62:	f8b0 e084 	ldrh.w	lr, [r0, #132]	; 0x84
 8008c66:	f8d0 1090 	ldr.w	r1, [r0, #144]	; 0x90
 8008c6a:	ebae 0203 	sub.w	r2, lr, r3
 8008c6e:	f8b1 40b2 	ldrh.w	r4, [r1, #178]	; 0xb2
 8008c72:	b292      	uxth	r2, r2
 8008c74:	42a2      	cmp	r2, r4
 8008c76:	d917      	bls.n	8008ca8 <R3_2_SetADCSampPointSectX+0x50>
      pHandle->_Super.Sector = SECTOR_5;
 8008c78:	2204      	movs	r2, #4
      SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t)1;
 8008c7a:	f10e 33ff 	add.w	r3, lr, #4294967295
      pHandle->_Super.Sector = SECTOR_5;
 8008c7e:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
      SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t)1;
 8008c82:	b29b      	uxth	r3, r3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008c84:	688a      	ldr	r2, [r1, #8]
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 8008c86:	f8b0 5042 	ldrh.w	r5, [r0, #66]	; 0x42
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 8008c8a:	f8b0 4044 	ldrh.w	r4, [r0, #68]	; 0x44
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 8008c8e:	f8b0 1046 	ldrh.w	r1, [r0, #70]	; 0x46
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008c92:	6355      	str	r5, [r2, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008c94:	6394      	str	r4, [r2, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008c96:	63d1      	str	r1, [r2, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008c98:	6413      	str	r3, [r2, #64]	; 0x40
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8008c9a:	6852      	ldr	r2, [r2, #4]
 8008c9c:	4b10      	ldr	r3, [pc, #64]	; (8008ce0 <R3_2_SetADCSampPointSectX+0x88>)
 8008c9e:	421a      	tst	r2, r3
    returnValue = 0U;
 8008ca0:	bf14      	ite	ne
 8008ca2:	2001      	movne	r0, #1
 8008ca4:	2000      	moveq	r0, #0
}
 8008ca6:	bd30      	pop	{r4, r5, pc}
      DeltaDuty = (uint16_t)(pHdl->lowDuty - pHdl->midDuty);
 8008ca8:	f8b0 c04c 	ldrh.w	ip, [r0, #76]	; 0x4c
 8008cac:	eba3 0c0c 	sub.w	ip, r3, ip
      if (DeltaDuty > ((uint16_t)(pHandle->Half_PWMPeriod - pHdl->lowDuty) * 2U))
 8008cb0:	fa1f fc8c 	uxth.w	ip, ip
 8008cb4:	ebbc 0f42 	cmp.w	ip, r2, lsl #1
 8008cb8:	d80d      	bhi.n	8008cd6 <R3_2_SetADCSampPointSectX+0x7e>
        SamplingPoint = pHdl->lowDuty + pHandle->pParams_str->Tafter;
 8008cba:	4423      	add	r3, r4
 8008cbc:	b29b      	uxth	r3, r3
        if (SamplingPoint >= pHandle->Half_PWMPeriod)
 8008cbe:	459e      	cmp	lr, r3
 8008cc0:	d8e0      	bhi.n	8008c84 <R3_2_SetADCSampPointSectX+0x2c>
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 8008cc2:	43db      	mvns	r3, r3
          pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_FALLING;
 8008cc4:	f44f 7280 	mov.w	r2, #256	; 0x100
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 8008cc8:	eb03 034e 	add.w	r3, r3, lr, lsl #1
          pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_FALLING;
 8008ccc:	f8a0 2086 	strh.w	r2, [r0, #134]	; 0x86
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 8008cd0:	b29b      	uxth	r3, r3
 8008cd2:	e7d7      	b.n	8008c84 <R3_2_SetADCSampPointSectX+0x2c>
}
 8008cd4:	4770      	bx	lr
        SamplingPoint = pHdl->lowDuty - pHandle->pParams_str->Tbefore;
 8008cd6:	f8b1 20b6 	ldrh.w	r2, [r1, #182]	; 0xb6
 8008cda:	1a9b      	subs	r3, r3, r2
 8008cdc:	b29b      	uxth	r3, r3
 8008cde:	e7d1      	b.n	8008c84 <R3_2_SetADCSampPointSectX+0x2c>
 8008ce0:	02000070 	.word	0x02000070

08008ce4 <R3_2_TIMx_UP_IRQHandler>:
  if (MC_NULL == pHandle)
 8008ce4:	4602      	mov	r2, r0
 8008ce6:	2800      	cmp	r0, #0
 8008ce8:	d03b      	beq.n	8008d62 <R3_2_TIMx_UP_IRQHandler+0x7e>
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008cea:	f8d0 1090 	ldr.w	r1, [r0, #144]	; 0x90
{
 8008cee:	b5f0      	push	{r4, r5, r6, r7, lr}
    R3_3_OPAMPParams_t *OPAMPParams = pHandle->pParams_str->OPAMPParams;
 8008cf0:	68cc      	ldr	r4, [r1, #12]
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008cf2:	688d      	ldr	r5, [r1, #8]
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;
 8008cf4:	e9d1 0e00 	ldrd	r0, lr, [r1]
    if (OPAMPParams != NULL)
 8008cf8:	b384      	cbz	r4, 8008d5c <R3_2_TIMx_UP_IRQHandler+0x78>
      while (ADCx_1->JSQR != 0x0u)
 8008cfa:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d1fc      	bne.n	8008cfa <R3_2_TIMx_UP_IRQHandler+0x16>
      operationAmp = OPAMPParams->OPAMPSelect_1[pHandle->_Super.Sector];
 8008d00:	f892 c070 	ldrb.w	ip, [r2, #112]	; 0x70
 8008d04:	eb04 038c 	add.w	r3, r4, ip, lsl #2
 8008d08:	68df      	ldr	r7, [r3, #12]
      if (operationAmp != NULL)
 8008d0a:	b12f      	cbz	r7, 8008d18 <R3_2_TIMx_UP_IRQHandler+0x34>
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 8008d0c:	683c      	ldr	r4, [r7, #0]
 8008d0e:	6bde      	ldr	r6, [r3, #60]	; 0x3c
 8008d10:	f424 7486 	bic.w	r4, r4, #268	; 0x10c
 8008d14:	4334      	orrs	r4, r6
 8008d16:	603c      	str	r4, [r7, #0]
      operationAmp = OPAMPParams->OPAMPSelect_2[pHandle->_Super.Sector];
 8008d18:	6a5c      	ldr	r4, [r3, #36]	; 0x24
      if (operationAmp != NULL)
 8008d1a:	b12c      	cbz	r4, 8008d28 <R3_2_TIMx_UP_IRQHandler+0x44>
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 8008d1c:	6d5f      	ldr	r7, [r3, #84]	; 0x54
 8008d1e:	6823      	ldr	r3, [r4, #0]
 8008d20:	f423 7386 	bic.w	r3, r3, #268	; 0x10c
 8008d24:	433b      	orrs	r3, r7
 8008d26:	6023      	str	r3, [r4, #0]
    ADCx_1->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008d28:	eb01 018c 	add.w	r1, r1, ip, lsl #2
 8008d2c:	f8b2 3086 	ldrh.w	r3, [r2, #134]	; 0x86
 8008d30:	6fcc      	ldr	r4, [r1, #124]	; 0x7c
    ADCx_2->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008d32:	f8d1 7094 	ldr.w	r7, [r1, #148]	; 0x94
    ADCx_1->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008d36:	431c      	orrs	r4, r3
    ADCx_2->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008d38:	433b      	orrs	r3, r7
    ADCx_1->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008d3a:	64c4      	str	r4, [r0, #76]	; 0x4c
    ADCx_2->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008d3c:	f8ce 304c 	str.w	r3, [lr, #76]	; 0x4c
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008d40:	686b      	ldr	r3, [r5, #4]
 8008d42:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008d46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8008d4a:	2180      	movs	r1, #128	; 0x80
 8008d4c:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8008d50:	606b      	str	r3, [r5, #4]
    tempPointer = &(pHandle->_Super.Motor);
 8008d52:	f102 006e 	add.w	r0, r2, #110	; 0x6e
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8008d56:	f8a2 1086 	strh.w	r1, [r2, #134]	; 0x86
}
 8008d5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ADCx_1->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008d5c:	f892 c070 	ldrb.w	ip, [r2, #112]	; 0x70
 8008d60:	e7e2      	b.n	8008d28 <R3_2_TIMx_UP_IRQHandler+0x44>
}
 8008d62:	4770      	bx	lr

08008d64 <R3_2_BRK2_IRQHandler>:
  if (MC_NULL == pHandle)
 8008d64:	b168      	cbz	r0, 8008d82 <R3_2_BRK2_IRQHandler+0x1e>
    if (false == pHandle->BrakeActionLock)
 8008d66:	f890 308c 	ldrb.w	r3, [r0, #140]	; 0x8c
 8008d6a:	b92b      	cbnz	r3, 8008d78 <R3_2_BRK2_IRQHandler+0x14>
      if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 8008d6c:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8008d70:	f893 20c0 	ldrb.w	r2, [r3, #192]	; 0xc0
 8008d74:	2a02      	cmp	r2, #2
 8008d76:	d005      	beq.n	8008d84 <R3_2_BRK2_IRQHandler+0x20>
    pHandle->OverCurrentFlag = true;
 8008d78:	2301      	movs	r3, #1
 8008d7a:	f880 308a 	strb.w	r3, [r0, #138]	; 0x8a
    tempPointer = &(pHandle->_Super.Motor);
 8008d7e:	306e      	adds	r0, #110	; 0x6e
 8008d80:	4770      	bx	lr
}
 8008d82:	4770      	bx	lr
{
 8008d84:	b430      	push	{r4, r5}
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8008d86:	e9d3 4108 	ldrd	r4, r1, [r3, #32]
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8008d8a:	f8b3 50ac 	ldrh.w	r5, [r3, #172]	; 0xac
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8008d8e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  WRITE_REG(GPIOx->BRR, PinMask);
 8008d90:	62a5      	str	r5, [r4, #40]	; 0x28
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8008d92:	f8b3 40ae 	ldrh.w	r4, [r3, #174]	; 0xae
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8008d96:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	; 0xb0
 8008d9a:	628c      	str	r4, [r1, #40]	; 0x28
 8008d9c:	6293      	str	r3, [r2, #40]	; 0x28
    pHandle->OverCurrentFlag = true;
 8008d9e:	2301      	movs	r3, #1
 8008da0:	f880 308a 	strb.w	r3, [r0, #138]	; 0x8a
}
 8008da4:	bc30      	pop	{r4, r5}
    tempPointer = &(pHandle->_Super.Motor);
 8008da6:	306e      	adds	r0, #110	; 0x6e
}
 8008da8:	4770      	bx	lr
 8008daa:	bf00      	nop

08008dac <R3_2_BRK_IRQHandler>:
  if (MC_NULL == pHandle)
 8008dac:	4603      	mov	r3, r0
 8008dae:	b160      	cbz	r0, 8008dca <R3_2_BRK_IRQHandler+0x1e>
    pHandle->pParams_str->TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8008db0:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8008db4:	6891      	ldr	r1, [r2, #8]
 8008db6:	6c4a      	ldr	r2, [r1, #68]	; 0x44
    pHandle->OverVoltageFlag = true;
 8008db8:	f240 1c01 	movw	ip, #257	; 0x101
    pHandle->pParams_str->TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8008dbc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008dc0:	644a      	str	r2, [r1, #68]	; 0x44
    tempPointer = &(pHandle->_Super.Motor);
 8008dc2:	306e      	adds	r0, #110	; 0x6e
    pHandle->OverVoltageFlag = true;
 8008dc4:	f8a3 c08b 	strh.w	ip, [r3, #139]	; 0x8b
    tempPointer = &(pHandle->_Super.Motor);
 8008dc8:	4770      	bx	lr
}
 8008dca:	4770      	bx	lr

08008dcc <R3_2_IsOverCurrentOccurred>:
  if (true == pHandle->OverVoltageFlag)
 8008dcc:	f890 308b 	ldrb.w	r3, [r0, #139]	; 0x8b
 8008dd0:	b16b      	cbz	r3, 8008dee <R3_2_IsOverCurrentOccurred+0x22>
    pHandle->OverVoltageFlag = false;
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	f880 308b 	strb.w	r3, [r0, #139]	; 0x8b
 8008dd8:	2142      	movs	r1, #66	; 0x42
    retVal = MC_OVER_VOLT;
 8008dda:	2302      	movs	r3, #2
  if (true == pHandle->OverCurrentFlag)
 8008ddc:	f890 208a 	ldrb.w	r2, [r0, #138]	; 0x8a
 8008de0:	b11a      	cbz	r2, 8008dea <R3_2_IsOverCurrentOccurred+0x1e>
    pHandle->OverCurrentFlag = false;
 8008de2:	2300      	movs	r3, #0
 8008de4:	f880 308a 	strb.w	r3, [r0, #138]	; 0x8a
    retVal |= MC_BREAK_IN;
 8008de8:	460b      	mov	r3, r1
}
 8008dea:	4618      	mov	r0, r3
 8008dec:	4770      	bx	lr
 8008dee:	2140      	movs	r1, #64	; 0x40
 8008df0:	e7f4      	b.n	8008ddc <R3_2_IsOverCurrentOccurred+0x10>
 8008df2:	bf00      	nop

08008df4 <R3_2_RLDetectionModeEnable>:
  if (false == pHandle->_Super.RLDetectionMode)
 8008df4:	f890 1073 	ldrb.w	r1, [r0, #115]	; 0x73
{
 8008df8:	b430      	push	{r4, r5}
  if (false == pHandle->_Super.RLDetectionMode)
 8008dfa:	2900      	cmp	r1, #0
 8008dfc:	d13d      	bne.n	8008e7a <R3_2_RLDetectionModeEnable+0x86>
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008dfe:	f8d0 5090 	ldr.w	r5, [r0, #144]	; 0x90
 8008e02:	68ab      	ldr	r3, [r5, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008e04:	699a      	ldr	r2, [r3, #24]
 8008e06:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008e0a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8008e0e:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8008e12:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008e14:	6a1a      	ldr	r2, [r3, #32]
 8008e16:	f042 0201 	orr.w	r2, r2, #1
 8008e1a:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008e1c:	6a1a      	ldr	r2, [r3, #32]
 8008e1e:	f022 0204 	bic.w	r2, r2, #4
 8008e22:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008e24:	6359      	str	r1, [r3, #52]	; 0x34
    if (LS_PWM_TIMER == pHandle->pParams_str->LowSideOutputs)
 8008e26:	f895 20c0 	ldrb.w	r2, [r5, #192]	; 0xc0
 8008e2a:	2a01      	cmp	r2, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8008e2c:	f103 0418 	add.w	r4, r3, #24
 8008e30:	d030      	beq.n	8008e94 <R3_2_RLDetectionModeEnable+0xa0>
    else if (ES_GPIO ==  pHandle->pParams_str->LowSideOutputs)
 8008e32:	2a02      	cmp	r2, #2
 8008e34:	d10f      	bne.n	8008e56 <R3_2_RLDetectionModeEnable+0x62>
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008e36:	699a      	ldr	r2, [r3, #24]
 8008e38:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008e3c:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8008e40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008e44:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008e46:	6a1a      	ldr	r2, [r3, #32]
 8008e48:	f042 0210 	orr.w	r2, r2, #16
 8008e4c:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008e4e:	6a1a      	ldr	r2, [r3, #32]
 8008e50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e54:	621a      	str	r2, [r3, #32]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008e56:	6862      	ldr	r2, [r4, #4]
 8008e58:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008e5c:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8008e60:	f042 0270 	orr.w	r2, r2, #112	; 0x70
 8008e64:	6062      	str	r2, [r4, #4]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008e66:	6a1a      	ldr	r2, [r3, #32]
    pHandle->PhaseAOffset = pHandle->PhaseBOffset; /* Use only the offset of phB */
 8008e68:	6fc1      	ldr	r1, [r0, #124]	; 0x7c
 8008e6a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008e6e:	621a      	str	r2, [r3, #32]
 8008e70:	6a1a      	ldr	r2, [r3, #32]
 8008e72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008e76:	621a      	str	r2, [r3, #32]
 8008e78:	6781      	str	r1, [r0, #120]	; 0x78
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 8008e7a:	4b0f      	ldr	r3, [pc, #60]	; (8008eb8 <R3_2_RLDetectionModeEnable+0xc4>)
  pHandle->_Super.pFctSwitchOnPwm = &R3_2_RLSwitchOnPWM;
 8008e7c:	490f      	ldr	r1, [pc, #60]	; (8008ebc <R3_2_RLDetectionModeEnable+0xc8>)
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008e7e:	4a10      	ldr	r2, [pc, #64]	; (8008ec0 <R3_2_RLDetectionModeEnable+0xcc>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 8008e80:	4c10      	ldr	r4, [pc, #64]	; (8008ec4 <R3_2_RLDetectionModeEnable+0xd0>)
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 8008e82:	6143      	str	r3, [r0, #20]
  pHandle->_Super.RLDetectionMode = true;
 8008e84:	2301      	movs	r3, #1
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 8008e86:	6044      	str	r4, [r0, #4]
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008e88:	e9c0 2102 	strd	r2, r1, [r0, #8]
}
 8008e8c:	bc30      	pop	{r4, r5}
  pHandle->_Super.RLDetectionMode = true;
 8008e8e:	f880 3073 	strb.w	r3, [r0, #115]	; 0x73
}
 8008e92:	4770      	bx	lr
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008e94:	699a      	ldr	r2, [r3, #24]
 8008e96:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008e9a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8008e9e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008ea2:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008ea4:	6a1a      	ldr	r2, [r3, #32]
 8008ea6:	f022 0210 	bic.w	r2, r2, #16
 8008eaa:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CCER, Channels);
 8008eac:	6a1a      	ldr	r2, [r3, #32]
 8008eae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008eb2:	621a      	str	r2, [r3, #32]
}
 8008eb4:	e7cf      	b.n	8008e56 <R3_2_RLDetectionModeEnable+0x62>
 8008eb6:	bf00      	nop
 8008eb8:	08008685 	.word	0x08008685
 8008ebc:	080086d1 	.word	0x080086d1
 8008ec0:	080085a9 	.word	0x080085a9
 8008ec4:	08008629 	.word	0x08008629

08008ec8 <R3_2_RLDetectionModeDisable>:
  if (true ==  pHandle->_Super.RLDetectionMode)
 8008ec8:	f890 3073 	ldrb.w	r3, [r0, #115]	; 0x73
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d03c      	beq.n	8008f4a <R3_2_RLDetectionModeDisable+0x82>
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008ed0:	f8d0 1090 	ldr.w	r1, [r0, #144]	; 0x90
 8008ed4:	688b      	ldr	r3, [r1, #8]
{
 8008ed6:	b410      	push	{r4}
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008ed8:	699a      	ldr	r2, [r3, #24]
 8008eda:	4c43      	ldr	r4, [pc, #268]	; (8008fe8 <R3_2_RLDetectionModeDisable+0x120>)
 8008edc:	4022      	ands	r2, r4
 8008ede:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8008ee2:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008ee4:	6a1a      	ldr	r2, [r3, #32]
 8008ee6:	f042 0201 	orr.w	r2, r2, #1
 8008eea:	621a      	str	r2, [r3, #32]
    if (LS_PWM_TIMER == pHandle->pParams_str->LowSideOutputs)
 8008eec:	f891 20c0 	ldrb.w	r2, [r1, #192]	; 0xc0
 8008ef0:	2a01      	cmp	r2, #1
 8008ef2:	d02b      	beq.n	8008f4c <R3_2_RLDetectionModeDisable+0x84>
    else if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 8008ef4:	2a02      	cmp	r2, #2
 8008ef6:	d050      	beq.n	8008f9a <R3_2_RLDetectionModeDisable+0xd2>
    LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod) >> 1);
 8008ef8:	f8b0 2084 	ldrh.w	r2, [r0, #132]	; 0x84
 8008efc:	0852      	lsrs	r2, r2, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008efe:	635a      	str	r2, [r3, #52]	; 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008f00:	6999      	ldr	r1, [r3, #24]
 8008f02:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 8008f06:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
 8008f0a:	f441 41c0 	orr.w	r1, r1, #24576	; 0x6000
 8008f0e:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008f10:	6a19      	ldr	r1, [r3, #32]
 8008f12:	f041 0110 	orr.w	r1, r1, #16
 8008f16:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008f18:	639a      	str	r2, [r3, #56]	; 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008f1a:	69d9      	ldr	r1, [r3, #28]
 8008f1c:	400c      	ands	r4, r1
 8008f1e:	f044 0460 	orr.w	r4, r4, #96	; 0x60
 8008f22:	61dc      	str	r4, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8008f24:	6a19      	ldr	r1, [r3, #32]
 8008f26:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8008f2a:	6219      	str	r1, [r3, #32]
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 8008f2c:	492f      	ldr	r1, [pc, #188]	; (8008fec <R3_2_RLDetectionModeDisable+0x124>)
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008f2e:	63da      	str	r2, [r3, #60]	; 0x3c
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008f30:	4a2f      	ldr	r2, [pc, #188]	; (8008ff0 <R3_2_RLDetectionModeDisable+0x128>)
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 8008f32:	6041      	str	r1, [r0, #4]
    pHandle->_Super.pFctSwitchOnPwm = &R3_2_SwitchOnPWM;
 8008f34:	492f      	ldr	r1, [pc, #188]	; (8008ff4 <R3_2_RLDetectionModeDisable+0x12c>)
    pHandle->_Super.pFctTurnOnLowSides = &R3_2_TurnOnLowSides;
 8008f36:	4c30      	ldr	r4, [pc, #192]	; (8008ff8 <R3_2_RLDetectionModeDisable+0x130>)
 8008f38:	6144      	str	r4, [r0, #20]
    pHandle->_Super.RLDetectionMode = false;
 8008f3a:	2300      	movs	r3, #0
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008f3c:	e9c0 2102 	strd	r2, r1, [r0, #8]
}
 8008f40:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.RLDetectionMode = false;
 8008f44:	f880 3073 	strb.w	r3, [r0, #115]	; 0x73
}
 8008f48:	4770      	bx	lr
 8008f4a:	4770      	bx	lr
  SET_BIT(TIMx->CCER, Channels);
 8008f4c:	6a19      	ldr	r1, [r3, #32]
    LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod) >> 1);
 8008f4e:	f8b0 2084 	ldrh.w	r2, [r0, #132]	; 0x84
 8008f52:	f041 0104 	orr.w	r1, r1, #4
 8008f56:	0852      	lsrs	r2, r2, #1
 8008f58:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008f5a:	635a      	str	r2, [r3, #52]	; 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008f5c:	6999      	ldr	r1, [r3, #24]
 8008f5e:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 8008f62:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
 8008f66:	f441 41c0 	orr.w	r1, r1, #24576	; 0x6000
 8008f6a:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008f6c:	6a19      	ldr	r1, [r3, #32]
 8008f6e:	f041 0110 	orr.w	r1, r1, #16
 8008f72:	6219      	str	r1, [r3, #32]
 8008f74:	6a19      	ldr	r1, [r3, #32]
 8008f76:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8008f7a:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008f7c:	639a      	str	r2, [r3, #56]	; 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008f7e:	69d9      	ldr	r1, [r3, #28]
 8008f80:	400c      	ands	r4, r1
 8008f82:	f044 0460 	orr.w	r4, r4, #96	; 0x60
 8008f86:	61dc      	str	r4, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8008f88:	6a19      	ldr	r1, [r3, #32]
 8008f8a:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8008f8e:	6219      	str	r1, [r3, #32]
 8008f90:	6a19      	ldr	r1, [r3, #32]
 8008f92:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8008f96:	6219      	str	r1, [r3, #32]
}
 8008f98:	e7c8      	b.n	8008f2c <R3_2_RLDetectionModeDisable+0x64>
  CLEAR_BIT(TIMx->CCER, Channels);
 8008f9a:	6a19      	ldr	r1, [r3, #32]
 8008f9c:	f8b0 2084 	ldrh.w	r2, [r0, #132]	; 0x84
 8008fa0:	f021 0104 	bic.w	r1, r1, #4
 8008fa4:	0852      	lsrs	r2, r2, #1
 8008fa6:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008fa8:	635a      	str	r2, [r3, #52]	; 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008faa:	6999      	ldr	r1, [r3, #24]
 8008fac:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 8008fb0:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
 8008fb4:	f441 41c0 	orr.w	r1, r1, #24576	; 0x6000
 8008fb8:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008fba:	6a19      	ldr	r1, [r3, #32]
 8008fbc:	f041 0110 	orr.w	r1, r1, #16
 8008fc0:	6219      	str	r1, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008fc2:	6a19      	ldr	r1, [r3, #32]
 8008fc4:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8008fc8:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008fca:	639a      	str	r2, [r3, #56]	; 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008fcc:	69d9      	ldr	r1, [r3, #28]
 8008fce:	400c      	ands	r4, r1
 8008fd0:	f044 0460 	orr.w	r4, r4, #96	; 0x60
 8008fd4:	61dc      	str	r4, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8008fd6:	6a19      	ldr	r1, [r3, #32]
 8008fd8:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8008fdc:	6219      	str	r1, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008fde:	6a19      	ldr	r1, [r3, #32]
 8008fe0:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8008fe4:	6219      	str	r1, [r3, #32]
}
 8008fe6:	e7a1      	b.n	8008f2c <R3_2_RLDetectionModeDisable+0x64>
 8008fe8:	fffeff8c 	.word	0xfffeff8c
 8008fec:	08008255 	.word	0x08008255
 8008ff0:	080085a9 	.word	0x080085a9
 8008ff4:	08008511 	.word	0x08008511
 8008ff8:	080084bd 	.word	0x080084bd

08008ffc <R3_2_RLDetectionModeSetDuty>:
  if (MC_NULL == pHdl)
 8008ffc:	2800      	cmp	r0, #0
 8008ffe:	d03e      	beq.n	800907e <R3_2_RLDetectionModeSetDuty+0x82>
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009000:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 8009004:	f8b0 2084 	ldrh.w	r2, [r0, #132]	; 0x84
{
 8009008:	b410      	push	{r4}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800900a:	689c      	ldr	r4, [r3, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800900c:	69e3      	ldr	r3, [r4, #28]
 800900e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 8009012:	fb02 f101 	mul.w	r1, r2, r1
 8009016:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
 800901a:	0c09      	lsrs	r1, r1, #16
    pHandle->ADCRegularLocked = true;
 800901c:	f04f 0c01 	mov.w	ip, #1
 8009020:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
    pHandle->_Super.CntPhA = (uint16_t)val;
 8009024:	f8a0 1042 	strh.w	r1, [r0, #66]	; 0x42
    pHandle->ADCRegularLocked = true;
 8009028:	f880 c094 	strb.w	ip, [r0, #148]	; 0x94
 800902c:	61e3      	str	r3, [r4, #28]
    LL_TIM_OC_SetCompareCH4(TIMx, (((uint32_t)pHandle->Half_PWMPeriod) - ((uint32_t)pHandle->_Super.Ton)));
 800902e:	f8b0 306a 	ldrh.w	r3, [r0, #106]	; 0x6a
 8009032:	1ad2      	subs	r2, r2, r3
    LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t)pHandle->_Super.Toff);
 8009034:	f8b0 306c 	ldrh.w	r3, [r0, #108]	; 0x6c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8009038:	6422      	str	r2, [r4, #64]	; 0x40
  WRITE_REG(TIMx->CCR3, CompareValue);
 800903a:	63e3      	str	r3, [r4, #60]	; 0x3c
  WRITE_REG(TIMx->CCR1, CompareValue);
 800903c:	6361      	str	r1, [r4, #52]	; 0x34
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800903e:	6863      	ldr	r3, [r4, #4]
    if (1U ==  pHandle->_Super.SWerror)
 8009040:	f8b0 2048 	ldrh.w	r2, [r0, #72]	; 0x48
 8009044:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8009048:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800904c:	f043 0370 	orr.w	r3, r3, #112	; 0x70
    pHdl->Sector = SECTOR_4;
 8009050:	2103      	movs	r1, #3
 8009052:	6063      	str	r3, [r4, #4]
    if (1U ==  pHandle->_Super.SWerror)
 8009054:	4562      	cmp	r2, ip
    pHdl->Sector = SECTOR_4;
 8009056:	f880 1070 	strb.w	r1, [r0, #112]	; 0x70
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 800905a:	6863      	ldr	r3, [r4, #4]
    if (1U ==  pHandle->_Super.SWerror)
 800905c:	d008      	beq.n	8009070 <R3_2_RLDetectionModeSetDuty+0x74>
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 800905e:	4a08      	ldr	r2, [pc, #32]	; (8009080 <R3_2_RLDetectionModeSetDuty+0x84>)
}
 8009060:	f85d 4b04 	ldr.w	r4, [sp], #4
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8009064:	4213      	tst	r3, r2
      hAux = MC_FOC_DURATION;
 8009066:	bf14      	ite	ne
 8009068:	4662      	movne	r2, ip
 800906a:	2200      	moveq	r2, #0
}
 800906c:	4610      	mov	r0, r2
 800906e:	4770      	bx	lr
      pHandle->_Super.SWerror = 0U;
 8009070:	2300      	movs	r3, #0
 8009072:	f8a0 3048 	strh.w	r3, [r0, #72]	; 0x48
}
 8009076:	f85d 4b04 	ldr.w	r4, [sp], #4
 800907a:	4610      	mov	r0, r2
 800907c:	4770      	bx	lr
 800907e:	4770      	bx	lr
 8009080:	02000070 	.word	0x02000070

08009084 <RVBS_Clear>:
  {
#endif
    uint16_t aux;
    uint16_t index;

    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 8009084:	f8b0 c01a 	ldrh.w	ip, [r0, #26]
 8009088:	8b82      	ldrh	r2, [r0, #28]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 800908a:	8b03      	ldrh	r3, [r0, #24]
    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 800908c:	4494      	add	ip, r2
{
 800908e:	b410      	push	{r4}
    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 8009090:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8009094:	b14b      	cbz	r3, 80090aa <RVBS_Clear+0x26>
    {
      pHandle->aBuffer[index] = aux;
 8009096:	6a04      	ldr	r4, [r0, #32]
 8009098:	2300      	movs	r3, #0
 800909a:	b29a      	uxth	r2, r3
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 800909c:	3301      	adds	r3, #1
      pHandle->aBuffer[index] = aux;
 800909e:	f824 c012 	strh.w	ip, [r4, r2, lsl #1]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 80090a2:	8b01      	ldrh	r1, [r0, #24]
 80090a4:	b29a      	uxth	r2, r3
 80090a6:	4291      	cmp	r1, r2
 80090a8:	d8f7      	bhi.n	800909a <RVBS_Clear+0x16>
    }
    pHandle->_Super.LatestConv = aux;
 80090aa:	2300      	movs	r3, #0
 80090ac:	f36c 030f 	bfi	r3, ip, #0, #16
 80090b0:	f36c 431f 	bfi	r3, ip, #16, #16
    pHandle->_Super.AvBusVoltage_d = aux;
    pHandle->index = 0U;
 80090b4:	2200      	movs	r2, #0
#ifdef NULL_PTR_RDIV_BUS_VLT_SNS
  }
#endif
}
 80090b6:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.LatestConv = aux;
 80090ba:	6043      	str	r3, [r0, #4]
    pHandle->index = 0U;
 80090bc:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
}
 80090c0:	4770      	bx	lr
 80090c2:	bf00      	nop

080090c4 <RVBS_Init>:
{
 80090c4:	b510      	push	{r4, lr}
 80090c6:	4604      	mov	r4, r0
    pHandle->convHandle = RCM_RegisterRegConv(&pHandle->VbusRegConv);
 80090c8:	300c      	adds	r0, #12
 80090ca:	f7fa ff03 	bl	8003ed4 <RCM_RegisterRegConv>
 80090ce:	f884 0026 	strb.w	r0, [r4, #38]	; 0x26
    RVBS_Clear(pHandle);
 80090d2:	4620      	mov	r0, r4
 80090d4:	f7ff ffd6 	bl	8009084 <RVBS_Clear>
}
 80090d8:	bd10      	pop	{r4, pc}
 80090da:	bf00      	nop

080090dc <RVBS_CheckFaultState>:
    fault = MC_SW_ERROR;
  }
  else
  {
#endif
    if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 80090dc:	88c3      	ldrh	r3, [r0, #6]
 80090de:	8b42      	ldrh	r2, [r0, #26]
 80090e0:	429a      	cmp	r2, r3
 80090e2:	d305      	bcc.n	80090f0 <RVBS_CheckFaultState+0x14>
    {
      fault = MC_OVER_VOLT;
    }
    else if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 80090e4:	8b80      	ldrh	r0, [r0, #28]
    {
      fault = MC_UNDER_VOLT;
    }
    else
    {
      fault = MC_NO_ERROR;
 80090e6:	4298      	cmp	r0, r3
 80090e8:	bf8c      	ite	hi
 80090ea:	2004      	movhi	r0, #4
 80090ec:	2000      	movls	r0, #0
 80090ee:	4770      	bx	lr
      fault = MC_OVER_VOLT;
 80090f0:	2002      	movs	r0, #2
    }
#ifdef NULL_PTR_RDIV_BUS_VLT_SNS
  }
#endif
  return (fault);
}
 80090f2:	4770      	bx	lr

080090f4 <RVBS_CalcAvVbus>:
{
 80090f4:	b538      	push	{r3, r4, r5, lr}
 80090f6:	4604      	mov	r4, r0
    hAux = RCM_ExecRegularConv(pHandle->convHandle);
 80090f8:	f890 0026 	ldrb.w	r0, [r0, #38]	; 0x26
 80090fc:	f7fa ffd2 	bl	80040a4 <RCM_ExecRegularConv>
    if (0xFFFFU == hAux)
 8009100:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009104:	4298      	cmp	r0, r3
 8009106:	d024      	beq.n	8009152 <RVBS_CalcAvVbus+0x5e>
      pHandle->aBuffer[pHandle->index] = hAux;
 8009108:	6a23      	ldr	r3, [r4, #32]
 800910a:	f894 5025 	ldrb.w	r5, [r4, #37]	; 0x25
 800910e:	f823 0015 	strh.w	r0, [r3, r5, lsl #1]
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8009112:	f8b4 e018 	ldrh.w	lr, [r4, #24]
 8009116:	f01e 02ff 	ands.w	r2, lr, #255	; 0xff
 800911a:	d00d      	beq.n	8009138 <RVBS_CalcAvVbus+0x44>
 800911c:	3a01      	subs	r2, #1
 800911e:	b2d2      	uxtb	r2, r2
 8009120:	eb03 0c42 	add.w	ip, r3, r2, lsl #1
 8009124:	3b02      	subs	r3, #2
      wtemp = 0u;
 8009126:	2200      	movs	r2, #0
        wtemp += pHandle->aBuffer[i];
 8009128:	f833 1f02 	ldrh.w	r1, [r3, #2]!
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 800912c:	459c      	cmp	ip, r3
        wtemp += pHandle->aBuffer[i];
 800912e:	440a      	add	r2, r1
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8009130:	d1fa      	bne.n	8009128 <RVBS_CalcAvVbus+0x34>
      wtemp /= pHandle->LowPassFilterBW;
 8009132:	fbb2 f2fe 	udiv	r2, r2, lr
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 8009136:	b292      	uxth	r2, r2
      if ((uint16_t)pHandle->index < (pHandle->LowPassFilterBW - 1U))
 8009138:	f10e 3eff 	add.w	lr, lr, #4294967295
 800913c:	4575      	cmp	r5, lr
        pHandle->index++;
 800913e:	bf34      	ite	cc
 8009140:	3501      	addcc	r5, #1
        pHandle->index = 0U;
 8009142:	2300      	movcs	r3, #0
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 8009144:	80e2      	strh	r2, [r4, #6]
      pHandle->_Super.LatestConv = hAux;
 8009146:	80a0      	strh	r0, [r4, #4]
        pHandle->index++;
 8009148:	bf34      	ite	cc
 800914a:	f884 5025 	strbcc.w	r5, [r4, #37]	; 0x25
        pHandle->index = 0U;
 800914e:	f884 3025 	strbcs.w	r3, [r4, #37]	; 0x25
    pHandle->_Super.FaultState = RVBS_CheckFaultState(pHandle);
 8009152:	4620      	mov	r0, r4
 8009154:	f7ff ffc2 	bl	80090dc <RVBS_CheckFaultState>
 8009158:	8120      	strh	r0, [r4, #8]
}
 800915a:	bd38      	pop	{r3, r4, r5, pc}

0800915c <REMNG_Init>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->Ext = 0;
 800915c:	2300      	movs	r3, #0
    pHandle->TargetFinal = 0;
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
    pHandle->ScalingFactor = 1U;
 800915e:	2201      	movs	r2, #1
    pHandle->TargetFinal = 0;
 8009160:	e9c0 3301 	strd	r3, r3, [r0, #4]
    pHandle->IncDecAmount = 0;
 8009164:	e9c0 3303 	strd	r3, r3, [r0, #12]
    pHandle->ScalingFactor = 1U;
 8009168:	6142      	str	r2, [r0, #20]
    FD_Init(& (pHandle->fd));
#endif
#ifdef NULL_RMP_EXT_MNG
  }
#endif
}
 800916a:	4770      	bx	lr

0800916c <REMNG_Calc>:
  else
  {
#endif
    int32_t current_ref;

    current_ref = pHandle->Ext;
 800916c:	e9d0 3102 	ldrd	r3, r1, [r0, #8]

    /* Update the variable and terminates the ramp if needed. */
    if (pHandle->RampRemainingStep > 1U)
 8009170:	2901      	cmp	r1, #1
 8009172:	d90c      	bls.n	800918e <REMNG_Calc+0x22>
{
 8009174:	b410      	push	{r4}
    {
      /* Increment/decrement the reference value. */
      current_ref += pHandle->IncDecAmount;
 8009176:	e9d0 4204 	ldrd	r4, r2, [r0, #16]

      /* Decrement the number of remaining steps */
      pHandle->RampRemainingStep --;
 800917a:	3901      	subs	r1, #1
      current_ref += pHandle->IncDecAmount;
 800917c:	4423      	add	r3, r4
      pHandle->RampRemainingStep --;
 800917e:	60c1      	str	r1, [r0, #12]
    else
    {
      /* Do nothing. */
    }

    pHandle->Ext = current_ref;
 8009180:	6083      	str	r3, [r0, #8]

#ifdef FASTDIV
    ret_val = FD_FastDiv(&(pHandle->fd), pHandle->Ext, ((int32_t)pHandle->ScalingFactor));
#else
    ret_val = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8009182:	fb93 f2f2 	sdiv	r2, r3, r2
#endif
#ifdef NULL_RMP_EXT_MNG
  }
#endif
  return (ret_val);
}
 8009186:	f85d 4b04 	ldr.w	r4, [sp], #4
 800918a:	4610      	mov	r0, r2
 800918c:	4770      	bx	lr
    else if (1U == pHandle->RampRemainingStep)
 800918e:	d005      	beq.n	800919c <REMNG_Calc+0x30>
    ret_val = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8009190:	6942      	ldr	r2, [r0, #20]
    pHandle->Ext = current_ref;
 8009192:	6083      	str	r3, [r0, #8]
    ret_val = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8009194:	fb93 f2f2 	sdiv	r2, r3, r2
}
 8009198:	4610      	mov	r0, r2
 800919a:	4770      	bx	lr
      current_ref = pHandle->TargetFinal * ((int32_t)pHandle->ScalingFactor);
 800919c:	6842      	ldr	r2, [r0, #4]
 800919e:	6943      	ldr	r3, [r0, #20]
      pHandle->RampRemainingStep = 0U;
 80091a0:	2100      	movs	r1, #0
      current_ref = pHandle->TargetFinal * ((int32_t)pHandle->ScalingFactor);
 80091a2:	fb02 f303 	mul.w	r3, r2, r3
      pHandle->RampRemainingStep = 0U;
 80091a6:	60c1      	str	r1, [r0, #12]
    pHandle->Ext = current_ref;
 80091a8:	6083      	str	r3, [r0, #8]
}
 80091aa:	4610      	mov	r0, r2
 80091ac:	4770      	bx	lr
 80091ae:	bf00      	nop

080091b0 <REMNG_RampCompleted>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (0U == pHandle->RampRemainingStep)
 80091b0:	68c0      	ldr	r0, [r0, #12]
#ifdef NULL_RMP_EXT_MNG
  }
#endif
  return (retVal);

}
 80091b2:	fab0 f080 	clz	r0, r0
 80091b6:	0940      	lsrs	r0, r0, #5
 80091b8:	4770      	bx	lr
 80091ba:	bf00      	nop

080091bc <getScalingFactor>:
  int32_t aux;
  uint8_t i;

  if (Target < 0)
  {
    aux = -Target;
 80091bc:	2800      	cmp	r0, #0
 80091be:	bfb8      	it	lt
 80091c0:	4240      	neglt	r0, r0
{
 80091c2:	2301      	movs	r3, #1
  {
    TargetAbs = (uint32_t)Target;
  }
  for (i = 1U; i < 32U; i++)
  {
    uint32_t limit = (((uint32_t)1) << (31U - i));
 80091c4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80091c8:	e002      	b.n	80091d0 <getScalingFactor+0x14>
  for (i = 1U; i < 32U; i++)
 80091ca:	3301      	adds	r3, #1
 80091cc:	2b20      	cmp	r3, #32
 80091ce:	d007      	beq.n	80091e0 <getScalingFactor+0x24>
    uint32_t limit = (((uint32_t)1) << (31U - i));
 80091d0:	fa21 f203 	lsr.w	r2, r1, r3
    if (TargetAbs >= limit)
 80091d4:	4290      	cmp	r0, r2
 80091d6:	d3f8      	bcc.n	80091ca <getScalingFactor+0xe>
    else
    {
      /* Nothing to do */
    }
  }
  return (((uint32_t)1) << (i - 1U));
 80091d8:	3b01      	subs	r3, #1
 80091da:	2001      	movs	r0, #1
 80091dc:	4098      	lsls	r0, r3
}
 80091de:	4770      	bx	lr
 80091e0:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80091e4:	4770      	bx	lr
 80091e6:	bf00      	nop

080091e8 <REMNG_ExecRamp>:
{
 80091e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091ec:	4605      	mov	r5, r0
 80091ee:	460e      	mov	r6, r1
    if (0U == Durationms)
 80091f0:	4614      	mov	r4, r2
 80091f2:	b95a      	cbnz	r2, 800920c <REMNG_ExecRamp+0x24>
      pHandle->ScalingFactor = getScalingFactor(TargetFinal);
 80091f4:	4608      	mov	r0, r1
 80091f6:	f7ff ffe1 	bl	80091bc <getScalingFactor>
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 80091fa:	fb00 f606 	mul.w	r6, r0, r6
      pHandle->ScalingFactor = getScalingFactor(TargetFinal);
 80091fe:	6168      	str	r0, [r5, #20]
      pHandle->RampRemainingStep = 0U;
 8009200:	e9c5 6402 	strd	r6, r4, [r5, #8]
      pHandle->IncDecAmount = 0;
 8009204:	612c      	str	r4, [r5, #16]
}
 8009206:	2001      	movs	r0, #1
 8009208:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    current_ref = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 800920c:	6943      	ldr	r3, [r0, #20]
 800920e:	6887      	ldr	r7, [r0, #8]
 8009210:	fb97 f7f3 	sdiv	r7, r7, r3
      uint32_t wScalingFactor = getScalingFactor(TargetFinal - current_ref);
 8009214:	eba1 0807 	sub.w	r8, r1, r7
 8009218:	4640      	mov	r0, r8
 800921a:	f7ff ffcf 	bl	80091bc <getScalingFactor>
 800921e:	4682      	mov	sl, r0
      uint32_t wScalingFactor2 = getScalingFactor(current_ref);
 8009220:	4638      	mov	r0, r7
 8009222:	f7ff ffcb 	bl	80091bc <getScalingFactor>
 8009226:	4681      	mov	r9, r0
      uint32_t wScalingFactor3 = getScalingFactor(TargetFinal);
 8009228:	4630      	mov	r0, r6
 800922a:	f7ff ffc7 	bl	80091bc <getScalingFactor>
      aux = Durationms * ((uint32_t)pHandle->FrequencyHz); /* Check for overflow and use prescaler */
 800922e:	682a      	ldr	r2, [r5, #0]
      pHandle->TargetFinal = TargetFinal;
 8009230:	606e      	str	r6, [r5, #4]
      if (wScalingFactor <  wScalingFactor2)
 8009232:	45ca      	cmp	sl, r9
      aux = Durationms * ((uint32_t)pHandle->FrequencyHz); /* Check for overflow and use prescaler */
 8009234:	fb02 f404 	mul.w	r4, r2, r4
      aux /= 1000U;
 8009238:	4a0c      	ldr	r2, [pc, #48]	; (800926c <REMNG_ExecRamp+0x84>)
      uint32_t wScalingFactor3 = getScalingFactor(TargetFinal);
 800923a:	4603      	mov	r3, r0
        if (wScalingFactor < wScalingFactor3)
 800923c:	bf2c      	ite	cs
 800923e:	4648      	movcs	r0, r9
 8009240:	4650      	movcc	r0, sl
        if (wScalingFactor2 < wScalingFactor3)
 8009242:	4298      	cmp	r0, r3
      aux /= 1000U;
 8009244:	fba2 2404 	umull	r2, r4, r2, r4
 8009248:	bf28      	it	cs
 800924a:	4618      	movcs	r0, r3
 800924c:	09a4      	lsrs	r4, r4, #6
      pHandle->Ext = current_ref * ((int32_t)pHandle->ScalingFactor);
 800924e:	fb00 f707 	mul.w	r7, r0, r7
      pHandle->RampRemainingStep++;
 8009252:	3401      	adds	r4, #1
      aux1 = (TargetFinal - current_ref) * ((int32_t)pHandle->ScalingFactor);
 8009254:	fb00 f308 	mul.w	r3, r0, r8
      pHandle->ScalingFactor = wScalingFactorMin;
 8009258:	6168      	str	r0, [r5, #20]
      pHandle->RampRemainingStep++;
 800925a:	60ec      	str	r4, [r5, #12]
      pHandle->Ext = current_ref * ((int32_t)pHandle->ScalingFactor);
 800925c:	60af      	str	r7, [r5, #8]
      aux1 /= ((int32_t)pHandle->RampRemainingStep);
 800925e:	fb93 f4f4 	sdiv	r4, r3, r4
}
 8009262:	2001      	movs	r0, #1
      pHandle->IncDecAmount = aux1;
 8009264:	612c      	str	r4, [r5, #16]
}
 8009266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800926a:	bf00      	nop
 800926c:	10624dd3 	.word	0x10624dd3

08009270 <RUC_Init>:
  * @param  pPWM: Pointer on the PWM structure.
  *  @retval none
  */
__weak void RUC_Init(RevUpCtrl_Handle_t *pHandle, SpeednTorqCtrl_Handle_t *pSTC, VirtualSpeedSensor_Handle_t *pVSS,
                     STO_Handle_t *pSNSL, PWMC_Handle_t *pPWM)
{
 8009270:	b410      	push	{r4}
  {
#endif
    RevUpCtrl_PhaseParams_t *pRUCPhaseParams = &pHandle->ParamsData[0];
    uint8_t bPhase = 0U;

    pHandle->pSTC = pSTC;
 8009272:	6681      	str	r1, [r0, #104]	; 0x68
    pHandle->EnteredZone1 = false;

    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
    {
      /* Dump HF data for now HF data are forced to 16 bits*/
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8009274:	6941      	ldr	r1, [r0, #20]
{
 8009276:	9c01      	ldr	r4, [sp, #4]
    pHandle->pPWM = pPWM;
 8009278:	6744      	str	r4, [r0, #116]	; 0x74
    pHandle->OTFSCLowside = false;
 800927a:	f04f 0c00 	mov.w	ip, #0
    pHandle->pSNSL = pSNSL;
 800927e:	e9c0 231b 	strd	r2, r3, [r0, #108]	; 0x6c
    pHandle->OTFSCLowside = false;
 8009282:	f8a0 c054 	strh.w	ip, [r0, #84]	; 0x54
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8009286:	b301      	cbz	r1, 80092ca <RUC_Init+0x5a>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8009288:	688b      	ldr	r3, [r1, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 800928a:	b30b      	cbz	r3, 80092d0 <RUC_Init+0x60>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 800928c:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 800928e:	b30b      	cbz	r3, 80092d4 <RUC_Init+0x64>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8009290:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8009292:	b30b      	cbz	r3, 80092d8 <RUC_Init+0x68>
 8009294:	689b      	ldr	r3, [r3, #8]
      bPhase++;
 8009296:	2105      	movs	r1, #5
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8009298:	b1c3      	cbz	r3, 80092cc <RUC_Init+0x5c>
 800929a:	2204      	movs	r2, #4
 800929c:	2105      	movs	r1, #5
    {
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;

      pHandle->bPhaseNbr = bPhase;

      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 800929e:	8803      	ldrh	r3, [r0, #0]
 80092a0:	4c0e      	ldr	r4, [pc, #56]	; (80092dc <RUC_Init+0x6c>)
 80092a2:	f04f 0c64 	mov.w	ip, #100	; 0x64
 80092a6:	fb0c f303 	mul.w	r3, ip, r3
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 80092aa:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 80092ae:	fba4 4303 	umull	r4, r3, r4, r3
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 80092b2:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80092b6:	2400      	movs	r4, #0
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 80092b8:	099b      	lsrs	r3, r3, #6
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 80092ba:	6154      	str	r4, [r2, #20]
    }
#ifdef NULL_PTR_REV_UP_CTL
  }
#endif
}
 80092bc:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->bPhaseNbr = bPhase;
 80092c0:	f880 1048 	strb.w	r1, [r0, #72]	; 0x48
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 80092c4:	f880 3056 	strb.w	r3, [r0, #86]	; 0x56
}
 80092c8:	4770      	bx	lr
      bPhase++;
 80092ca:	2101      	movs	r1, #1
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 80092cc:	1e4a      	subs	r2, r1, #1
 80092ce:	e7e6      	b.n	800929e <RUC_Init+0x2e>
      bPhase++;
 80092d0:	2102      	movs	r1, #2
 80092d2:	e7fb      	b.n	80092cc <RUC_Init+0x5c>
 80092d4:	2103      	movs	r1, #3
 80092d6:	e7f9      	b.n	80092cc <RUC_Init+0x5c>
 80092d8:	2104      	movs	r1, #4
 80092da:	e7f7      	b.n	80092cc <RUC_Init+0x5c>
 80092dc:	10624dd3 	.word	0x10624dd3

080092e0 <RUC_Clear>:
  * @param  hMotorDirection: rotor rotation direction.
  *         This parameter must be -1 or +1.
  *  @retval none
  */
__weak void RUC_Clear(RevUpCtrl_Handle_t *pHandle, int16_t hMotorDirection)
{
 80092e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    VirtualSpeedSensor_Handle_t *pVSS = pHandle->pVSS;
 80092e4:	6ec7      	ldr	r7, [r0, #108]	; 0x6c
    SpeednTorqCtrl_Handle_t *pSTC = pHandle->pSTC;
 80092e6:	f8d0 8068 	ldr.w	r8, [r0, #104]	; 0x68
    RevUpCtrl_PhaseParams_t *pPhaseParams = pHandle->ParamsData;

    pHandle->hDirection = hMotorDirection;
 80092ea:	80c1      	strh	r1, [r0, #6]
    pHandle->EnteredZone1 = false;

    /*Initializes the rev up stages counter.*/
    pHandle->bStageCnt = 0U;
 80092ec:	2600      	movs	r6, #0
{
 80092ee:	4604      	mov	r4, r0
    pHandle->bStageCnt = 0U;
 80092f0:	f880 6058 	strb.w	r6, [r0, #88]	; 0x58
    pHandle->bOTFRelCounter = 0U;
 80092f4:	f880 6053 	strb.w	r6, [r0, #83]	; 0x53
    pHandle->OTFSCLowside = false;
 80092f8:	f8a0 6054 	strh.w	r6, [r0, #84]	; 0x54

    /* Calls the clear method of VSS.*/
    VSS_Clear(pVSS);
 80092fc:	4638      	mov	r0, r7

    /* Sets the STC in torque mode.*/
    STC_SetControlMode(pSTC, STC_TORQUE_MODE);

    /* Sets the mechanical starting angle of VSS.*/
    VSS_SetMecAngle(pVSS, pHandle->hStartingMecAngle * hMotorDirection);
 80092fe:	b28d      	uxth	r5, r1
    VSS_Clear(pVSS);
 8009300:	f000 fc80 	bl	8009c04 <VSS_Clear>
    STC_SetControlMode(pSTC, STC_TORQUE_MODE);
 8009304:	4631      	mov	r1, r6
 8009306:	4640      	mov	r0, r8
 8009308:	f000 f906 	bl	8009518 <STC_SetControlMode>
    VSS_SetMecAngle(pVSS, pHandle->hStartingMecAngle * hMotorDirection);
 800930c:	8861      	ldrh	r1, [r4, #2]
 800930e:	fb11 f105 	smulbb	r1, r1, r5
 8009312:	b209      	sxth	r1, r1
 8009314:	4638      	mov	r0, r7
 8009316:	f000 fd2d 	bl	8009d74 <VSS_SetMecAngle>

    /* Sets to zero the starting torque of STC */
    (void)STC_ExecRamp(pSTC, 0, 0U);
 800931a:	4632      	mov	r2, r6
 800931c:	4631      	mov	r1, r6
 800931e:	4640      	mov	r0, r8
 8009320:	f000 f8fe 	bl	8009520 <STC_ExecRamp>

    /* Gives the first command to STC and VSS.*/
    (void)STC_ExecRamp(pSTC, pPhaseParams->hFinalTorque * hMotorDirection, (uint32_t)(pPhaseParams->hDurationms));
 8009324:	8a21      	ldrh	r1, [r4, #16]
 8009326:	89a2      	ldrh	r2, [r4, #12]
 8009328:	fb11 f105 	smulbb	r1, r1, r5
 800932c:	b209      	sxth	r1, r1
 800932e:	4640      	mov	r0, r8
 8009330:	f000 f8f6 	bl	8009520 <STC_ExecRamp>

    VSS_SetMecAcceleration(pVSS, pPhaseParams->hFinalMecSpeedUnit * hMotorDirection, pPhaseParams->hDurationms);
 8009334:	89e1      	ldrh	r1, [r4, #14]
 8009336:	89a2      	ldrh	r2, [r4, #12]
 8009338:	fb11 f105 	smulbb	r1, r1, r5
 800933c:	b209      	sxth	r1, r1
 800933e:	4638      	mov	r0, r7
 8009340:	f000 fd20 	bl	8009d84 <VSS_SetMecAcceleration>

    /* Compute hPhaseRemainingTicks.*/
    pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pPhaseParams->hDurationms)
 8009344:	89a3      	ldrh	r3, [r4, #12]
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
 8009346:	8821      	ldrh	r1, [r4, #0]
                                              / 1000U );
 8009348:	4a06      	ldr	r2, [pc, #24]	; (8009364 <RUC_Clear+0x84>)

    /*Set the next phases parameter pointer.*/
    pHandle->pCurrentPhaseParams = (RevUpCtrl_PhaseParams_t *)pPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5

    /*Timeout counter for PLL reset during OTF.*/
    pHandle->bResetPLLCnt = 0U;
 800934a:	f884 6057 	strb.w	r6, [r4, #87]	; 0x57
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
 800934e:	fb01 f303 	mul.w	r3, r1, r3
                                              / 1000U );
 8009352:	fba2 2303 	umull	r2, r3, r2, r3
 8009356:	099b      	lsrs	r3, r3, #6
    pHandle->pCurrentPhaseParams = (RevUpCtrl_PhaseParams_t *)pPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8009358:	6962      	ldr	r2, [r4, #20]
 800935a:	60a2      	str	r2, [r4, #8]
    pHandle->hPhaseRemainingTicks++;
 800935c:	3301      	adds	r3, #1
 800935e:	80a3      	strh	r3, [r4, #4]
#ifdef NULL_PTR_REV_UP_CTL
  }
#endif
}
 8009360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009364:	10624dd3 	.word	0x10624dd3

08009368 <RUC_Exec>:
    retVal = false;
  }
  else
  {
#endif
    if (pHandle->hPhaseRemainingTicks > 0U)
 8009368:	8883      	ldrh	r3, [r0, #4]
{
 800936a:	b510      	push	{r4, lr}
 800936c:	4604      	mov	r4, r0
    if (pHandle->hPhaseRemainingTicks > 0U)
 800936e:	bb43      	cbnz	r3, 80093c2 <RUC_Exec+0x5a>

    } /* hPhaseRemainingTicks > 0 */

    if (0U == pHandle->hPhaseRemainingTicks)
    {
      if (pHandle->pCurrentPhaseParams != MC_NULL)
 8009370:	68a0      	ldr	r0, [r4, #8]
 8009372:	b328      	cbz	r0, 80093c0 <RUC_Exec+0x58>
      {
        /* If it becomes zero the current phase has been completed.*/
        /* Gives the next command to STC and VSS.*/
        (void)STC_ExecRamp(pHandle->pSTC, pHandle->pCurrentPhaseParams->hFinalTorque * pHandle->hDirection,
 8009374:	8881      	ldrh	r1, [r0, #4]
 8009376:	88e3      	ldrh	r3, [r4, #6]
 8009378:	8802      	ldrh	r2, [r0, #0]
 800937a:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800937c:	fb11 f103 	smulbb	r1, r1, r3
 8009380:	b209      	sxth	r1, r1
 8009382:	f000 f8cd 	bl	8009520 <STC_ExecRamp>
                           (uint32_t)(pHandle->pCurrentPhaseParams->hDurationms));

        VSS_SetMecAcceleration(pHandle->pVSS,
                               pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 8009386:	68a3      	ldr	r3, [r4, #8]
 8009388:	88e0      	ldrh	r0, [r4, #6]
 800938a:	8859      	ldrh	r1, [r3, #2]
        VSS_SetMecAcceleration(pHandle->pVSS,
 800938c:	881a      	ldrh	r2, [r3, #0]
                               pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 800938e:	fb11 f100 	smulbb	r1, r1, r0
        VSS_SetMecAcceleration(pHandle->pVSS,
 8009392:	b209      	sxth	r1, r1
 8009394:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8009396:	f000 fcf5 	bl	8009d84 <VSS_SetMecAcceleration>
                               pHandle->pCurrentPhaseParams->hDurationms);

        /* Compute hPhaseRemainingTicks.*/
        pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pHandle->pCurrentPhaseParams->hDurationms)
 800939a:	68a1      	ldr	r1, [r4, #8]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 800939c:	8820      	ldrh	r0, [r4, #0]
        pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pHandle->pCurrentPhaseParams->hDurationms)
 800939e:	880b      	ldrh	r3, [r1, #0]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 80093a0:	4a0b      	ldr	r2, [pc, #44]	; (80093d0 <RUC_Exec+0x68>)
        pHandle->hPhaseRemainingTicks++;

        /*Set the next phases parameter pointer.*/
        pHandle->pCurrentPhaseParams = pHandle->pCurrentPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 80093a2:	6889      	ldr	r1, [r1, #8]
 80093a4:	60a1      	str	r1, [r4, #8]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 80093a6:	fb00 f303 	mul.w	r3, r0, r3
 80093aa:	fba2 2303 	umull	r2, r3, r2, r3

        /*Increases the rev up stages counter.*/
        pHandle->bStageCnt++;
 80093ae:	f894 2058 	ldrb.w	r2, [r4, #88]	; 0x58
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 80093b2:	099b      	lsrs	r3, r3, #6
        pHandle->hPhaseRemainingTicks++;
 80093b4:	3301      	adds	r3, #1
        pHandle->bStageCnt++;
 80093b6:	3201      	adds	r2, #1
        pHandle->hPhaseRemainingTicks++;
 80093b8:	80a3      	strh	r3, [r4, #4]
        pHandle->bStageCnt++;
 80093ba:	f884 2058 	strb.w	r2, [r4, #88]	; 0x58
  bool retVal = true;
 80093be:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_REV_UP_CTL
  }
#endif
  return (retVal);
}
 80093c0:	bd10      	pop	{r4, pc}
      pHandle->hPhaseRemainingTicks--;
 80093c2:	3b01      	subs	r3, #1
 80093c4:	b29b      	uxth	r3, r3
 80093c6:	8083      	strh	r3, [r0, #4]
    if (0U == pHandle->hPhaseRemainingTicks)
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d0d1      	beq.n	8009370 <RUC_Exec+0x8>
  bool retVal = true;
 80093cc:	2001      	movs	r0, #1
}
 80093ce:	bd10      	pop	{r4, pc}
 80093d0:	10624dd3 	.word	0x10624dd3

080093d4 <RUC_FirstAccelerationStageReached>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (pHandle->bStageCnt >= pHandle->bFirstAccelerationStage)
 80093d4:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
 80093d8:	f890 0049 	ldrb.w	r0, [r0, #73]	; 0x49
    }
#ifdef NULL_PTR_REV_UP_CTL
  }
#endif
  return (retVal);
}
 80093dc:	4282      	cmp	r2, r0
 80093de:	bf34      	ite	cc
 80093e0:	2000      	movcc	r0, #0
 80093e2:	2001      	movcs	r0, #1
 80093e4:	4770      	bx	lr
 80093e6:	bf00      	nop

080093e8 <RUC_SetPhase>:
  }
  else
  {
#endif
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 80093e8:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80093ec:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 80093f0:	f8d2 c002 	ldr.w	ip, [r2, #2]
 80093f4:	f8c3 c00e 	str.w	ip, [r3, #14]
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 80093f8:	4618      	mov	r0, r3
 80093fa:	8813      	ldrh	r3, [r2, #0]
 80093fc:	8183      	strh	r3, [r0, #12]
#ifdef NULL_PTR_REV_UP_CTL
  }
#endif
  return (retValue);
}
 80093fe:	2001      	movs	r0, #1
 8009400:	4770      	bx	lr
 8009402:	bf00      	nop

08009404 <RUC_GetNumberOfPhases>:
#ifdef NULL_PTR_REV_UP_CTL
  return ((MC_NULL == pHandle) ? 0U : (uint8_t)pHandle->bPhaseNbr);
#else
  return ((uint8_t)pHandle->bPhaseNbr);
#endif
}
 8009404:	f890 0048 	ldrb.w	r0, [r0, #72]	; 0x48
 8009408:	4770      	bx	lr
 800940a:	bf00      	nop

0800940c <RUC_GetPhase>:
  }
  else
  {
#endif
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
    phaseData->hFinalMecSpeedUnit = (int16_t)pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit;
 800940c:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8009410:	0089      	lsls	r1, r1, #2
 8009412:	f101 0308 	add.w	r3, r1, #8
 8009416:	4403      	add	r3, r0
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 8009418:	4401      	add	r1, r0
    phaseData->hFinalMecSpeedUnit = (int16_t)pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit;
 800941a:	f8d3 3006 	ldr.w	r3, [r3, #6]
 800941e:	f8c2 3002 	str.w	r3, [r2, #2]
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 8009422:	898b      	ldrh	r3, [r1, #12]
 8009424:	8013      	strh	r3, [r2, #0]
#ifdef NULL_PTR_REV_UP_CTL
  }
#endif
  return (retValue);
}
 8009426:	2001      	movs	r0, #1
 8009428:	4770      	bx	lr
 800942a:	bf00      	nop

0800942c <SPD_GetElAngle>:
#ifdef NULL_PTR_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hElAngle);
#else
  return (pHandle->hElAngle);
#endif
}
 800942c:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8009430:	4770      	bx	lr
 8009432:	bf00      	nop

08009434 <SPD_GetAvrgMecSpeedUnit>:
#ifdef NULL_PTR_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hAvrMecSpeedUnit);
#else
  return (pHandle->hAvrMecSpeedUnit);
#endif
}
 8009434:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8009438:	4770      	bx	lr
 800943a:	bf00      	nop

0800943c <SPD_GetInstElSpeedDpp>:
#ifdef NULL_PTR_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->InstantaneousElSpeedDpp);
#else
  return (pHandle->InstantaneousElSpeedDpp);
#endif
}
 800943c:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 8009440:	4770      	bx	lr
 8009442:	bf00      	nop

08009444 <SPD_IsMecSpeedReliable>:
    bool SpeedError = false;

    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

    /* Compute absoulte value of mechanical speed */
    if (*pMecSpeedUnit < 0)
 8009444:	f9b1 3000 	ldrsh.w	r3, [r1]
    else
    {
      hAbsMecSpeedUnit = (uint16_t)(*pMecSpeedUnit);
    }

    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 8009448:	8a81      	ldrh	r1, [r0, #20]
{
 800944a:	b500      	push	{lr}
    if (*pMecSpeedUnit < 0)
 800944c:	2b00      	cmp	r3, #0
      hAux = -(*pMecSpeedUnit);
 800944e:	bfb8      	it	lt
 8009450:	425b      	neglt	r3, r3
    {
      SpeedError = true;
    }

    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 8009452:	f8b0 e016 	ldrh.w	lr, [r0, #22]
    uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 8009456:	f890 c003 	ldrb.w	ip, [r0, #3]
    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 800945a:	7802      	ldrb	r2, [r0, #0]
      hAbsMecSpeedUnit = (uint16_t)(*pMecSpeedUnit);
 800945c:	b29b      	uxth	r3, r3
    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 800945e:	459e      	cmp	lr, r3
 8009460:	d819      	bhi.n	8009496 <SPD_IsMecSpeedReliable+0x52>
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 8009462:	4299      	cmp	r1, r3
 8009464:	bf2c      	ite	cs
 8009466:	2300      	movcs	r3, #0
 8009468:	2301      	movcc	r3, #1
    {
      SpeedError = true;
    }

    /* Compute absoulte value of mechanical acceleration */
    if (pHandle->hMecAccelUnitP < 0)
 800946a:	f9b0 1012 	ldrsh.w	r1, [r0, #18]
    else
    {
      hAbsMecAccelUnitP = (uint16_t)pHandle->hMecAccelUnitP;
    }

    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 800946e:	f8b0 e018 	ldrh.w	lr, [r0, #24]
    if (pHandle->hMecAccelUnitP < 0)
 8009472:	2900      	cmp	r1, #0
      hAux = -(pHandle->hMecAccelUnitP);
 8009474:	bfb8      	it	lt
 8009476:	4249      	neglt	r1, r1
      hAbsMecAccelUnitP = (uint16_t)pHandle->hMecAccelUnitP;
 8009478:	b289      	uxth	r1, r1
    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 800947a:	458e      	cmp	lr, r1
 800947c:	d300      	bcc.n	8009480 <SPD_IsMecSpeedReliable+0x3c>
    {
      SpeedError = true;
    }

    if (true == SpeedError)
 800947e:	b163      	cbz	r3, 800949a <SPD_IsMecSpeedReliable+0x56>
    {
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 8009480:	4594      	cmp	ip, r2
 8009482:	d901      	bls.n	8009488 <SPD_IsMecSpeedReliable+0x44>
      {
        bSpeedErrorNumber++;
 8009484:	3201      	adds	r2, #1
 8009486:	b2d2      	uxtb	r2, r2
    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
    {
      SpeedSensorReliability = false;
    }

    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8009488:	7002      	strb	r2, [r0, #0]
#ifdef NULL_PTR_SPD_POS_FBK
  }
#endif
  return (SpeedSensorReliability);
}
 800948a:	ebb2 000c 	subs.w	r0, r2, ip
 800948e:	bf18      	it	ne
 8009490:	2001      	movne	r0, #1
 8009492:	f85d fb04 	ldr.w	pc, [sp], #4
      SpeedError = true;
 8009496:	2301      	movs	r3, #1
 8009498:	e7e7      	b.n	800946a <SPD_IsMecSpeedReliable+0x26>
        bSpeedErrorNumber = 0u;
 800949a:	4594      	cmp	ip, r2
 800949c:	bf88      	it	hi
 800949e:	2200      	movhi	r2, #0
    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 80094a0:	7002      	strb	r2, [r0, #0]
}
 80094a2:	ebb2 000c 	subs.w	r0, r2, ip
 80094a6:	bf18      	it	ne
 80094a8:	2001      	movne	r0, #1
 80094aa:	f85d fb04 	ldr.w	pc, [sp], #4
 80094ae:	bf00      	nop

080094b0 <SPD_GetS16Speed>:
  }
  else
  {
#endif
    int32_t wAux = (int32_t)pHandle->hAvrMecSpeedUnit;
    wAux *= INT16_MAX;
 80094b0:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 80094b4:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
    wAux *= INT16_MAX;
 80094b8:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 80094bc:	fb93 f0f0 	sdiv	r0, r3, r0
    tempValue = (int16_t)wAux;
#ifdef NULL_PTR_SPD_POS_FBK
  }
#endif
  return (tempValue);
}
 80094c0:	b200      	sxth	r0, r0
 80094c2:	4770      	bx	lr

080094c4 <STC_Init>:
  {
#endif
    pHandle->PISpeed = pPI;
    pHandle->SPD = SPD_Handle;
    pHandle->Mode = pHandle->ModeDefault;
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 80094c4:	f9b0 c02c 	ldrsh.w	ip, [r0, #44]	; 0x2c
    pHandle->PISpeed = pPI;
 80094c8:	6101      	str	r1, [r0, #16]
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 80094ca:	f9b0 102e 	ldrsh.w	r1, [r0, #46]	; 0x2e
    pHandle->SPD = SPD_Handle;
 80094ce:	6142      	str	r2, [r0, #20]
{
 80094d0:	b410      	push	{r4}
    pHandle->Mode = pHandle->ModeDefault;
 80094d2:	f890 402a 	ldrb.w	r4, [r0, #42]	; 0x2a
 80094d6:	7004      	strb	r4, [r0, #0]
    pHandle->TargetFinal = 0;
 80094d8:	2300      	movs	r3, #0
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 80094da:	ea4f 440c 	mov.w	r4, ip, lsl #16
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 80094de:	0409      	lsls	r1, r1, #16
 80094e0:	e9c0 4101 	strd	r4, r1, [r0, #4]
    pHandle->TargetFinal = 0;
 80094e4:	8043      	strh	r3, [r0, #2]
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 80094e6:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->RampRemainingStep = 0U;
 80094ea:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 80094ec:	6183      	str	r3, [r0, #24]
}
 80094ee:	4770      	bx	lr

080094f0 <STC_SetSpeedSensor>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SPD = SPD_Handle;
 80094f0:	6141      	str	r1, [r0, #20]
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 80094f2:	4770      	bx	lr

080094f4 <STC_GetSpeedSensor>:
#ifdef NULL_PTR_SPD_TRQ_CTL
  return ((MC_NULL ==  pHandle) ? MC_NULL : pHandle->SPD);
#else
  return (pHandle->SPD);
#endif
}
 80094f4:	6940      	ldr	r0, [r0, #20]
 80094f6:	4770      	bx	lr

080094f8 <STC_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (STC_SPEED_MODE == pHandle->Mode)
 80094f8:	7803      	ldrb	r3, [r0, #0]
 80094fa:	2b01      	cmp	r3, #1
 80094fc:	d000      	beq.n	8009500 <STC_Clear+0x8>
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
    }
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 80094fe:	4770      	bx	lr
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
 8009500:	6900      	ldr	r0, [r0, #16]
 8009502:	2100      	movs	r1, #0
 8009504:	f7fe bd46 	b.w	8007f94 <PID_SetIntegralTerm>

08009508 <STC_GetMecSpeedRefUnit>:
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->SpeedRefUnitExt / 65536));
#else
  return ((int16_t)(pHandle->SpeedRefUnitExt / 65536));
#endif
#endif
}
 8009508:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 800950c:	4770      	bx	lr
 800950e:	bf00      	nop

08009510 <STC_GetTorqueRef>:
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->TorqueRef / 65536));
#else
  return ((int16_t)(pHandle->TorqueRef / 65536));
#endif
#endif
}
 8009510:	f9b0 000a 	ldrsh.w	r0, [r0, #10]
 8009514:	4770      	bx	lr
 8009516:	bf00      	nop

08009518 <STC_SetControlMode>:
  }
  else
  {
#endif
    pHandle->Mode = bMode;
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 8009518:	2300      	movs	r3, #0
    pHandle->Mode = bMode;
 800951a:	7001      	strb	r1, [r0, #0]
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 800951c:	60c3      	str	r3, [r0, #12]
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 800951e:	4770      	bx	lr

08009520 <STC_ExecRamp>:
  *         application torque or below min application speed depending on
  *         current modality of TSC) in this case the command is ignored and the
  *         previous ramp is not interrupted, otherwise it returns true.
  */
__weak bool STC_ExecRamp(SpeednTorqCtrl_Handle_t *pHandle, int16_t hTargetFinal, uint32_t hDurationms)
{
 8009520:	b570      	push	{r4, r5, r6, lr}
    uint32_t wAux;
    int32_t wAux1;
    int16_t hCurrentReference;

    /* Check if the hTargetFinal is out of the bound of application. */
    if (STC_TORQUE_MODE == pHandle->Mode)
 8009522:	7803      	ldrb	r3, [r0, #0]
{
 8009524:	4604      	mov	r4, r0
 8009526:	460d      	mov	r5, r1
 8009528:	4616      	mov	r6, r2
    if (STC_TORQUE_MODE == pHandle->Mode)
 800952a:	b1f3      	cbz	r3, 800956a <STC_ExecRamp+0x4a>
#else
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt / 65536);
#endif

#ifdef CHECK_BOUNDARY
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 800952c:	8bc3      	ldrh	r3, [r0, #30]
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 800952e:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 8009532:	4299      	cmp	r1, r3
 8009534:	dd01      	ble.n	800953a <STC_ExecRamp+0x1a>
        allowedRange = false;
 8009536:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
  return (allowedRange);
}
 8009538:	bd70      	pop	{r4, r5, r6, pc}
      else if (hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit)
 800953a:	f9b4 3024 	ldrsh.w	r3, [r4, #36]	; 0x24
 800953e:	428b      	cmp	r3, r1
 8009540:	dcf9      	bgt.n	8009536 <STC_ExecRamp+0x16>
      else if ((int32_t)hTargetFinal < (int32_t)pHandle->MinAppPositiveMecSpeedUnit)
 8009542:	8c23      	ldrh	r3, [r4, #32]
 8009544:	4299      	cmp	r1, r3
 8009546:	da03      	bge.n	8009550 <STC_ExecRamp+0x30>
        if (hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit)
 8009548:	f9b4 3022 	ldrsh.w	r3, [r4, #34]	; 0x22
 800954c:	428b      	cmp	r3, r1
 800954e:	dbf2      	blt.n	8009536 <STC_ExecRamp+0x16>
      if (0U == hDurationms)
 8009550:	b9ae      	cbnz	r6, 800957e <STC_ExecRamp+0x5e>
        if (STC_SPEED_MODE == pHandle->Mode)
 8009552:	7823      	ldrb	r3, [r4, #0]
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 8009554:	042d      	lsls	r5, r5, #16
        if (STC_SPEED_MODE == pHandle->Mode)
 8009556:	2b01      	cmp	r3, #1
        pHandle->RampRemainingStep = 0U;
 8009558:	f04f 0300 	mov.w	r3, #0
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 800955c:	bf0c      	ite	eq
 800955e:	6065      	streq	r5, [r4, #4]
          pHandle->TorqueRef = ((int32_t)hTargetFinal) * 65536;
 8009560:	60a5      	strne	r5, [r4, #8]
        pHandle->RampRemainingStep = 0U;
 8009562:	60e3      	str	r3, [r4, #12]
        pHandle->IncDecAmount = 0;
 8009564:	61a3      	str	r3, [r4, #24]
 8009566:	2001      	movs	r0, #1
}
 8009568:	bd70      	pop	{r4, r5, r6, pc}
      hCurrentReference = STC_GetTorqueRef(pHandle);
 800956a:	f7ff ffd1 	bl	8009510 <STC_GetTorqueRef>
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxPositiveTorque)
 800956e:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8009570:	429d      	cmp	r5, r3
 8009572:	dce0      	bgt.n	8009536 <STC_ExecRamp+0x16>
      if ((int32_t)hTargetFinal < (int32_t)pHandle->MinNegativeTorque)
 8009574:	f9b4 3028 	ldrsh.w	r3, [r4, #40]	; 0x28
 8009578:	42ab      	cmp	r3, r5
 800957a:	dcdc      	bgt.n	8009536 <STC_ExecRamp+0x16>
 800957c:	e7e8      	b.n	8009550 <STC_ExecRamp+0x30>
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 800957e:	8ba3      	ldrh	r3, [r4, #28]
        pHandle->TargetFinal = hTargetFinal;
 8009580:	8065      	strh	r5, [r4, #2]
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 8009582:	fb06 f303 	mul.w	r3, r6, r3
        wAux /= 1000U;
 8009586:	4e06      	ldr	r6, [pc, #24]	; (80095a0 <STC_ExecRamp+0x80>)
 8009588:	fba6 2303 	umull	r2, r3, r6, r3
 800958c:	099b      	lsrs	r3, r3, #6
        pHandle->RampRemainingStep++;
 800958e:	3301      	adds	r3, #1
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 8009590:	1a28      	subs	r0, r5, r0
 8009592:	0400      	lsls	r0, r0, #16
        pHandle->RampRemainingStep++;
 8009594:	60e3      	str	r3, [r4, #12]
        wAux1 /= ((int32_t)pHandle->RampRemainingStep);
 8009596:	fb90 f0f3 	sdiv	r0, r0, r3
        pHandle->IncDecAmount = wAux1;
 800959a:	61a0      	str	r0, [r4, #24]
 800959c:	2001      	movs	r0, #1
}
 800959e:	bd70      	pop	{r4, r5, r6, pc}
 80095a0:	10624dd3 	.word	0x10624dd3

080095a4 <STC_StopRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->RampRemainingStep = 0U;
 80095a4:	2300      	movs	r3, #0
 80095a6:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 80095a8:	6183      	str	r3, [r0, #24]
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 80095aa:	4770      	bx	lr

080095ac <STC_CalcTorqueReference>:
  *         To convert current expressed in Amps to current expressed in digit
  *         is possible to use the formula:
  *         Current(digit) = [Current(Amp) * 65536 * Rshunt * Aop]  /  Vdd micro
  */
__weak int16_t STC_CalcTorqueReference(SpeednTorqCtrl_Handle_t *pHandle)
{
 80095ac:	b538      	push	{r3, r4, r5, lr}
    int16_t hTargetSpeed;
    int16_t hError;

    if (STC_TORQUE_MODE == pHandle->Mode)
    {
      wCurrentReference = pHandle->TorqueRef;
 80095ae:	e9d0 5101 	ldrd	r5, r1, [r0, #4]
    if (STC_TORQUE_MODE == pHandle->Mode)
 80095b2:	7802      	ldrb	r2, [r0, #0]
      wCurrentReference = pHandle->SpeedRefUnitExt;
    }

    /* Update the speed reference or the torque reference according to the mode
       and terminates the ramp if needed. */
    if (pHandle->RampRemainingStep > 1U)
 80095b4:	68c3      	ldr	r3, [r0, #12]
      wCurrentReference = pHandle->TorqueRef;
 80095b6:	2a00      	cmp	r2, #0
 80095b8:	bf08      	it	eq
 80095ba:	460d      	moveq	r5, r1
    if (pHandle->RampRemainingStep > 1U)
 80095bc:	2b01      	cmp	r3, #1
{
 80095be:	4604      	mov	r4, r0
    if (pHandle->RampRemainingStep > 1U)
 80095c0:	d908      	bls.n	80095d4 <STC_CalcTorqueReference+0x28>
    {
      /* Increment/decrement the reference value. */
      wCurrentReference += pHandle->IncDecAmount;
 80095c2:	6981      	ldr	r1, [r0, #24]

      /* Decrement the number of remaining steps */
      pHandle->RampRemainingStep--;
 80095c4:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 80095c6:	440d      	add	r5, r1
      pHandle->RampRemainingStep--;
 80095c8:	60c3      	str	r3, [r0, #12]
    else
    {
      /* Do nothing. */
    }

    if (STC_SPEED_MODE == pHandle->Mode)
 80095ca:	2a01      	cmp	r2, #1
 80095cc:	d00b      	beq.n	80095e6 <STC_CalcTorqueReference+0x3a>
      pHandle->SpeedRefUnitExt = wCurrentReference;
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
    }
    else
    {
      pHandle->TorqueRef = wCurrentReference;
 80095ce:	60a5      	str	r5, [r4, #8]
#ifndef FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hTorqueReference = (int16_t)(wCurrentReference >> 16);
 80095d0:	1428      	asrs	r0, r5, #16
    }
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
  return (hTorqueReference);
}
 80095d2:	bd38      	pop	{r3, r4, r5, pc}
    else if (1U == pHandle->RampRemainingStep)
 80095d4:	d1f9      	bne.n	80095ca <STC_CalcTorqueReference+0x1e>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 80095d6:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 80095da:	2300      	movs	r3, #0
    if (STC_SPEED_MODE == pHandle->Mode)
 80095dc:	2a01      	cmp	r2, #1
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 80095de:	ea4f 4505 	mov.w	r5, r5, lsl #16
      pHandle->RampRemainingStep = 0U;
 80095e2:	60c3      	str	r3, [r0, #12]
    if (STC_SPEED_MODE == pHandle->Mode)
 80095e4:	d1f3      	bne.n	80095ce <STC_CalcTorqueReference+0x22>
      hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit(pHandle->SPD);
 80095e6:	6960      	ldr	r0, [r4, #20]
 80095e8:	f7ff ff24 	bl	8009434 <SPD_GetAvrgMecSpeedUnit>
      hError = hTargetSpeed - hMeasuredSpeed;
 80095ec:	ebc0 4125 	rsb	r1, r0, r5, asr #16
      hTorqueReference = PI_Controller(pHandle->PISpeed, (int32_t)hError);
 80095f0:	b209      	sxth	r1, r1
 80095f2:	6920      	ldr	r0, [r4, #16]
 80095f4:	f7fe fd02 	bl	8007ffc <PI_Controller>
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 80095f8:	0403      	lsls	r3, r0, #16
 80095fa:	e9c4 5301 	strd	r5, r3, [r4, #4]
}
 80095fe:	bd38      	pop	{r3, r4, r5, pc}

08009600 <STC_GetMecSpeedRefUnitDefault>:
#ifdef NULL_PTR_SPD_TRQ_CTL
  return ((MC_NULL == pHandle) ? 0 : pHandle->MecSpeedRefUnitDefault);
#else
  return (pHandle->MecSpeedRefUnitDefault);
#endif
}
 8009600:	f9b0 002c 	ldrsh.w	r0, [r0, #44]	; 0x2c
 8009604:	4770      	bx	lr
 8009606:	bf00      	nop

08009608 <STC_GetDefaultIqdref>:
    IqdRefDefault.d = 0;
  }
  else
  {
#endif
    IqdRefDefault.q = pHandle->TorqueRefDefault;
 8009608:	f8d0 302e 	ldr.w	r3, [r0, #46]	; 0x2e
    IqdRefDefault.d = pHandle->IdrefDefault;
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
  return (IqdRefDefault);
 800960c:	2200      	movs	r2, #0
 800960e:	b299      	uxth	r1, r3
 8009610:	f361 020f 	bfi	r2, r1, #0, #16
 8009614:	0c1b      	lsrs	r3, r3, #16
 8009616:	f363 421f 	bfi	r2, r3, #16, #16
{
 800961a:	b082      	sub	sp, #8
}
 800961c:	4610      	mov	r0, r2
 800961e:	b002      	add	sp, #8
 8009620:	4770      	bx	lr
 8009622:	bf00      	nop

08009624 <STC_ForceSpeedReferenceToCurrentSpeed>:
  *         at the START_RUN state to initialize the speed reference.
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed(SpeednTorqCtrl_Handle_t *pHandle)
{
 8009624:	b510      	push	{r4, lr}
 8009626:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SpeedRefUnitExt = ((int32_t)SPD_GetAvrgMecSpeedUnit(pHandle->SPD)) * (int32_t)65536;
 8009628:	6940      	ldr	r0, [r0, #20]
 800962a:	f7ff ff03 	bl	8009434 <SPD_GetAvrgMecSpeedUnit>
 800962e:	0400      	lsls	r0, r0, #16
 8009630:	6060      	str	r0, [r4, #4]
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 8009632:	bd10      	pop	{r4, pc}

08009634 <STO_PLL_CalcElAngle>:
  * @param  pHandle: handler of the current instance of the STO component
  * @param  pInputVars_str pointer to the observer inputs structure
  * @retval int16_t rotor electrical angle (s16Degrees)
  */
__weak int16_t STO_PLL_CalcElAngle(STO_PLL_Handle_t *pHandle, Observer_Inputs_t *pInputs)
{
 8009634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  int16_t retValue;

  if ((MC_NULL == pHandle) || (MC_NULL == pInputs))
 8009638:	4604      	mov	r4, r0
{
 800963a:	b087      	sub	sp, #28
  if ((MC_NULL == pHandle) || (MC_NULL == pInputs))
 800963c:	2800      	cmp	r0, #0
 800963e:	f000 80cc 	beq.w	80097da <STO_PLL_CalcElAngle+0x1a6>
 8009642:	2900      	cmp	r1, #0
 8009644:	f000 80cc 	beq.w	80097e0 <STO_PLL_CalcElAngle+0x1ac>
    int16_t hIbeta_err;
    int16_t hRotor_Speed;
    int16_t hValfa;
    int16_t hVbeta;

    if (pHandle->wBemf_alfa_est > (((int32_t)pHandle->hF2) * INT16_MAX))
 8009648:	f9b0 302e 	ldrsh.w	r3, [r0, #46]	; 0x2e
 800964c:	6e87      	ldr	r7, [r0, #104]	; 0x68
 800964e:	ebc3 32c3 	rsb	r2, r3, r3, lsl #15
 8009652:	4297      	cmp	r7, r2
 8009654:	ea4f 30c3 	mov.w	r0, r3, lsl #15
 8009658:	f340 80dd 	ble.w	8009816 <STO_PLL_CalcElAngle+0x1e2>
    {
      pHandle->wBemf_alfa_est = INT16_MAX * ((int32_t)pHandle->hF2);
 800965c:	66a2      	str	r2, [r4, #104]	; 0x68
 800965e:	4617      	mov	r7, r2
    {
      /* Nothing to do */
    }
#ifndef FULL_MISRA_C_COMPLIANCY_STO_PLL
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 8009660:	f8b4 511e 	ldrh.w	r5, [r4, #286]	; 0x11e
#else
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est / pHandle->hF2);
#endif

    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 8009664:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 8009666:	9601      	str	r6, [sp, #4]
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 8009668:	fa47 f605 	asr.w	r6, r7, r5
 800966c:	9602      	str	r6, [sp, #8]
 800966e:	fa0f fe86 	sxth.w	lr, r6
    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 8009672:	9e01      	ldr	r6, [sp, #4]
 8009674:	42b2      	cmp	r2, r6
 8009676:	f280 80c8 	bge.w	800980a <STO_PLL_CalcElAngle+0x1d6>
    {
      pHandle->wBemf_beta_est = INT16_MAX * ((int32_t)pHandle->hF2);
 800967a:	66e2      	str	r2, [r4, #108]	; 0x6c
 800967c:	9201      	str	r2, [sp, #4]
    {
      /* Nothing to do */
    }
#ifndef FULL_MISRA_C_COMPLIANCY_STO_PLL
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
 800967e:	9b01      	ldr	r3, [sp, #4]
#else
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est / pHandle->hF2);
#endif

    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 8009680:	f8d4 9060 	ldr.w	r9, [r4, #96]	; 0x60
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
 8009684:	fa43 f505 	asr.w	r5, r3, r5
    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 8009688:	f9b4 302c 	ldrsh.w	r3, [r4, #44]	; 0x2c
 800968c:	ebc3 32c3 	rsb	r2, r3, r3, lsl #15
 8009690:	4591      	cmp	r9, r2
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
 8009692:	fa0f fc85 	sxth.w	ip, r5
    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 8009696:	ea4f 30c3 	mov.w	r0, r3, lsl #15
 800969a:	f340 80ae 	ble.w	80097fa <STO_PLL_CalcElAngle+0x1c6>
    {
      pHandle->Ialfa_est = INT16_MAX * ((int32_t)pHandle->hF1);
 800969e:	6622      	str	r2, [r4, #96]	; 0x60
 80096a0:	4691      	mov	r9, r2
    else
    {
      /* Nothing to do */
    }

    if (pHandle->Ibeta_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 80096a2:	f8d4 8064 	ldr.w	r8, [r4, #100]	; 0x64
 80096a6:	4542      	cmp	r2, r8
 80096a8:	f280 80a1 	bge.w	80097ee <STO_PLL_CalcElAngle+0x1ba>
    {
      pHandle->Ibeta_est = INT16_MAX * ((int32_t)pHandle->hF1);
 80096ac:	6662      	str	r2, [r4, #100]	; 0x64
 80096ae:	4690      	mov	r8, r2
    hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
#else
    hIalfa_err = (int16_t)(pHandle->Ialfa_est / pHandle->hF1);
#endif

    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 80096b0:	888b      	ldrh	r3, [r1, #4]
    hIbeta_err = (int16_t)(pHandle->Ibeta_est / pHandle->hF1);
#endif

    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;

    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 80096b2:	8908      	ldrh	r0, [r1, #8]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 80096b4:	f8ad 300c 	strh.w	r3, [sp, #12]
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 80096b8:	f9b1 3000 	ldrsh.w	r3, [r1]
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 80096bc:	f8b1 a006 	ldrh.w	sl, [r1, #6]
    hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 80096c0:	f8b4 211c 	ldrh.w	r2, [r4, #284]	; 0x11c
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
#else
    hValfa = (int16_t)(wAux / 65536);
#endif

    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.beta;
 80096c4:	f9b1 1002 	ldrsh.w	r1, [r1, #2]
    hAux = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
#else
    hAux = (int16_t)(pHandle->Ialfa_est / pHandle->hF1);
#endif

    wAux = ((int32_t)pHandle->hC1) * hAux;
 80096c8:	f9b4 b020 	ldrsh.w	fp, [r4, #32]
    wAux = pHandle->_Super.hElSpeedDpp * wAux;
    wBemf_beta_est_Next -= wAux;

    /*Calls the PLL blockset*/
    pHandle->hBemf_alfa_est = hAux_Alfa;
    pHandle->hBemf_beta_est = hAux_Beta;
 80096cc:	f8a4 c072 	strh.w	ip, [r4, #114]	; 0x72
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 80096d0:	fb00 f303 	mul.w	r3, r0, r3
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80096d4:	141e      	asrs	r6, r3, #16
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.beta;
 80096d6:	fb01 f000 	mul.w	r0, r1, r0
    hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 80096da:	fa49 f302 	asr.w	r3, r9, r2
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 80096de:	9903      	ldr	r1, [sp, #12]
    pHandle->hBemf_alfa_est = hAux_Alfa;
 80096e0:	f8a4 e070 	strh.w	lr, [r4, #112]	; 0x70
    hIbeta_err = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
 80096e4:	fa48 f202 	asr.w	r2, r8, r2
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 80096e8:	eba2 0a0a 	sub.w	sl, r2, sl
    wAux = ((int32_t)pHandle->hC1) * hAux;
 80096ec:	fb12 f20b 	smulbb	r2, r2, fp
    wIbeta_est_Next = pHandle->Ibeta_est - wAux;
 80096f0:	eba8 0202 	sub.w	r2, r8, r2
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 80096f4:	1a59      	subs	r1, r3, r1
    wAux = ((int32_t)pHandle->hC2) * hIalfa_err;
 80096f6:	f9b4 8022 	ldrsh.w	r8, [r4, #34]	; 0x22
    wAux = ((int32_t)pHandle->hC1) * hAux;
 80096fa:	fb13 f30b 	smulbb	r3, r3, fp
    wIalfa_est_Next = pHandle->Ialfa_est - wAux;
 80096fe:	eba9 0303 	sub.w	r3, r9, r3
    wAux = ((int32_t)pHandle->hC5) * hValfa;
 8009702:	f9b4 b028 	ldrsh.w	fp, [r4, #40]	; 0x28
    wAux = wAux * pHandle->hC6;
 8009706:	f9b4 902a 	ldrsh.w	r9, [r4, #42]	; 0x2a
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 800970a:	b209      	sxth	r1, r1
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 800970c:	fa0f fa8a 	sxth.w	sl, sl
    wIalfa_est_Next += wAux;
 8009710:	fb08 3301 	mla	r3, r8, r1, r3
    hVbeta = ( int16_t ) ( wAux >> 16 ); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8009714:	1400      	asrs	r0, r0, #16
    wIbeta_est_Next += wAux;
 8009716:	fb08 280a 	mla	r8, r8, sl, r2
    wIalfa_est_Next += wAux;
 800971a:	fb0b 3306 	mla	r3, fp, r6, r3
    wIbeta_est_Next += wAux;
 800971e:	fb0b 8800 	mla	r8, fp, r0, r8
    wBemf_beta_est_Next = pHandle->wBemf_beta_est + wAux;
 8009722:	9e01      	ldr	r6, [sp, #4]
    wAux = ((int32_t)pHandle->hC4) * hIalfa_err;
 8009724:	f9b4 0026 	ldrsh.w	r0, [r4, #38]	; 0x26
    wAux = (int32_t)hAux_Beta >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8009728:	8e62      	ldrh	r2, [r4, #50]	; 0x32
    wBemf_beta_est_Next = pHandle->wBemf_beta_est + wAux;
 800972a:	fb00 6a0a 	mla	sl, r0, sl, r6
    wAux = ((int32_t)pHandle->hC3) * hAux_Alfa;
 800972e:	f9b4 6024 	ldrsh.w	r6, [r4, #36]	; 0x24
    wBemf_alfa_est_Next = pHandle->wBemf_alfa_est + wAux;
 8009732:	fb01 7100 	mla	r1, r1, r0, r7
    wIalfa_est_Next -= wAux;
 8009736:	fb06 371e 	mls	r7, r6, lr, r3

    if (0 == pHandle->hForcedDirection)
 800973a:	f994 0124 	ldrsb.w	r0, [r4, #292]	; 0x124
    wAux = pHandle->_Super.hElSpeedDpp * wAux;
 800973e:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    wIbeta_est_Next -= wAux;
 8009742:	fb06 861c 	mls	r6, r6, ip, r8
    wAux = (int32_t)hAux_Beta >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8009746:	fa4c fc02 	asr.w	ip, ip, r2
    wAux = (int32_t)hAux_Alfa >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800974a:	fa4e f202 	asr.w	r2, lr, r2
    wAux = wAux * pHandle->hC6;
 800974e:	fb0c fc09 	mul.w	ip, ip, r9
    wAux = wAux * pHandle->hC6;
 8009752:	fb02 f209 	mul.w	r2, r2, r9
    wBemf_alfa_est_Next += wAux;
 8009756:	fb0c 1803 	mla	r8, ip, r3, r1
    wBemf_beta_est_Next -= wAux;
 800975a:	fb02 aa13 	mls	sl, r2, r3, sl
    if (0 == pHandle->hForcedDirection)
 800975e:	2800      	cmp	r0, #0
 8009760:	d142      	bne.n	80097e8 <STO_PLL_CalcElAngle+0x1b4>
    {
      /* we are in auxiliary mode, then rely on the speed detected */
      if(pHandle->_Super.hElSpeedDpp >= 0)
 8009762:	2b00      	cmp	r3, #0
 8009764:	f64f 79ff 	movw	r9, #65535	; 0xffff
 8009768:	bfa8      	it	ge
 800976a:	f04f 0901 	movge.w	r9, #1
  Trig_Components Local_Components;
  int16_t hAux1;
  int16_t hAux2;
  int16_t hOutput;

  Local_Components = MCM_Trig_Functions(pHandle->_Super.hElAngle);
 800976e:	f9b4 0004 	ldrsh.w	r0, [r4, #4]
 8009772:	f7f8 fa1d 	bl	8001bb0 <MCM_Trig_Functions>
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 8009776:	9b02      	ldr	r3, [sp, #8]
    hAux_Beta = (int16_t)(hAux_Beta * wDirection);
 8009778:	fb15 f509 	smulbb	r5, r5, r9
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 800977c:	fb13 f109 	smulbb	r1, r3, r9
    hRotor_Speed = STO_ExecutePLL(pHandle, hAux_Alfa, -hAux_Beta);
 8009780:	426d      	negs	r5, r5

  /* Alfa & Beta BEMF multiplied by Cos & Sin*/
  wAlfa_Sin_tmp = ((int32_t )hBemf_alfa_est) * ((int32_t )Local_Components.hSin);
  wBeta_Cos_tmp = ((int32_t )hBemf_beta_est) * ((int32_t )Local_Components.hCos);
 8009782:	fb10 f505 	smulbb	r5, r0, r5
  wAlfa_Sin_tmp = ((int32_t )hBemf_alfa_est) * ((int32_t )Local_Components.hSin);
 8009786:	fb10 f021 	smultb	r0, r0, r1
#else
  hAux2 = (int16_t)(wAlfa_Sin_tmp / 32768);
#endif

  /* Speed PI regulator */
  hOutput = PI_Controller(& pHandle->PIRegulator, (int32_t)(hAux1 ) - hAux2);
 800978a:	f340 31cf 	sbfx	r1, r0, #15, #16
 800978e:	f345 35cf 	sbfx	r5, r5, #15, #16
 8009792:	1a69      	subs	r1, r5, r1
 8009794:	f104 0034 	add.w	r0, r4, #52	; 0x34
 8009798:	f7fe fc30 	bl	8007ffc <PI_Controller>
  uint8_t bBuffer_index = pHandle->Speed_Buffer_Index;
 800979c:	f894 30f4 	ldrb.w	r3, [r4, #244]	; 0xf4
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 80097a0:	f894 210e 	ldrb.w	r2, [r4, #270]	; 0x10e
    pHandle->_Super.InstantaneousElSpeedDpp = hRotor_Speed;
 80097a4:	8220      	strh	r0, [r4, #16]
  bBuffer_index++;
 80097a6:	3301      	adds	r3, #1
 80097a8:	b2db      	uxtb	r3, r3
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 80097aa:	429a      	cmp	r2, r3
 80097ac:	bf0a      	itet	eq
 80097ae:	2200      	moveq	r2, #0
  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 80097b0:	461a      	movne	r2, r3
    bBuffer_index = 0U;
 80097b2:	4613      	moveq	r3, r2
  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 80097b4:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 80097b8:	f9b2 1074 	ldrsh.w	r1, [r2, #116]	; 0x74
 80097bc:	f8a4 110c 	strh.w	r1, [r4, #268]	; 0x10c
  pHandle->Speed_Buffer[bBuffer_index] = hRotor_Speed;
 80097c0:	f8a2 0074 	strh.w	r0, [r2, #116]	; 0x74
    pHandle->_Super.hElAngle += hRotor_Speed;
 80097c4:	88a1      	ldrh	r1, [r4, #4]
  pHandle->Speed_Buffer_Index = bBuffer_index;
 80097c6:	f884 30f4 	strb.w	r3, [r4, #244]	; 0xf4
    pHandle->_Super.hElAngle += hRotor_Speed;
 80097ca:	4408      	add	r0, r1
    pHandle->Ibeta_est = wIbeta_est_Next;
 80097cc:	e9c4 6819 	strd	r6, r8, [r4, #100]	; 0x64
    pHandle->_Super.hElAngle += hRotor_Speed;
 80097d0:	b200      	sxth	r0, r0
    pHandle->Ialfa_est = wIalfa_est_Next;
 80097d2:	6627      	str	r7, [r4, #96]	; 0x60
    pHandle->wBemf_beta_est = wBemf_beta_est_Next;
 80097d4:	f8c4 a06c 	str.w	sl, [r4, #108]	; 0x6c
    pHandle->_Super.hElAngle += hRotor_Speed;
 80097d8:	80a0      	strh	r0, [r4, #4]
}
 80097da:	b007      	add	sp, #28
 80097dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    retValue = 0;
 80097e0:	4608      	mov	r0, r1
}
 80097e2:	b007      	add	sp, #28
 80097e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 80097e8:	fa1f f980 	uxth.w	r9, r0
 80097ec:	e7bf      	b.n	800976e <STO_PLL_CalcElAngle+0x13a>
    else if (pHandle->Ibeta_est <= (-INT16_MAX * ((int32_t)pHandle->hF1)))
 80097ee:	1a1b      	subs	r3, r3, r0
 80097f0:	4598      	cmp	r8, r3
      pHandle->Ibeta_est = -INT16_MAX * ((int32_t)pHandle->hF1);
 80097f2:	bfdc      	itt	le
 80097f4:	6663      	strle	r3, [r4, #100]	; 0x64
 80097f6:	4698      	movle	r8, r3
 80097f8:	e75a      	b.n	80096b0 <STO_PLL_CalcElAngle+0x7c>
    else if (pHandle->Ialfa_est <= (-INT16_MAX * ((int32_t)pHandle->hF1)))
 80097fa:	eba3 0800 	sub.w	r8, r3, r0
 80097fe:	45c1      	cmp	r9, r8
      pHandle->Ialfa_est = -INT16_MAX * ((int32_t)pHandle->hF1);
 8009800:	bfdc      	itt	le
 8009802:	f8c4 8060 	strle.w	r8, [r4, #96]	; 0x60
 8009806:	46c1      	movle	r9, r8
 8009808:	e74b      	b.n	80096a2 <STO_PLL_CalcElAngle+0x6e>
    else if (pHandle->wBemf_beta_est <= (-INT16_MAX * ((int32_t)pHandle->hF2)))
 800980a:	1a1b      	subs	r3, r3, r0
 800980c:	429e      	cmp	r6, r3
      pHandle->wBemf_beta_est = (-INT16_MAX * ((int32_t)pHandle->hF2));
 800980e:	bfdc      	itt	le
 8009810:	66e3      	strle	r3, [r4, #108]	; 0x6c
 8009812:	9301      	strle	r3, [sp, #4]
 8009814:	e733      	b.n	800967e <STO_PLL_CalcElAngle+0x4a>
    else if (pHandle->wBemf_alfa_est <= (-INT16_MAX * ((int32_t)pHandle->hF2)))
 8009816:	1a1d      	subs	r5, r3, r0
 8009818:	42af      	cmp	r7, r5
      pHandle->wBemf_alfa_est = -INT16_MAX * ((int32_t)pHandle->hF2);
 800981a:	bfdc      	itt	le
 800981c:	66a5      	strle	r5, [r4, #104]	; 0x68
 800981e:	462f      	movle	r7, r5
 8009820:	e71e      	b.n	8009660 <STO_PLL_CalcElAngle+0x2c>
 8009822:	bf00      	nop

08009824 <STO_PLL_CalcAvrgMecSpeedUnit>:
{
 8009824:	b570      	push	{r4, r5, r6, lr}
    uint8_t i, bSpeedBufferSizeUnit = pHandle->SpeedBufferSizeUnit;
 8009826:	f890 510e 	ldrb.w	r5, [r0, #270]	; 0x10e
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800982a:	2d00      	cmp	r5, #0
 800982c:	f000 809e 	beq.w	800996c <STO_PLL_CalcAvrgMecSpeedUnit+0x148>
 8009830:	f105 3cff 	add.w	ip, r5, #4294967295
 8009834:	fa5f f38c 	uxtb.w	r3, ip
 8009838:	f100 0472 	add.w	r4, r0, #114	; 0x72
 800983c:	f100 0c74 	add.w	ip, r0, #116	; 0x74
 8009840:	eb0c 0c43 	add.w	ip, ip, r3, lsl #1
    int32_t wAvrSpeed_dpp = (int32_t)0;
 8009844:	2200      	movs	r2, #0
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8009846:	4623      	mov	r3, r4
      wAvrSpeed_dpp += (int32_t)(pHandle->Speed_Buffer[i]);
 8009848:	f933 ef02 	ldrsh.w	lr, [r3, #2]!
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800984c:	459c      	cmp	ip, r3
      wAvrSpeed_dpp += (int32_t)(pHandle->Speed_Buffer[i]);
 800984e:	4472      	add	r2, lr
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8009850:	d1fa      	bne.n	8009848 <STO_PLL_CalcAvrgMecSpeedUnit+0x24>
      wAvrSpeed_dpp = wAvrSpeed_dpp / ((int16_t)bSpeedBufferSizeUnit);
 8009852:	fb92 fef5 	sdiv	lr, r2, r5
 8009856:	2200      	movs	r2, #0
      wError = ((int32_t)pHandle->Speed_Buffer[i]) - wAvrSpeed_dpp;
 8009858:	f934 3f02 	ldrsh.w	r3, [r4, #2]!
 800985c:	eba3 030e 	sub.w	r3, r3, lr
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8009860:	4564      	cmp	r4, ip
      wAvrQuadraticError += wError;
 8009862:	fb03 2203 	mla	r2, r3, r3, r2
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8009866:	d1f7      	bne.n	8009858 <STO_PLL_CalcAvrgMecSpeedUnit+0x34>
    wAvrQuadraticError = wAvrQuadraticError / ((int16_t)bSpeedBufferSizeUnit);
 8009868:	fbb2 f2f5 	udiv	r2, r2, r5
    wAvrSquareSpeed = wAvrSpeed_dpp * wAvrSpeed_dpp;
 800986c:	fb0e f40e 	mul.w	r4, lr, lr
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * pHandle->VariancePercentage;      
 8009870:	17e6      	asrs	r6, r4, #31
 8009872:	f8b0 5110 	ldrh.w	r5, [r0, #272]	; 0x110
    wAux = wAvrSpeed_dpp * ((int32_t)pHandle->_Super.hMeasurementFrequency);
 8009876:	8b43      	ldrh	r3, [r0, #26]
 8009878:	fb0e fe03 	mul.w	lr, lr, r3
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * pHandle->VariancePercentage;      
 800987c:	fba5 4304 	umull	r4, r3, r5, r4
 8009880:	fb05 3306 	mla	r3, r5, r6, r3
    wAvrSquareSpeed = lAvrSquareSpeed / (int16_t)128;
 8009884:	09e4      	lsrs	r4, r4, #7
 8009886:	ea44 6443 	orr.w	r4, r4, r3, lsl #25
    wAux = wAux * ((int32_t)pHandle->_Super.SpeedUnit);
 800988a:	7883      	ldrb	r3, [r0, #2]
    if (true == pHandle->EnableDualCheck) /*do algorithm if it's enabled*/
 800988c:	f890 6104 	ldrb.w	r6, [r0, #260]	; 0x104
    wAux = wAux / ((int32_t)pHandle->_Super.DPPConvFactor);
 8009890:	69c5      	ldr	r5, [r0, #28]
    if (wAvrQuadraticError < wAvrSquareSpeed)
 8009892:	4294      	cmp	r4, r2
    wAux = wAux * ((int32_t)pHandle->_Super.SpeedUnit);
 8009894:	fb0e f303 	mul.w	r3, lr, r3
    if (wAvrQuadraticError < wAvrSquareSpeed)
 8009898:	bfd8      	it	le
 800989a:	f04f 0c00 	movle.w	ip, #0
    wAux = wAux / ((int32_t)pHandle->_Super.DPPConvFactor);
 800989e:	fb93 f3f5 	sdiv	r3, r3, r5
    if (wAvrQuadraticError < wAvrSquareSpeed)
 80098a2:	bfc8      	it	gt
 80098a4:	f04f 0c01 	movgt.w	ip, #1
    wAux = wAux / ((int16_t)pHandle->_Super.bElToMecRatio);
 80098a8:	7845      	ldrb	r5, [r0, #1]
 80098aa:	fb93 f3f5 	sdiv	r3, r3, r5
    *pMecSpeedUnit = (int16_t)wAux;
 80098ae:	b21d      	sxth	r5, r3
 80098b0:	800d      	strh	r5, [r1, #0]
    pHandle->_Super.hAvrMecSpeedUnit = (int16_t)wAux;
 80098b2:	8185      	strh	r5, [r0, #12]
    if (wAvrQuadraticError < wAvrSquareSpeed)
 80098b4:	f880 c0f5 	strb.w	ip, [r0, #245]	; 0xf5
    if (true == pHandle->EnableDualCheck) /*do algorithm if it's enabled*/
 80098b8:	b9ae      	cbnz	r6, 80098e6 <STO_PLL_CalcAvrgMecSpeedUnit+0xc2>
    if (false == pHandle->IsAlgorithmConverged)
 80098ba:	f890 30f8 	ldrb.w	r3, [r0, #248]	; 0xf8
 80098be:	b353      	cbz	r3, 8009916 <STO_PLL_CalcAvrgMecSpeedUnit+0xf2>
      if ((false == pHandle->IsSpeedReliable) || (false == bIs_Bemf_Consistent))
 80098c0:	4294      	cmp	r4, r2
 80098c2:	dc25      	bgt.n	8009910 <STO_PLL_CalcAvrgMecSpeedUnit+0xec>
        pHandle->ReliabilityCounter++;
 80098c4:	f890 30f7 	ldrb.w	r3, [r0, #247]	; 0xf7
        if (pHandle->ReliabilityCounter >= pHandle->Reliability_hysteresys)
 80098c8:	f890 2117 	ldrb.w	r2, [r0, #279]	; 0x117
        pHandle->ReliabilityCounter++;
 80098cc:	3301      	adds	r3, #1
 80098ce:	b2db      	uxtb	r3, r3
        if (pHandle->ReliabilityCounter >= pHandle->Reliability_hysteresys)
 80098d0:	429a      	cmp	r2, r3
        pHandle->ReliabilityCounter++;
 80098d2:	f880 30f7 	strb.w	r3, [r0, #247]	; 0xf7
        if (pHandle->ReliabilityCounter >= pHandle->Reliability_hysteresys)
 80098d6:	d81e      	bhi.n	8009916 <STO_PLL_CalcAvrgMecSpeedUnit+0xf2>
          pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 80098d8:	78c2      	ldrb	r2, [r0, #3]
 80098da:	7002      	strb	r2, [r0, #0]
          pHandle->ReliabilityCounter = 0U;
 80098dc:	2300      	movs	r3, #0
 80098de:	f880 30f7 	strb.w	r3, [r0, #247]	; 0xf7
}
 80098e2:	4618      	mov	r0, r3
 80098e4:	bd70      	pop	{r4, r5, r6, pc}
      wAux = ((wAux < 0) ? (-wAux) : (wAux));
 80098e6:	2b00      	cmp	r3, #0
      if (wAux < (int32_t)(pHandle->MaxAppPositiveMecSpeedUnit))
 80098e8:	f8b0 511a 	ldrh.w	r5, [r0, #282]	; 0x11a
      wAux = ((wAux < 0) ? (-wAux) : (wAux));
 80098ec:	bfb8      	it	lt
 80098ee:	425b      	neglt	r3, r3
      if (wAux < (int32_t)(pHandle->MaxAppPositiveMecSpeedUnit))
 80098f0:	429d      	cmp	r5, r3
 80098f2:	dc14      	bgt.n	800991e <STO_PLL_CalcAvrgMecSpeedUnit+0xfa>
    bool bIs_Bemf_Consistent = false;
 80098f4:	2500      	movs	r5, #0
    int32_t wEstBemfSq = 0;
 80098f6:	462b      	mov	r3, r5
    int32_t wObsBemfSq = 0;
 80098f8:	462e      	mov	r6, r5
      pHandle->Est_Bemf_Level = wEstBemfSq;
 80098fa:	e9c0 633f 	strd	r6, r3, [r0, #252]	; 0xfc
    if (false == pHandle->IsAlgorithmConverged)
 80098fe:	f890 30f8 	ldrb.w	r3, [r0, #248]	; 0xf8
      pHandle->IsBemfConsistent = bIs_Bemf_Consistent;
 8009902:	f880 50f9 	strb.w	r5, [r0, #249]	; 0xf9
    if (false == pHandle->IsAlgorithmConverged)
 8009906:	b133      	cbz	r3, 8009916 <STO_PLL_CalcAvrgMecSpeedUnit+0xf2>
      if ((false == pHandle->IsSpeedReliable) || (false == bIs_Bemf_Consistent))
 8009908:	4294      	cmp	r4, r2
 800990a:	dddb      	ble.n	80098c4 <STO_PLL_CalcAvrgMecSpeedUnit+0xa0>
 800990c:	2d00      	cmp	r5, #0
 800990e:	d0d9      	beq.n	80098c4 <STO_PLL_CalcAvrgMecSpeedUnit+0xa0>
        pHandle->ReliabilityCounter = 0U;
 8009910:	2300      	movs	r3, #0
 8009912:	f880 30f7 	strb.w	r3, [r0, #247]	; 0xf7
}
 8009916:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        bAux = SPD_IsMecSpeedReliable (&pHandle->_Super, pMecSpeedUnit);
 800991a:	f7ff bd93 	b.w	8009444 <SPD_IsMecSpeedReliable>
        wObsBemf = (int32_t)pHandle->hBemf_alfa_est;
 800991e:	f9b0 6070 	ldrsh.w	r6, [r0, #112]	; 0x70
        wObsBemf = (int32_t)pHandle->hBemf_beta_est;
 8009922:	f9b0 c072 	ldrsh.w	ip, [r0, #114]	; 0x72
        wEstBemfSq = (wEstBemf * ((int32_t)pHandle->BemfConsistencyGain)) / 64;
 8009926:	f890 5119 	ldrb.w	r5, [r0, #281]	; 0x119
        wObsBemfSq = wObsBemf * wObsBemf;
 800992a:	fb06 f606 	mul.w	r6, r6, r6
        wObsBemfSq += wObsBemf * wObsBemf;
 800992e:	fb0c 660c 	mla	r6, ip, ip, r6
        wEstBemf = (wAux * 32767) / ((int16_t)pHandle->_Super.hMaxReliableMecSpeedUnit);
 8009932:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
 8009936:	f9b0 c014 	ldrsh.w	ip, [r0, #20]
 800993a:	fb93 f3fc 	sdiv	r3, r3, ip
        wEstBemfSq = (wEstBemf * ((int32_t)pHandle->BemfConsistencyGain)) / 64;
 800993e:	fb03 f505 	mul.w	r5, r3, r5
 8009942:	2d00      	cmp	r5, #0
 8009944:	bfb8      	it	lt
 8009946:	353f      	addlt	r5, #63	; 0x3f
 8009948:	11ad      	asrs	r5, r5, #6
        wEstBemfSq *= wEstBemf;
 800994a:	fb05 f303 	mul.w	r3, r5, r3
        wEstBemfSqLo = wEstBemfSq - ((wEstBemfSq / 64) * ((int32_t)pHandle->BemfConsistencyCheck));
 800994e:	2b00      	cmp	r3, #0
 8009950:	461d      	mov	r5, r3
 8009952:	f890 c118 	ldrb.w	ip, [r0, #280]	; 0x118
 8009956:	bfb8      	it	lt
 8009958:	f103 053f 	addlt.w	r5, r3, #63	; 0x3f
 800995c:	11ad      	asrs	r5, r5, #6
 800995e:	fb0c 3515 	mls	r5, ip, r5, r3
        if (wObsBemfSq > wEstBemfSqLo)
 8009962:	42ae      	cmp	r6, r5
 8009964:	bfd4      	ite	le
 8009966:	2500      	movle	r5, #0
 8009968:	2501      	movgt	r5, #1
 800996a:	e7c6      	b.n	80098fa <STO_PLL_CalcAvrgMecSpeedUnit+0xd6>
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800996c:	462a      	mov	r2, r5
 800996e:	462c      	mov	r4, r5
 8009970:	462e      	mov	r6, r5
    int32_t wAvrSpeed_dpp = (int32_t)0;
 8009972:	46ae      	mov	lr, r5
 8009974:	e77d      	b.n	8009872 <STO_PLL_CalcAvrgMecSpeedUnit+0x4e>
 8009976:	bf00      	nop

08009978 <STO_PLL_CalcAvrgElSpeedDpp>:
    int16_t hSpeedBufferSizeUnit = (int16_t)pHandle->SpeedBufferSizeUnit;
 8009978:	f890 110e 	ldrb.w	r1, [r0, #270]	; 0x10e
    hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 800997c:	f890 310f 	ldrb.w	r3, [r0, #271]	; 0x10f
    int16_t hIndexNew = (int16_t)pHandle->Speed_Buffer_Index;
 8009980:	f890 20f4 	ldrb.w	r2, [r0, #244]	; 0xf4
    hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 8009984:	1acb      	subs	r3, r1, r3
 8009986:	b29b      	uxth	r3, r3
{
 8009988:	b510      	push	{r4, lr}
    int32_t wSum = pHandle->DppBufferSum;
 800998a:	f8d0 4108 	ldr.w	r4, [r0, #264]	; 0x108
    if (0 == hBufferSizeDiff)
 800998e:	b973      	cbnz	r3, 80099ae <STO_PLL_CalcAvrgElSpeedDpp+0x36>
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 8009990:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 8009994:	f9b0 110c 	ldrsh.w	r1, [r0, #268]	; 0x10c
 8009998:	f9b2 3074 	ldrsh.w	r3, [r2, #116]	; 0x74
 800999c:	4423      	add	r3, r4
 800999e:	1a5b      	subs	r3, r3, r1
  wAvrSpeed_dpp = wSum >> pHandle->SpeedBufferSizeDppLOG;
 80099a0:	f8b0 2120 	ldrh.w	r2, [r0, #288]	; 0x120
    pHandle->DppBufferSum = wSum;
 80099a4:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  wAvrSpeed_dpp = wSum >> pHandle->SpeedBufferSizeDppLOG;
 80099a8:	4113      	asrs	r3, r2
    pHandle->_Super.hElSpeedDpp = (int16_t)wAvrSpeed_dpp;
 80099aa:	81c3      	strh	r3, [r0, #14]
}
 80099ac:	bd10      	pop	{r4, pc}
      hIndexOldTemp = hIndexNew + hBufferSizeDiff;
 80099ae:	4413      	add	r3, r2
 80099b0:	fa0f fc83 	sxth.w	ip, r3
      if (hIndexOldTemp >= hSpeedBufferSizeUnit)
 80099b4:	4561      	cmp	r1, ip
      hIndexOldTemp = hIndexNew + hBufferSizeDiff;
 80099b6:	b29b      	uxth	r3, r3
      if (hIndexOldTemp >= hSpeedBufferSizeUnit)
 80099b8:	dc05      	bgt.n	80099c6 <STO_PLL_CalcAvrgElSpeedDpp+0x4e>
 80099ba:	fa1f fe81 	uxth.w	lr, r1
        hIndexOld = hIndexOldTemp - hSpeedBufferSizeUnit;
 80099be:	eba3 030e 	sub.w	r3, r3, lr
 80099c2:	fa0f fc83 	sxth.w	ip, r3
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->Speed_Buffer[hIndexOld];
 80099c6:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 80099ca:	eb00 0c4c 	add.w	ip, r0, ip, lsl #1
 80099ce:	f9b2 3074 	ldrsh.w	r3, [r2, #116]	; 0x74
 80099d2:	f9bc 2074 	ldrsh.w	r2, [ip, #116]	; 0x74
 80099d6:	4423      	add	r3, r4
 80099d8:	1a9b      	subs	r3, r3, r2
 80099da:	e7e1      	b.n	80099a0 <STO_PLL_CalcAvrgElSpeedDpp+0x28>

080099dc <STO_PLL_Clear>:
{
 80099dc:	b510      	push	{r4, lr}
  * @retval none
  */
static void STO_InitSpeedBuffer(STO_PLL_Handle_t * pHandle)
{
  uint8_t b_i;
  uint8_t bSpeedBufferSize = pHandle->SpeedBufferSizeUnit;
 80099de:	f890 210e 	ldrb.w	r2, [r0, #270]	; 0x10e
    pHandle->Ialfa_est = (int32_t)0;
 80099e2:	2100      	movs	r1, #0
    pHandle->Ibeta_est = (int32_t)0;
 80099e4:	e9c0 1118 	strd	r1, r1, [r0, #96]	; 0x60
    pHandle->wBemf_beta_est = (int32_t)0;
 80099e8:	e9c0 111a 	strd	r1, r1, [r0, #104]	; 0x68
    pHandle->Est_Bemf_Level = (int32_t)0;
 80099ec:	e9c0 113f 	strd	r1, r1, [r0, #252]	; 0xfc
{
 80099f0:	4604      	mov	r4, r0
    pHandle->_Super.hElAngle = (int16_t)0;
 80099f2:	8081      	strh	r1, [r0, #4]
    pHandle->_Super.hElSpeedDpp = (int16_t)0;
 80099f4:	81c1      	strh	r1, [r0, #14]
    pHandle->ConsistencyCounter = 0u;
 80099f6:	f8a0 10f6 	strh.w	r1, [r0, #246]	; 0xf6
    pHandle->IsAlgorithmConverged = false;
 80099fa:	f8a0 10f8 	strh.w	r1, [r0, #248]	; 0xf8
    pHandle->DppBufferSum = (int32_t)0;
 80099fe:	f8c0 1108 	str.w	r1, [r0, #264]	; 0x108
    pHandle->ForceConvergency = false;
 8009a02:	f8a0 1122 	strh.w	r1, [r0, #290]	; 0x122

  /*init speed buffer*/
  for (b_i = 0U; b_i < bSpeedBufferSize; b_i++)
 8009a06:	b11a      	cbz	r2, 8009a10 <STO_PLL_Clear+0x34>
  {
    pHandle->Speed_Buffer[b_i] = (int16_t)0;
 8009a08:	0052      	lsls	r2, r2, #1
 8009a0a:	3074      	adds	r0, #116	; 0x74
 8009a0c:	f000 fa46 	bl	8009e9c <memset>
  }
  pHandle->Speed_Buffer_Index = 0U;
 8009a10:	2100      	movs	r1, #0
 8009a12:	f884 10f4 	strb.w	r1, [r4, #244]	; 0xf4
  pHandle->SpeedBufferOldestEl = (int16_t)0;
 8009a16:	f8a4 110c 	strh.w	r1, [r4, #268]	; 0x10c
    PID_SetIntegralTerm(& pHandle->PIRegulator, (int32_t)0);
 8009a1a:	f104 0034 	add.w	r0, r4, #52	; 0x34
}
 8009a1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    PID_SetIntegralTerm(& pHandle->PIRegulator, (int32_t)0);
 8009a22:	f7fe bab7 	b.w	8007f94 <PID_SetIntegralTerm>
 8009a26:	bf00      	nop

08009a28 <STO_PLL_Init>:
{
 8009a28:	b510      	push	{r4, lr}
    pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 8009a2a:	f890 1116 	ldrb.w	r1, [r0, #278]	; 0x116
    htempk = (int16_t)(C6_COMP_CONST1 / pHandle->hF2);
 8009a2e:	4b19      	ldr	r3, [pc, #100]	; (8009a94 <STO_PLL_Init+0x6c>)
 8009a30:	f9b0 e02e 	ldrsh.w	lr, [r0, #46]	; 0x2e
    pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 8009a34:	f880 10f6 	strb.w	r1, [r0, #246]	; 0xf6
    pHandle->EnableDualCheck = true;
 8009a38:	2201      	movs	r2, #1
    pHandle->F3POW2 = 0U;
 8009a3a:	2100      	movs	r1, #0
    htempk = (int16_t)(C6_COMP_CONST1 / pHandle->hF2);
 8009a3c:	fb93 f3fe 	sdiv	r3, r3, lr
 8009a40:	b21b      	sxth	r3, r3
{
 8009a42:	4604      	mov	r4, r0
    pHandle->EnableDualCheck = true;
 8009a44:	f880 2104 	strb.w	r2, [r0, #260]	; 0x104
    pHandle->F3POW2 = 0U;
 8009a48:	8641      	strh	r1, [r0, #50]	; 0x32
    while (htempk != 0)
 8009a4a:	b30b      	cbz	r3, 8009a90 <STO_PLL_Init+0x68>
    wAux = ((int32_t)1);
 8009a4c:	4611      	mov	r1, r2
      htempk /= ((int16_t)2);
 8009a4e:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
    while (htempk != 0)
 8009a52:	f102 0c01 	add.w	ip, r2, #1
 8009a56:	105b      	asrs	r3, r3, #1
 8009a58:	4610      	mov	r0, r2
      wAux *= ((int32_t)2);
 8009a5a:	ea4f 0141 	mov.w	r1, r1, lsl #1
    while (htempk != 0)
 8009a5e:	fa1f f28c 	uxth.w	r2, ip
 8009a62:	d1f4      	bne.n	8009a4e <STO_PLL_Init+0x26>
    pHandle->hF3 = (int16_t)wAux;
 8009a64:	b20a      	sxth	r2, r1
 8009a66:	8660      	strh	r0, [r4, #50]	; 0x32
    wAux = ((int32_t)(pHandle->hF2)) * pHandle->hF3;
 8009a68:	fb0e f102 	mul.w	r1, lr, r2
    pHandle->hC6 = (int16_t)(wAux / C6_COMP_CONST2);
 8009a6c:	480a      	ldr	r0, [pc, #40]	; (8009a98 <STO_PLL_Init+0x70>)
    pHandle->hF3 = (int16_t)wAux;
 8009a6e:	8622      	strh	r2, [r4, #48]	; 0x30
    pHandle->hC6 = (int16_t)(wAux / C6_COMP_CONST2);
 8009a70:	17cb      	asrs	r3, r1, #31
 8009a72:	fb80 0101 	smull	r0, r1, r0, r1
 8009a76:	ebc3 2121 	rsb	r1, r3, r1, asr #8
    STO_PLL_Clear(pHandle);
 8009a7a:	4620      	mov	r0, r4
    pHandle->hC6 = (int16_t)(wAux / C6_COMP_CONST2);
 8009a7c:	8561      	strh	r1, [r4, #42]	; 0x2a
    STO_PLL_Clear(pHandle);
 8009a7e:	f7ff ffad 	bl	80099dc <STO_PLL_Clear>
    PID_HandleInit(&pHandle->PIRegulator);
 8009a82:	f104 0034 	add.w	r0, r4, #52	; 0x34
 8009a86:	f7fe fa71 	bl	8007f6c <PID_HandleInit>
    pHandle->_Super.hMecAccelUnitP = 0;
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	8263      	strh	r3, [r4, #18]
}
 8009a8e:	bd10      	pop	{r4, pc}
 8009a90:	4671      	mov	r1, lr
 8009a92:	e7eb      	b.n	8009a6c <STO_PLL_Init+0x44>
 8009a94:	000fea5e 	.word	0x000fea5e
 8009a98:	06488dc5 	.word	0x06488dc5

08009a9c <STO_PLL_IsObserverConverged>:
    int16_t hUpperThreshold;
    int16_t hLowerThreshold;
    int32_t wAux;
    int32_t wtemp;

    if (true == pHandle->ForceConvergency2)
 8009a9c:	f890 3123 	ldrb.w	r3, [r0, #291]	; 0x123
 8009aa0:	b113      	cbz	r3, 8009aa8 <STO_PLL_IsObserverConverged+0xc>
    {
      *phForcedMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 8009aa2:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
 8009aa6:	800b      	strh	r3, [r1, #0]
    }

    if (true == pHandle->ForceConvergency)
 8009aa8:	f890 3122 	ldrb.w	r3, [r0, #290]	; 0x122
 8009aac:	b133      	cbz	r3, 8009abc <STO_PLL_IsObserverConverged+0x20>
    {
      bAux = true;
      pHandle->IsAlgorithmConverged = true;
 8009aae:	2301      	movs	r3, #1
      pHandle->_Super.bSpeedErrorNumber = 0U;
 8009ab0:	2200      	movs	r2, #0
      pHandle->IsAlgorithmConverged = true;
 8009ab2:	f880 30f8 	strb.w	r3, [r0, #248]	; 0xf8
      pHandle->_Super.bSpeedErrorNumber = 0U;
 8009ab6:	7002      	strb	r2, [r0, #0]
    }
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  }
#endif
  return (bAux);
}
 8009ab8:	4618      	mov	r0, r3
 8009aba:	4770      	bx	lr
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 8009abc:	f9b1 2000 	ldrsh.w	r2, [r1]
      hEstimatedSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 8009ac0:	f9b0 c00c 	ldrsh.w	ip, [r0, #12]
{
 8009ac4:	b510      	push	{r4, lr}
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 8009ac6:	fb0c fe02 	mul.w	lr, ip, r2
      if (wtemp > 0)
 8009aca:	f1be 0f00 	cmp.w	lr, #0
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 8009ace:	4614      	mov	r4, r2
      if (wtemp > 0)
 8009ad0:	dd3b      	ble.n	8009b4a <STO_PLL_IsObserverConverged+0xae>
        if (hEstimatedSpeedUnit < 0)
 8009ad2:	f1bc 0f00 	cmp.w	ip, #0
          hEstimatedSpeedUnit = -hEstimatedSpeedUnit;
 8009ad6:	bfbc      	itt	lt
 8009ad8:	f1cc 0c00 	rsblt	ip, ip, #0
 8009adc:	fa0f fc8c 	sxthlt.w	ip, ip
        if (*phForcedMecSpeedUnit < 0)
 8009ae0:	2a00      	cmp	r2, #0
 8009ae2:	db34      	blt.n	8009b4e <STO_PLL_IsObserverConverged+0xb2>
        if (true == pHandle->IsSpeedReliable)
 8009ae4:	f890 20f5 	ldrb.w	r2, [r0, #245]	; 0xf5
 8009ae8:	b362      	cbz	r2, 8009b44 <STO_PLL_IsObserverConverged+0xa8>
          if ((uint16_t)hEstimatedSpeedUnit > pHandle->MinStartUpValidSpeed)
 8009aea:	f8b0 1114 	ldrh.w	r1, [r0, #276]	; 0x114
 8009aee:	fa1f f28c 	uxth.w	r2, ip
 8009af2:	4291      	cmp	r1, r2
 8009af4:	d226      	bcs.n	8009b44 <STO_PLL_IsObserverConverged+0xa8>
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 8009af6:	f890 2113 	ldrb.w	r2, [r0, #275]	; 0x113
 8009afa:	fb04 f202 	mul.w	r2, r4, r2
        hLowerThreshold = (int16_t)(wAux / ((int32_t)16));
 8009afe:	2a00      	cmp	r2, #0
 8009b00:	bfb8      	it	lt
 8009b02:	320f      	addlt	r2, #15
            if (hEstimatedSpeedUnit >= hLowerThreshold)
 8009b04:	f342 120f 	sbfx	r2, r2, #4, #16
 8009b08:	4594      	cmp	ip, r2
 8009b0a:	db1b      	blt.n	8009b44 <STO_PLL_IsObserverConverged+0xa8>
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 8009b0c:	f890 2112 	ldrb.w	r2, [r0, #274]	; 0x112
 8009b10:	fb04 f202 	mul.w	r2, r4, r2
        hUpperThreshold = (int16_t)(wAux / ((int32_t)16));
 8009b14:	2a00      	cmp	r2, #0
 8009b16:	bfb8      	it	lt
 8009b18:	320f      	addlt	r2, #15
              if (hEstimatedSpeedUnit <= hUpperThreshold)
 8009b1a:	f342 120f 	sbfx	r2, r2, #4, #16
 8009b1e:	4594      	cmp	ip, r2
 8009b20:	dc10      	bgt.n	8009b44 <STO_PLL_IsObserverConverged+0xa8>
                pHandle->ConsistencyCounter++;
 8009b22:	f890 20f6 	ldrb.w	r2, [r0, #246]	; 0xf6
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 8009b26:	f890 1116 	ldrb.w	r1, [r0, #278]	; 0x116
                pHandle->ConsistencyCounter++;
 8009b2a:	3201      	adds	r2, #1
 8009b2c:	b2d2      	uxtb	r2, r2
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 8009b2e:	4291      	cmp	r1, r2
                pHandle->ConsistencyCounter++;
 8009b30:	f880 20f6 	strb.w	r2, [r0, #246]	; 0xf6
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 8009b34:	d809      	bhi.n	8009b4a <STO_PLL_IsObserverConverged+0xae>
      pHandle->_Super.bSpeedErrorNumber = 0U;
 8009b36:	2200      	movs	r2, #0
      pHandle->IsAlgorithmConverged = true;
 8009b38:	2301      	movs	r3, #1
      pHandle->_Super.bSpeedErrorNumber = 0U;
 8009b3a:	7002      	strb	r2, [r0, #0]
      pHandle->IsAlgorithmConverged = true;
 8009b3c:	f880 30f8 	strb.w	r3, [r0, #248]	; 0xf8
}
 8009b40:	4618      	mov	r0, r3
 8009b42:	bd10      	pop	{r4, pc}
                pHandle->ConsistencyCounter = 0U;
 8009b44:	2200      	movs	r2, #0
 8009b46:	f880 20f6 	strb.w	r2, [r0, #246]	; 0xf6
}
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	bd10      	pop	{r4, pc}
          *phForcedMecSpeedUnit = -*phForcedMecSpeedUnit;
 8009b4e:	4252      	negs	r2, r2
 8009b50:	b212      	sxth	r2, r2
 8009b52:	800a      	strh	r2, [r1, #0]
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 8009b54:	4614      	mov	r4, r2
        if (true == pHandle->IsSpeedReliable)
 8009b56:	f890 20f5 	ldrb.w	r2, [r0, #245]	; 0xf5
 8009b5a:	2a00      	cmp	r2, #0
 8009b5c:	d0f2      	beq.n	8009b44 <STO_PLL_IsObserverConverged+0xa8>
 8009b5e:	e7c4      	b.n	8009aea <STO_PLL_IsObserverConverged+0x4e>

08009b60 <STO_PLL_GetEstimatedBemf>:
    vaux.alpha = pHandle->hBemf_alfa_est;
    vaux.beta = pHandle->hBemf_beta_est;
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  }
#endif
  return (vaux);
 8009b60:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8009b62:	2200      	movs	r2, #0
 8009b64:	b299      	uxth	r1, r3
 8009b66:	f361 020f 	bfi	r2, r1, #0, #16
 8009b6a:	0c1b      	lsrs	r3, r3, #16
 8009b6c:	f363 421f 	bfi	r2, r3, #16, #16
{
 8009b70:	b082      	sub	sp, #8
}
 8009b72:	4610      	mov	r0, r2
 8009b74:	b002      	add	sp, #8
 8009b76:	4770      	bx	lr

08009b78 <STO_PLL_GetEstimatedCurrent>:
  iaux.alpha = (int16_t)(pHandle->Ialfa_est / pHandle->hF1);
#endif

#ifndef FULL_MISRA_C_COMPLIANCY_STO_PLL
  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
  iaux.beta = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
 8009b78:	e9d0 2318 	ldrd	r2, r3, [r0, #96]	; 0x60
  iaux.alpha = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 8009b7c:	f8b0 c11c 	ldrh.w	ip, [r0, #284]	; 0x11c
 8009b80:	fa42 f20c 	asr.w	r2, r2, ip
  iaux.beta = (int16_t)(pHandle->Ibeta_est / pHandle->hF1);
#endif
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  }
#endif
  return (iaux);
 8009b84:	fa43 f30c 	asr.w	r3, r3, ip
 8009b88:	b292      	uxth	r2, r2
 8009b8a:	2100      	movs	r1, #0
 8009b8c:	f362 010f 	bfi	r1, r2, #0, #16
 8009b90:	b29b      	uxth	r3, r3
 8009b92:	f363 411f 	bfi	r1, r3, #16, #16
{
 8009b96:	b082      	sub	sp, #8
}
 8009b98:	4608      	mov	r0, r1
 8009b9a:	b002      	add	sp, #8
 8009b9c:	4770      	bx	lr
 8009b9e:	bf00      	nop

08009ba0 <STO_PLL_GetObserverGains>:
    /* Nothing to do */
  }
  else
  {
#endif
    *phC2 = pHandle->hC2;
 8009ba0:	f9b0 3022 	ldrsh.w	r3, [r0, #34]	; 0x22
 8009ba4:	800b      	strh	r3, [r1, #0]
    *phC4 = pHandle->hC4;
 8009ba6:	f9b0 3026 	ldrsh.w	r3, [r0, #38]	; 0x26
 8009baa:	8013      	strh	r3, [r2, #0]
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  }
#endif
}
 8009bac:	4770      	bx	lr
 8009bae:	bf00      	nop

08009bb0 <STO_PLL_SetObserverGains>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hC2 = hhC1;
 8009bb0:	8441      	strh	r1, [r0, #34]	; 0x22
    pHandle->hC4 = hhC2;
 8009bb2:	84c2      	strh	r2, [r0, #38]	; 0x26
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  }
#endif
}
 8009bb4:	4770      	bx	lr
 8009bb6:	bf00      	nop

08009bb8 <STO_OTF_ResetPLL>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    PID_SetIntegralTerm(&pHdl->PIRegulator, (int32_t)0);
 8009bb8:	6800      	ldr	r0, [r0, #0]
 8009bba:	2100      	movs	r1, #0
 8009bbc:	3034      	adds	r0, #52	; 0x34
 8009bbe:	f7fe b9e9 	b.w	8007f94 <PID_SetIntegralTerm>
 8009bc2:	bf00      	nop

08009bc4 <STO_ResetPLL>:
    /* Nothing to do */
  }
  else
  {
#endif
    PID_SetIntegralTerm(&pHandle->PIRegulator, (int32_t)0);
 8009bc4:	2100      	movs	r1, #0
 8009bc6:	3034      	adds	r0, #52	; 0x34
 8009bc8:	f7fe b9e4 	b.w	8007f94 <PID_SetIntegralTerm>

08009bcc <STO_PLL_GetEstimatedBemfLevel>:
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  return ((MC_NULL == pHandle) ? 0 : pHandle->Est_Bemf_Level);
#else
  return (pHandle->Est_Bemf_Level);
#endif
}
 8009bcc:	f8d0 0100 	ldr.w	r0, [r0, #256]	; 0x100
 8009bd0:	4770      	bx	lr
 8009bd2:	bf00      	nop

08009bd4 <STO_PLL_GetObservedBemfLevel>:
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  return ((MC_NULL == pHandle) ? 0 : pHandle->Obs_Bemf_Level);
#else
  return (pHandle->Obs_Bemf_Level);
#endif
}
 8009bd4:	f8d0 00fc 	ldr.w	r0, [r0, #252]	; 0xfc
 8009bd8:	4770      	bx	lr
 8009bda:	bf00      	nop

08009bdc <STO_PLL_IsVarianceTight>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    tempStatus = pHdl->IsSpeedReliable;
 8009bdc:	6803      	ldr	r3, [r0, #0]
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  }
#endif
  return (tempStatus);
}
 8009bde:	f893 00f5 	ldrb.w	r0, [r3, #245]	; 0xf5
 8009be2:	4770      	bx	lr

08009be4 <STO_PLL_ForceConvergency1>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    pHdl->ForceConvergency = true;
 8009be4:	6803      	ldr	r3, [r0, #0]
 8009be6:	2201      	movs	r2, #1
 8009be8:	f883 2122 	strb.w	r2, [r3, #290]	; 0x122
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  }
#endif
}
 8009bec:	4770      	bx	lr
 8009bee:	bf00      	nop

08009bf0 <STO_PLL_ForceConvergency2>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    pHdl->ForceConvergency2 = true;
 8009bf0:	6803      	ldr	r3, [r0, #0]
 8009bf2:	2201      	movs	r2, #1
 8009bf4:	f883 2123 	strb.w	r2, [r3, #291]	; 0x123
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  }
#endif
}
 8009bf8:	4770      	bx	lr
 8009bfa:	bf00      	nop

08009bfc <STO_SetDirection>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hForcedDirection = direction;
 8009bfc:	f880 1124 	strb.w	r1, [r0, #292]	; 0x124
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  }
#endif
}
 8009c00:	4770      	bx	lr
 8009c02:	bf00      	nop

08009c04 <VSS_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->_Super.bSpeedErrorNumber = 0U;
 8009c04:	2300      	movs	r3, #0
    pHandle->hRemainingStep = 0U;
    pHandle->hElAngleAccu = 0;

    pHandle->bTransitionStarted = false;
    pHandle->bTransitionEnded = false;
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 8009c06:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
    pHandle->_Super.bSpeedErrorNumber = 0U;
 8009c08:	7003      	strb	r3, [r0, #0]
    pHandle->wElSpeedDpp32 = 0;
 8009c0a:	e9c0 3308 	strd	r3, r3, [r0, #32]
    pHandle->_Super.hElAngle = 0;
 8009c0e:	6043      	str	r3, [r0, #4]
    pHandle->_Super.hAvrMecSpeedUnit = 0;
 8009c10:	60c3      	str	r3, [r0, #12]
    pHandle->_Super.hMecAccelUnitP = 0;
 8009c12:	8243      	strh	r3, [r0, #18]
    pHandle->hRemainingStep = 0U;
 8009c14:	8503      	strh	r3, [r0, #40]	; 0x28
    pHandle->bTransitionStarted = false;
 8009c16:	8583      	strh	r3, [r0, #44]	; 0x2c
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 8009c18:	85c2      	strh	r2, [r0, #46]	; 0x2e
    pHandle->hElAngleAccu = 0;
 8009c1a:	6303      	str	r3, [r0, #48]	; 0x30
    FD_FastDiv(&(pHandle->fd), 1, (int32_t)(pHandle->hTransitionSteps));
#endif
#ifdef NULL_PTR_VIR_SPD_SEN
  }
#endif
}
 8009c1c:	4770      	bx	lr
 8009c1e:	bf00      	nop

08009c20 <VSS_Init>:
{
 8009c20:	b508      	push	{r3, lr}
  VSS_Clear(pHandle);
 8009c22:	f7ff ffef 	bl	8009c04 <VSS_Clear>
}
 8009c26:	bd08      	pop	{r3, pc}

08009c28 <VSS_CalcElAngle>:
    int16_t hAngleDiff;
    int32_t wAux;
    int16_t hAngleCorr;
    int16_t hSignCorr = 1;

    if (true == pHandle->bCopyObserver)
 8009c28:	f890 3033 	ldrb.w	r3, [r0, #51]	; 0x33
 8009c2c:	b123      	cbz	r3, 8009c38 <VSS_CalcElAngle+0x10>
    {
      hRetAngle = *(int16_t *)pInputVars_str;
 8009c2e:	f9b1 3000 	ldrsh.w	r3, [r1]
      {
        hRetAngle = pHandle->hElAngleAccu;
      }
    }

    pHandle->_Super.hElAngle = hRetAngle;
 8009c32:	8083      	strh	r3, [r0, #4]
#ifdef NULL_PTR_VIR_SPD_SEN
  }
#endif
  return (hRetAngle);
}
 8009c34:	4618      	mov	r0, r3
 8009c36:	4770      	bx	lr
{
 8009c38:	b530      	push	{r4, r5, lr}
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 8009c3a:	f9b0 c00e 	ldrsh.w	ip, [r0, #14]
 8009c3e:	8e03      	ldrh	r3, [r0, #48]	; 0x30
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 8009c40:	88c5      	ldrh	r5, [r0, #6]
      if (true == pHandle->bTransitionStarted)
 8009c42:	f890 402c 	ldrb.w	r4, [r0, #44]	; 0x2c
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 8009c46:	7842      	ldrb	r2, [r0, #1]
 8009c48:	fb9c f2f2 	sdiv	r2, ip, r2
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 8009c4c:	4463      	add	r3, ip
 8009c4e:	fa1f fe83 	uxth.w	lr, r3
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 8009c52:	442a      	add	r2, r5
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 8009c54:	b21b      	sxth	r3, r3
 8009c56:	8603      	strh	r3, [r0, #48]	; 0x30
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 8009c58:	80c2      	strh	r2, [r0, #6]
      if (true == pHandle->bTransitionStarted)
 8009c5a:	b1fc      	cbz	r4, 8009c9c <VSS_CalcElAngle+0x74>
        if (0 == pHandle->hTransitionRemainingSteps)
 8009c5c:	f9b0 202e 	ldrsh.w	r2, [r0, #46]	; 0x2e
 8009c60:	b1fa      	cbz	r2, 8009ca2 <VSS_CalcElAngle+0x7a>
          pHandle->hTransitionRemainingSteps--;
 8009c62:	3a01      	subs	r2, #1
 8009c64:	b212      	sxth	r2, r2
 8009c66:	85c2      	strh	r2, [r0, #46]	; 0x2e
          if (pHandle->_Super.hElSpeedDpp >= 0)
 8009c68:	f1bc 0f00 	cmp.w	ip, #0
            hAngleDiff = *(int16_t *)pInputVars_str - pHandle->hElAngleAccu;
 8009c6c:	8809      	ldrh	r1, [r1, #0]
          if (pHandle->_Super.hElSpeedDpp >= 0)
 8009c6e:	db28      	blt.n	8009cc2 <VSS_CalcElAngle+0x9a>
            hAngleDiff = *(int16_t *)pInputVars_str - pHandle->hElAngleAccu;
 8009c70:	eba1 0e0e 	sub.w	lr, r1, lr
 8009c74:	fa0f fe8e 	sxth.w	lr, lr
 8009c78:	2501      	movs	r5, #1
          hAngleCorr = (int16_t)(wAux / pHandle->hTransitionSteps);
 8009c7a:	f9b0 4036 	ldrsh.w	r4, [r0, #54]	; 0x36
          wAux = (int32_t)hAngleDiff * pHandle->hTransitionRemainingSteps;
 8009c7e:	fb0e f202 	mul.w	r2, lr, r2
          if (hAngleDiff >= 0)
 8009c82:	f1be 0f00 	cmp.w	lr, #0
          hAngleCorr = (int16_t)(wAux / pHandle->hTransitionSteps);
 8009c86:	fb92 f2f4 	sdiv	r2, r2, r4
          hAngleCorr *= hSignCorr;
 8009c8a:	fb12 f205 	smulbb	r2, r2, r5
 8009c8e:	b292      	uxth	r2, r2
          if (hAngleDiff >= 0)
 8009c90:	db10      	blt.n	8009cb4 <VSS_CalcElAngle+0x8c>
            pHandle->bTransitionLocked = true;
 8009c92:	2301      	movs	r3, #1
            hRetAngle = *(int16_t *)pInputVars_str - hAngleCorr;
 8009c94:	1a8a      	subs	r2, r1, r2
            pHandle->bTransitionLocked = true;
 8009c96:	f880 3032 	strb.w	r3, [r0, #50]	; 0x32
            hRetAngle = *(int16_t *)pInputVars_str - hAngleCorr;
 8009c9a:	b213      	sxth	r3, r2
    pHandle->_Super.hElAngle = hRetAngle;
 8009c9c:	8083      	strh	r3, [r0, #4]
}
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	bd30      	pop	{r4, r5, pc}
          hRetAngle = *(int16_t *)pInputVars_str;
 8009ca2:	f9b1 3000 	ldrsh.w	r3, [r1]
          pHandle->_Super.bSpeedErrorNumber = 0U;
 8009ca6:	7002      	strb	r2, [r0, #0]
          pHandle->bTransitionEnded = true;
 8009ca8:	2401      	movs	r4, #1
 8009caa:	f880 402d 	strb.w	r4, [r0, #45]	; 0x2d
    pHandle->_Super.hElAngle = hRetAngle;
 8009cae:	8083      	strh	r3, [r0, #4]
}
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	bd30      	pop	{r4, r5, pc}
            if (false == pHandle->bTransitionLocked)
 8009cb4:	f890 4032 	ldrb.w	r4, [r0, #50]	; 0x32
 8009cb8:	2c00      	cmp	r4, #0
 8009cba:	d0ef      	beq.n	8009c9c <VSS_CalcElAngle+0x74>
              hRetAngle = *(int16_t *)pInputVars_str + hAngleCorr;
 8009cbc:	440a      	add	r2, r1
 8009cbe:	b213      	sxth	r3, r2
 8009cc0:	e7ec      	b.n	8009c9c <VSS_CalcElAngle+0x74>
            hAngleDiff = pHandle->hElAngleAccu - *(int16_t *)pInputVars_str;
 8009cc2:	ebae 0e01 	sub.w	lr, lr, r1
 8009cc6:	fa0f fe8e 	sxth.w	lr, lr
 8009cca:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8009cce:	e7d4      	b.n	8009c7a <VSS_CalcElAngle+0x52>

08009cd0 <VSS_CalcAvrgMecSpeedUnit>:
    SpeedSensorReliability = false;
  }
  else
  {
#endif
    if (pHandle->hRemainingStep > 1u)
 8009cd0:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 8009cd2:	2b01      	cmp	r3, #1
 8009cd4:	d923      	bls.n	8009d1e <VSS_CalcAvrgMecSpeedUnit+0x4e>
{
 8009cd6:	b410      	push	{r4}
    {
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 8009cd8:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8009cda:	6a04      	ldr	r4, [r0, #32]
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 / 65536);
#endif

      /* Convert dpp into MecUnit */
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8009cdc:	8b43      	ldrh	r3, [r0, #26]
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 8009cde:	4422      	add	r2, r4
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 >> 16);
 8009ce0:	ea4f 4c22 	mov.w	ip, r2, asr #16
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8009ce4:	69c4      	ldr	r4, [r0, #28]
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 8009ce6:	6242      	str	r2, [r0, #36]	; 0x24
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8009ce8:	fb0c f303 	mul.w	r3, ip, r3
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8009cec:	7842      	ldrb	r2, [r0, #1]
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 >> 16);
 8009cee:	f8a0 c00e 	strh.w	ip, [r0, #14]
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8009cf2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8009cf6:	fb04 f202 	mul.w	r2, r4, r2
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8009cfa:	005b      	lsls	r3, r3, #1
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8009cfc:	fb93 f3f2 	sdiv	r3, r3, r2
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
 8009d00:	b21b      	sxth	r3, r3
 8009d02:	800b      	strh	r3, [r1, #0]
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
      pHandle->hRemainingStep--;
 8009d04:	8d02      	ldrh	r2, [r0, #40]	; 0x28
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8009d06:	8183      	strh	r3, [r0, #12]
      pHandle->hRemainingStep--;
 8009d08:	1e53      	subs	r3, r2, #1
 8009d0a:	8503      	strh	r3, [r0, #40]	; 0x28
    else
    {
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
    }
    /* If the transition is not done yet, we already know that speed is not reliable */
    if (false == pHandle->bTransitionEnded)
 8009d0c:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 8009d10:	b983      	cbnz	r3, 8009d34 <VSS_CalcAvrgMecSpeedUnit+0x64>
    {
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8009d12:	78c2      	ldrb	r2, [r0, #3]
 8009d14:	7002      	strb	r2, [r0, #0]
    }
#ifdef NULL_PTR_VIR_SPD_SEN
  }
#endif
  return (SpeedSensorReliability);
}
 8009d16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	4770      	bx	lr
    else if (1U == pHandle->hRemainingStep)
 8009d1e:	d00d      	beq.n	8009d3c <VSS_CalcAvrgMecSpeedUnit+0x6c>
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 8009d20:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
 8009d24:	800b      	strh	r3, [r1, #0]
    if (false == pHandle->bTransitionEnded)
 8009d26:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 8009d2a:	bb03      	cbnz	r3, 8009d6e <VSS_CalcAvrgMecSpeedUnit+0x9e>
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8009d2c:	78c2      	ldrb	r2, [r0, #3]
 8009d2e:	7002      	strb	r2, [r0, #0]
}
 8009d30:	4618      	mov	r0, r3
 8009d32:	4770      	bx	lr
 8009d34:	f85d 4b04 	ldr.w	r4, [sp], #4
      SpeedSensorReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 8009d38:	f7ff bb84 	b.w	8009444 <SPD_IsMecSpeedReliable>
      *hMecSpeedUnit = pHandle->hFinalMecSpeedUnit;
 8009d3c:	f9b0 c02a 	ldrsh.w	ip, [r0, #42]	; 0x2a
 8009d40:	f8a1 c000 	strh.w	ip, [r1]
                                            / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009d44:	8b43      	ldrh	r3, [r0, #26]
      pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)*hMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 8009d46:	69c2      	ldr	r2, [r0, #28]
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8009d48:	f8a0 c00c 	strh.w	ip, [r0, #12]
                                            / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009d4c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
      pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)*hMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 8009d50:	fb02 f20c 	mul.w	r2, r2, ip
                                            / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009d54:	005b      	lsls	r3, r3, #1
 8009d56:	fb92 f3f3 	sdiv	r3, r2, r3
      pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8009d5a:	7842      	ldrb	r2, [r0, #1]
 8009d5c:	fb12 f303 	smulbb	r3, r2, r3
 8009d60:	81c3      	strh	r3, [r0, #14]
    if (false == pHandle->bTransitionEnded)
 8009d62:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
      pHandle->hRemainingStep = 0U;
 8009d66:	2200      	movs	r2, #0
 8009d68:	8502      	strh	r2, [r0, #40]	; 0x28
    if (false == pHandle->bTransitionEnded)
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d0de      	beq.n	8009d2c <VSS_CalcAvrgMecSpeedUnit+0x5c>
      SpeedSensorReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 8009d6e:	f7ff bb69 	b.w	8009444 <SPD_IsMecSpeedReliable>
 8009d72:	bf00      	nop

08009d74 <VSS_SetMecAngle>:
  }
  else
  {
#endif
    pHandle->hElAngleAccu = hMecAngle;
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 8009d74:	7843      	ldrb	r3, [r0, #1]
    pHandle->hElAngleAccu = hMecAngle;
 8009d76:	8601      	strh	r1, [r0, #48]	; 0x30
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 8009d78:	fb91 f3f3 	sdiv	r3, r1, r3
    pHandle->_Super.hElAngle = hMecAngle;
 8009d7c:	8081      	strh	r1, [r0, #4]
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 8009d7e:	80c3      	strh	r3, [r0, #6]
#ifdef NULL_PTR_VIR_SPD_SEN
  }
#endif
}
 8009d80:	4770      	bx	lr
 8009d82:	bf00      	nop

08009d84 <VSS_SetMecAcceleration>:
    int32_t wMecAccDppP32;
    uint16_t hNbrStep;
    int16_t hCurrentMecSpeedDpp;
    int16_t hFinalMecSpeedDpp;

    if (false == pHandle->bTransitionStarted)
 8009d84:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8009d88:	b99b      	cbnz	r3, 8009db2 <VSS_SetMecAcceleration+0x2e>
{
 8009d8a:	b510      	push	{r4, lr}
    {
      if (0U == hDurationms)
 8009d8c:	b992      	cbnz	r2, 8009db4 <VSS_SetMecAcceleration+0x30>
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;

        pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)hFinalMecSpeedUnit)
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
                                              / (((int32_t)SPEED_UNIT)
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009d8e:	8b43      	ldrh	r3, [r0, #26]
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 8009d90:	69c4      	ldr	r4, [r0, #28]
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;
 8009d92:	8181      	strh	r1, [r0, #12]
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009d94:	eb03 0383 	add.w	r3, r3, r3, lsl #2
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 8009d98:	fb04 fc01 	mul.w	ip, r4, r1
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009d9c:	005b      	lsls	r3, r3, #1
                                              / (((int32_t)SPEED_UNIT)
 8009d9e:	fb9c f3f3 	sdiv	r3, ip, r3

        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8009da2:	f890 c001 	ldrb.w	ip, [r0, #1]

        pHandle->hRemainingStep = 0U;
 8009da6:	8502      	strh	r2, [r0, #40]	; 0x28
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8009da8:	fb1c f303 	smulbb	r3, ip, r3
 8009dac:	81c3      	strh	r3, [r0, #14]

        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 8009dae:	8541      	strh	r1, [r0, #42]	; 0x2a
      }
    }
#ifdef NULL_PTR_VIR_SPD_SEN
  }
#endif
}
 8009db0:	bd10      	pop	{r4, pc}
 8009db2:	4770      	bx	lr
        hNbrStep = (uint16_t)((((uint32_t)hDurationms) * ((uint32_t)pHandle->hSpeedSamplingFreqHz)) / 1000U);
 8009db4:	8e83      	ldrh	r3, [r0, #52]	; 0x34
 8009db6:	4c16      	ldr	r4, [pc, #88]	; (8009e10 <VSS_SetMecAcceleration+0x8c>)
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 8009db8:	f9b0 c00e 	ldrsh.w	ip, [r0, #14]
        hNbrStep = (uint16_t)((((uint32_t)hDurationms) * ((uint32_t)pHandle->hSpeedSamplingFreqHz)) / 1000U);
 8009dbc:	fb03 f202 	mul.w	r2, r3, r2
 8009dc0:	fba4 2302 	umull	r2, r3, r4, r2
 8009dc4:	f3c3 138f 	ubfx	r3, r3, #6, #16
        hNbrStep++;
 8009dc8:	3301      	adds	r3, #1
 8009dca:	b29b      	uxth	r3, r3
        pHandle->hRemainingStep = hNbrStep;
 8009dcc:	8503      	strh	r3, [r0, #40]	; 0x28
        if (0U == hNbrStep)
 8009dce:	b923      	cbnz	r3, 8009dda <VSS_SetMecAcceleration+0x56>
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8009dd0:	ea4f 430c 	mov.w	r3, ip, lsl #16
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 8009dd4:	8541      	strh	r1, [r0, #42]	; 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8009dd6:	6243      	str	r3, [r0, #36]	; 0x24
}
 8009dd8:	bd10      	pop	{r4, pc}
                                    / (((int32_t )SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009dda:	8b42      	ldrh	r2, [r0, #26]
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 8009ddc:	7844      	ldrb	r4, [r0, #1]
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 8009dde:	8541      	strh	r1, [r0, #42]	; 0x2a
                                    / (((int32_t )SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009de0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8009de4:	ea4f 0e42 	mov.w	lr, r2, lsl #1
        hFinalMecSpeedDpp = (int16_t)((((int32_t )hFinalMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 8009de8:	69c2      	ldr	r2, [r0, #28]
 8009dea:	fb01 f202 	mul.w	r2, r1, r2
                                    / (((int32_t )SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009dee:	fb92 f2fe 	sdiv	r2, r2, lr
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 8009df2:	fb9c fef4 	sdiv	lr, ip, r4
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 8009df6:	eba2 020e 	sub.w	r2, r2, lr
                         * ((int32_t)65536)) / ((int32_t )hNbrStep);
 8009dfa:	0412      	lsls	r2, r2, #16
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 8009dfc:	fb92 f3f3 	sdiv	r3, r2, r3
          pHandle->wElAccDppP32 = wMecAccDppP32 * ((int16_t)pHandle->_Super.bElToMecRatio);
 8009e00:	fb04 f303 	mul.w	r3, r4, r3
 8009e04:	6203      	str	r3, [r0, #32]
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8009e06:	ea4f 430c 	mov.w	r3, ip, lsl #16
 8009e0a:	6243      	str	r3, [r0, #36]	; 0x24
 8009e0c:	e7e4      	b.n	8009dd8 <VSS_SetMecAcceleration+0x54>
 8009e0e:	bf00      	nop
 8009e10:	10624dd3 	.word	0x10624dd3

08009e14 <VSS_SetStartTransition>:
    /* nothing to do */
  }
  else
  {
#endif
    if (true == bCommand)
 8009e14:	b151      	cbz	r1, 8009e2c <VSS_SetStartTransition+0x18>
    {
      pHandle->bTransitionStarted = true;

      if (0 == pHandle->hTransitionSteps)
 8009e16:	f9b0 3036 	ldrsh.w	r3, [r0, #54]	; 0x36
      pHandle->bTransitionStarted = true;
 8009e1a:	2201      	movs	r2, #1
 8009e1c:	f880 202c 	strb.w	r2, [r0, #44]	; 0x2c
      if (0 == pHandle->hTransitionSteps)
 8009e20:	b923      	cbnz	r3, 8009e2c <VSS_SetStartTransition+0x18>
      {
        pHandle->bTransitionEnded = true;
 8009e22:	f880 202d 	strb.w	r2, [r0, #45]	; 0x2d
        pHandle->_Super.bSpeedErrorNumber = 0U;
 8009e26:	7003      	strb	r3, [r0, #0]
        bAux = false;
 8009e28:	4618      	mov	r0, r3
    }
#ifdef NULL_PTR_VIR_SPD_SEN
  }
#endif
  return (bAux);
}
 8009e2a:	4770      	bx	lr
  bool bAux = true;
 8009e2c:	2001      	movs	r0, #1
 8009e2e:	4770      	bx	lr

08009e30 <VSS_TransitionEnded>:
#ifdef NULL_PTR_VIR_SPD_SEN
  return ((MC_NULL == pHandle) ? false : pHandle->bTransitionEnded);
#else
  return (pHandle->bTransitionEnded);
#endif
}
 8009e30:	f890 002d 	ldrb.w	r0, [r0, #45]	; 0x2d
 8009e34:	4770      	bx	lr
 8009e36:	bf00      	nop

08009e38 <__libc_init_array>:
 8009e38:	b570      	push	{r4, r5, r6, lr}
 8009e3a:	4d0d      	ldr	r5, [pc, #52]	; (8009e70 <__libc_init_array+0x38>)
 8009e3c:	4c0d      	ldr	r4, [pc, #52]	; (8009e74 <__libc_init_array+0x3c>)
 8009e3e:	1b64      	subs	r4, r4, r5
 8009e40:	10a4      	asrs	r4, r4, #2
 8009e42:	2600      	movs	r6, #0
 8009e44:	42a6      	cmp	r6, r4
 8009e46:	d109      	bne.n	8009e5c <__libc_init_array+0x24>
 8009e48:	4d0b      	ldr	r5, [pc, #44]	; (8009e78 <__libc_init_array+0x40>)
 8009e4a:	4c0c      	ldr	r4, [pc, #48]	; (8009e7c <__libc_init_array+0x44>)
 8009e4c:	f000 f82e 	bl	8009eac <_init>
 8009e50:	1b64      	subs	r4, r4, r5
 8009e52:	10a4      	asrs	r4, r4, #2
 8009e54:	2600      	movs	r6, #0
 8009e56:	42a6      	cmp	r6, r4
 8009e58:	d105      	bne.n	8009e66 <__libc_init_array+0x2e>
 8009e5a:	bd70      	pop	{r4, r5, r6, pc}
 8009e5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e60:	4798      	blx	r3
 8009e62:	3601      	adds	r6, #1
 8009e64:	e7ee      	b.n	8009e44 <__libc_init_array+0xc>
 8009e66:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e6a:	4798      	blx	r3
 8009e6c:	3601      	adds	r6, #1
 8009e6e:	e7f2      	b.n	8009e56 <__libc_init_array+0x1e>
 8009e70:	0800a2bc 	.word	0x0800a2bc
 8009e74:	0800a2bc 	.word	0x0800a2bc
 8009e78:	0800a2bc 	.word	0x0800a2bc
 8009e7c:	0800a2c0 	.word	0x0800a2c0

08009e80 <memcpy>:
 8009e80:	440a      	add	r2, r1
 8009e82:	4291      	cmp	r1, r2
 8009e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8009e88:	d100      	bne.n	8009e8c <memcpy+0xc>
 8009e8a:	4770      	bx	lr
 8009e8c:	b510      	push	{r4, lr}
 8009e8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e96:	4291      	cmp	r1, r2
 8009e98:	d1f9      	bne.n	8009e8e <memcpy+0xe>
 8009e9a:	bd10      	pop	{r4, pc}

08009e9c <memset>:
 8009e9c:	4402      	add	r2, r0
 8009e9e:	4603      	mov	r3, r0
 8009ea0:	4293      	cmp	r3, r2
 8009ea2:	d100      	bne.n	8009ea6 <memset+0xa>
 8009ea4:	4770      	bx	lr
 8009ea6:	f803 1b01 	strb.w	r1, [r3], #1
 8009eaa:	e7f9      	b.n	8009ea0 <memset+0x4>

08009eac <_init>:
 8009eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009eae:	bf00      	nop
 8009eb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009eb2:	bc08      	pop	{r3}
 8009eb4:	469e      	mov	lr, r3
 8009eb6:	4770      	bx	lr

08009eb8 <_fini>:
 8009eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009eba:	bf00      	nop
 8009ebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ebe:	bc08      	pop	{r3}
 8009ec0:	469e      	mov	lr, r3
 8009ec2:	4770      	bx	lr
