# Reading E:/program files/ModelSim/tcl/vsim/pref.tcl
# //  ModelSim SE-64 2019.4 Oct 15 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -gui work.xor_two_TB -voptargs="+acc" 
# Start time: 16:05:24 on Feb 09,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.xor_two_TB(fast)
# Loading work.xor_two(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'input1'. The port definition is at: XOR_TWO_IN.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /xor_two_TB/inst File: XOR_TWO_TB.v Line: 7
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'input2'. The port definition is at: XOR_TWO_IN.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /xor_two_TB/inst File: XOR_TWO_TB.v Line: 7
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'result'. The port definition is at: XOR_TWO_IN.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /xor_two_TB/inst File: XOR_TWO_TB.v Line: 7
add wave *
run
# ** Note: $stop    : XOR_TWO_TB.v(33)
#    Time: 80 ns  Iteration: 0  Instance: /xor_two_TB
# Break in Module xor_two_TB at XOR_TWO_TB.v line 33
vsim work.xor_two_TB -optargs=+acc
# ** Error: (vish-3296) Unknown option '-optargs=+acc'.
# Use the -help option for complete vsim usage.
# Error loading design
vsim -voptargs=+acc work.xor_two_TB
# End time: 16:07:28 on Feb 09,2021, Elapsed time: 0:02:04
# Errors: 3, Warnings: 3
# vsim -voptargs="+acc" work.xor_two_TB 
# Start time: 16:07:28 on Feb 09,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.xor_two_TB(fast)
# Loading work.xor_two(fast)
add wave *
run
# ** Note: $stop    : XOR_TWO_TB.v(33)
#    Time: 80 ns  Iteration: 0  Instance: /xor_two_TB
# Break in Module xor_two_TB at XOR_TWO_TB.v line 33
# End time: 16:11:01 on Feb 09,2021, Elapsed time: 0:03:33
# Errors: 1, Warnings: 0
