Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Mar 15 16:30:46 2021
| Host         : tp-1a201-07 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_ooc_impl/cva6_ooc.timing.rpt
| Design       : ariane
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.738ns  (logic 4.879ns (24.719%)  route 14.859ns (75.281%))
  Logic Levels:           29  (LUT2=1 LUT3=2 LUT4=4 LUT5=7 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=8589, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_48/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_48_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_3/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_31/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_31_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_3/O
                         net (fo=76, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_139/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_139_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_115/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_21
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_60/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_13_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_21/O
                         net (fo=33, unplaced)        0.521    13.944    id_stage_i/operand_a_q[31]_i_5[0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.068 f  id_stage_i/operand_a_q[31]_i_13/O
                         net (fo=1, unplaced)         0.449    14.517    issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.641 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, unplaced)        0.521    15.162    issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.286 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_8/O
                         net (fo=2, unplaced)         0.460    15.746    issue_stage_i/i_scoreboard/rs1_valid_sb_iro
                         LUT5 (Prop_lut5_I0_O)        0.124    15.870 f  issue_stage_i/i_scoreboard/mult_valid_q_i_7/O
                         net (fo=1, unplaced)         0.449    16.319    issue_stage_i/i_scoreboard/mult_valid_q_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    16.443 f  issue_stage_i/i_scoreboard/mult_valid_q_i_2/O
                         net (fo=11, unplaced)        0.495    16.938    issue_stage_i/i_scoreboard/issue_q_reg[sbe][use_zimm]
                         LUT5 (Prop_lut5_I0_O)        0.124    17.062 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    17.522    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.646 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    18.106    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    18.230 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.793    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.917 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    19.366    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    19.490 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    20.014    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    20.138 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    20.587    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.711 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.711    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=8589, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.711    
  -------------------------------------------------------------------
                         slack                                  0.255    




