

================================================================
== Vitis HLS Report for 'hfilt'
================================================================
* Date:           Fri Dec 15 17:18:35 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        RCD_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.064 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.41>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %src_V_data_V, i4 %src_V_keep_V, i4 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V" [../hfilt.cpp:55]   --->   Operation 8 'read' 'empty' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_in_data = extractvalue i44 %empty" [../hfilt.cpp:55]   --->   Operation 9 'extractvalue' 'p_in_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_in_keep = extractvalue i44 %empty" [../hfilt.cpp:55]   --->   Operation 10 'extractvalue' 'p_in_keep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_in_strb = extractvalue i44 %empty" [../hfilt.cpp:55]   --->   Operation 11 'extractvalue' 'p_in_strb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_in_user = extractvalue i44 %empty" [../hfilt.cpp:55]   --->   Operation 12 'extractvalue' 'p_in_user' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_in_last = extractvalue i44 %empty" [../hfilt.cpp:55]   --->   Operation 13 'extractvalue' 'p_in_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_in_id = extractvalue i44 %empty" [../hfilt.cpp:55]   --->   Operation 14 'extractvalue' 'p_in_id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_in_dest = extractvalue i44 %empty" [../hfilt.cpp:55]   --->   Operation 15 'extractvalue' 'p_in_dest' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i32 %p_in_data" [../hfilt.cpp:55]   --->   Operation 16 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%select_order_load = load i8 %select_order" [../hfilt.cpp:67]   --->   Operation 17 'load' 'select_order_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.24ns)   --->   "%select_ln58_3 = select i1 %p_in_user, i8 0, i8 %select_order_load" [../hfilt.cpp:58]   --->   Operation 18 'select' 'select_ln58_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i8 %select_ln58_3" [../hfilt.cpp:67]   --->   Operation 19 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%hfilt_stream_stream_axis_0_selection_2_addr = getelementptr i2 %hfilt_stream_stream_axis_0_selection_2, i64 0, i64 %zext_ln67" [../hfilt.cpp:67]   --->   Operation 20 'getelementptr' 'hfilt_stream_stream_axis_0_selection_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%hfilt_stream_stream_axis_0_selection_1_addr = getelementptr i2 %hfilt_stream_stream_axis_0_selection_1, i64 0, i64 %zext_ln67" [../hfilt.cpp:67]   --->   Operation 21 'getelementptr' 'hfilt_stream_stream_axis_0_selection_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%hfilt_stream_stream_axis_0_selection_addr = getelementptr i2 %hfilt_stream_stream_axis_0_selection, i64 0, i64 %zext_ln67" [../hfilt.cpp:67]   --->   Operation 22 'getelementptr' 'hfilt_stream_stream_axis_0_selection_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%hfilt_stream_stream_axis_0_selection_2_load = load i2 %hfilt_stream_stream_axis_0_selection_2_addr" [../hfilt.cpp:67]   --->   Operation 23 'load' 'hfilt_stream_stream_axis_0_selection_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 3> <ROM>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%hfilt_stream_stream_axis_0_selection_1_load = load i2 %hfilt_stream_stream_axis_0_selection_1_addr" [../hfilt.cpp:70]   --->   Operation 24 'load' 'hfilt_stream_stream_axis_0_selection_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 3> <ROM>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%hfilt_stream_stream_axis_0_selection_load_1 = load i2 %hfilt_stream_stream_axis_0_selection_addr" [../hfilt.cpp:75]   --->   Operation 25 'load' 'hfilt_stream_stream_axis_0_selection_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 3> <ROM>
ST_1 : Operation 26 [1/1] (1.91ns)   --->   "%icmp_ln147 = icmp_eq  i8 %select_ln58_3, i8 2" [../hfilt.cpp:147]   --->   Operation 26 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.91ns)   --->   "%add_ln153 = add i8 %select_ln58_3, i8 1" [../hfilt.cpp:153]   --->   Operation 27 'add' 'add_ln153' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_2)   --->   "%select_ln147 = select i1 %icmp_ln147, i8 0, i8 %add_ln153" [../hfilt.cpp:147]   --->   Operation 28 'select' 'select_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.97ns)   --->   "%or_ln55 = or i1 %p_in_last, i1 %p_in_user" [../hfilt.cpp:55]   --->   Operation 29 'or' 'or_ln55' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln55_2 = select i1 %p_in_last, i8 %select_ln147, i8 0" [../hfilt.cpp:55]   --->   Operation 30 'select' 'select_ln55_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %or_ln55, void %if.end419.new.critedge, void %mergeST12" [../hfilt.cpp:55]   --->   Operation 31 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln62 = store i8 %select_ln55_2, i8 %select_order" [../hfilt.cpp:62]   --->   Operation 32 'store' 'store_ln62' <Predicate = (or_ln55)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%x_load = load i16 %x" [../hfilt.cpp:67]   --->   Operation 33 'load' 'x_load' <Predicate = (!p_in_user)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%select_active_order_load = load i8 %select_active_order" [../hfilt.cpp:67]   --->   Operation 34 'load' 'select_active_order_load' <Predicate = (!p_in_user)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.80ns)   --->   "%select_ln58_1 = select i1 %p_in_user, i16 0, i16 %x_load" [../hfilt.cpp:58]   --->   Operation 35 'select' 'select_ln58_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.24ns)   --->   "%select_ln58_2 = select i1 %p_in_user, i8 0, i8 %select_active_order_load" [../hfilt.cpp:58]   --->   Operation 36 'select' 'select_ln58_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/2] (2.32ns)   --->   "%hfilt_stream_stream_axis_0_selection_2_load = load i2 %hfilt_stream_stream_axis_0_selection_2_addr" [../hfilt.cpp:67]   --->   Operation 37 'load' 'hfilt_stream_stream_axis_0_selection_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i16 %select_ln58_1" [../hfilt.cpp:67]   --->   Operation 38 'zext' 'zext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%hfilt_stream_stream_axis_0_buffer_2_addr = getelementptr i24 %hfilt_stream_stream_axis_0_buffer_2, i64 0, i64 %zext_ln67_1" [../hfilt.cpp:67]   --->   Operation 39 'getelementptr' 'hfilt_stream_stream_axis_0_buffer_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%hfilt_stream_stream_axis_0_buffer_1_addr = getelementptr i24 %hfilt_stream_stream_axis_0_buffer_1, i64 0, i64 %zext_ln67_1" [../hfilt.cpp:67]   --->   Operation 40 'getelementptr' 'hfilt_stream_stream_axis_0_buffer_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%hfilt_stream_stream_axis_0_buffer_addr = getelementptr i24 %hfilt_stream_stream_axis_0_buffer, i64 0, i64 %zext_ln67_1" [../hfilt.cpp:67]   --->   Operation 41 'getelementptr' 'hfilt_stream_stream_axis_0_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (2.32ns)   --->   "%hfilt_stream_stream_axis_0_buffer_2_load = load i11 %hfilt_stream_stream_axis_0_buffer_2_addr" [../hfilt.cpp:67]   --->   Operation 42 'load' 'hfilt_stream_stream_axis_0_buffer_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1280> <RAM>
ST_2 : Operation 43 [2/2] (2.32ns)   --->   "%hfilt_stream_stream_axis_0_buffer_1_load = load i11 %hfilt_stream_stream_axis_0_buffer_1_addr" [../hfilt.cpp:67]   --->   Operation 43 'load' 'hfilt_stream_stream_axis_0_buffer_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1280> <RAM>
ST_2 : Operation 44 [2/2] (2.32ns)   --->   "%hfilt_stream_stream_axis_0_buffer_load = load i11 %hfilt_stream_stream_axis_0_buffer_addr" [../hfilt.cpp:67]   --->   Operation 44 'load' 'hfilt_stream_stream_axis_0_buffer_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1280> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i8 %select_ln58_2" [../hfilt.cpp:67]   --->   Operation 45 'zext' 'zext_ln67_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%hfilt_stream_stream_axis_0_selection_2_addr_1 = getelementptr i2 %hfilt_stream_stream_axis_0_selection_2, i64 0, i64 %zext_ln67_2" [../hfilt.cpp:67]   --->   Operation 46 'getelementptr' 'hfilt_stream_stream_axis_0_selection_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%hfilt_stream_stream_axis_0_selection_1_addr_1 = getelementptr i2 %hfilt_stream_stream_axis_0_selection_1, i64 0, i64 %zext_ln67_2" [../hfilt.cpp:67]   --->   Operation 47 'getelementptr' 'hfilt_stream_stream_axis_0_selection_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%hfilt_stream_stream_axis_0_selection_addr_1 = getelementptr i2 %hfilt_stream_stream_axis_0_selection, i64 0, i64 %zext_ln67_2" [../hfilt.cpp:67]   --->   Operation 48 'getelementptr' 'hfilt_stream_stream_axis_0_selection_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.32ns)   --->   "%hfilt_stream_stream_axis_0_selection_load = load i2 %hfilt_stream_stream_axis_0_selection_addr_1" [../hfilt.cpp:67]   --->   Operation 49 'load' 'hfilt_stream_stream_axis_0_selection_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 50 [1/2] (2.32ns)   --->   "%hfilt_stream_stream_axis_0_selection_1_load = load i2 %hfilt_stream_stream_axis_0_selection_1_addr" [../hfilt.cpp:70]   --->   Operation 50 'load' 'hfilt_stream_stream_axis_0_selection_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 51 [1/2] (2.32ns)   --->   "%hfilt_stream_stream_axis_0_selection_load_1 = load i2 %hfilt_stream_stream_axis_0_selection_addr" [../hfilt.cpp:75]   --->   Operation 51 'load' 'hfilt_stream_stream_axis_0_selection_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 52 [2/2] (2.32ns)   --->   "%hfilt_stream_stream_axis_0_selection_1_load_1 = load i2 %hfilt_stream_stream_axis_0_selection_1_addr_1" [../hfilt.cpp:81]   --->   Operation 52 'load' 'hfilt_stream_stream_axis_0_selection_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 53 [2/2] (2.32ns)   --->   "%hfilt_stream_stream_axis_0_selection_2_load_1 = load i2 %hfilt_stream_stream_axis_0_selection_2_addr_1" [../hfilt.cpp:83]   --->   Operation 53 'load' 'hfilt_stream_stream_axis_0_selection_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 3> <ROM>
ST_2 : Operation 54 [1/1] (1.86ns)   --->   "%switch_ln75 = switch i2 %hfilt_stream_stream_axis_0_selection_load_1, void %arrayidx3816.case.2, i2 0, void %arrayidx3816.case.0, i2 1, void %arrayidx3816.case.1" [../hfilt.cpp:75]   --->   Operation 54 'switch' 'switch_ln75' <Predicate = true> <Delay = 1.86>
ST_2 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln75 = store i24 %trunc_ln55, i11 %hfilt_stream_stream_axis_0_buffer_1_addr" [../hfilt.cpp:75]   --->   Operation 55 'store' 'store_ln75' <Predicate = (hfilt_stream_stream_axis_0_selection_load_1 == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1280> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln75 = br void %arrayidx3816.exit" [../hfilt.cpp:75]   --->   Operation 56 'br' 'br_ln75' <Predicate = (hfilt_stream_stream_axis_0_selection_load_1 == 1)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln75 = store i24 %trunc_ln55, i11 %hfilt_stream_stream_axis_0_buffer_2_addr" [../hfilt.cpp:75]   --->   Operation 57 'store' 'store_ln75' <Predicate = (hfilt_stream_stream_axis_0_selection_load_1 == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1280> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln75 = br void %arrayidx3816.exit" [../hfilt.cpp:75]   --->   Operation 58 'br' 'br_ln75' <Predicate = (hfilt_stream_stream_axis_0_selection_load_1 == 0)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.32ns)   --->   "%store_ln75 = store i24 %trunc_ln55, i11 %hfilt_stream_stream_axis_0_buffer_addr" [../hfilt.cpp:75]   --->   Operation 59 'store' 'store_ln75' <Predicate = (hfilt_stream_stream_axis_0_selection_load_1 != 0 & hfilt_stream_stream_axis_0_selection_load_1 != 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1280> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln75 = br void %arrayidx3816.exit" [../hfilt.cpp:75]   --->   Operation 60 'br' 'br_ln75' <Predicate = (hfilt_stream_stream_axis_0_selection_load_1 != 0 & hfilt_stream_stream_axis_0_selection_load_1 != 1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %select_ln58_1, i32 1, i32 15" [../hfilt.cpp:119]   --->   Operation 61 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.94ns)   --->   "%icmp_ln119 = icmp_eq  i15 %tmp_18, i15 0" [../hfilt.cpp:119]   --->   Operation 62 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (2.07ns)   --->   "%add_ln157 = add i16 %select_ln58_1, i16 1" [../hfilt.cpp:157]   --->   Operation 63 'add' 'add_ln157' <Predicate = (!p_in_last)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.80ns)   --->   "%select_ln55_1 = select i1 %p_in_last, i16 0, i16 %add_ln157" [../hfilt.cpp:55]   --->   Operation 64 'select' 'select_ln55_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.91ns)   --->   "%icmp_ln159 = icmp_eq  i8 %select_ln58_2, i8 2" [../hfilt.cpp:159]   --->   Operation 65 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.91ns)   --->   "%add_ln165 = add i8 %select_ln58_2, i8 1" [../hfilt.cpp:165]   --->   Operation 66 'add' 'add_ln165' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.24ns)   --->   "%select_ln159 = select i1 %icmp_ln159, i8 0, i8 %add_ln165" [../hfilt.cpp:159]   --->   Operation 67 'select' 'select_ln159' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln61 = store i8 %select_ln159, i8 %select_active_order" [../hfilt.cpp:61]   --->   Operation 68 'store' 'store_ln61' <Predicate = (!or_ln55)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln60 = store i16 %select_ln55_1, i16 %x" [../hfilt.cpp:60]   --->   Operation 69 'store' 'store_ln60' <Predicate = (!or_ln55)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end419.new"   --->   Operation 70 'br' 'br_ln0' <Predicate = (!or_ln55)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln61 = store i8 %select_ln159, i8 %select_active_order" [../hfilt.cpp:61]   --->   Operation 71 'store' 'store_ln61' <Predicate = (or_ln55)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln60 = store i16 %select_ln55_1, i16 %x" [../hfilt.cpp:60]   --->   Operation 72 'store' 'store_ln60' <Predicate = (or_ln55)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.18>
ST_3 : Operation 73 [1/2] (2.32ns)   --->   "%hfilt_stream_stream_axis_0_buffer_2_load = load i11 %hfilt_stream_stream_axis_0_buffer_2_addr" [../hfilt.cpp:67]   --->   Operation 73 'load' 'hfilt_stream_stream_axis_0_buffer_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1280> <RAM>
ST_3 : Operation 74 [1/2] (2.32ns)   --->   "%hfilt_stream_stream_axis_0_buffer_1_load = load i11 %hfilt_stream_stream_axis_0_buffer_1_addr" [../hfilt.cpp:67]   --->   Operation 74 'load' 'hfilt_stream_stream_axis_0_buffer_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1280> <RAM>
ST_3 : Operation 75 [1/2] (2.32ns)   --->   "%hfilt_stream_stream_axis_0_buffer_load = load i11 %hfilt_stream_stream_axis_0_buffer_addr" [../hfilt.cpp:67]   --->   Operation 75 'load' 'hfilt_stream_stream_axis_0_buffer_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1280> <RAM>
ST_3 : Operation 76 [1/1] (1.70ns)   --->   "%tmp = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.3i24.i24.i2, i2 0, i24 %hfilt_stream_stream_axis_0_buffer_2_load, i2 1, i24 %hfilt_stream_stream_axis_0_buffer_1_load, i2 2, i24 %hfilt_stream_stream_axis_0_buffer_load, i24 0, i2 %hfilt_stream_stream_axis_0_selection_2_load" [../hfilt.cpp:67]   --->   Operation 76 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.70> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/2] (2.32ns)   --->   "%hfilt_stream_stream_axis_0_selection_load = load i2 %hfilt_stream_stream_axis_0_selection_addr_1" [../hfilt.cpp:67]   --->   Operation 77 'load' 'hfilt_stream_stream_axis_0_selection_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 78 [1/2] (2.32ns)   --->   "%hfilt_stream_stream_axis_0_selection_1_load_1 = load i2 %hfilt_stream_stream_axis_0_selection_1_addr_1" [../hfilt.cpp:81]   --->   Operation 78 'load' 'hfilt_stream_stream_axis_0_selection_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 79 [1/2] (2.32ns)   --->   "%hfilt_stream_stream_axis_0_selection_2_load_1 = load i2 %hfilt_stream_stream_axis_0_selection_2_addr_1" [../hfilt.cpp:83]   --->   Operation 79 'load' 'hfilt_stream_stream_axis_0_selection_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 3> <ROM>
ST_3 : Operation 80 [1/1] (1.86ns)   --->   "%switch_ln67 = switch i2 %hfilt_stream_stream_axis_0_selection_load, void %branch8, i2 0, void %branch6, i2 1, void %branch7" [../hfilt.cpp:67]   --->   Operation 80 'switch' 'switch_ln67' <Predicate = true> <Delay = 1.86>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln67 = store i24 %tmp, i24 %hfilt_stream_stream_axis_0_active_pixels_1" [../hfilt.cpp:67]   --->   Operation 81 'store' 'store_ln67' <Predicate = (hfilt_stream_stream_axis_0_selection_load == 1)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln73 = store i24 %trunc_ln55, i24 %hfilt_stream_stream_axis_0_active_pixels_6_1" [../hfilt.cpp:73]   --->   Operation 82 'store' 'store_ln73' <Predicate = (hfilt_stream_stream_axis_0_selection_load == 1)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %entry19"   --->   Operation 83 'br' 'br_ln0' <Predicate = (hfilt_stream_stream_axis_0_selection_load == 1)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln67 = store i24 %tmp, i24 %hfilt_stream_stream_axis_0_active_pixels_0" [../hfilt.cpp:67]   --->   Operation 84 'store' 'store_ln67' <Predicate = (hfilt_stream_stream_axis_0_selection_load == 0)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln73 = store i24 %trunc_ln55, i24 %hfilt_stream_stream_axis_0_active_pixels_6_0" [../hfilt.cpp:73]   --->   Operation 85 'store' 'store_ln73' <Predicate = (hfilt_stream_stream_axis_0_selection_load == 0)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %entry19"   --->   Operation 86 'br' 'br_ln0' <Predicate = (hfilt_stream_stream_axis_0_selection_load == 0)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln67 = store i24 %tmp, i24 %hfilt_stream_stream_axis_0_active_pixels" [../hfilt.cpp:67]   --->   Operation 87 'store' 'store_ln67' <Predicate = (hfilt_stream_stream_axis_0_selection_load != 0 & hfilt_stream_stream_axis_0_selection_load != 1)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln73 = store i24 %trunc_ln55, i24 %hfilt_stream_stream_axis_0_active_pixels_6" [../hfilt.cpp:73]   --->   Operation 88 'store' 'store_ln73' <Predicate = (hfilt_stream_stream_axis_0_selection_load != 0 & hfilt_stream_stream_axis_0_selection_load != 1)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %entry19"   --->   Operation 89 'br' 'br_ln0' <Predicate = (hfilt_stream_stream_axis_0_selection_load != 0 & hfilt_stream_stream_axis_0_selection_load != 1)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.70ns)   --->   "%tmp_1 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.3i24.i24.i2, i2 0, i24 %hfilt_stream_stream_axis_0_buffer_2_load, i2 1, i24 %hfilt_stream_stream_axis_0_buffer_1_load, i2 2, i24 %hfilt_stream_stream_axis_0_buffer_load, i24 0, i2 %hfilt_stream_stream_axis_0_selection_1_load" [../hfilt.cpp:70]   --->   Operation 90 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 1.70> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.86ns)   --->   "%switch_ln70 = switch i2 %hfilt_stream_stream_axis_0_selection_load, void %branch5, i2 0, void %branch3, i2 1, void %branch4" [../hfilt.cpp:70]   --->   Operation 91 'switch' 'switch_ln70' <Predicate = true> <Delay = 1.86>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln70 = store i24 %tmp_1, i24 %hfilt_stream_stream_axis_0_active_pixels_5_1" [../hfilt.cpp:70]   --->   Operation 92 'store' 'store_ln70' <Predicate = (hfilt_stream_stream_axis_0_selection_load == 1)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx3816.exit31_ifconv" [../hfilt.cpp:70]   --->   Operation 93 'br' 'br_ln70' <Predicate = (hfilt_stream_stream_axis_0_selection_load == 1)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln70 = store i24 %tmp_1, i24 %hfilt_stream_stream_axis_0_active_pixels_5_0" [../hfilt.cpp:70]   --->   Operation 94 'store' 'store_ln70' <Predicate = (hfilt_stream_stream_axis_0_selection_load == 0)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx3816.exit31_ifconv" [../hfilt.cpp:70]   --->   Operation 95 'br' 'br_ln70' <Predicate = (hfilt_stream_stream_axis_0_selection_load == 0)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln70 = store i24 %tmp_1, i24 %hfilt_stream_stream_axis_0_active_pixels_5" [../hfilt.cpp:70]   --->   Operation 96 'store' 'store_ln70' <Predicate = (hfilt_stream_stream_axis_0_selection_load != 0 & hfilt_stream_stream_axis_0_selection_load != 1)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx3816.exit31_ifconv" [../hfilt.cpp:70]   --->   Operation 97 'br' 'br_ln70' <Predicate = (hfilt_stream_stream_axis_0_selection_load != 0 & hfilt_stream_stream_axis_0_selection_load != 1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.44>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i24 %tmp_1" [../hfilt.cpp:85]   --->   Operation 98 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i8 %trunc_ln85" [../hfilt.cpp:70]   --->   Operation 99 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%hfilt_stream_stream_axis_0_active_pixels_0_load = load i24 %hfilt_stream_stream_axis_0_active_pixels_0" [../hfilt.cpp:81]   --->   Operation 100 'load' 'hfilt_stream_stream_axis_0_active_pixels_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%hfilt_stream_stream_axis_0_active_pixels_1_load = load i24 %hfilt_stream_stream_axis_0_active_pixels_1" [../hfilt.cpp:81]   --->   Operation 101 'load' 'hfilt_stream_stream_axis_0_active_pixels_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%hfilt_stream_stream_axis_0_active_pixels_load = load i24 %hfilt_stream_stream_axis_0_active_pixels" [../hfilt.cpp:81]   --->   Operation 102 'load' 'hfilt_stream_stream_axis_0_active_pixels_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (1.70ns)   --->   "%tmp_3 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %hfilt_stream_stream_axis_0_active_pixels_0_load, i24 %hfilt_stream_stream_axis_0_active_pixels_1_load, i24 %hfilt_stream_stream_axis_0_active_pixels_load, i2 %hfilt_stream_stream_axis_0_selection_1_load_1" [../hfilt.cpp:81]   --->   Operation 103 'mux' 'tmp_3' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i24 %tmp_3" [../hfilt.cpp:81]   --->   Operation 104 'trunc' 'trunc_ln81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i8 %trunc_ln81" [../hfilt.cpp:83]   --->   Operation 105 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%hfilt_stream_stream_axis_0_active_pixels_5_0_load = load i24 %hfilt_stream_stream_axis_0_active_pixels_5_0" [../hfilt.cpp:83]   --->   Operation 106 'load' 'hfilt_stream_stream_axis_0_active_pixels_5_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%hfilt_stream_stream_axis_0_active_pixels_5_1_load = load i24 %hfilt_stream_stream_axis_0_active_pixels_5_1" [../hfilt.cpp:83]   --->   Operation 107 'load' 'hfilt_stream_stream_axis_0_active_pixels_5_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%hfilt_stream_stream_axis_0_active_pixels_5_load = load i24 %hfilt_stream_stream_axis_0_active_pixels_5" [../hfilt.cpp:83]   --->   Operation 108 'load' 'hfilt_stream_stream_axis_0_active_pixels_5_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (1.70ns)   --->   "%tmp_4 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %hfilt_stream_stream_axis_0_active_pixels_5_0_load, i24 %hfilt_stream_stream_axis_0_active_pixels_5_1_load, i24 %hfilt_stream_stream_axis_0_active_pixels_5_load, i2 %hfilt_stream_stream_axis_0_selection_2_load_1" [../hfilt.cpp:83]   --->   Operation 109 'mux' 'tmp_4' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i24 %tmp_4" [../hfilt.cpp:83]   --->   Operation 110 'trunc' 'trunc_ln83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i8 %trunc_ln83" [../hfilt.cpp:84]   --->   Operation 111 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (1.70ns)   --->   "%tmp_5 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %hfilt_stream_stream_axis_0_active_pixels_5_0_load, i24 %hfilt_stream_stream_axis_0_active_pixels_5_1_load, i24 %hfilt_stream_stream_axis_0_active_pixels_5_load, i2 %hfilt_stream_stream_axis_0_selection_1_load_1" [../hfilt.cpp:84]   --->   Operation 112 'mux' 'tmp_5' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i24 %tmp_5" [../hfilt.cpp:84]   --->   Operation 113 'trunc' 'trunc_ln84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%hfilt_stream_stream_axis_0_active_pixels_6_0_load = load i24 %hfilt_stream_stream_axis_0_active_pixels_6_0" [../hfilt.cpp:87]   --->   Operation 114 'load' 'hfilt_stream_stream_axis_0_active_pixels_6_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%hfilt_stream_stream_axis_0_active_pixels_6_1_load = load i24 %hfilt_stream_stream_axis_0_active_pixels_6_1" [../hfilt.cpp:87]   --->   Operation 115 'load' 'hfilt_stream_stream_axis_0_active_pixels_6_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%hfilt_stream_stream_axis_0_active_pixels_6_load = load i24 %hfilt_stream_stream_axis_0_active_pixels_6" [../hfilt.cpp:87]   --->   Operation 116 'load' 'hfilt_stream_stream_axis_0_active_pixels_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (1.70ns)   --->   "%tmp_6 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %hfilt_stream_stream_axis_0_active_pixels_6_0_load, i24 %hfilt_stream_stream_axis_0_active_pixels_6_1_load, i24 %hfilt_stream_stream_axis_0_active_pixels_6_load, i2 %hfilt_stream_stream_axis_0_selection_1_load_1" [../hfilt.cpp:87]   --->   Operation 117 'mux' 'tmp_6' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i24 %tmp_6" [../hfilt.cpp:87]   --->   Operation 118 'trunc' 'trunc_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (1.91ns)   --->   "%add_ln83_1 = add i9 %zext_ln70, i9 %zext_ln84" [../hfilt.cpp:83]   --->   Operation 119 'add' 'add_ln83_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln83_2 = zext i9 %add_ln83_1" [../hfilt.cpp:83]   --->   Operation 120 'zext' 'zext_ln83_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (1.82ns)   --->   "%add_ln83 = add i10 %zext_ln83_2, i10 %zext_ln83" [../hfilt.cpp:83]   --->   Operation 121 'add' 'add_ln83' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_3, i32 8, i32 15" [../hfilt.cpp:94]   --->   Operation 122 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i8 %tmp_7" [../hfilt.cpp:94]   --->   Operation 123 'zext' 'zext_ln94_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_4, i32 8, i32 15" [../hfilt.cpp:95]   --->   Operation 124 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln95_2 = zext i8 %tmp_8" [../hfilt.cpp:95]   --->   Operation 125 'zext' 'zext_ln95_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_5, i32 8, i32 15" [../hfilt.cpp:95]   --->   Operation 126 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_1, i32 8, i32 15" [../hfilt.cpp:98]   --->   Operation 127 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i8 %tmp_s" [../hfilt.cpp:98]   --->   Operation 128 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_6, i32 8, i32 15" [../hfilt.cpp:94]   --->   Operation 129 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (1.91ns)   --->   "%add_ln94_1 = add i9 %zext_ln98, i9 %zext_ln95_2" [../hfilt.cpp:94]   --->   Operation 130 'add' 'add_ln94_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i9 %add_ln94_1" [../hfilt.cpp:94]   --->   Operation 131 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (1.82ns)   --->   "%add_ln94 = add i10 %zext_ln94, i10 %zext_ln94_1" [../hfilt.cpp:94]   --->   Operation 132 'add' 'add_ln94' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_3, i32 16, i32 23" [../hfilt.cpp:104]   --->   Operation 133 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i8 %tmp_10" [../hfilt.cpp:104]   --->   Operation 134 'zext' 'zext_ln104_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_4, i32 16, i32 23" [../hfilt.cpp:105]   --->   Operation 135 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln105_2 = zext i8 %tmp_11" [../hfilt.cpp:105]   --->   Operation 136 'zext' 'zext_ln105_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_5, i32 16, i32 23" [../hfilt.cpp:105]   --->   Operation 137 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_1, i32 16, i32 23" [../hfilt.cpp:108]   --->   Operation 138 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i8 %tmp_13" [../hfilt.cpp:108]   --->   Operation 139 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_6, i32 16, i32 23" [../hfilt.cpp:104]   --->   Operation 140 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (1.91ns)   --->   "%add_ln104_1 = add i9 %zext_ln108, i9 %zext_ln105_2" [../hfilt.cpp:104]   --->   Operation 141 'add' 'add_ln104_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i9 %add_ln104_1" [../hfilt.cpp:104]   --->   Operation 142 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (1.82ns)   --->   "%add_ln104 = add i10 %zext_ln104, i10 %zext_ln104_1" [../hfilt.cpp:104]   --->   Operation 143 'add' 'add_ln104' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.06>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i8 %trunc_ln84" [../hfilt.cpp:84]   --->   Operation 144 'zext' 'zext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln84, i2 0" [../hfilt.cpp:84]   --->   Operation 145 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i10 %shl_ln" [../hfilt.cpp:84]   --->   Operation 146 'zext' 'zext_ln84_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (1.73ns)   --->   "%add_ln84 = add i11 %zext_ln84_2, i11 %zext_ln84_1" [../hfilt.cpp:84]   --->   Operation 147 'add' 'add_ln84' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i11 %add_ln84" [../hfilt.cpp:87]   --->   Operation 148 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i8 %trunc_ln87" [../hfilt.cpp:83]   --->   Operation 149 'zext' 'zext_ln83_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln84_3 = zext i10 %add_ln83" [../hfilt.cpp:84]   --->   Operation 150 'zext' 'zext_ln84_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln84 = sub i12 %zext_ln87, i12 %zext_ln84_3" [../hfilt.cpp:84]   --->   Operation 151 'sub' 'sub_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 152 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%sub_ln86 = sub i12 %sub_ln84, i12 %zext_ln83_1" [../hfilt.cpp:86]   --->   Operation 152 'sub' 'sub_ln86' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%empty_14 = trunc i12 %sub_ln86" [../hfilt.cpp:86]   --->   Operation 153 'trunc' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (1.54ns)   --->   "%abscond = icmp_sgt  i12 %sub_ln86, i12 0" [../hfilt.cpp:86]   --->   Operation 154 'icmp' 'abscond' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln95_3 = zext i8 %tmp_9" [../hfilt.cpp:95]   --->   Operation 155 'zext' 'zext_ln95_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_9, i2 0" [../hfilt.cpp:95]   --->   Operation 156 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i10 %and_ln" [../hfilt.cpp:95]   --->   Operation 157 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (1.73ns)   --->   "%add_ln95 = add i11 %zext_ln95, i11 %zext_ln95_3" [../hfilt.cpp:95]   --->   Operation 158 'add' 'add_ln95' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i11 %add_ln95" [../hfilt.cpp:96]   --->   Operation 159 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln94_2 = zext i8 %tmp_2" [../hfilt.cpp:94]   --->   Operation 160 'zext' 'zext_ln94_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i10 %add_ln94" [../hfilt.cpp:95]   --->   Operation 161 'zext' 'zext_ln95_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln95 = sub i12 %zext_ln96, i12 %zext_ln95_1" [../hfilt.cpp:95]   --->   Operation 162 'sub' 'sub_ln95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 163 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%sub_ln97 = sub i12 %sub_ln95, i12 %zext_ln94_2" [../hfilt.cpp:97]   --->   Operation 163 'sub' 'sub_ln97' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%empty_16 = trunc i12 %sub_ln97" [../hfilt.cpp:97]   --->   Operation 164 'trunc' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (1.54ns)   --->   "%abscond10 = icmp_sgt  i12 %sub_ln97, i12 0" [../hfilt.cpp:97]   --->   Operation 165 'icmp' 'abscond10' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln105_3 = zext i8 %tmp_12" [../hfilt.cpp:105]   --->   Operation 166 'zext' 'zext_ln105_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%and_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_12, i2 0" [../hfilt.cpp:105]   --->   Operation 167 'bitconcatenate' 'and_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i10 %and_ln1" [../hfilt.cpp:105]   --->   Operation 168 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (1.73ns)   --->   "%add_ln105 = add i11 %zext_ln105, i11 %zext_ln105_3" [../hfilt.cpp:105]   --->   Operation 169 'add' 'add_ln105' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i11 %add_ln105" [../hfilt.cpp:106]   --->   Operation 170 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln104_2 = zext i8 %tmp_14" [../hfilt.cpp:104]   --->   Operation 171 'zext' 'zext_ln104_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i10 %add_ln104" [../hfilt.cpp:105]   --->   Operation 172 'zext' 'zext_ln105_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln105 = sub i12 %zext_ln106, i12 %zext_ln105_1" [../hfilt.cpp:105]   --->   Operation 173 'sub' 'sub_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 174 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%sub_ln107 = sub i12 %sub_ln105, i12 %zext_ln104_2" [../hfilt.cpp:107]   --->   Operation 174 'sub' 'sub_ln107' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%empty_18 = trunc i12 %sub_ln107" [../hfilt.cpp:107]   --->   Operation 175 'trunc' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (1.54ns)   --->   "%abscond13 = icmp_sgt  i12 %sub_ln107, i12 0" [../hfilt.cpp:107]   --->   Operation 176 'icmp' 'abscond13' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.22>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../hfilt.cpp:28]   --->   Operation 177 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%spectopmodule_ln23 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [../hfilt.cpp:23]   --->   Operation 178 'spectopmodule' 'spectopmodule_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln23 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [../hfilt.cpp:23]   --->   Operation 179 'specinterface' 'specinterface_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src_V_data_V, i4 %src_V_keep_V, i4 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_V_data_V"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %src_V_keep_V"   --->   Operation 182 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %src_V_strb_V"   --->   Operation 183 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_user_V"   --->   Operation 184 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_last_V"   --->   Operation 185 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_id_V"   --->   Operation 186 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_dest_V"   --->   Operation 187 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst_V_data_V, i4 %dst_V_keep_V, i4 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dst_V_data_V"   --->   Operation 189 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %dst_V_keep_V"   --->   Operation 190 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %dst_V_strb_V"   --->   Operation 191 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_user_V"   --->   Operation 192 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_last_V"   --->   Operation 193 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_id_V"   --->   Operation 194 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_dest_V"   --->   Operation 195 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%specmemcore_ln39 = specmemcore void @_ssdm_op_SpecMemCore, i24 %hfilt_stream_stream_axis_0_buffer_2, i64 666, i64 23, i64 18446744073709551615" [../hfilt.cpp:39]   --->   Operation 196 'specmemcore' 'specmemcore_ln39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%specmemcore_ln40 = specmemcore void @_ssdm_op_SpecMemCore, i24 %hfilt_stream_stream_axis_0_buffer_1, i64 666, i64 23, i64 18446744073709551615" [../hfilt.cpp:40]   --->   Operation 197 'specmemcore' 'specmemcore_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%specmemcore_ln41 = specmemcore void @_ssdm_op_SpecMemCore, i24 %hfilt_stream_stream_axis_0_buffer, i64 666, i64 23, i64 18446744073709551615" [../hfilt.cpp:41]   --->   Operation 198 'specmemcore' 'specmemcore_ln41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln58 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %dst_V_data_V, i4 %dst_V_keep_V, i4 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, void @empty_2" [../hfilt.cpp:58]   --->   Operation 199 'specaxissidechannel' 'specaxissidechannel_ln58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln58 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %src_V_data_V, i4 %src_V_keep_V, i4 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V, void @empty_3" [../hfilt.cpp:58]   --->   Operation 200 'specaxissidechannel' 'specaxissidechannel_ln58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%y_load = load i16 %y" [../hfilt.cpp:119]   --->   Operation 201 'load' 'y_load' <Predicate = (!p_in_user)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.80ns)   --->   "%select_ln58 = select i1 %p_in_user, i16 0, i16 %y_load" [../hfilt.cpp:58]   --->   Operation 202 'select' 'select_ln58' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (1.63ns)   --->   "%empty_15 = sub i11 0, i11 %empty_14" [../hfilt.cpp:86]   --->   Operation 203 'sub' 'empty_15' <Predicate = (!abscond)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (0.69ns)   --->   "%red_sum = select i1 %abscond, i11 %empty_14, i11 %empty_15" [../hfilt.cpp:86]   --->   Operation 204 'select' 'red_sum' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node dn_3)   --->   "%trunc_ln111 = trunc i11 %red_sum" [../hfilt.cpp:111]   --->   Operation 205 'trunc' 'trunc_ln111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (1.63ns)   --->   "%empty_17 = sub i11 0, i11 %empty_16" [../hfilt.cpp:97]   --->   Operation 206 'sub' 'empty_17' <Predicate = (!abscond10)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.69ns)   --->   "%green_sum = select i1 %abscond10, i11 %empty_16, i11 %empty_17" [../hfilt.cpp:97]   --->   Operation 207 'select' 'green_sum' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node dn_3)   --->   "%trunc_ln112 = trunc i11 %green_sum" [../hfilt.cpp:112]   --->   Operation 208 'trunc' 'trunc_ln112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (1.63ns)   --->   "%empty_19 = sub i11 0, i11 %empty_18" [../hfilt.cpp:107]   --->   Operation 209 'sub' 'empty_19' <Predicate = (!abscond13)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.69ns)   --->   "%blue_sum = select i1 %abscond13, i11 %empty_18, i11 %empty_19" [../hfilt.cpp:107]   --->   Operation 210 'select' 'blue_sum' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node dn_3)   --->   "%trunc_ln113 = trunc i11 %blue_sum" [../hfilt.cpp:113]   --->   Operation 211 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %red_sum, i32 8, i32 10" [../hfilt.cpp:111]   --->   Operation 212 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (1.65ns)   --->   "%icmp_ln111 = icmp_ne  i3 %tmp_15, i3 0" [../hfilt.cpp:111]   --->   Operation 213 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node dn_3)   --->   "%red = select i1 %icmp_ln111, i8 255, i8 %trunc_ln111" [../hfilt.cpp:111]   --->   Operation 214 'select' 'red' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %green_sum, i32 8, i32 10" [../hfilt.cpp:112]   --->   Operation 215 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (1.65ns)   --->   "%icmp_ln112 = icmp_ne  i3 %tmp_16, i3 0" [../hfilt.cpp:112]   --->   Operation 216 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node dn_3)   --->   "%green = select i1 %icmp_ln112, i8 255, i8 %trunc_ln112" [../hfilt.cpp:112]   --->   Operation 217 'select' 'green' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %blue_sum, i32 8, i32 10" [../hfilt.cpp:113]   --->   Operation 218 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (1.65ns)   --->   "%icmp_ln113 = icmp_ne  i3 %tmp_17, i3 0" [../hfilt.cpp:113]   --->   Operation 219 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node dn_3)   --->   "%blue = select i1 %icmp_ln113, i8 255, i8 %trunc_ln113" [../hfilt.cpp:113]   --->   Operation 220 'select' 'blue' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node dn_3)   --->   "%dn = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %blue, i8 %green, i8 %red" [../hfilt.cpp:116]   --->   Operation 221 'bitconcatenate' 'dn' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node dn_3)   --->   "%zext_ln116 = zext i24 %dn" [../hfilt.cpp:116]   --->   Operation 222 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %select_ln58, i32 1, i32 15" [../hfilt.cpp:119]   --->   Operation 223 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (1.94ns)   --->   "%icmp_ln119_1 = icmp_eq  i15 %tmp_19, i15 0" [../hfilt.cpp:119]   --->   Operation 224 'icmp' 'icmp_ln119_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node dn_3)   --->   "%or_ln119 = or i1 %icmp_ln119, i1 %icmp_ln119_1" [../hfilt.cpp:119]   --->   Operation 225 'or' 'or_ln119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 226 [1/1] (1.24ns) (out node of the LUT)   --->   "%dn_3 = select i1 %or_ln119, i32 %p_in_data, i32 %zext_ln116" [../hfilt.cpp:119]   --->   Operation 226 'select' 'dn_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 227 [2/2] (1.00ns)   --->   "%write_ln129 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %dst_V_data_V, i4 %dst_V_keep_V, i4 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, i32 %dn_3, i4 %p_in_keep, i4 %p_in_strb, i1 %p_in_user, i1 %p_in_last, i1 %p_in_id, i1 %p_in_dest" [../hfilt.cpp:129]   --->   Operation 227 'write' 'write_ln129' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 228 [1/1] (2.07ns)   --->   "%add_ln146 = add i16 %select_ln58, i16 1" [../hfilt.cpp:146]   --->   Operation 228 'add' 'add_ln146' <Predicate = (p_in_last)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (0.80ns)   --->   "%select_ln55 = select i1 %p_in_last, i16 %add_ln146, i16 0" [../hfilt.cpp:55]   --->   Operation 229 'select' 'select_ln55' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%store_ln60 = store i16 %select_ln55, i16 %y" [../hfilt.cpp:60]   --->   Operation 230 'store' 'store_ln60' <Predicate = (or_ln55)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end419.new"   --->   Operation 231 'br' 'br_ln0' <Predicate = (or_ln55)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.00>
ST_7 : Operation 232 [1/2] (1.00ns)   --->   "%write_ln129 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %dst_V_data_V, i4 %dst_V_keep_V, i4 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, i32 %dn_3, i4 %p_in_keep, i4 %p_in_strb, i1 %p_in_user, i1 %p_in_last, i1 %p_in_id, i1 %p_in_dest" [../hfilt.cpp:129]   --->   Operation 232 'write' 'write_ln129' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%ret_ln168 = ret" [../hfilt.cpp:168]   --->   Operation 233 'ret' 'ret_ln168' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.411ns
The critical path consists of the following:
	axis read operation ('empty', ../hfilt.cpp:55) on port 'src_V_data_V' (../hfilt.cpp:55) [56]  (1.000 ns)
	'select' operation 8 bit ('select_ln58_3', ../hfilt.cpp:58) [74]  (1.248 ns)
	'icmp' operation 1 bit ('icmp_ln147', ../hfilt.cpp:147) [241]  (1.915 ns)
	'select' operation 8 bit ('select_ln147', ../hfilt.cpp:147) [243]  (0.000 ns)
	'select' operation 8 bit ('select_ln55_2', ../hfilt.cpp:55) [248]  (1.248 ns)
	'store' operation 0 bit ('store_ln62', ../hfilt.cpp:62) of variable 'select_ln55_2', ../hfilt.cpp:55 on static variable 'select_order' [258]  (0.000 ns)

 <State 2>: 6.504ns
The critical path consists of the following:
	'load' operation 2 bit ('hfilt_stream_stream_axis_0_selection_load_1', ../hfilt.cpp:75) on array 'hfilt_stream_stream_axis_0_selection' [94]  (2.322 ns)
	'store' operation 0 bit ('store_ln75', ../hfilt.cpp:75) of variable 'trunc_ln55', ../hfilt.cpp:55 on array 'hfilt_stream_stream_axis_0_buffer' [120]  (2.322 ns)
	blocking operation 1.86009 ns on control path)

 <State 3>: 4.182ns
The critical path consists of the following:
	'load' operation 2 bit ('hfilt_stream_stream_axis_0_selection_load', ../hfilt.cpp:67) on array 'hfilt_stream_stream_axis_0_selection' [92]  (2.322 ns)
	'store' operation 0 bit ('store_ln67', ../hfilt.cpp:67) of variable 'tmp', ../hfilt.cpp:67 on static variable 'hfilt_stream_stream_axis_0_active_pixels' [107]  (0.000 ns)
	blocking operation 1.86009 ns on control path)

 <State 4>: 5.445ns
The critical path consists of the following:
	'load' operation 24 bit ('hfilt_stream_stream_axis_0_active_pixels_5_0_load', ../hfilt.cpp:83) on static variable 'hfilt_stream_stream_axis_0_active_pixels_5_0' [142]  (0.000 ns)
	'mux' operation 24 bit ('tmp_4', ../hfilt.cpp:83) [145]  (1.707 ns)
	'add' operation 9 bit ('add_ln83_1', ../hfilt.cpp:83) [161]  (1.915 ns)
	'add' operation 10 bit ('add_ln83', ../hfilt.cpp:83) [163]  (1.823 ns)

 <State 5>: 7.064ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln84', ../hfilt.cpp:84) [153]  (1.731 ns)
	'sub' operation 12 bit ('sub_ln84', ../hfilt.cpp:84) [165]  (0.000 ns)
	'sub' operation 12 bit ('sub_ln86', ../hfilt.cpp:86) [166]  (3.786 ns)
	'icmp' operation 1 bit ('abscond', ../hfilt.cpp:86) [168]  (1.547 ns)

 <State 6>: 6.229ns
The critical path consists of the following:
	'sub' operation 11 bit ('empty_15', ../hfilt.cpp:86) [169]  (1.639 ns)
	'select' operation 11 bit ('red_sum', ../hfilt.cpp:86) [170]  (0.692 ns)
	'icmp' operation 1 bit ('icmp_ln111', ../hfilt.cpp:111) [223]  (1.650 ns)
	'select' operation 8 bit ('red', ../hfilt.cpp:111) [224]  (0.000 ns)
	'select' operation 32 bit ('dn', ../hfilt.cpp:119) [238]  (1.248 ns)
	axis write operation ('write_ln129', ../hfilt.cpp:129) on port 'dst_V_data_V' (../hfilt.cpp:129) [239]  (1.000 ns)

 <State 7>: 1.000ns
The critical path consists of the following:
	axis write operation ('write_ln129', ../hfilt.cpp:129) on port 'dst_V_data_V' (../hfilt.cpp:129) [239]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
