<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (matrixmul/matrixmul.cpp:28) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array." projectName="matrixmul" solutionName="solution1" date="2020-11-17T21:02:06.186+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'matrixmul/out' to 'matrixmul/out_r' to avoid the conflict with HDL keywords or other object names." projectName="matrixmul" solutionName="solution1" date="2020-11-17T21:02:06.034+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set A__B__out_group [add_wave_group A__B__out(axi_master) -into $cinoutgroup]&#xD;&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $A__B__out_group]&#xD;&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $A__B__out_group]&#xD;&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $A__B__out_group]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_BUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_BID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_BRESP -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_RRESP -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_RUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_RID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_RDATA -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARREGION -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARQOS -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARPROT -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARCACHE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARLOCK -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARBURST -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARSIZE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARLEN -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARADDR -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_WUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_WID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_WSTRB -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_WDATA -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWREGION -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWQOS -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWPROT -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWCACHE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWLOCK -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWBURST -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWSIZE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWLEN -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWADDR -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## set A__B__out_r__return_group [add_wave_group A__B__out_r__return(axi_slave) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/interrupt -into $A__B__out_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_BRESP -into $A__B__out_r__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_BREADY -into $A__B__out_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_BVALID -into $A__B__out_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_RRESP -into $A__B__out_r__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_RDATA -into $A__B__out_r__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_RREADY -into $A__B__out_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_RVALID -into $A__B__out_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_ARREADY -into $A__B__out_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_ARVALID -into $A__B__out_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_ARADDR -into $A__B__out_r__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_WSTRB -into $A__B__out_r__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_WDATA -into $A__B__out_r__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_WREADY -into $A__B__out_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_WVALID -into $A__B__out_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_AWREADY -into $A__B__out_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_AWVALID -into $A__B__out_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/s_axi_AXILiteS_AWADDR -into $A__B__out_r__return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_ready -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_start -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/LENGTH_gmem -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/LENGTH_A -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/LENGTH_B -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/LENGTH_out_r -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_A__B__out_group [add_wave_group A__B__out(axi_master) -into $tbcinoutgroup]&#xD;&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $tb_A__B__out_group]&#xD;&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $tb_A__B__out_group]&#xD;&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $tb_A__B__out_group]&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_BUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_BID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_BRESP -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_RRESP -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_RUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_RID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_RDATA -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_ARUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_ARREGION -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_ARQOS -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_ARPROT -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_ARCACHE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_ARLOCK -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_ARBURST -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_ARSIZE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_ARLEN -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_ARID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_ARADDR -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_WUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_WID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_WSTRB -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_WDATA -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_AWUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_AWREGION -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_AWQOS -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_AWPROT -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_AWCACHE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_AWLOCK -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_AWBURST -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_AWSIZE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_AWLEN -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_AWID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_AWADDR -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## set tb_A__B__out_r__return_group [add_wave_group A__B__out_r__return(axi_slave) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_INTERRUPT -into $tb_A__B__out_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_BRESP -into $tb_A__B__out_r__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_BREADY -into $tb_A__B__out_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_BVALID -into $tb_A__B__out_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_RRESP -into $tb_A__B__out_r__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_RDATA -into $tb_A__B__out_r__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_RREADY -into $tb_A__B__out_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_RVALID -into $tb_A__B__out_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_ARREADY -into $tb_A__B__out_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_ARVALID -into $tb_A__B__out_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_ARADDR -into $tb_A__B__out_r__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_WSTRB -into $tb_A__B__out_r__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_WDATA -into $tb_A__B__out_r__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_WREADY -into $tb_A__B__out_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_WVALID -into $tb_A__B__out_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_AWREADY -into $tb_A__B__out_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_AWVALID -into $tb_A__B__out_r__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AXILiteS_AWADDR -into $tb_A__B__out_r__return_group -radix hex&#xD;&#xA;## save_wave_config matrixmul.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;3455000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 3495 ns : File &quot;G:/DLA/Lab1/matrixmul/solution1/sim/verilog/matrixmul.autotb.v&quot; Line 445&#xD;&#xA;## quit" projectName="matrixmul" solutionName="solution1" date="2020-11-17T21:03:57.538+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'out' has a depth of '15'. Insufficient depth may result in simulation mismatch or freeze.&#xD;&#xA;   Build using &quot;G:/Vivado/Vivado/Vivado/2018.3/msys64/mingw64/bin/g++&quot;&#xD;&#xA;   Compiling matrixmul.cpp_pre.cpp.tb.cpp&#xD;&#xA;   Compiling apatb_matrixmul.cpp&#xD;&#xA;   Compiling matrixmul_test.cpp_pre.cpp.tb.cpp&#xD;&#xA;   Generating cosim.tv.exe" projectName="matrixmul" solutionName="solution1" date="2020-11-17T21:03:37.647+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'B' has a depth of '20'. Insufficient depth may result in simulation mismatch or freeze." projectName="matrixmul" solutionName="solution1" date="2020-11-17T21:03:28.324+0800" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'A' has a depth of '12'. Insufficient depth may result in simulation mismatch or freeze." projectName="matrixmul" solutionName="solution1" date="2020-11-17T21:03:28.315+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
