// Seed: 1914785845
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input supply1 id_1
);
  type_8 id_2 (
      .id_0(id_1[1]),
      .id_1(id_1),
      .id_2(id_3)
  );
  logic id_4, id_5;
  assign id_4 = 1;
  logic id_6;
endmodule
