vunit olo_axi_lite_slave (olo_axi_lite_slave(rtl)) {

    -- Default clock for PSL assertions
    default clock is rising_edge(Clk);

    -- Trivial assert to check formal coverage
    idle_to_read: assert always ( {r.state = Idle  and S_AxiLite_ArValid = '1'} 
                |=> {r.state = RdCmd and S_AxiLite_ArReady = '1'} ) abort Rst;

    -- Trivial assert to check formal coverage
    idle_to_write: assert always ( {r.state = Idle  and S_AxiLite_ArValid = '0' and S_AxiLite_AwValid = '1'} 
                |=> {r.state = WrCmd and S_AxiLite_AwReady = '1'} ) abort Rst;

    -- Trivial assert to check formal coverage
    idle_to_idle: assert always ( {r.state = Idle  and S_AxiLite_ArValid = '0' and S_AxiLite_AwValid = '0'} 
                |=> {r.state = Idle} ) abort Rst;

}