verilog xil_defaultlib --include "../../../../4_frequency_counter.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../4_frequency_counter.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" --include "../../../../4_frequency_counter.srcs/sources_1/bd/design_1/ipshared/8b3d" \
"../../../bd/design_1/ipshared/a6af/src/axis_red_pitaya_adc.v" \
"../../../bd/design_1/ip/design_1_axis_red_pitaya_adc_0_0/sim/design_1_axis_red_pitaya_adc_0_0.v" \
"../../../bd/design_1/ipshared/ab40/src/axis_red_pitaya_dac.v" \
"../../../bd/design_1/ip/design_1_axis_red_pitaya_dac_0_0/sim/design_1_axis_red_pitaya_dac_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_signal_spliter_0_0/sim/design_1_signal_spliter_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_1_0/sim/design_1_xlconcat_1_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_4_0/sim/design_1_xlconstant_4_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_2_0/sim/design_1_xlslice_2_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_3_0/sim/design_1_xlslice_3_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_4_0/sim/design_1_xlslice_4_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ipshared/6d0a/src/axi_bram_reader.v" \
"../../../bd/design_1/ipshared/6d0a/src/bram_reader_v1_0_S00_AXI.v" \
"../../../bd/design_1/ip/design_1_axi_bram_reader_0_0/sim/design_1_axi_bram_reader_0_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" \
"../../../bd/design_1/ip/design_1_axi_bram_reader_0_1/sim/design_1_axi_bram_reader_0_1.v" \
"../../../bd/design_1/ip/design_1_stop_count_0_0/sim/design_1_stop_count_0_0.v" \
"../../../bd/design_1/ip/design_1_stop_count_0_1/sim/design_1_stop_count_0_1.v" \
"../../../bd/design_1/ip/design_1_util_reduced_logic_0_1/sim/design_1_util_reduced_logic_0_1.v" \
"../../../bd/design_1/ip/design_1_xlconcat_2_0/sim/design_1_xlconcat_2_0.v" \
"../../../bd/design_1/ip/design_1_util_reduced_logic_0_2/sim/design_1_util_reduced_logic_0_2.v" \
"../../../bd/design_1/ip/design_1_xlconcat_2_1/sim/design_1_xlconcat_2_1.v" \
"../../../bd/design_1/ip/design_1_Q3_14_to_Q2_14_0_0/sim/design_1_Q3_14_to_Q2_14_0_0.v" \
"../../../bd/design_1/ip/design_1_Q3_14_to_Q2_14_1_0/sim/design_1_Q3_14_to_Q2_14_1_0.v" \
"../../../bd/design_1/ip/design_1_ff_0_0/sim/design_1_ff_0_0.v" \
"../../../bd/design_1/ip/design_1_ff_1_0/sim/design_1_ff_1_0.v" \
"../../../bd/design_1/ip/design_1_ff_2_0/sim/design_1_ff_2_0.v" \
"../../../bd/design_1/ip/design_1_signal_spliter_0_1/sim/design_1_signal_spliter_0_1.v" \
"../../../bd/design_1/ip/design_1_xlconcat_2_2/sim/design_1_xlconcat_2_2.v" \
"../../../bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" \
"../../../bd/design_1/ip/design_1_xlslice_1_1/sim/design_1_xlslice_1_1.v" \
"../../../bd/design_1/ip/design_1_xlslice_2_1/sim/design_1_xlslice_2_1.v" \
"../../../bd/design_1/ip/design_1_xlslice_5_0/sim/design_1_xlslice_5_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_6_0/sim/design_1_xlslice_6_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_7_0/sim/design_1_xlslice_7_0.v" \
"../../../bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_5_0/sim/design_1_xlconstant_5_0.v" \
"../../../bd/design_1/ip/design_1_util_reduced_logic_2_1/sim/design_1_util_reduced_logic_2_1.v" \
"../../../bd/design_1/ip/design_1_xlconcat_4_0/sim/design_1_xlconcat_4_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_1_1/sim/design_1_blk_mem_gen_1_1.v" \
"../../../bd/design_1/ip/design_1_axi_bram_reader_1_0/sim/design_1_axi_bram_reader_1_0.v" \
"../../../bd/design_1/ip/design_1_util_reduced_logic_1_0/sim/design_1_util_reduced_logic_1_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_3_0/sim/design_1_xlconcat_3_0.v" \
"../../../bd/design_1/ip/design_1_stop_count_1_0/sim/design_1_stop_count_1_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
