INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Jun 28 15:12:12 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing
| Design       : fdiv_op
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.095ns  (required time - arrival time)
  Source:                 operator/qM7_c47_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            operator/absq6D_c48_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 1.752ns (40.684%)  route 2.554ns (59.316%))
  Logic Levels:           16  (CARRY4=12 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 2.728 - 1.250 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8947, unset)         1.600     1.600    operator/clk
    SLICE_X38Y54         FDRE                                         r  operator/qM7_c47_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.308     1.908 r  operator/qM7_c47_reg[1]/Q
                         net (fo=107, routed)         0.644     2.552    operator/qM7_c47[1]
    SLICE_X38Y54         LUT3 (Prop_lut3_I1_O)        0.053     2.605 r  operator/betaw6_c48[9]_i_8/O
                         net (fo=1, routed)           0.000     2.605    operator/betaw6_c48[9]_i_8_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     2.915 r  operator/betaw6_c48_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.915    operator/betaw6_c48_reg[9]_i_1_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.975 r  operator/betaw6_c48_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.975    operator/betaw6_c48_reg[13]_i_1_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.035 r  operator/betaw6_c48_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.035    operator/betaw6_c48_reg[17]_i_1_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.095 r  operator/betaw6_c48_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.095    operator/betaw6_c48_reg[21]_i_1_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.155 r  operator/betaw6_c48_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.155    operator/betaw6_c48_reg[25]_i_1_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.215 r  operator/betaw6_c48_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.215    operator/betaw6_c48_reg[29]_i_1_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.275 r  operator/betaw6_c48_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.275    operator/betaw6_c48_reg[33]_i_1_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.335 r  operator/betaw6_c48_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.335    operator/betaw6_c48_reg[37]_i_1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.395 r  operator/betaw6_c48_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.395    operator/betaw6_c48_reg[41]_i_1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.455 r  operator/betaw6_c48_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.455    operator/betaw6_c48_reg[45]_i_1_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.515 r  operator/betaw6_c48_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.515    operator/betaw6_c48_reg[49]_i_1_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     3.735 f  operator/betaw6_c48_reg[53]_i_1/O[1]
                         net (fo=8, routed)           0.615     4.350    operator/SelFunctionTable6/out[1]
    SLICE_X40Y64         LUT6 (Prop_lut6_I1_O)        0.155     4.505 r  operator/SelFunctionTable6/qM6_c48[1]_i_2/O
                         net (fo=2, routed)           0.440     4.946    operator/SelFunctionTable6/qM6_c48[1]_i_2_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I0_O)        0.053     4.999 r  operator/SelFunctionTable6/qP_c60_reg[11]_srl13_i_1/O
                         net (fo=54, routed)          0.854     5.853    operator/SelFunctionTable6_n_1
    SLICE_X36Y70         LUT5 (Prop_lut5_I3_O)        0.053     5.906 r  operator/absq6D_c48[51]_i_1/O
                         net (fo=1, routed)           0.000     5.906    operator/absq6D_c47[51]
    SLICE_X36Y70         FDRE                                         r  operator/absq6D_c48_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.250     1.250 r  
                                                      0.000     1.250 r  clk (IN)
                         net (fo=8947, unset)         1.478     2.728    operator/clk
    SLICE_X36Y70         FDRE                                         r  operator/absq6D_c48_reg[51]/C
                         clock pessimism              0.084     2.812    
                         clock uncertainty           -0.035     2.777    
    SLICE_X36Y70         FDRE (Setup_fdre_C_D)        0.035     2.812    operator/absq6D_c48_reg[51]
  -------------------------------------------------------------------
                         required time                          2.812    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                 -3.095    





Clock Frequency: 800 MHz
Clock Period: 1.25000000000000000000 ns
Worst Negative Slack (WNS): -3.095 ns
