ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 23, 1
   3              		.eabi_attribute 24, 1
   4              		.eabi_attribute 25, 1
   5              		.eabi_attribute 26, 1
   6              		.eabi_attribute 30, 4
   7              		.eabi_attribute 34, 0
   8              		.eabi_attribute 18, 4
   9              		.file	"system_stm32l0xx.c"
  10              		.text
  11              	.Ltext0:
  12              		.cfi_sections	.debug_frame
  13              		.section	.text.SystemInit,"ax",%progbits
  14              		.align	1
  15              		.global	SystemInit
  16              		.arch armv6s-m
  17              		.syntax unified
  18              		.code	16
  19              		.thumb_func
  20              		.fpu softvfp
  22              	SystemInit:
  23              	.LFB47:
  24              		.file 1 "user_app/mcu_core/system_stm32l0xx.c"
   1:user_app/mcu_core/system_stm32l0xx.c **** /**
   2:user_app/mcu_core/system_stm32l0xx.c ****   ******************************************************************************
   3:user_app/mcu_core/system_stm32l0xx.c ****   * @file    system_stm32l0xx.c
   4:user_app/mcu_core/system_stm32l0xx.c ****   * @author  MCD Application Team
   5:user_app/mcu_core/system_stm32l0xx.c ****   * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer System Source File.
   6:user_app/mcu_core/system_stm32l0xx.c ****   *
   7:user_app/mcu_core/system_stm32l0xx.c ****   *   This file provides two functions and one global variable to be called from
   8:user_app/mcu_core/system_stm32l0xx.c ****   *   user application:
   9:user_app/mcu_core/system_stm32l0xx.c ****   *      - SystemInit(): This function is called at startup just after reset and
  10:user_app/mcu_core/system_stm32l0xx.c ****   *                      before branch to main program. This call is made inside
  11:user_app/mcu_core/system_stm32l0xx.c ****   *                      the "startup_stm32l0xx.s" file.
  12:user_app/mcu_core/system_stm32l0xx.c ****   *
  13:user_app/mcu_core/system_stm32l0xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:user_app/mcu_core/system_stm32l0xx.c ****   *                                  by the user application to setup the SysTick
  15:user_app/mcu_core/system_stm32l0xx.c ****   *                                  timer or configure other parameters.
  16:user_app/mcu_core/system_stm32l0xx.c ****   *
  17:user_app/mcu_core/system_stm32l0xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:user_app/mcu_core/system_stm32l0xx.c ****   *                                 be called whenever the core clock is changed
  19:user_app/mcu_core/system_stm32l0xx.c ****   *                                 during program execution.
  20:user_app/mcu_core/system_stm32l0xx.c ****   *
  21:user_app/mcu_core/system_stm32l0xx.c ****   *
  22:user_app/mcu_core/system_stm32l0xx.c ****   ******************************************************************************
  23:user_app/mcu_core/system_stm32l0xx.c ****   * @attention
  24:user_app/mcu_core/system_stm32l0xx.c ****   *
  25:user_app/mcu_core/system_stm32l0xx.c ****   * <h2><center>&copy; Copyright(c) 2016 STMicroelectronics.
  26:user_app/mcu_core/system_stm32l0xx.c ****   * All rights reserved.</center></h2>
  27:user_app/mcu_core/system_stm32l0xx.c ****   *
  28:user_app/mcu_core/system_stm32l0xx.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  29:user_app/mcu_core/system_stm32l0xx.c ****   * the "License"; You may not use this file except in compliance with the
  30:user_app/mcu_core/system_stm32l0xx.c ****   * License. You may obtain a copy of the License at:
  31:user_app/mcu_core/system_stm32l0xx.c ****   *                        opensource.org/licenses/BSD-3-Clause
  32:user_app/mcu_core/system_stm32l0xx.c ****   *
  33:user_app/mcu_core/system_stm32l0xx.c ****   ******************************************************************************
  34:user_app/mcu_core/system_stm32l0xx.c ****   */
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s 			page 2


  35:user_app/mcu_core/system_stm32l0xx.c **** 
  36:user_app/mcu_core/system_stm32l0xx.c **** /** @addtogroup CMSIS
  37:user_app/mcu_core/system_stm32l0xx.c ****   * @{
  38:user_app/mcu_core/system_stm32l0xx.c ****   */
  39:user_app/mcu_core/system_stm32l0xx.c **** 
  40:user_app/mcu_core/system_stm32l0xx.c **** /** @addtogroup stm32l0xx_system
  41:user_app/mcu_core/system_stm32l0xx.c ****   * @{
  42:user_app/mcu_core/system_stm32l0xx.c ****   */
  43:user_app/mcu_core/system_stm32l0xx.c **** 
  44:user_app/mcu_core/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_Includes
  45:user_app/mcu_core/system_stm32l0xx.c ****   * @{
  46:user_app/mcu_core/system_stm32l0xx.c ****   */
  47:user_app/mcu_core/system_stm32l0xx.c **** 
  48:user_app/mcu_core/system_stm32l0xx.c **** #include "stm32l0xx.h"
  49:user_app/mcu_core/system_stm32l0xx.c **** 
  50:user_app/mcu_core/system_stm32l0xx.c **** #if !defined  (HSE_VALUE)
  51:user_app/mcu_core/system_stm32l0xx.c ****   #define HSE_VALUE    ((uint32_t)8000000U) /*!< Value of the External oscillator in Hz */
  52:user_app/mcu_core/system_stm32l0xx.c **** #endif /* HSE_VALUE */
  53:user_app/mcu_core/system_stm32l0xx.c **** 
  54:user_app/mcu_core/system_stm32l0xx.c **** #if !defined  (MSI_VALUE)
  55:user_app/mcu_core/system_stm32l0xx.c ****   #define MSI_VALUE    ((uint32_t)2097152U) /*!< Value of the Internal oscillator in Hz*/
  56:user_app/mcu_core/system_stm32l0xx.c **** #endif /* MSI_VALUE */
  57:user_app/mcu_core/system_stm32l0xx.c **** 
  58:user_app/mcu_core/system_stm32l0xx.c **** #if !defined  (HSI_VALUE)
  59:user_app/mcu_core/system_stm32l0xx.c ****   #define HSI_VALUE    ((uint32_t)16000000U) /*!< Value of the Internal oscillator in Hz*/
  60:user_app/mcu_core/system_stm32l0xx.c **** #endif /* HSI_VALUE */
  61:user_app/mcu_core/system_stm32l0xx.c **** 
  62:user_app/mcu_core/system_stm32l0xx.c **** 
  63:user_app/mcu_core/system_stm32l0xx.c **** /**
  64:user_app/mcu_core/system_stm32l0xx.c ****   * @}
  65:user_app/mcu_core/system_stm32l0xx.c ****   */
  66:user_app/mcu_core/system_stm32l0xx.c **** 
  67:user_app/mcu_core/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_TypesDefinitions
  68:user_app/mcu_core/system_stm32l0xx.c ****   * @{
  69:user_app/mcu_core/system_stm32l0xx.c ****   */
  70:user_app/mcu_core/system_stm32l0xx.c **** 
  71:user_app/mcu_core/system_stm32l0xx.c **** /**
  72:user_app/mcu_core/system_stm32l0xx.c ****   * @}
  73:user_app/mcu_core/system_stm32l0xx.c ****   */
  74:user_app/mcu_core/system_stm32l0xx.c **** 
  75:user_app/mcu_core/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_Defines
  76:user_app/mcu_core/system_stm32l0xx.c ****   * @{
  77:user_app/mcu_core/system_stm32l0xx.c ****   */
  78:user_app/mcu_core/system_stm32l0xx.c **** /************************* Miscellaneous Configuration ************************/
  79:user_app/mcu_core/system_stm32l0xx.c **** 
  80:user_app/mcu_core/system_stm32l0xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
  81:user_app/mcu_core/system_stm32l0xx.c ****      Internal SRAM. */
  82:user_app/mcu_core/system_stm32l0xx.c **** /* #define VECT_TAB_SRAM */
  83:user_app/mcu_core/system_stm32l0xx.c **** #define VECT_TAB_OFFSET  0x00U /*!< Vector Table base offset field.
  84:user_app/mcu_core/system_stm32l0xx.c ****                                    This value must be a multiple of 0x100. */
  85:user_app/mcu_core/system_stm32l0xx.c **** /******************************************************************************/
  86:user_app/mcu_core/system_stm32l0xx.c **** /**
  87:user_app/mcu_core/system_stm32l0xx.c ****   * @}
  88:user_app/mcu_core/system_stm32l0xx.c ****   */
  89:user_app/mcu_core/system_stm32l0xx.c **** 
  90:user_app/mcu_core/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_Macros
  91:user_app/mcu_core/system_stm32l0xx.c ****   * @{
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s 			page 3


  92:user_app/mcu_core/system_stm32l0xx.c ****   */
  93:user_app/mcu_core/system_stm32l0xx.c **** 
  94:user_app/mcu_core/system_stm32l0xx.c **** /**
  95:user_app/mcu_core/system_stm32l0xx.c ****   * @}
  96:user_app/mcu_core/system_stm32l0xx.c ****   */
  97:user_app/mcu_core/system_stm32l0xx.c **** 
  98:user_app/mcu_core/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_Variables
  99:user_app/mcu_core/system_stm32l0xx.c ****   * @{
 100:user_app/mcu_core/system_stm32l0xx.c ****   */
 101:user_app/mcu_core/system_stm32l0xx.c ****   /* This variable is updated in three ways:
 102:user_app/mcu_core/system_stm32l0xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 103:user_app/mcu_core/system_stm32l0xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 104:user_app/mcu_core/system_stm32l0xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 105:user_app/mcu_core/system_stm32l0xx.c ****          Note: If you use this function to configure the system clock; then there
 106:user_app/mcu_core/system_stm32l0xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 107:user_app/mcu_core/system_stm32l0xx.c ****                variable is updated automatically.
 108:user_app/mcu_core/system_stm32l0xx.c ****   */
 109:user_app/mcu_core/system_stm32l0xx.c ****   uint32_t SystemCoreClock = 2097152U; /* 32.768 kHz * 2^6 */
 110:user_app/mcu_core/system_stm32l0xx.c ****   const uint8_t AHBPrescTable[16] = {0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U
 111:user_app/mcu_core/system_stm32l0xx.c ****   const uint8_t APBPrescTable[8] = {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U};
 112:user_app/mcu_core/system_stm32l0xx.c ****   const uint8_t PLLMulTable[9] = {3U, 4U, 6U, 8U, 12U, 16U, 24U, 32U, 48U};
 113:user_app/mcu_core/system_stm32l0xx.c **** 
 114:user_app/mcu_core/system_stm32l0xx.c **** /**
 115:user_app/mcu_core/system_stm32l0xx.c ****   * @}
 116:user_app/mcu_core/system_stm32l0xx.c ****   */
 117:user_app/mcu_core/system_stm32l0xx.c **** 
 118:user_app/mcu_core/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_FunctionPrototypes
 119:user_app/mcu_core/system_stm32l0xx.c ****   * @{
 120:user_app/mcu_core/system_stm32l0xx.c ****   */
 121:user_app/mcu_core/system_stm32l0xx.c **** 
 122:user_app/mcu_core/system_stm32l0xx.c **** /**
 123:user_app/mcu_core/system_stm32l0xx.c ****   * @}
 124:user_app/mcu_core/system_stm32l0xx.c ****   */
 125:user_app/mcu_core/system_stm32l0xx.c **** 
 126:user_app/mcu_core/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_Functions
 127:user_app/mcu_core/system_stm32l0xx.c ****   * @{
 128:user_app/mcu_core/system_stm32l0xx.c ****   */
 129:user_app/mcu_core/system_stm32l0xx.c **** 
 130:user_app/mcu_core/system_stm32l0xx.c **** /**
 131:user_app/mcu_core/system_stm32l0xx.c ****   * @brief  Setup the microcontroller system.
 132:user_app/mcu_core/system_stm32l0xx.c ****   * @param  None
 133:user_app/mcu_core/system_stm32l0xx.c ****   * @retval None
 134:user_app/mcu_core/system_stm32l0xx.c ****   */
 135:user_app/mcu_core/system_stm32l0xx.c **** void SystemInit (void)
 136:user_app/mcu_core/system_stm32l0xx.c **** {
  25              		.loc 1 136 1 view -0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 0
  28              		@ frame_needed = 0, uses_anonymous_args = 0
  29              		@ link register save eliminated.
 137:user_app/mcu_core/system_stm32l0xx.c **** /*!< Set MSION bit */
 138:user_app/mcu_core/system_stm32l0xx.c ****   RCC->CR |= (uint32_t)0x00000100U;
  30              		.loc 1 138 3 view .LVU1
  31              		.loc 1 138 11 is_stmt 0 view .LVU2
  32 0000 8022     		movs	r2, #128
  33 0002 104B     		ldr	r3, .L2
  34 0004 5200     		lsls	r2, r2, #1
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s 			page 4


  35 0006 1968     		ldr	r1, [r3]
 139:user_app/mcu_core/system_stm32l0xx.c **** 
 140:user_app/mcu_core/system_stm32l0xx.c ****   /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
 141:user_app/mcu_core/system_stm32l0xx.c ****   RCC->CFGR &= (uint32_t) 0x88FF400CU;
 142:user_app/mcu_core/system_stm32l0xx.c **** 
 143:user_app/mcu_core/system_stm32l0xx.c ****   /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
 144:user_app/mcu_core/system_stm32l0xx.c ****   RCC->CR &= (uint32_t)0xFEF6FFF6U;
 145:user_app/mcu_core/system_stm32l0xx.c **** 
 146:user_app/mcu_core/system_stm32l0xx.c ****   /*!< Reset HSI48ON  bit */
 147:user_app/mcu_core/system_stm32l0xx.c ****   RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 148:user_app/mcu_core/system_stm32l0xx.c **** 
 149:user_app/mcu_core/system_stm32l0xx.c ****   /*!< Reset HSEBYP bit */
 150:user_app/mcu_core/system_stm32l0xx.c ****   RCC->CR &= (uint32_t)0xFFFBFFFFU;
 151:user_app/mcu_core/system_stm32l0xx.c **** 
 152:user_app/mcu_core/system_stm32l0xx.c ****   /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
 153:user_app/mcu_core/system_stm32l0xx.c ****   RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 154:user_app/mcu_core/system_stm32l0xx.c **** 
 155:user_app/mcu_core/system_stm32l0xx.c ****   /*!< Disable all interrupts */
 156:user_app/mcu_core/system_stm32l0xx.c ****   RCC->CIER = 0x00000000U;
 157:user_app/mcu_core/system_stm32l0xx.c **** 
 158:user_app/mcu_core/system_stm32l0xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 159:user_app/mcu_core/system_stm32l0xx.c **** #ifdef VECT_TAB_SRAM
 160:user_app/mcu_core/system_stm32l0xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 161:user_app/mcu_core/system_stm32l0xx.c **** #else
 162:user_app/mcu_core/system_stm32l0xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 163:user_app/mcu_core/system_stm32l0xx.c **** #endif
 164:user_app/mcu_core/system_stm32l0xx.c **** }
  36              		.loc 1 164 1 view .LVU3
  37              		@ sp needed
 138:user_app/mcu_core/system_stm32l0xx.c **** 
  38              		.loc 1 138 11 view .LVU4
  39 0008 0A43     		orrs	r2, r1
  40 000a 1A60     		str	r2, [r3]
 141:user_app/mcu_core/system_stm32l0xx.c **** 
  41              		.loc 1 141 3 is_stmt 1 view .LVU5
 141:user_app/mcu_core/system_stm32l0xx.c **** 
  42              		.loc 1 141 13 is_stmt 0 view .LVU6
  43 000c DA68     		ldr	r2, [r3, #12]
  44 000e 0E49     		ldr	r1, .L2+4
  45 0010 0A40     		ands	r2, r1
  46 0012 DA60     		str	r2, [r3, #12]
 144:user_app/mcu_core/system_stm32l0xx.c **** 
  47              		.loc 1 144 3 is_stmt 1 view .LVU7
 144:user_app/mcu_core/system_stm32l0xx.c **** 
  48              		.loc 1 144 11 is_stmt 0 view .LVU8
  49 0014 1A68     		ldr	r2, [r3]
  50 0016 0D49     		ldr	r1, .L2+8
  51 0018 0A40     		ands	r2, r1
 147:user_app/mcu_core/system_stm32l0xx.c **** 
  52              		.loc 1 147 14 view .LVU9
  53 001a 0121     		movs	r1, #1
 144:user_app/mcu_core/system_stm32l0xx.c **** 
  54              		.loc 1 144 11 view .LVU10
  55 001c 1A60     		str	r2, [r3]
 147:user_app/mcu_core/system_stm32l0xx.c **** 
  56              		.loc 1 147 3 is_stmt 1 view .LVU11
 147:user_app/mcu_core/system_stm32l0xx.c **** 
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s 			page 5


  57              		.loc 1 147 14 is_stmt 0 view .LVU12
  58 001e 9A68     		ldr	r2, [r3, #8]
  59 0020 8A43     		bics	r2, r1
  60 0022 9A60     		str	r2, [r3, #8]
 150:user_app/mcu_core/system_stm32l0xx.c **** 
  61              		.loc 1 150 3 is_stmt 1 view .LVU13
 150:user_app/mcu_core/system_stm32l0xx.c **** 
  62              		.loc 1 150 11 is_stmt 0 view .LVU14
  63 0024 1A68     		ldr	r2, [r3]
  64 0026 0A49     		ldr	r1, .L2+12
  65 0028 0A40     		ands	r2, r1
  66 002a 1A60     		str	r2, [r3]
 153:user_app/mcu_core/system_stm32l0xx.c **** 
  67              		.loc 1 153 3 is_stmt 1 view .LVU15
 153:user_app/mcu_core/system_stm32l0xx.c **** 
  68              		.loc 1 153 13 is_stmt 0 view .LVU16
  69 002c DA68     		ldr	r2, [r3, #12]
  70 002e 0949     		ldr	r1, .L2+16
  71 0030 0A40     		ands	r2, r1
  72 0032 DA60     		str	r2, [r3, #12]
 156:user_app/mcu_core/system_stm32l0xx.c **** 
  73              		.loc 1 156 3 is_stmt 1 view .LVU17
 156:user_app/mcu_core/system_stm32l0xx.c **** 
  74              		.loc 1 156 13 is_stmt 0 view .LVU18
  75 0034 0022     		movs	r2, #0
  76 0036 1A61     		str	r2, [r3, #16]
 162:user_app/mcu_core/system_stm32l0xx.c **** #endif
  77              		.loc 1 162 3 is_stmt 1 view .LVU19
 162:user_app/mcu_core/system_stm32l0xx.c **** #endif
  78              		.loc 1 162 13 is_stmt 0 view .LVU20
  79 0038 8022     		movs	r2, #128
  80 003a 074B     		ldr	r3, .L2+20
  81 003c 1205     		lsls	r2, r2, #20
  82 003e 9A60     		str	r2, [r3, #8]
  83              		.loc 1 164 1 view .LVU21
  84 0040 7047     		bx	lr
  85              	.L3:
  86 0042 C046     		.align	2
  87              	.L2:
  88 0044 00100240 		.word	1073876992
  89 0048 0C40FF88 		.word	-1996537844
  90 004c F6FFF6FE 		.word	-17367050
  91 0050 FFFFFBFF 		.word	-262145
  92 0054 FFFF02FF 		.word	-16580609
  93 0058 00ED00E0 		.word	-536810240
  94              		.cfi_endproc
  95              	.LFE47:
  97              		.global	__aeabi_uidiv
  98              		.global	__aeabi_idiv
  99              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 100              		.align	1
 101              		.global	SystemCoreClockUpdate
 102              		.syntax unified
 103              		.code	16
 104              		.thumb_func
 105              		.fpu softvfp
 107              	SystemCoreClockUpdate:
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s 			page 6


 108              	.LFB48:
 165:user_app/mcu_core/system_stm32l0xx.c **** 
 166:user_app/mcu_core/system_stm32l0xx.c **** /**
 167:user_app/mcu_core/system_stm32l0xx.c ****   * @brief  Update SystemCoreClock according to Clock Register Values
 168:user_app/mcu_core/system_stm32l0xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 169:user_app/mcu_core/system_stm32l0xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 170:user_app/mcu_core/system_stm32l0xx.c ****   *         other parameters.
 171:user_app/mcu_core/system_stm32l0xx.c ****   *
 172:user_app/mcu_core/system_stm32l0xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 173:user_app/mcu_core/system_stm32l0xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 174:user_app/mcu_core/system_stm32l0xx.c ****   *         based on this variable will be incorrect.
 175:user_app/mcu_core/system_stm32l0xx.c ****   *
 176:user_app/mcu_core/system_stm32l0xx.c ****   * @note   - The system frequency computed by this function is not the real
 177:user_app/mcu_core/system_stm32l0xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 178:user_app/mcu_core/system_stm32l0xx.c ****   *           constant and the selected clock source:
 179:user_app/mcu_core/system_stm32l0xx.c ****   *
 180:user_app/mcu_core/system_stm32l0xx.c ****   *           - If SYSCLK source is MSI, SystemCoreClock will contain the MSI
 181:user_app/mcu_core/system_stm32l0xx.c ****   *             value as defined by the MSI range.
 182:user_app/mcu_core/system_stm32l0xx.c ****   *
 183:user_app/mcu_core/system_stm32l0xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 184:user_app/mcu_core/system_stm32l0xx.c ****   *
 185:user_app/mcu_core/system_stm32l0xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 186:user_app/mcu_core/system_stm32l0xx.c ****   *
 187:user_app/mcu_core/system_stm32l0xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**)
 188:user_app/mcu_core/system_stm32l0xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 189:user_app/mcu_core/system_stm32l0xx.c ****   *
 190:user_app/mcu_core/system_stm32l0xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32l0xx_hal.h file (default value
 191:user_app/mcu_core/system_stm32l0xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 192:user_app/mcu_core/system_stm32l0xx.c ****   *             in voltage and temperature.
 193:user_app/mcu_core/system_stm32l0xx.c ****   *
 194:user_app/mcu_core/system_stm32l0xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32l0xx_hal.h file (default value
 195:user_app/mcu_core/system_stm32l0xx.c ****   *              8 MHz), user has to ensure that HSE_VALUE is same as the real
 196:user_app/mcu_core/system_stm32l0xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 197:user_app/mcu_core/system_stm32l0xx.c ****   *              have wrong result.
 198:user_app/mcu_core/system_stm32l0xx.c ****   *
 199:user_app/mcu_core/system_stm32l0xx.c ****   *         - The result of this function could be not correct when using fractional
 200:user_app/mcu_core/system_stm32l0xx.c ****   *           value for HSE crystal.
 201:user_app/mcu_core/system_stm32l0xx.c ****   * @param  None
 202:user_app/mcu_core/system_stm32l0xx.c ****   * @retval None
 203:user_app/mcu_core/system_stm32l0xx.c ****   */
 204:user_app/mcu_core/system_stm32l0xx.c **** void SystemCoreClockUpdate (void)
 205:user_app/mcu_core/system_stm32l0xx.c **** {
 109              		.loc 1 205 1 is_stmt 1 view -0
 110              		.cfi_startproc
 111              		@ args = 0, pretend = 0, frame = 0
 112              		@ frame_needed = 0, uses_anonymous_args = 0
 206:user_app/mcu_core/system_stm32l0xx.c ****   uint32_t tmp = 0U, pllmul = 0U, plldiv = 0U, pllsource = 0U, msirange = 0U;
 113              		.loc 1 206 3 view .LVU23
 114              	.LVL0:
 207:user_app/mcu_core/system_stm32l0xx.c **** 
 208:user_app/mcu_core/system_stm32l0xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 209:user_app/mcu_core/system_stm32l0xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 115              		.loc 1 209 3 view .LVU24
 116              		.loc 1 209 7 is_stmt 0 view .LVU25
 117 0000 0C22     		movs	r2, #12
 205:user_app/mcu_core/system_stm32l0xx.c ****   uint32_t tmp = 0U, pllmul = 0U, plldiv = 0U, pllsource = 0U, msirange = 0U;
 118              		.loc 1 205 1 view .LVU26
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s 			page 7


 119 0002 70B5     		push	{r4, r5, r6, lr}
 120              		.cfi_def_cfa_offset 16
 121              		.cfi_offset 4, -16
 122              		.cfi_offset 5, -12
 123              		.cfi_offset 6, -8
 124              		.cfi_offset 14, -4
 125              		.loc 1 209 12 view .LVU27
 126 0004 1E4C     		ldr	r4, .L14
 127 0006 1F4D     		ldr	r5, .L14+4
 128 0008 E368     		ldr	r3, [r4, #12]
 129              		.loc 1 209 7 view .LVU28
 130 000a 1340     		ands	r3, r2
 131              	.LVL1:
 210:user_app/mcu_core/system_stm32l0xx.c **** 
 211:user_app/mcu_core/system_stm32l0xx.c ****   switch (tmp)
 132              		.loc 1 211 3 is_stmt 1 view .LVU29
 133 000c 042B     		cmp	r3, #4
 134 000e 14D0     		beq	.L5
 135 0010 082B     		cmp	r3, #8
 136 0012 1AD0     		beq	.L6
 137 0014 002B     		cmp	r3, #0
 138 0016 1AD1     		bne	.L7
 212:user_app/mcu_core/system_stm32l0xx.c ****   {
 213:user_app/mcu_core/system_stm32l0xx.c ****     case 0x00U:  /* MSI used as system clock */
 214:user_app/mcu_core/system_stm32l0xx.c ****       msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> RCC_ICSCR_MSIRANGE_Pos;
 139              		.loc 1 214 7 view .LVU30
 215:user_app/mcu_core/system_stm32l0xx.c ****       SystemCoreClock = (32768U * (1U << (msirange + 1U)));
 140              		.loc 1 215 33 is_stmt 0 view .LVU31
 141 0018 8022     		movs	r2, #128
 214:user_app/mcu_core/system_stm32l0xx.c ****       SystemCoreClock = (32768U * (1U << (msirange + 1U)));
 142              		.loc 1 214 22 view .LVU32
 143 001a 6368     		ldr	r3, [r4, #4]
 144              	.LVL2:
 145              		.loc 1 215 7 is_stmt 1 view .LVU33
 146              		.loc 1 215 33 is_stmt 0 view .LVU34
 147 001c 1202     		lsls	r2, r2, #8
 214:user_app/mcu_core/system_stm32l0xx.c ****       SystemCoreClock = (32768U * (1U << (msirange + 1U)));
 148              		.loc 1 214 16 view .LVU35
 149 001e 1B04     		lsls	r3, r3, #16
 150              	.LVL3:
 214:user_app/mcu_core/system_stm32l0xx.c ****       SystemCoreClock = (32768U * (1U << (msirange + 1U)));
 151              		.loc 1 214 16 view .LVU36
 152 0020 5B0F     		lsrs	r3, r3, #29
 153              		.loc 1 215 52 view .LVU37
 154 0022 0133     		adds	r3, r3, #1
 155              		.loc 1 215 33 view .LVU38
 156 0024 9A40     		lsls	r2, r2, r3
 157              		.loc 1 215 23 view .LVU39
 158 0026 2A60     		str	r2, [r5]
 216:user_app/mcu_core/system_stm32l0xx.c ****       break;
 159              		.loc 1 216 7 is_stmt 1 view .LVU40
 160              	.LVL4:
 161              	.L8:
 217:user_app/mcu_core/system_stm32l0xx.c ****     case 0x04U:  /* HSI used as system clock */
 218:user_app/mcu_core/system_stm32l0xx.c ****       if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 219:user_app/mcu_core/system_stm32l0xx.c ****       {
 220:user_app/mcu_core/system_stm32l0xx.c ****         SystemCoreClock = HSI_VALUE / 4U;
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s 			page 8


 221:user_app/mcu_core/system_stm32l0xx.c ****       }
 222:user_app/mcu_core/system_stm32l0xx.c ****       else
 223:user_app/mcu_core/system_stm32l0xx.c ****       {
 224:user_app/mcu_core/system_stm32l0xx.c ****         SystemCoreClock = HSI_VALUE;
 225:user_app/mcu_core/system_stm32l0xx.c ****       }
 226:user_app/mcu_core/system_stm32l0xx.c ****       break;
 227:user_app/mcu_core/system_stm32l0xx.c ****     case 0x08U:  /* HSE used as system clock */
 228:user_app/mcu_core/system_stm32l0xx.c ****       SystemCoreClock = HSE_VALUE;
 229:user_app/mcu_core/system_stm32l0xx.c ****       break;
 230:user_app/mcu_core/system_stm32l0xx.c ****     default:  /* PLL used as system clock */
 231:user_app/mcu_core/system_stm32l0xx.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 232:user_app/mcu_core/system_stm32l0xx.c ****       pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 233:user_app/mcu_core/system_stm32l0xx.c ****       plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 234:user_app/mcu_core/system_stm32l0xx.c ****       pllmul = PLLMulTable[(pllmul >> RCC_CFGR_PLLMUL_Pos)];
 235:user_app/mcu_core/system_stm32l0xx.c ****       plldiv = (plldiv >> RCC_CFGR_PLLDIV_Pos) + 1U;
 236:user_app/mcu_core/system_stm32l0xx.c **** 
 237:user_app/mcu_core/system_stm32l0xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 238:user_app/mcu_core/system_stm32l0xx.c **** 
 239:user_app/mcu_core/system_stm32l0xx.c ****       if (pllsource == 0x00U)
 240:user_app/mcu_core/system_stm32l0xx.c ****       {
 241:user_app/mcu_core/system_stm32l0xx.c ****         /* HSI oscillator clock selected as PLL clock entry */
 242:user_app/mcu_core/system_stm32l0xx.c ****         if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 243:user_app/mcu_core/system_stm32l0xx.c ****         {
 244:user_app/mcu_core/system_stm32l0xx.c ****           SystemCoreClock = (((HSI_VALUE / 4U) * pllmul) / plldiv);
 245:user_app/mcu_core/system_stm32l0xx.c ****         }
 246:user_app/mcu_core/system_stm32l0xx.c ****         else
 247:user_app/mcu_core/system_stm32l0xx.c ****         {
 248:user_app/mcu_core/system_stm32l0xx.c ****           SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
 249:user_app/mcu_core/system_stm32l0xx.c ****         }
 250:user_app/mcu_core/system_stm32l0xx.c ****       }
 251:user_app/mcu_core/system_stm32l0xx.c ****       else
 252:user_app/mcu_core/system_stm32l0xx.c ****       {
 253:user_app/mcu_core/system_stm32l0xx.c ****         /* HSE selected as PLL clock entry */
 254:user_app/mcu_core/system_stm32l0xx.c ****         SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
 255:user_app/mcu_core/system_stm32l0xx.c ****       }
 256:user_app/mcu_core/system_stm32l0xx.c ****       break;
 257:user_app/mcu_core/system_stm32l0xx.c ****   }
 258:user_app/mcu_core/system_stm32l0xx.c ****   /* Compute HCLK clock frequency --------------------------------------------*/
 259:user_app/mcu_core/system_stm32l0xx.c ****   /* Get HCLK prescaler */
 260:user_app/mcu_core/system_stm32l0xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 162              		.loc 1 260 3 view .LVU41
 163              		.loc 1 260 28 is_stmt 0 view .LVU42
 164 0028 E368     		ldr	r3, [r4, #12]
 165              	.LVL5:
 261:user_app/mcu_core/system_stm32l0xx.c ****   /* HCLK clock frequency */
 262:user_app/mcu_core/system_stm32l0xx.c ****   SystemCoreClock >>= tmp;
 166              		.loc 1 262 3 is_stmt 1 view .LVU43
 260:user_app/mcu_core/system_stm32l0xx.c ****   /* HCLK clock frequency */
 167              		.loc 1 260 7 is_stmt 0 view .LVU44
 168 002a 174A     		ldr	r2, .L14+8
 260:user_app/mcu_core/system_stm32l0xx.c ****   /* HCLK clock frequency */
 169              		.loc 1 260 52 view .LVU45
 170 002c 1B06     		lsls	r3, r3, #24
 171              	.LVL6:
 260:user_app/mcu_core/system_stm32l0xx.c ****   /* HCLK clock frequency */
 172              		.loc 1 260 52 view .LVU46
 173 002e 1B0F     		lsrs	r3, r3, #28
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s 			page 9


 260:user_app/mcu_core/system_stm32l0xx.c ****   /* HCLK clock frequency */
 174              		.loc 1 260 7 view .LVU47
 175 0030 D35C     		ldrb	r3, [r2, r3]
 176              		.loc 1 262 19 view .LVU48
 177 0032 2A68     		ldr	r2, [r5]
 263:user_app/mcu_core/system_stm32l0xx.c **** }
 178              		.loc 1 263 1 view .LVU49
 179              		@ sp needed
 262:user_app/mcu_core/system_stm32l0xx.c **** }
 180              		.loc 1 262 19 view .LVU50
 181 0034 DA40     		lsrs	r2, r2, r3
 182 0036 2A60     		str	r2, [r5]
 183              		.loc 1 263 1 view .LVU51
 184 0038 70BD     		pop	{r4, r5, r6, pc}
 185              	.LVL7:
 186              	.L5:
 218:user_app/mcu_core/system_stm32l0xx.c ****       {
 187              		.loc 1 218 7 is_stmt 1 view .LVU52
 218:user_app/mcu_core/system_stm32l0xx.c ****       {
 188              		.loc 1 218 15 is_stmt 0 view .LVU53
 189 003a 2368     		ldr	r3, [r4]
 190              	.LVL8:
 218:user_app/mcu_core/system_stm32l0xx.c ****       {
 191              		.loc 1 218 10 view .LVU54
 192 003c DB06     		lsls	r3, r3, #27
 193 003e 02D5     		bpl	.L9
 220:user_app/mcu_core/system_stm32l0xx.c ****       }
 194              		.loc 1 220 9 is_stmt 1 view .LVU55
 220:user_app/mcu_core/system_stm32l0xx.c ****       }
 195              		.loc 1 220 25 is_stmt 0 view .LVU56
 196 0040 124B     		ldr	r3, .L14+12
 197              	.L12:
 228:user_app/mcu_core/system_stm32l0xx.c ****       break;
 198              		.loc 1 228 23 view .LVU57
 199 0042 2B60     		str	r3, [r5]
 229:user_app/mcu_core/system_stm32l0xx.c ****     default:  /* PLL used as system clock */
 200              		.loc 1 229 7 is_stmt 1 view .LVU58
 201 0044 F0E7     		b	.L8
 202              	.L9:
 224:user_app/mcu_core/system_stm32l0xx.c ****       }
 203              		.loc 1 224 9 view .LVU59
 224:user_app/mcu_core/system_stm32l0xx.c ****       }
 204              		.loc 1 224 25 is_stmt 0 view .LVU60
 205 0046 124B     		ldr	r3, .L14+16
 206 0048 FBE7     		b	.L12
 207              	.LVL9:
 208              	.L6:
 228:user_app/mcu_core/system_stm32l0xx.c ****       break;
 209              		.loc 1 228 7 is_stmt 1 view .LVU61
 228:user_app/mcu_core/system_stm32l0xx.c ****       break;
 210              		.loc 1 228 23 is_stmt 0 view .LVU62
 211 004a 124B     		ldr	r3, .L14+20
 212              	.LVL10:
 228:user_app/mcu_core/system_stm32l0xx.c ****       break;
 213              		.loc 1 228 23 view .LVU63
 214 004c F9E7     		b	.L12
 215              	.LVL11:
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s 			page 10


 216              	.L7:
 232:user_app/mcu_core/system_stm32l0xx.c ****       plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 217              		.loc 1 232 7 is_stmt 1 view .LVU64
 232:user_app/mcu_core/system_stm32l0xx.c ****       plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 218              		.loc 1 232 19 is_stmt 0 view .LVU65
 219 004e E368     		ldr	r3, [r4, #12]
 220              	.LVL12:
 233:user_app/mcu_core/system_stm32l0xx.c ****       pllmul = PLLMulTable[(pllmul >> RCC_CFGR_PLLMUL_Pos)];
 221              		.loc 1 233 7 is_stmt 1 view .LVU66
 234:user_app/mcu_core/system_stm32l0xx.c ****       plldiv = (plldiv >> RCC_CFGR_PLLDIV_Pos) + 1U;
 222              		.loc 1 234 14 is_stmt 0 view .LVU67
 223 0050 114A     		ldr	r2, .L14+24
 233:user_app/mcu_core/system_stm32l0xx.c ****       pllmul = PLLMulTable[(pllmul >> RCC_CFGR_PLLMUL_Pos)];
 224              		.loc 1 233 19 view .LVU68
 225 0052 E168     		ldr	r1, [r4, #12]
 226              	.LVL13:
 234:user_app/mcu_core/system_stm32l0xx.c ****       plldiv = (plldiv >> RCC_CFGR_PLLDIV_Pos) + 1U;
 227              		.loc 1 234 7 is_stmt 1 view .LVU69
 234:user_app/mcu_core/system_stm32l0xx.c ****       plldiv = (plldiv >> RCC_CFGR_PLLDIV_Pos) + 1U;
 228              		.loc 1 234 36 is_stmt 0 view .LVU70
 229 0054 9B02     		lsls	r3, r3, #10
 230              	.LVL14:
 234:user_app/mcu_core/system_stm32l0xx.c ****       plldiv = (plldiv >> RCC_CFGR_PLLDIV_Pos) + 1U;
 231              		.loc 1 234 36 view .LVU71
 232 0056 1B0F     		lsrs	r3, r3, #28
 234:user_app/mcu_core/system_stm32l0xx.c ****       plldiv = (plldiv >> RCC_CFGR_PLLDIV_Pos) + 1U;
 233              		.loc 1 234 14 view .LVU72
 234 0058 D35C     		ldrb	r3, [r2, r3]
 235              	.LVL15:
 235:user_app/mcu_core/system_stm32l0xx.c **** 
 236              		.loc 1 235 7 is_stmt 1 view .LVU73
 235:user_app/mcu_core/system_stm32l0xx.c **** 
 237              		.loc 1 235 24 is_stmt 0 view .LVU74
 238 005a 0902     		lsls	r1, r1, #8
 239              	.LVL16:
 237:user_app/mcu_core/system_stm32l0xx.c **** 
 240              		.loc 1 237 22 view .LVU75
 241 005c E268     		ldr	r2, [r4, #12]
 235:user_app/mcu_core/system_stm32l0xx.c **** 
 242              		.loc 1 235 24 view .LVU76
 243 005e 890F     		lsrs	r1, r1, #30
 235:user_app/mcu_core/system_stm32l0xx.c **** 
 244              		.loc 1 235 14 view .LVU77
 245 0060 0131     		adds	r1, r1, #1
 246              	.LVL17:
 237:user_app/mcu_core/system_stm32l0xx.c **** 
 247              		.loc 1 237 7 is_stmt 1 view .LVU78
 239:user_app/mcu_core/system_stm32l0xx.c ****       {
 248              		.loc 1 239 7 view .LVU79
 239:user_app/mcu_core/system_stm32l0xx.c ****       {
 249              		.loc 1 239 10 is_stmt 0 view .LVU80
 250 0062 D203     		lsls	r2, r2, #15
 251 0064 0AD4     		bmi	.L10
 252              	.LVL18:
 242:user_app/mcu_core/system_stm32l0xx.c ****         {
 253              		.loc 1 242 9 is_stmt 1 view .LVU81
 242:user_app/mcu_core/system_stm32l0xx.c ****         {
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s 			page 11


 254              		.loc 1 242 17 is_stmt 0 view .LVU82
 255 0066 2268     		ldr	r2, [r4]
 242:user_app/mcu_core/system_stm32l0xx.c ****         {
 256              		.loc 1 242 12 view .LVU83
 257 0068 D206     		lsls	r2, r2, #27
 258 006a 05D5     		bpl	.L11
 244:user_app/mcu_core/system_stm32l0xx.c ****         }
 259              		.loc 1 244 11 is_stmt 1 view .LVU84
 244:user_app/mcu_core/system_stm32l0xx.c ****         }
 260              		.loc 1 244 48 is_stmt 0 view .LVU85
 261 006c 0748     		ldr	r0, .L14+12
 262              	.L13:
 254:user_app/mcu_core/system_stm32l0xx.c ****       }
 263              		.loc 1 254 41 view .LVU86
 264 006e 5843     		muls	r0, r3
 254:user_app/mcu_core/system_stm32l0xx.c ****       }
 265              		.loc 1 254 51 view .LVU87
 266 0070 FFF7FEFF 		bl	__aeabi_uidiv
 267              	.LVL19:
 254:user_app/mcu_core/system_stm32l0xx.c ****       }
 268              		.loc 1 254 25 view .LVU88
 269 0074 2860     		str	r0, [r5]
 270 0076 D7E7     		b	.L8
 271              	.LVL20:
 272              	.L11:
 248:user_app/mcu_core/system_stm32l0xx.c ****         }
 273              		.loc 1 248 11 is_stmt 1 view .LVU89
 248:user_app/mcu_core/system_stm32l0xx.c ****         }
 274              		.loc 1 248 43 is_stmt 0 view .LVU90
 275 0078 0548     		ldr	r0, .L14+16
 276 007a F8E7     		b	.L13
 277              	.L10:
 254:user_app/mcu_core/system_stm32l0xx.c ****       }
 278              		.loc 1 254 9 is_stmt 1 view .LVU91
 254:user_app/mcu_core/system_stm32l0xx.c ****       }
 279              		.loc 1 254 41 is_stmt 0 view .LVU92
 280 007c 0548     		ldr	r0, .L14+20
 281 007e F6E7     		b	.L13
 282              	.L15:
 283              		.align	2
 284              	.L14:
 285 0080 00100240 		.word	1073876992
 286 0084 00000000 		.word	.LANCHOR0
 287 0088 00000000 		.word	.LANCHOR2
 288 008c 00093D00 		.word	4000000
 289 0090 0024F400 		.word	16000000
 290 0094 00127A00 		.word	8000000
 291 0098 00000000 		.word	.LANCHOR1
 292              		.cfi_endproc
 293              	.LFE48:
 295              		.global	PLLMulTable
 296              		.global	APBPrescTable
 297              		.global	AHBPrescTable
 298              		.global	SystemCoreClock
 299              		.section	.data.SystemCoreClock,"aw"
 300              		.align	2
 301              		.set	.LANCHOR0,. + 0
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s 			page 12


 304              	SystemCoreClock:
 305 0000 00002000 		.word	2097152
 306              		.section	.rodata.AHBPrescTable,"a"
 307              		.align	2
 308              		.set	.LANCHOR2,. + 0
 311              	AHBPrescTable:
 312 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 312      00000000 
 312      01020304 
 312      06
 313 000d 070809   		.ascii	"\007\010\011"
 314              		.section	.rodata.APBPrescTable,"a"
 315              		.align	2
 318              	APBPrescTable:
 319 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 319      01020304 
 320              		.section	.rodata.PLLMulTable,"a"
 321              		.align	2
 322              		.set	.LANCHOR1,. + 0
 325              	PLLMulTable:
 326 0000 03040608 		.ascii	"\003\004\006\010\014\020\030 0"
 326      0C101820 
 326      30
 327              		.text
 328              	.Letext0:
 329              		.file 2 "/Applications/STM32CubeIDE.app/Contents/Eclipse/plugins/com.st.stm32cube.ide.mcu.external
 330              		.file 3 "/Applications/STM32CubeIDE.app/Contents/Eclipse/plugins/com.st.stm32cube.ide.mcu.external
 331              		.file 4 "smtc_bsp/arm/cmsis/core_cm0plus.h"
 332              		.file 5 "user_app/mcu_core/system_stm32l0xx.h"
 333              		.file 6 "user_app/mcu_core/stm32l073xx.h"
 334              		.file 7 "smtc_bsp/arm/stm32/stm32_hal/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal.h"
ARM GAS  /var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32l0xx.c
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s:14     .text.SystemInit:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s:22     .text.SystemInit:0000000000000000 SystemInit
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s:88     .text.SystemInit:0000000000000044 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s:100    .text.SystemCoreClockUpdate:0000000000000000 $t
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s:107    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s:285    .text.SystemCoreClockUpdate:0000000000000080 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s:325    .rodata.PLLMulTable:0000000000000000 PLLMulTable
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s:318    .rodata.APBPrescTable:0000000000000000 APBPrescTable
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s:311    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s:304    .data.SystemCoreClock:0000000000000000 SystemCoreClock
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s:300    .data.SystemCoreClock:0000000000000000 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s:307    .rodata.AHBPrescTable:0000000000000000 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s:315    .rodata.APBPrescTable:0000000000000000 $d
/var/folders/bq/yv49bw8j2kd6w3hsq868qv180000gn/T//ccYfBjvp.s:321    .rodata.PLLMulTable:0000000000000000 $d

UNDEFINED SYMBOLS
__aeabi_uidiv
__aeabi_idiv
