#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed May 25 20:09:15 2022
# Process ID: 21400
# Current directory: C:/Users/STARKer-first/Desktop/COD/lab6/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log cpu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu.tcl
# Log file: C:/Users/STARKer-first/Desktop/COD/lab6/project_1/project_1.runs/synth_1/cpu.vds
# Journal file: C:/Users/STARKer-first/Desktop/COD/lab6/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cpu.tcl -notrace
Command: synth_design -top cpu -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25004
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1136.254 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/cpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'IF' [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/IF.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/cpu.v:197]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (1#1) [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/cpu.v:197]
INFO: [Synth 8-6157] synthesizing module 'instruction_mem' [C:/Users/STARKer-first/Desktop/COD/lab6/project_1/project_1.runs/synth_1/.Xil/Vivado-21400-DESKTOP-8OP9CVU/realtime/instruction_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instruction_mem' (2#1) [C:/Users/STARKer-first/Desktop/COD/lab6/project_1/project_1.runs/synth_1/.Xil/Vivado-21400-DESKTOP-8OP9CVU/realtime/instruction_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IF' (3#1) [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/IF.v:1]
INFO: [Synth 8-6157] synthesizing module 'ID' [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/ID.v:15]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/ID.v:126]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (4#1) [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/ID.v:126]
INFO: [Synth 8-6157] synthesizing module 'rf' [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/rf.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rf' (5#1) [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/rf.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ID' (6#1) [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/ID.v:15]
WARNING: [Synth 8-689] width (32) of port connection 'wb_addr_reg' does not match port width (5) of module 'ID' [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/cpu.v:90]
INFO: [Synth 8-6157] synthesizing module 'EX' [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/EX.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (7#1) [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/cpu.v:213]
INFO: [Synth 8-6155] done synthesizing module 'mux3' (8#1) [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/cpu.v:213]
INFO: [Synth 8-6155] done synthesizing module 'EX' (9#1) [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/EX.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'wb_addr' does not match port width (5) of module 'EX' [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/cpu.v:105]
INFO: [Synth 8-6157] synthesizing module 'MEM' [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/MEM.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Users/STARKer-first/Desktop/COD/lab6/project_1/project_1.runs/synth_1/.Xil/Vivado-21400-DESKTOP-8OP9CVU/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (10#1) [C:/Users/STARKer-first/Desktop/COD/lab6/project_1/project_1.runs/synth_1/.Xil/Vivado-21400-DESKTOP-8OP9CVU/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (11#1) [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/MEM.v:1]
INFO: [Synth 8-6157] synthesizing module 'WB' [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/WB.v:1]
INFO: [Synth 8-6155] done synthesizing module 'WB' (12#1) [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/WB.v:1]
INFO: [Synth 8-6157] synthesizing module 'forward' [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/forwarding_stall.v:1]
INFO: [Synth 8-6155] done synthesizing module 'forward' (13#1) [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/forwarding_stall.v:1]
INFO: [Synth 8-6157] synthesizing module 'hazard' [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/forwarding_stall.v:27]
INFO: [Synth 8-6155] done synthesizing module 'hazard' (14#1) [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/forwarding_stall.v:27]
WARNING: [Synth 8-689] width (32) of port connection 'rde' does not match port width (5) of module 'hazard' [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/cpu.v:171]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (15#1) [C:/Users/STARKer-first/Desktop/COD/lab5/project_1/project_1.srcs/sources_1/new/cpu.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1136.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1136.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1136.254 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1136.254 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/STARKer-first/Desktop/COD/lab6/project_1/project_1.gen/sources_1/ip/instruction_mem/instruction_mem/instruction_mem_in_context.xdc] for cell 'IF/instruction_mem'
Finished Parsing XDC File [c:/Users/STARKer-first/Desktop/COD/lab6/project_1/project_1.gen/sources_1/ip/instruction_mem/instruction_mem/instruction_mem_in_context.xdc] for cell 'IF/instruction_mem'
Parsing XDC File [c:/Users/STARKer-first/Desktop/COD/lab6/project_1/project_1.gen/sources_1/ip/data_mem/data_mem/data_mem_in_context.xdc] for cell 'MEM/date_mem'
Finished Parsing XDC File [c:/Users/STARKer-first/Desktop/COD/lab6/project_1/project_1.gen/sources_1/ip/data_mem/data_mem/data_mem_in_context.xdc] for cell 'MEM/date_mem'
Parsing XDC File [C:/Users/STARKer-first/Desktop/COD/fpgaol1.xdc]
Finished Parsing XDC File [C:/Users/STARKer-first/Desktop/COD/fpgaol1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/STARKer-first/Desktop/COD/fpgaol1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1136.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1136.254 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1136.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1136.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for IF/instruction_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MEM/date_mem. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1136.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1136.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 45    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 20    
	   6 Input   32 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   8 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 31    
	   8 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1136.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1136.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1136.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1151.012 ; gain = 14.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1166.777 ; gain = 30.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1166.777 ; gain = 30.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1166.777 ; gain = 30.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1166.777 ; gain = 30.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1166.777 ; gain = 30.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1166.777 ; gain = 30.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |instruction_mem |         1|
|2     |data_mem        |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |data_mem        |     1|
|2     |instruction_mem |     1|
|3     |BUFG            |     1|
|4     |CARRY4          |    17|
|5     |LUT1            |     2|
|6     |LUT2            |    80|
|7     |LUT3            |   100|
|8     |LUT4            |    26|
|9     |LUT5            |   197|
|10    |LUT6            |   782|
|11    |MUXF7           |   256|
|12    |FDCE            |  1298|
|13    |FDPE            |     8|
|14    |FDRE            |    10|
|15    |IBUF            |     2|
|16    |OBUF            |     8|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1166.777 ; gain = 30.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1166.777 ; gain = 30.523
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1166.777 ; gain = 30.523
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1171.406 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 273 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1175.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4453321f
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1175.051 ; gain = 38.797
INFO: [Common 17-1381] The checkpoint 'C:/Users/STARKer-first/Desktop/COD/lab6/project_1/project_1.runs/synth_1/cpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_utilization_synth.rpt -pb cpu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 25 20:10:03 2022...
