cycle 0
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00000000
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000000
ctl_state 00000000

cycle 1
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00000000
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000001
ctl_state 00000001

cycle 2
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00000000
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000002
ctl_state 00000002

cycle 3
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00810001
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000003
ctl_state 00000003

cycle 4
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00810001
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000004
ctl_state 00000004

cycle 5
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00810001
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000001
aluout 00000000
cycle_counter 00000005
ctl_state 00000005

cycle 6
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00810001
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 00000006
ctl_state 00000006

cycle 7
r2 00000001
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 00810001
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 00000007
ctl_state 00000001

cycle 8
r2 00000001
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 00810001
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 00000008
ctl_state 00000002

cycle 9
r2 00000001
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 00c10001
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 00000009
ctl_state 00000003

cycle 10
r2 00000001
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 00c10001
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 0000000a
ctl_state 00000004

cycle 11
r2 00000001
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 00c10001
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 0000000b
ctl_state 00000005

cycle 12
r2 00000001
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 00c10001
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 0000000c
ctl_state 00000006

cycle 13
r2 00000001
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 00c10001
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 0000000d
ctl_state 00000001

cycle 14
r2 00000001
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 00c10001
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 0000000e
ctl_state 00000002

cycle 15
r2 00000001
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 121103e8
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 0000000f
ctl_state 00000003

cycle 16
r2 00000001
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 121103e8
opcode 00000009
dst 00000000
src0 00000002
src1 00000001
immediate 000003e8
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 00000010
ctl_state 00000004

cycle 17
r2 00000001
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 121103e8
opcode 00000009
dst 00000000
src0 00000002
src1 00000001
immediate 000003e8
alu0 00000001
alu1 000003e8
aluout 00000001
cycle_counter 00000011
ctl_state 00000005

cycle 18
r2 00000001
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 121103e8
opcode 00000009
dst 00000000
src0 00000002
src1 00000001
immediate 000003e8
alu0 00000001
alu1 000003e8
aluout 00000001
cycle_counter 00000012
ctl_state 00000006

cycle 19
r2 00000001
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 121103e8
opcode 00000009
dst 00000000
src0 00000002
src1 00000001
immediate 000003e8
alu0 00000001
alu1 000003e8
aluout 00000001
cycle_counter 00000013
ctl_state 00000001

cycle 20
r2 00000001
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 121103e8
opcode 00000009
dst 00000000
src0 00000002
src1 00000001
immediate 000003e8
alu0 00000001
alu1 000003e8
aluout 00000001
cycle_counter 00000014
ctl_state 00000002

cycle 21
r2 00000001
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 121903e9
opcode 00000009
dst 00000000
src0 00000002
src1 00000001
immediate 000003e8
alu0 00000001
alu1 000003e8
aluout 00000001
cycle_counter 00000015
ctl_state 00000003

cycle 22
r2 00000001
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 121903e9
opcode 00000009
dst 00000000
src0 00000003
src1 00000001
immediate 000003e9
alu0 00000001
alu1 000003e8
aluout 00000001
cycle_counter 00000016
ctl_state 00000004

cycle 23
r2 00000001
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 121903e9
opcode 00000009
dst 00000000
src0 00000003
src1 00000001
immediate 000003e9
alu0 00000001
alu1 000003e9
aluout 00000001
cycle_counter 00000017
ctl_state 00000005

cycle 24
r2 00000001
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 121903e9
opcode 00000009
dst 00000000
src0 00000003
src1 00000001
immediate 000003e9
alu0 00000001
alu1 000003e9
aluout 00000001
cycle_counter 00000018
ctl_state 00000006

cycle 25
r2 00000001
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 121903e9
opcode 00000009
dst 00000000
src0 00000003
src1 00000001
immediate 000003e9
alu0 00000001
alu1 000003e9
aluout 00000001
cycle_counter 00000019
ctl_state 00000001

cycle 26
r2 00000001
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 121903e9
opcode 00000009
dst 00000000
src0 00000003
src1 00000001
immediate 000003e9
alu0 00000001
alu1 000003e9
aluout 00000001
cycle_counter 0000001a
ctl_state 00000002

cycle 27
r2 00000001
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 014103ea
opcode 00000009
dst 00000000
src0 00000003
src1 00000001
immediate 000003e9
alu0 00000001
alu1 000003e9
aluout 00000001
cycle_counter 0000001b
ctl_state 00000003

cycle 28
r2 00000001
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 014103ea
opcode 00000000
dst 00000005
src0 00000000
src1 00000001
immediate 000003ea
alu0 00000001
alu1 000003e9
aluout 00000001
cycle_counter 0000001c
ctl_state 00000004

cycle 29
r2 00000001
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 014103ea
opcode 00000000
dst 00000005
src0 00000000
src1 00000001
immediate 000003ea
alu0 00000000
alu1 000003ea
aluout 00000001
cycle_counter 0000001d
ctl_state 00000005

cycle 30
r2 00000001
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 014103ea
opcode 00000000
dst 00000005
src0 00000000
src1 00000001
immediate 000003ea
alu0 00000000
alu1 000003ea
aluout 000003ea
cycle_counter 0000001e
ctl_state 00000006

cycle 31
r2 00000001
r3 00000001
r4 00000000
r5 000003ea
r6 00000000
r7 00000000
pc 00000005
inst 014103ea
opcode 00000000
dst 00000005
src0 00000000
src1 00000001
immediate 000003ea
alu0 00000000
alu1 000003ea
aluout 000003ea
cycle_counter 0000001f
ctl_state 00000001

cycle 32
r2 00000001
r3 00000001
r4 00000000
r5 000003ea
r6 00000000
r7 00000000
pc 00000005
inst 014103ea
opcode 00000000
dst 00000005
src0 00000000
src1 00000001
immediate 000003ea
alu0 00000000
alu1 000003ea
aluout 000003ea
cycle_counter 00000020
ctl_state 00000002

cycle 33
r2 00000001
r3 00000001
r4 00000000
r5 000003ea
r6 00000000
r7 00000000
pc 00000005
inst 01810410
opcode 00000000
dst 00000005
src0 00000000
src1 00000001
immediate 000003ea
alu0 00000000
alu1 000003ea
aluout 000003ea
cycle_counter 00000021
ctl_state 00000003

cycle 34
r2 00000001
r3 00000001
r4 00000000
r5 000003ea
r6 00000000
r7 00000000
pc 00000005
inst 01810410
opcode 00000000
dst 00000006
src0 00000000
src1 00000001
immediate 00000410
alu0 00000000
alu1 000003ea
aluout 000003ea
cycle_counter 00000022
ctl_state 00000004

cycle 35
r2 00000001
r3 00000001
r4 00000000
r5 000003ea
r6 00000000
r7 00000000
pc 00000005
inst 01810410
opcode 00000000
dst 00000006
src0 00000000
src1 00000001
immediate 00000410
alu0 00000000
alu1 00000410
aluout 000003ea
cycle_counter 00000023
ctl_state 00000005

cycle 36
r2 00000001
r3 00000001
r4 00000000
r5 000003ea
r6 00000000
r7 00000000
pc 00000005
inst 01810410
opcode 00000000
dst 00000006
src0 00000000
src1 00000001
immediate 00000410
alu0 00000000
alu1 00000410
aluout 00000410
cycle_counter 00000024
ctl_state 00000006

cycle 37
r2 00000001
r3 00000001
r4 00000000
r5 000003ea
r6 00000410
r7 00000000
pc 00000006
inst 01810410
opcode 00000000
dst 00000006
src0 00000000
src1 00000001
immediate 00000410
alu0 00000000
alu1 00000410
aluout 00000410
cycle_counter 00000025
ctl_state 00000001

cycle 38
r2 00000001
r3 00000001
r4 00000000
r5 000003ea
r6 00000410
r7 00000000
pc 00000006
inst 01810410
opcode 00000000
dst 00000006
src0 00000000
src1 00000001
immediate 00000410
alu0 00000000
alu1 00000410
aluout 00000410
cycle_counter 00000026
ctl_state 00000002

cycle 39
r2 00000001
r3 00000001
r4 00000000
r5 000003ea
r6 00000410
r7 00000000
pc 00000006
inst 242e000d
opcode 00000000
dst 00000006
src0 00000000
src1 00000001
immediate 00000410
alu0 00000000
alu1 00000410
aluout 00000410
cycle_counter 00000027
ctl_state 00000003

cycle 40
r2 00000001
r3 00000001
r4 00000000
r5 000003ea
r6 00000410
r7 00000000
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000410
aluout 00000410
cycle_counter 00000028
ctl_state 00000004

cycle 41
r2 00000001
r3 00000001
r4 00000000
r5 000003ea
r6 00000410
r7 00000000
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ea
alu1 00000410
aluout 00000410
cycle_counter 00000029
ctl_state 00000005

cycle 42
r2 00000001
r3 00000001
r4 00000000
r5 000003ea
r6 00000410
r7 00000000
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ea
alu1 00000410
aluout 00000000
cycle_counter 0000002a
ctl_state 00000006

cycle 43
r2 00000001
r3 00000001
r4 00000000
r5 000003ea
r6 00000410
r7 00000000
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ea
alu1 00000410
aluout 00000000
cycle_counter 0000002b
ctl_state 00000001

cycle 44
r2 00000001
r3 00000001
r4 00000000
r5 000003ea
r6 00000410
r7 00000000
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ea
alu1 00000410
aluout 00000000
cycle_counter 0000002c
ctl_state 00000002

cycle 45
r2 00000001
r3 00000001
r4 00000000
r5 000003ea
r6 00000410
r7 00000000
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ea
alu1 00000410
aluout 00000000
cycle_counter 0000002d
ctl_state 00000003

cycle 46
r2 00000001
r3 00000001
r4 00000000
r5 000003ea
r6 00000410
r7 00000000
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003ea
alu1 00000410
aluout 00000000
cycle_counter 0000002e
ctl_state 00000004

cycle 47
r2 00000001
r3 00000001
r4 00000000
r5 000003ea
r6 00000410
r7 00000000
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000001
alu1 00000001
aluout 00000000
cycle_counter 0000002f
ctl_state 00000005

cycle 48
r2 00000001
r3 00000001
r4 00000000
r5 000003ea
r6 00000410
r7 00000000
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000001
alu1 00000001
aluout 00000002
cycle_counter 00000030
ctl_state 00000006

cycle 49
r2 00000001
r3 00000001
r4 00000002
r5 000003ea
r6 00000410
r7 00000000
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000001
alu1 00000001
aluout 00000002
cycle_counter 00000031
ctl_state 00000001

cycle 50
r2 00000001
r3 00000001
r4 00000002
r5 000003ea
r6 00000410
r7 00000000
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000001
alu1 00000001
aluout 00000002
cycle_counter 00000032
ctl_state 00000002

cycle 51
r2 00000001
r3 00000001
r4 00000002
r5 000003ea
r6 00000410
r7 00000000
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000001
alu1 00000001
aluout 00000002
cycle_counter 00000033
ctl_state 00000003

cycle 52
r2 00000001
r3 00000001
r4 00000002
r5 000003ea
r6 00000410
r7 00000000
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000001
alu1 00000001
aluout 00000002
cycle_counter 00000034
ctl_state 00000004

cycle 53
r2 00000001
r3 00000001
r4 00000002
r5 000003ea
r6 00000410
r7 00000000
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000002
alu1 000003ea
aluout 00000002
cycle_counter 00000035
ctl_state 00000005

cycle 54
r2 00000001
r3 00000001
r4 00000002
r5 000003ea
r6 00000410
r7 00000000
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000002
alu1 000003ea
aluout 00000002
cycle_counter 00000036
ctl_state 00000006

cycle 55
r2 00000001
r3 00000001
r4 00000002
r5 000003ea
r6 00000410
r7 00000000
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000002
alu1 000003ea
aluout 00000002
cycle_counter 00000037
ctl_state 00000001

cycle 56
r2 00000001
r3 00000001
r4 00000002
r5 000003ea
r6 00000410
r7 00000000
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000002
alu1 000003ea
aluout 00000002
cycle_counter 00000038
ctl_state 00000002

cycle 57
r2 00000001
r3 00000001
r4 00000002
r5 000003ea
r6 00000410
r7 00000000
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000002
alu1 000003ea
aluout 00000002
cycle_counter 00000039
ctl_state 00000003

cycle 58
r2 00000001
r3 00000001
r4 00000002
r5 000003ea
r6 00000410
r7 00000000
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000002
alu1 000003ea
aluout 00000002
cycle_counter 0000003a
ctl_state 00000004

cycle 59
r2 00000001
r3 00000001
r4 00000002
r5 000003ea
r6 00000410
r7 00000000
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ea
alu1 00000001
aluout 00000002
cycle_counter 0000003b
ctl_state 00000005

cycle 60
r2 00000001
r3 00000001
r4 00000002
r5 000003ea
r6 00000410
r7 00000000
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ea
alu1 00000001
aluout 000003eb
cycle_counter 0000003c
ctl_state 00000006

cycle 61
r2 00000001
r3 00000001
r4 00000002
r5 000003eb
r6 00000410
r7 00000000
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ea
alu1 00000001
aluout 000003eb
cycle_counter 0000003d
ctl_state 00000001

cycle 62
r2 00000001
r3 00000001
r4 00000002
r5 000003eb
r6 00000410
r7 00000000
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ea
alu1 00000001
aluout 000003eb
cycle_counter 0000003e
ctl_state 00000002

cycle 63
r2 00000001
r3 00000001
r4 00000002
r5 000003eb
r6 00000410
r7 00000000
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ea
alu1 00000001
aluout 000003eb
cycle_counter 0000003f
ctl_state 00000003

cycle 64
r2 00000001
r3 00000001
r4 00000002
r5 000003eb
r6 00000410
r7 00000000
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003ea
alu1 00000001
aluout 000003eb
cycle_counter 00000040
ctl_state 00000004

cycle 65
r2 00000001
r3 00000001
r4 00000002
r5 000003eb
r6 00000410
r7 00000000
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000001
alu1 00000000
aluout 000003eb
cycle_counter 00000041
ctl_state 00000005

cycle 66
r2 00000001
r3 00000001
r4 00000002
r5 000003eb
r6 00000410
r7 00000000
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000042
ctl_state 00000006

cycle 67
r2 00000001
r3 00000001
r4 00000002
r5 000003eb
r6 00000410
r7 00000000
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000043
ctl_state 00000001

cycle 68
r2 00000001
r3 00000001
r4 00000002
r5 000003eb
r6 00000410
r7 00000000
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000044
ctl_state 00000002

cycle 69
r2 00000001
r3 00000001
r4 00000002
r5 000003eb
r6 00000410
r7 00000000
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000045
ctl_state 00000003

cycle 70
r2 00000001
r3 00000001
r4 00000002
r5 000003eb
r6 00000410
r7 00000000
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000046
ctl_state 00000004

cycle 71
r2 00000001
r3 00000001
r4 00000002
r5 000003eb
r6 00000410
r7 00000000
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000002
alu1 00000000
aluout 00000001
cycle_counter 00000047
ctl_state 00000005

cycle 72
r2 00000001
r3 00000001
r4 00000002
r5 000003eb
r6 00000410
r7 00000000
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000002
alu1 00000000
aluout 00000002
cycle_counter 00000048
ctl_state 00000006

cycle 73
r2 00000001
r3 00000002
r4 00000002
r5 000003eb
r6 00000410
r7 00000000
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000002
alu1 00000000
aluout 00000002
cycle_counter 00000049
ctl_state 00000001

cycle 74
r2 00000001
r3 00000002
r4 00000002
r5 000003eb
r6 00000410
r7 00000000
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000002
alu1 00000000
aluout 00000002
cycle_counter 0000004a
ctl_state 00000002

cycle 75
r2 00000001
r3 00000002
r4 00000002
r5 000003eb
r6 00000410
r7 00000000
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000002
alu1 00000000
aluout 00000002
cycle_counter 0000004b
ctl_state 00000003

cycle 76
r2 00000001
r3 00000002
r4 00000002
r5 000003eb
r6 00000410
r7 00000000
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000002
alu1 00000000
aluout 00000002
cycle_counter 0000004c
ctl_state 00000004

cycle 77
r2 00000001
r3 00000002
r4 00000002
r5 000003eb
r6 00000410
r7 00000000
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000002
cycle_counter 0000004d
ctl_state 00000005

cycle 78
r2 00000001
r3 00000002
r4 00000002
r5 000003eb
r6 00000410
r7 00000000
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000004e
ctl_state 00000006

cycle 79
r2 00000001
r3 00000002
r4 00000002
r5 000003eb
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000004f
ctl_state 00000001

cycle 80
r2 00000001
r3 00000002
r4 00000002
r5 000003eb
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000050
ctl_state 00000002

cycle 81
r2 00000001
r3 00000002
r4 00000002
r5 000003eb
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000051
ctl_state 00000003

cycle 82
r2 00000001
r3 00000002
r4 00000002
r5 000003eb
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000052
ctl_state 00000004

cycle 83
r2 00000001
r3 00000002
r4 00000002
r5 000003eb
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003eb
alu1 00000410
aluout 00000001
cycle_counter 00000053
ctl_state 00000005

cycle 84
r2 00000001
r3 00000002
r4 00000002
r5 000003eb
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003eb
alu1 00000410
aluout 00000000
cycle_counter 00000054
ctl_state 00000006

cycle 85
r2 00000001
r3 00000002
r4 00000002
r5 000003eb
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003eb
alu1 00000410
aluout 00000000
cycle_counter 00000055
ctl_state 00000001

cycle 86
r2 00000001
r3 00000002
r4 00000002
r5 000003eb
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003eb
alu1 00000410
aluout 00000000
cycle_counter 00000056
ctl_state 00000002

cycle 87
r2 00000001
r3 00000002
r4 00000002
r5 000003eb
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003eb
alu1 00000410
aluout 00000000
cycle_counter 00000057
ctl_state 00000003

cycle 88
r2 00000001
r3 00000002
r4 00000002
r5 000003eb
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003eb
alu1 00000410
aluout 00000000
cycle_counter 00000058
ctl_state 00000004

cycle 89
r2 00000001
r3 00000002
r4 00000002
r5 000003eb
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000001
alu1 00000002
aluout 00000000
cycle_counter 00000059
ctl_state 00000005

cycle 90
r2 00000001
r3 00000002
r4 00000002
r5 000003eb
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000001
alu1 00000002
aluout 00000003
cycle_counter 0000005a
ctl_state 00000006

cycle 91
r2 00000001
r3 00000002
r4 00000003
r5 000003eb
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000001
alu1 00000002
aluout 00000003
cycle_counter 0000005b
ctl_state 00000001

cycle 92
r2 00000001
r3 00000002
r4 00000003
r5 000003eb
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000001
alu1 00000002
aluout 00000003
cycle_counter 0000005c
ctl_state 00000002

cycle 93
r2 00000001
r3 00000002
r4 00000003
r5 000003eb
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000001
alu1 00000002
aluout 00000003
cycle_counter 0000005d
ctl_state 00000003

cycle 94
r2 00000001
r3 00000002
r4 00000003
r5 000003eb
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000001
alu1 00000002
aluout 00000003
cycle_counter 0000005e
ctl_state 00000004

cycle 95
r2 00000001
r3 00000002
r4 00000003
r5 000003eb
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000003
alu1 000003eb
aluout 00000003
cycle_counter 0000005f
ctl_state 00000005

cycle 96
r2 00000001
r3 00000002
r4 00000003
r5 000003eb
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000003
alu1 000003eb
aluout 00000003
cycle_counter 00000060
ctl_state 00000006

cycle 97
r2 00000001
r3 00000002
r4 00000003
r5 000003eb
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000003
alu1 000003eb
aluout 00000003
cycle_counter 00000061
ctl_state 00000001

cycle 98
r2 00000001
r3 00000002
r4 00000003
r5 000003eb
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000003
alu1 000003eb
aluout 00000003
cycle_counter 00000062
ctl_state 00000002

cycle 99
r2 00000001
r3 00000002
r4 00000003
r5 000003eb
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000003
alu1 000003eb
aluout 00000003
cycle_counter 00000063
ctl_state 00000003

cycle 100
r2 00000001
r3 00000002
r4 00000003
r5 000003eb
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000003
alu1 000003eb
aluout 00000003
cycle_counter 00000064
ctl_state 00000004

cycle 101
r2 00000001
r3 00000002
r4 00000003
r5 000003eb
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003eb
alu1 00000001
aluout 00000003
cycle_counter 00000065
ctl_state 00000005

cycle 102
r2 00000001
r3 00000002
r4 00000003
r5 000003eb
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003eb
alu1 00000001
aluout 000003ec
cycle_counter 00000066
ctl_state 00000006

cycle 103
r2 00000001
r3 00000002
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003eb
alu1 00000001
aluout 000003ec
cycle_counter 00000067
ctl_state 00000001

cycle 104
r2 00000001
r3 00000002
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003eb
alu1 00000001
aluout 000003ec
cycle_counter 00000068
ctl_state 00000002

cycle 105
r2 00000001
r3 00000002
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003eb
alu1 00000001
aluout 000003ec
cycle_counter 00000069
ctl_state 00000003

cycle 106
r2 00000001
r3 00000002
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003eb
alu1 00000001
aluout 000003ec
cycle_counter 0000006a
ctl_state 00000004

cycle 107
r2 00000001
r3 00000002
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000002
alu1 00000000
aluout 000003ec
cycle_counter 0000006b
ctl_state 00000005

cycle 108
r2 00000001
r3 00000002
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000002
alu1 00000000
aluout 00000002
cycle_counter 0000006c
ctl_state 00000006

cycle 109
r2 00000002
r3 00000002
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000002
alu1 00000000
aluout 00000002
cycle_counter 0000006d
ctl_state 00000001

cycle 110
r2 00000002
r3 00000002
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000002
alu1 00000000
aluout 00000002
cycle_counter 0000006e
ctl_state 00000002

cycle 111
r2 00000002
r3 00000002
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000002
alu1 00000000
aluout 00000002
cycle_counter 0000006f
ctl_state 00000003

cycle 112
r2 00000002
r3 00000002
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000002
alu1 00000000
aluout 00000002
cycle_counter 00000070
ctl_state 00000004

cycle 113
r2 00000002
r3 00000002
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000003
alu1 00000000
aluout 00000002
cycle_counter 00000071
ctl_state 00000005

cycle 114
r2 00000002
r3 00000002
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000003
alu1 00000000
aluout 00000003
cycle_counter 00000072
ctl_state 00000006

cycle 115
r2 00000002
r3 00000003
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000003
alu1 00000000
aluout 00000003
cycle_counter 00000073
ctl_state 00000001

cycle 116
r2 00000002
r3 00000003
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000003
alu1 00000000
aluout 00000003
cycle_counter 00000074
ctl_state 00000002

cycle 117
r2 00000002
r3 00000003
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000003
alu1 00000000
aluout 00000003
cycle_counter 00000075
ctl_state 00000003

cycle 118
r2 00000002
r3 00000003
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000003
alu1 00000000
aluout 00000003
cycle_counter 00000076
ctl_state 00000004

cycle 119
r2 00000002
r3 00000003
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000003
cycle_counter 00000077
ctl_state 00000005

cycle 120
r2 00000002
r3 00000003
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000078
ctl_state 00000006

cycle 121
r2 00000002
r3 00000003
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000079
ctl_state 00000001

cycle 122
r2 00000002
r3 00000003
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000007a
ctl_state 00000002

cycle 123
r2 00000002
r3 00000003
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000007b
ctl_state 00000003

cycle 124
r2 00000002
r3 00000003
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000007c
ctl_state 00000004

cycle 125
r2 00000002
r3 00000003
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ec
alu1 00000410
aluout 00000001
cycle_counter 0000007d
ctl_state 00000005

cycle 126
r2 00000002
r3 00000003
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ec
alu1 00000410
aluout 00000000
cycle_counter 0000007e
ctl_state 00000006

cycle 127
r2 00000002
r3 00000003
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ec
alu1 00000410
aluout 00000000
cycle_counter 0000007f
ctl_state 00000001

cycle 128
r2 00000002
r3 00000003
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ec
alu1 00000410
aluout 00000000
cycle_counter 00000080
ctl_state 00000002

cycle 129
r2 00000002
r3 00000003
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ec
alu1 00000410
aluout 00000000
cycle_counter 00000081
ctl_state 00000003

cycle 130
r2 00000002
r3 00000003
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003ec
alu1 00000410
aluout 00000000
cycle_counter 00000082
ctl_state 00000004

cycle 131
r2 00000002
r3 00000003
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000002
alu1 00000003
aluout 00000000
cycle_counter 00000083
ctl_state 00000005

cycle 132
r2 00000002
r3 00000003
r4 00000003
r5 000003ec
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000002
alu1 00000003
aluout 00000005
cycle_counter 00000084
ctl_state 00000006

cycle 133
r2 00000002
r3 00000003
r4 00000005
r5 000003ec
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000002
alu1 00000003
aluout 00000005
cycle_counter 00000085
ctl_state 00000001

cycle 134
r2 00000002
r3 00000003
r4 00000005
r5 000003ec
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000002
alu1 00000003
aluout 00000005
cycle_counter 00000086
ctl_state 00000002

cycle 135
r2 00000002
r3 00000003
r4 00000005
r5 000003ec
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000002
alu1 00000003
aluout 00000005
cycle_counter 00000087
ctl_state 00000003

cycle 136
r2 00000002
r3 00000003
r4 00000005
r5 000003ec
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000002
alu1 00000003
aluout 00000005
cycle_counter 00000088
ctl_state 00000004

cycle 137
r2 00000002
r3 00000003
r4 00000005
r5 000003ec
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000005
alu1 000003ec
aluout 00000005
cycle_counter 00000089
ctl_state 00000005

cycle 138
r2 00000002
r3 00000003
r4 00000005
r5 000003ec
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000005
alu1 000003ec
aluout 00000005
cycle_counter 0000008a
ctl_state 00000006

cycle 139
r2 00000002
r3 00000003
r4 00000005
r5 000003ec
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000005
alu1 000003ec
aluout 00000005
cycle_counter 0000008b
ctl_state 00000001

cycle 140
r2 00000002
r3 00000003
r4 00000005
r5 000003ec
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000005
alu1 000003ec
aluout 00000005
cycle_counter 0000008c
ctl_state 00000002

cycle 141
r2 00000002
r3 00000003
r4 00000005
r5 000003ec
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000005
alu1 000003ec
aluout 00000005
cycle_counter 0000008d
ctl_state 00000003

cycle 142
r2 00000002
r3 00000003
r4 00000005
r5 000003ec
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000005
alu1 000003ec
aluout 00000005
cycle_counter 0000008e
ctl_state 00000004

cycle 143
r2 00000002
r3 00000003
r4 00000005
r5 000003ec
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ec
alu1 00000001
aluout 00000005
cycle_counter 0000008f
ctl_state 00000005

cycle 144
r2 00000002
r3 00000003
r4 00000005
r5 000003ec
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ec
alu1 00000001
aluout 000003ed
cycle_counter 00000090
ctl_state 00000006

cycle 145
r2 00000002
r3 00000003
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ec
alu1 00000001
aluout 000003ed
cycle_counter 00000091
ctl_state 00000001

cycle 146
r2 00000002
r3 00000003
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ec
alu1 00000001
aluout 000003ed
cycle_counter 00000092
ctl_state 00000002

cycle 147
r2 00000002
r3 00000003
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ec
alu1 00000001
aluout 000003ed
cycle_counter 00000093
ctl_state 00000003

cycle 148
r2 00000002
r3 00000003
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003ec
alu1 00000001
aluout 000003ed
cycle_counter 00000094
ctl_state 00000004

cycle 149
r2 00000002
r3 00000003
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000003
alu1 00000000
aluout 000003ed
cycle_counter 00000095
ctl_state 00000005

cycle 150
r2 00000002
r3 00000003
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000003
alu1 00000000
aluout 00000003
cycle_counter 00000096
ctl_state 00000006

cycle 151
r2 00000003
r3 00000003
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000003
alu1 00000000
aluout 00000003
cycle_counter 00000097
ctl_state 00000001

cycle 152
r2 00000003
r3 00000003
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000003
alu1 00000000
aluout 00000003
cycle_counter 00000098
ctl_state 00000002

cycle 153
r2 00000003
r3 00000003
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000003
alu1 00000000
aluout 00000003
cycle_counter 00000099
ctl_state 00000003

cycle 154
r2 00000003
r3 00000003
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000003
alu1 00000000
aluout 00000003
cycle_counter 0000009a
ctl_state 00000004

cycle 155
r2 00000003
r3 00000003
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000005
alu1 00000000
aluout 00000003
cycle_counter 0000009b
ctl_state 00000005

cycle 156
r2 00000003
r3 00000003
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000005
alu1 00000000
aluout 00000005
cycle_counter 0000009c
ctl_state 00000006

cycle 157
r2 00000003
r3 00000005
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000005
alu1 00000000
aluout 00000005
cycle_counter 0000009d
ctl_state 00000001

cycle 158
r2 00000003
r3 00000005
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000005
alu1 00000000
aluout 00000005
cycle_counter 0000009e
ctl_state 00000002

cycle 159
r2 00000003
r3 00000005
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000005
alu1 00000000
aluout 00000005
cycle_counter 0000009f
ctl_state 00000003

cycle 160
r2 00000003
r3 00000005
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000005
alu1 00000000
aluout 00000005
cycle_counter 000000a0
ctl_state 00000004

cycle 161
r2 00000003
r3 00000005
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000005
cycle_counter 000000a1
ctl_state 00000005

cycle 162
r2 00000003
r3 00000005
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000a2
ctl_state 00000006

cycle 163
r2 00000003
r3 00000005
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000a3
ctl_state 00000001

cycle 164
r2 00000003
r3 00000005
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000a4
ctl_state 00000002

cycle 165
r2 00000003
r3 00000005
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000a5
ctl_state 00000003

cycle 166
r2 00000003
r3 00000005
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000a6
ctl_state 00000004

cycle 167
r2 00000003
r3 00000005
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ed
alu1 00000410
aluout 00000001
cycle_counter 000000a7
ctl_state 00000005

cycle 168
r2 00000003
r3 00000005
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ed
alu1 00000410
aluout 00000000
cycle_counter 000000a8
ctl_state 00000006

cycle 169
r2 00000003
r3 00000005
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ed
alu1 00000410
aluout 00000000
cycle_counter 000000a9
ctl_state 00000001

cycle 170
r2 00000003
r3 00000005
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ed
alu1 00000410
aluout 00000000
cycle_counter 000000aa
ctl_state 00000002

cycle 171
r2 00000003
r3 00000005
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ed
alu1 00000410
aluout 00000000
cycle_counter 000000ab
ctl_state 00000003

cycle 172
r2 00000003
r3 00000005
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003ed
alu1 00000410
aluout 00000000
cycle_counter 000000ac
ctl_state 00000004

cycle 173
r2 00000003
r3 00000005
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000003
alu1 00000005
aluout 00000000
cycle_counter 000000ad
ctl_state 00000005

cycle 174
r2 00000003
r3 00000005
r4 00000005
r5 000003ed
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000003
alu1 00000005
aluout 00000008
cycle_counter 000000ae
ctl_state 00000006

cycle 175
r2 00000003
r3 00000005
r4 00000008
r5 000003ed
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000003
alu1 00000005
aluout 00000008
cycle_counter 000000af
ctl_state 00000001

cycle 176
r2 00000003
r3 00000005
r4 00000008
r5 000003ed
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000003
alu1 00000005
aluout 00000008
cycle_counter 000000b0
ctl_state 00000002

cycle 177
r2 00000003
r3 00000005
r4 00000008
r5 000003ed
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000003
alu1 00000005
aluout 00000008
cycle_counter 000000b1
ctl_state 00000003

cycle 178
r2 00000003
r3 00000005
r4 00000008
r5 000003ed
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000003
alu1 00000005
aluout 00000008
cycle_counter 000000b2
ctl_state 00000004

cycle 179
r2 00000003
r3 00000005
r4 00000008
r5 000003ed
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000008
alu1 000003ed
aluout 00000008
cycle_counter 000000b3
ctl_state 00000005

cycle 180
r2 00000003
r3 00000005
r4 00000008
r5 000003ed
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000008
alu1 000003ed
aluout 00000008
cycle_counter 000000b4
ctl_state 00000006

cycle 181
r2 00000003
r3 00000005
r4 00000008
r5 000003ed
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000008
alu1 000003ed
aluout 00000008
cycle_counter 000000b5
ctl_state 00000001

cycle 182
r2 00000003
r3 00000005
r4 00000008
r5 000003ed
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000008
alu1 000003ed
aluout 00000008
cycle_counter 000000b6
ctl_state 00000002

cycle 183
r2 00000003
r3 00000005
r4 00000008
r5 000003ed
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000008
alu1 000003ed
aluout 00000008
cycle_counter 000000b7
ctl_state 00000003

cycle 184
r2 00000003
r3 00000005
r4 00000008
r5 000003ed
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000008
alu1 000003ed
aluout 00000008
cycle_counter 000000b8
ctl_state 00000004

cycle 185
r2 00000003
r3 00000005
r4 00000008
r5 000003ed
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ed
alu1 00000001
aluout 00000008
cycle_counter 000000b9
ctl_state 00000005

cycle 186
r2 00000003
r3 00000005
r4 00000008
r5 000003ed
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ed
alu1 00000001
aluout 000003ee
cycle_counter 000000ba
ctl_state 00000006

cycle 187
r2 00000003
r3 00000005
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ed
alu1 00000001
aluout 000003ee
cycle_counter 000000bb
ctl_state 00000001

cycle 188
r2 00000003
r3 00000005
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ed
alu1 00000001
aluout 000003ee
cycle_counter 000000bc
ctl_state 00000002

cycle 189
r2 00000003
r3 00000005
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ed
alu1 00000001
aluout 000003ee
cycle_counter 000000bd
ctl_state 00000003

cycle 190
r2 00000003
r3 00000005
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003ed
alu1 00000001
aluout 000003ee
cycle_counter 000000be
ctl_state 00000004

cycle 191
r2 00000003
r3 00000005
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000005
alu1 00000000
aluout 000003ee
cycle_counter 000000bf
ctl_state 00000005

cycle 192
r2 00000003
r3 00000005
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000005
alu1 00000000
aluout 00000005
cycle_counter 000000c0
ctl_state 00000006

cycle 193
r2 00000005
r3 00000005
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000005
alu1 00000000
aluout 00000005
cycle_counter 000000c1
ctl_state 00000001

cycle 194
r2 00000005
r3 00000005
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000005
alu1 00000000
aluout 00000005
cycle_counter 000000c2
ctl_state 00000002

cycle 195
r2 00000005
r3 00000005
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000005
alu1 00000000
aluout 00000005
cycle_counter 000000c3
ctl_state 00000003

cycle 196
r2 00000005
r3 00000005
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000005
alu1 00000000
aluout 00000005
cycle_counter 000000c4
ctl_state 00000004

cycle 197
r2 00000005
r3 00000005
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000008
alu1 00000000
aluout 00000005
cycle_counter 000000c5
ctl_state 00000005

cycle 198
r2 00000005
r3 00000005
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000008
alu1 00000000
aluout 00000008
cycle_counter 000000c6
ctl_state 00000006

cycle 199
r2 00000005
r3 00000008
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000008
alu1 00000000
aluout 00000008
cycle_counter 000000c7
ctl_state 00000001

cycle 200
r2 00000005
r3 00000008
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000008
alu1 00000000
aluout 00000008
cycle_counter 000000c8
ctl_state 00000002

cycle 201
r2 00000005
r3 00000008
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000008
alu1 00000000
aluout 00000008
cycle_counter 000000c9
ctl_state 00000003

cycle 202
r2 00000005
r3 00000008
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000008
alu1 00000000
aluout 00000008
cycle_counter 000000ca
ctl_state 00000004

cycle 203
r2 00000005
r3 00000008
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000008
cycle_counter 000000cb
ctl_state 00000005

cycle 204
r2 00000005
r3 00000008
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000cc
ctl_state 00000006

cycle 205
r2 00000005
r3 00000008
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000cd
ctl_state 00000001

cycle 206
r2 00000005
r3 00000008
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000ce
ctl_state 00000002

cycle 207
r2 00000005
r3 00000008
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000cf
ctl_state 00000003

cycle 208
r2 00000005
r3 00000008
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000d0
ctl_state 00000004

cycle 209
r2 00000005
r3 00000008
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ee
alu1 00000410
aluout 00000001
cycle_counter 000000d1
ctl_state 00000005

cycle 210
r2 00000005
r3 00000008
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ee
alu1 00000410
aluout 00000000
cycle_counter 000000d2
ctl_state 00000006

cycle 211
r2 00000005
r3 00000008
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ee
alu1 00000410
aluout 00000000
cycle_counter 000000d3
ctl_state 00000001

cycle 212
r2 00000005
r3 00000008
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ee
alu1 00000410
aluout 00000000
cycle_counter 000000d4
ctl_state 00000002

cycle 213
r2 00000005
r3 00000008
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ee
alu1 00000410
aluout 00000000
cycle_counter 000000d5
ctl_state 00000003

cycle 214
r2 00000005
r3 00000008
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003ee
alu1 00000410
aluout 00000000
cycle_counter 000000d6
ctl_state 00000004

cycle 215
r2 00000005
r3 00000008
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000005
alu1 00000008
aluout 00000000
cycle_counter 000000d7
ctl_state 00000005

cycle 216
r2 00000005
r3 00000008
r4 00000008
r5 000003ee
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000005
alu1 00000008
aluout 0000000d
cycle_counter 000000d8
ctl_state 00000006

cycle 217
r2 00000005
r3 00000008
r4 0000000d
r5 000003ee
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000005
alu1 00000008
aluout 0000000d
cycle_counter 000000d9
ctl_state 00000001

cycle 218
r2 00000005
r3 00000008
r4 0000000d
r5 000003ee
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000005
alu1 00000008
aluout 0000000d
cycle_counter 000000da
ctl_state 00000002

cycle 219
r2 00000005
r3 00000008
r4 0000000d
r5 000003ee
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000005
alu1 00000008
aluout 0000000d
cycle_counter 000000db
ctl_state 00000003

cycle 220
r2 00000005
r3 00000008
r4 0000000d
r5 000003ee
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000005
alu1 00000008
aluout 0000000d
cycle_counter 000000dc
ctl_state 00000004

cycle 221
r2 00000005
r3 00000008
r4 0000000d
r5 000003ee
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0000000d
alu1 000003ee
aluout 0000000d
cycle_counter 000000dd
ctl_state 00000005

cycle 222
r2 00000005
r3 00000008
r4 0000000d
r5 000003ee
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0000000d
alu1 000003ee
aluout 0000000d
cycle_counter 000000de
ctl_state 00000006

cycle 223
r2 00000005
r3 00000008
r4 0000000d
r5 000003ee
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0000000d
alu1 000003ee
aluout 0000000d
cycle_counter 000000df
ctl_state 00000001

cycle 224
r2 00000005
r3 00000008
r4 0000000d
r5 000003ee
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0000000d
alu1 000003ee
aluout 0000000d
cycle_counter 000000e0
ctl_state 00000002

cycle 225
r2 00000005
r3 00000008
r4 0000000d
r5 000003ee
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0000000d
alu1 000003ee
aluout 0000000d
cycle_counter 000000e1
ctl_state 00000003

cycle 226
r2 00000005
r3 00000008
r4 0000000d
r5 000003ee
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000000d
alu1 000003ee
aluout 0000000d
cycle_counter 000000e2
ctl_state 00000004

cycle 227
r2 00000005
r3 00000008
r4 0000000d
r5 000003ee
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ee
alu1 00000001
aluout 0000000d
cycle_counter 000000e3
ctl_state 00000005

cycle 228
r2 00000005
r3 00000008
r4 0000000d
r5 000003ee
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ee
alu1 00000001
aluout 000003ef
cycle_counter 000000e4
ctl_state 00000006

cycle 229
r2 00000005
r3 00000008
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ee
alu1 00000001
aluout 000003ef
cycle_counter 000000e5
ctl_state 00000001

cycle 230
r2 00000005
r3 00000008
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ee
alu1 00000001
aluout 000003ef
cycle_counter 000000e6
ctl_state 00000002

cycle 231
r2 00000005
r3 00000008
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ee
alu1 00000001
aluout 000003ef
cycle_counter 000000e7
ctl_state 00000003

cycle 232
r2 00000005
r3 00000008
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003ee
alu1 00000001
aluout 000003ef
cycle_counter 000000e8
ctl_state 00000004

cycle 233
r2 00000005
r3 00000008
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000008
alu1 00000000
aluout 000003ef
cycle_counter 000000e9
ctl_state 00000005

cycle 234
r2 00000005
r3 00000008
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000008
alu1 00000000
aluout 00000008
cycle_counter 000000ea
ctl_state 00000006

cycle 235
r2 00000008
r3 00000008
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000008
alu1 00000000
aluout 00000008
cycle_counter 000000eb
ctl_state 00000001

cycle 236
r2 00000008
r3 00000008
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000008
alu1 00000000
aluout 00000008
cycle_counter 000000ec
ctl_state 00000002

cycle 237
r2 00000008
r3 00000008
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000008
alu1 00000000
aluout 00000008
cycle_counter 000000ed
ctl_state 00000003

cycle 238
r2 00000008
r3 00000008
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000008
alu1 00000000
aluout 00000008
cycle_counter 000000ee
ctl_state 00000004

cycle 239
r2 00000008
r3 00000008
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0000000d
alu1 00000000
aluout 00000008
cycle_counter 000000ef
ctl_state 00000005

cycle 240
r2 00000008
r3 00000008
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0000000d
alu1 00000000
aluout 0000000d
cycle_counter 000000f0
ctl_state 00000006

cycle 241
r2 00000008
r3 0000000d
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0000000d
alu1 00000000
aluout 0000000d
cycle_counter 000000f1
ctl_state 00000001

cycle 242
r2 00000008
r3 0000000d
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0000000d
alu1 00000000
aluout 0000000d
cycle_counter 000000f2
ctl_state 00000002

cycle 243
r2 00000008
r3 0000000d
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0000000d
alu1 00000000
aluout 0000000d
cycle_counter 000000f3
ctl_state 00000003

cycle 244
r2 00000008
r3 0000000d
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 0000000d
alu1 00000000
aluout 0000000d
cycle_counter 000000f4
ctl_state 00000004

cycle 245
r2 00000008
r3 0000000d
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 0000000d
cycle_counter 000000f5
ctl_state 00000005

cycle 246
r2 00000008
r3 0000000d
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000f6
ctl_state 00000006

cycle 247
r2 00000008
r3 0000000d
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000f7
ctl_state 00000001

cycle 248
r2 00000008
r3 0000000d
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000f8
ctl_state 00000002

cycle 249
r2 00000008
r3 0000000d
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000f9
ctl_state 00000003

cycle 250
r2 00000008
r3 0000000d
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000fa
ctl_state 00000004

cycle 251
r2 00000008
r3 0000000d
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ef
alu1 00000410
aluout 00000001
cycle_counter 000000fb
ctl_state 00000005

cycle 252
r2 00000008
r3 0000000d
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ef
alu1 00000410
aluout 00000000
cycle_counter 000000fc
ctl_state 00000006

cycle 253
r2 00000008
r3 0000000d
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ef
alu1 00000410
aluout 00000000
cycle_counter 000000fd
ctl_state 00000001

cycle 254
r2 00000008
r3 0000000d
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ef
alu1 00000410
aluout 00000000
cycle_counter 000000fe
ctl_state 00000002

cycle 255
r2 00000008
r3 0000000d
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ef
alu1 00000410
aluout 00000000
cycle_counter 000000ff
ctl_state 00000003

cycle 256
r2 00000008
r3 0000000d
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003ef
alu1 00000410
aluout 00000000
cycle_counter 00000100
ctl_state 00000004

cycle 257
r2 00000008
r3 0000000d
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000008
alu1 0000000d
aluout 00000000
cycle_counter 00000101
ctl_state 00000005

cycle 258
r2 00000008
r3 0000000d
r4 0000000d
r5 000003ef
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000008
alu1 0000000d
aluout 00000015
cycle_counter 00000102
ctl_state 00000006

cycle 259
r2 00000008
r3 0000000d
r4 00000015
r5 000003ef
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000008
alu1 0000000d
aluout 00000015
cycle_counter 00000103
ctl_state 00000001

cycle 260
r2 00000008
r3 0000000d
r4 00000015
r5 000003ef
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000008
alu1 0000000d
aluout 00000015
cycle_counter 00000104
ctl_state 00000002

cycle 261
r2 00000008
r3 0000000d
r4 00000015
r5 000003ef
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000008
alu1 0000000d
aluout 00000015
cycle_counter 00000105
ctl_state 00000003

cycle 262
r2 00000008
r3 0000000d
r4 00000015
r5 000003ef
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000008
alu1 0000000d
aluout 00000015
cycle_counter 00000106
ctl_state 00000004

cycle 263
r2 00000008
r3 0000000d
r4 00000015
r5 000003ef
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000015
alu1 000003ef
aluout 00000015
cycle_counter 00000107
ctl_state 00000005

cycle 264
r2 00000008
r3 0000000d
r4 00000015
r5 000003ef
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000015
alu1 000003ef
aluout 00000015
cycle_counter 00000108
ctl_state 00000006

cycle 265
r2 00000008
r3 0000000d
r4 00000015
r5 000003ef
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000015
alu1 000003ef
aluout 00000015
cycle_counter 00000109
ctl_state 00000001

cycle 266
r2 00000008
r3 0000000d
r4 00000015
r5 000003ef
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000015
alu1 000003ef
aluout 00000015
cycle_counter 0000010a
ctl_state 00000002

cycle 267
r2 00000008
r3 0000000d
r4 00000015
r5 000003ef
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000015
alu1 000003ef
aluout 00000015
cycle_counter 0000010b
ctl_state 00000003

cycle 268
r2 00000008
r3 0000000d
r4 00000015
r5 000003ef
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000015
alu1 000003ef
aluout 00000015
cycle_counter 0000010c
ctl_state 00000004

cycle 269
r2 00000008
r3 0000000d
r4 00000015
r5 000003ef
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ef
alu1 00000001
aluout 00000015
cycle_counter 0000010d
ctl_state 00000005

cycle 270
r2 00000008
r3 0000000d
r4 00000015
r5 000003ef
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ef
alu1 00000001
aluout 000003f0
cycle_counter 0000010e
ctl_state 00000006

cycle 271
r2 00000008
r3 0000000d
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ef
alu1 00000001
aluout 000003f0
cycle_counter 0000010f
ctl_state 00000001

cycle 272
r2 00000008
r3 0000000d
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ef
alu1 00000001
aluout 000003f0
cycle_counter 00000110
ctl_state 00000002

cycle 273
r2 00000008
r3 0000000d
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ef
alu1 00000001
aluout 000003f0
cycle_counter 00000111
ctl_state 00000003

cycle 274
r2 00000008
r3 0000000d
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003ef
alu1 00000001
aluout 000003f0
cycle_counter 00000112
ctl_state 00000004

cycle 275
r2 00000008
r3 0000000d
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000000d
alu1 00000000
aluout 000003f0
cycle_counter 00000113
ctl_state 00000005

cycle 276
r2 00000008
r3 0000000d
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000000d
alu1 00000000
aluout 0000000d
cycle_counter 00000114
ctl_state 00000006

cycle 277
r2 0000000d
r3 0000000d
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000000d
alu1 00000000
aluout 0000000d
cycle_counter 00000115
ctl_state 00000001

cycle 278
r2 0000000d
r3 0000000d
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000000d
alu1 00000000
aluout 0000000d
cycle_counter 00000116
ctl_state 00000002

cycle 279
r2 0000000d
r3 0000000d
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000000d
alu1 00000000
aluout 0000000d
cycle_counter 00000117
ctl_state 00000003

cycle 280
r2 0000000d
r3 0000000d
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0000000d
alu1 00000000
aluout 0000000d
cycle_counter 00000118
ctl_state 00000004

cycle 281
r2 0000000d
r3 0000000d
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000015
alu1 00000000
aluout 0000000d
cycle_counter 00000119
ctl_state 00000005

cycle 282
r2 0000000d
r3 0000000d
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000015
alu1 00000000
aluout 00000015
cycle_counter 0000011a
ctl_state 00000006

cycle 283
r2 0000000d
r3 00000015
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000015
alu1 00000000
aluout 00000015
cycle_counter 0000011b
ctl_state 00000001

cycle 284
r2 0000000d
r3 00000015
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000015
alu1 00000000
aluout 00000015
cycle_counter 0000011c
ctl_state 00000002

cycle 285
r2 0000000d
r3 00000015
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000015
alu1 00000000
aluout 00000015
cycle_counter 0000011d
ctl_state 00000003

cycle 286
r2 0000000d
r3 00000015
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000015
alu1 00000000
aluout 00000015
cycle_counter 0000011e
ctl_state 00000004

cycle 287
r2 0000000d
r3 00000015
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000015
cycle_counter 0000011f
ctl_state 00000005

cycle 288
r2 0000000d
r3 00000015
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000120
ctl_state 00000006

cycle 289
r2 0000000d
r3 00000015
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000121
ctl_state 00000001

cycle 290
r2 0000000d
r3 00000015
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000122
ctl_state 00000002

cycle 291
r2 0000000d
r3 00000015
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000123
ctl_state 00000003

cycle 292
r2 0000000d
r3 00000015
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000124
ctl_state 00000004

cycle 293
r2 0000000d
r3 00000015
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f0
alu1 00000410
aluout 00000001
cycle_counter 00000125
ctl_state 00000005

cycle 294
r2 0000000d
r3 00000015
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f0
alu1 00000410
aluout 00000000
cycle_counter 00000126
ctl_state 00000006

cycle 295
r2 0000000d
r3 00000015
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f0
alu1 00000410
aluout 00000000
cycle_counter 00000127
ctl_state 00000001

cycle 296
r2 0000000d
r3 00000015
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f0
alu1 00000410
aluout 00000000
cycle_counter 00000128
ctl_state 00000002

cycle 297
r2 0000000d
r3 00000015
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f0
alu1 00000410
aluout 00000000
cycle_counter 00000129
ctl_state 00000003

cycle 298
r2 0000000d
r3 00000015
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003f0
alu1 00000410
aluout 00000000
cycle_counter 0000012a
ctl_state 00000004

cycle 299
r2 0000000d
r3 00000015
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000000d
alu1 00000015
aluout 00000000
cycle_counter 0000012b
ctl_state 00000005

cycle 300
r2 0000000d
r3 00000015
r4 00000015
r5 000003f0
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000000d
alu1 00000015
aluout 00000022
cycle_counter 0000012c
ctl_state 00000006

cycle 301
r2 0000000d
r3 00000015
r4 00000022
r5 000003f0
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000000d
alu1 00000015
aluout 00000022
cycle_counter 0000012d
ctl_state 00000001

cycle 302
r2 0000000d
r3 00000015
r4 00000022
r5 000003f0
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000000d
alu1 00000015
aluout 00000022
cycle_counter 0000012e
ctl_state 00000002

cycle 303
r2 0000000d
r3 00000015
r4 00000022
r5 000003f0
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000000d
alu1 00000015
aluout 00000022
cycle_counter 0000012f
ctl_state 00000003

cycle 304
r2 0000000d
r3 00000015
r4 00000022
r5 000003f0
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0000000d
alu1 00000015
aluout 00000022
cycle_counter 00000130
ctl_state 00000004

cycle 305
r2 0000000d
r3 00000015
r4 00000022
r5 000003f0
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000022
alu1 000003f0
aluout 00000022
cycle_counter 00000131
ctl_state 00000005

cycle 306
r2 0000000d
r3 00000015
r4 00000022
r5 000003f0
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000022
alu1 000003f0
aluout 00000022
cycle_counter 00000132
ctl_state 00000006

cycle 307
r2 0000000d
r3 00000015
r4 00000022
r5 000003f0
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000022
alu1 000003f0
aluout 00000022
cycle_counter 00000133
ctl_state 00000001

cycle 308
r2 0000000d
r3 00000015
r4 00000022
r5 000003f0
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000022
alu1 000003f0
aluout 00000022
cycle_counter 00000134
ctl_state 00000002

cycle 309
r2 0000000d
r3 00000015
r4 00000022
r5 000003f0
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000022
alu1 000003f0
aluout 00000022
cycle_counter 00000135
ctl_state 00000003

cycle 310
r2 0000000d
r3 00000015
r4 00000022
r5 000003f0
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000022
alu1 000003f0
aluout 00000022
cycle_counter 00000136
ctl_state 00000004

cycle 311
r2 0000000d
r3 00000015
r4 00000022
r5 000003f0
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f0
alu1 00000001
aluout 00000022
cycle_counter 00000137
ctl_state 00000005

cycle 312
r2 0000000d
r3 00000015
r4 00000022
r5 000003f0
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f0
alu1 00000001
aluout 000003f1
cycle_counter 00000138
ctl_state 00000006

cycle 313
r2 0000000d
r3 00000015
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f0
alu1 00000001
aluout 000003f1
cycle_counter 00000139
ctl_state 00000001

cycle 314
r2 0000000d
r3 00000015
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f0
alu1 00000001
aluout 000003f1
cycle_counter 0000013a
ctl_state 00000002

cycle 315
r2 0000000d
r3 00000015
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f0
alu1 00000001
aluout 000003f1
cycle_counter 0000013b
ctl_state 00000003

cycle 316
r2 0000000d
r3 00000015
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003f0
alu1 00000001
aluout 000003f1
cycle_counter 0000013c
ctl_state 00000004

cycle 317
r2 0000000d
r3 00000015
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000015
alu1 00000000
aluout 000003f1
cycle_counter 0000013d
ctl_state 00000005

cycle 318
r2 0000000d
r3 00000015
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000015
alu1 00000000
aluout 00000015
cycle_counter 0000013e
ctl_state 00000006

cycle 319
r2 00000015
r3 00000015
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000015
alu1 00000000
aluout 00000015
cycle_counter 0000013f
ctl_state 00000001

cycle 320
r2 00000015
r3 00000015
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000015
alu1 00000000
aluout 00000015
cycle_counter 00000140
ctl_state 00000002

cycle 321
r2 00000015
r3 00000015
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000015
alu1 00000000
aluout 00000015
cycle_counter 00000141
ctl_state 00000003

cycle 322
r2 00000015
r3 00000015
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000015
alu1 00000000
aluout 00000015
cycle_counter 00000142
ctl_state 00000004

cycle 323
r2 00000015
r3 00000015
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000022
alu1 00000000
aluout 00000015
cycle_counter 00000143
ctl_state 00000005

cycle 324
r2 00000015
r3 00000015
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000022
alu1 00000000
aluout 00000022
cycle_counter 00000144
ctl_state 00000006

cycle 325
r2 00000015
r3 00000022
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000022
alu1 00000000
aluout 00000022
cycle_counter 00000145
ctl_state 00000001

cycle 326
r2 00000015
r3 00000022
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000022
alu1 00000000
aluout 00000022
cycle_counter 00000146
ctl_state 00000002

cycle 327
r2 00000015
r3 00000022
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000022
alu1 00000000
aluout 00000022
cycle_counter 00000147
ctl_state 00000003

cycle 328
r2 00000015
r3 00000022
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000022
alu1 00000000
aluout 00000022
cycle_counter 00000148
ctl_state 00000004

cycle 329
r2 00000015
r3 00000022
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000022
cycle_counter 00000149
ctl_state 00000005

cycle 330
r2 00000015
r3 00000022
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000014a
ctl_state 00000006

cycle 331
r2 00000015
r3 00000022
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000014b
ctl_state 00000001

cycle 332
r2 00000015
r3 00000022
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000014c
ctl_state 00000002

cycle 333
r2 00000015
r3 00000022
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000014d
ctl_state 00000003

cycle 334
r2 00000015
r3 00000022
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000014e
ctl_state 00000004

cycle 335
r2 00000015
r3 00000022
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f1
alu1 00000410
aluout 00000001
cycle_counter 0000014f
ctl_state 00000005

cycle 336
r2 00000015
r3 00000022
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f1
alu1 00000410
aluout 00000000
cycle_counter 00000150
ctl_state 00000006

cycle 337
r2 00000015
r3 00000022
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f1
alu1 00000410
aluout 00000000
cycle_counter 00000151
ctl_state 00000001

cycle 338
r2 00000015
r3 00000022
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f1
alu1 00000410
aluout 00000000
cycle_counter 00000152
ctl_state 00000002

cycle 339
r2 00000015
r3 00000022
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f1
alu1 00000410
aluout 00000000
cycle_counter 00000153
ctl_state 00000003

cycle 340
r2 00000015
r3 00000022
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003f1
alu1 00000410
aluout 00000000
cycle_counter 00000154
ctl_state 00000004

cycle 341
r2 00000015
r3 00000022
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000015
alu1 00000022
aluout 00000000
cycle_counter 00000155
ctl_state 00000005

cycle 342
r2 00000015
r3 00000022
r4 00000022
r5 000003f1
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000015
alu1 00000022
aluout 00000037
cycle_counter 00000156
ctl_state 00000006

cycle 343
r2 00000015
r3 00000022
r4 00000037
r5 000003f1
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000015
alu1 00000022
aluout 00000037
cycle_counter 00000157
ctl_state 00000001

cycle 344
r2 00000015
r3 00000022
r4 00000037
r5 000003f1
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000015
alu1 00000022
aluout 00000037
cycle_counter 00000158
ctl_state 00000002

cycle 345
r2 00000015
r3 00000022
r4 00000037
r5 000003f1
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000015
alu1 00000022
aluout 00000037
cycle_counter 00000159
ctl_state 00000003

cycle 346
r2 00000015
r3 00000022
r4 00000037
r5 000003f1
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000015
alu1 00000022
aluout 00000037
cycle_counter 0000015a
ctl_state 00000004

cycle 347
r2 00000015
r3 00000022
r4 00000037
r5 000003f1
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000037
alu1 000003f1
aluout 00000037
cycle_counter 0000015b
ctl_state 00000005

cycle 348
r2 00000015
r3 00000022
r4 00000037
r5 000003f1
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000037
alu1 000003f1
aluout 00000037
cycle_counter 0000015c
ctl_state 00000006

cycle 349
r2 00000015
r3 00000022
r4 00000037
r5 000003f1
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000037
alu1 000003f1
aluout 00000037
cycle_counter 0000015d
ctl_state 00000001

cycle 350
r2 00000015
r3 00000022
r4 00000037
r5 000003f1
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000037
alu1 000003f1
aluout 00000037
cycle_counter 0000015e
ctl_state 00000002

cycle 351
r2 00000015
r3 00000022
r4 00000037
r5 000003f1
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000037
alu1 000003f1
aluout 00000037
cycle_counter 0000015f
ctl_state 00000003

cycle 352
r2 00000015
r3 00000022
r4 00000037
r5 000003f1
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000037
alu1 000003f1
aluout 00000037
cycle_counter 00000160
ctl_state 00000004

cycle 353
r2 00000015
r3 00000022
r4 00000037
r5 000003f1
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f1
alu1 00000001
aluout 00000037
cycle_counter 00000161
ctl_state 00000005

cycle 354
r2 00000015
r3 00000022
r4 00000037
r5 000003f1
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f1
alu1 00000001
aluout 000003f2
cycle_counter 00000162
ctl_state 00000006

cycle 355
r2 00000015
r3 00000022
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f1
alu1 00000001
aluout 000003f2
cycle_counter 00000163
ctl_state 00000001

cycle 356
r2 00000015
r3 00000022
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f1
alu1 00000001
aluout 000003f2
cycle_counter 00000164
ctl_state 00000002

cycle 357
r2 00000015
r3 00000022
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f1
alu1 00000001
aluout 000003f2
cycle_counter 00000165
ctl_state 00000003

cycle 358
r2 00000015
r3 00000022
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003f1
alu1 00000001
aluout 000003f2
cycle_counter 00000166
ctl_state 00000004

cycle 359
r2 00000015
r3 00000022
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000022
alu1 00000000
aluout 000003f2
cycle_counter 00000167
ctl_state 00000005

cycle 360
r2 00000015
r3 00000022
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000022
alu1 00000000
aluout 00000022
cycle_counter 00000168
ctl_state 00000006

cycle 361
r2 00000022
r3 00000022
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000022
alu1 00000000
aluout 00000022
cycle_counter 00000169
ctl_state 00000001

cycle 362
r2 00000022
r3 00000022
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000022
alu1 00000000
aluout 00000022
cycle_counter 0000016a
ctl_state 00000002

cycle 363
r2 00000022
r3 00000022
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000022
alu1 00000000
aluout 00000022
cycle_counter 0000016b
ctl_state 00000003

cycle 364
r2 00000022
r3 00000022
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000022
alu1 00000000
aluout 00000022
cycle_counter 0000016c
ctl_state 00000004

cycle 365
r2 00000022
r3 00000022
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000037
alu1 00000000
aluout 00000022
cycle_counter 0000016d
ctl_state 00000005

cycle 366
r2 00000022
r3 00000022
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000037
alu1 00000000
aluout 00000037
cycle_counter 0000016e
ctl_state 00000006

cycle 367
r2 00000022
r3 00000037
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000037
alu1 00000000
aluout 00000037
cycle_counter 0000016f
ctl_state 00000001

cycle 368
r2 00000022
r3 00000037
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000037
alu1 00000000
aluout 00000037
cycle_counter 00000170
ctl_state 00000002

cycle 369
r2 00000022
r3 00000037
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000037
alu1 00000000
aluout 00000037
cycle_counter 00000171
ctl_state 00000003

cycle 370
r2 00000022
r3 00000037
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000037
alu1 00000000
aluout 00000037
cycle_counter 00000172
ctl_state 00000004

cycle 371
r2 00000022
r3 00000037
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000037
cycle_counter 00000173
ctl_state 00000005

cycle 372
r2 00000022
r3 00000037
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000174
ctl_state 00000006

cycle 373
r2 00000022
r3 00000037
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000175
ctl_state 00000001

cycle 374
r2 00000022
r3 00000037
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000176
ctl_state 00000002

cycle 375
r2 00000022
r3 00000037
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000177
ctl_state 00000003

cycle 376
r2 00000022
r3 00000037
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000178
ctl_state 00000004

cycle 377
r2 00000022
r3 00000037
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f2
alu1 00000410
aluout 00000001
cycle_counter 00000179
ctl_state 00000005

cycle 378
r2 00000022
r3 00000037
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f2
alu1 00000410
aluout 00000000
cycle_counter 0000017a
ctl_state 00000006

cycle 379
r2 00000022
r3 00000037
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f2
alu1 00000410
aluout 00000000
cycle_counter 0000017b
ctl_state 00000001

cycle 380
r2 00000022
r3 00000037
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f2
alu1 00000410
aluout 00000000
cycle_counter 0000017c
ctl_state 00000002

cycle 381
r2 00000022
r3 00000037
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f2
alu1 00000410
aluout 00000000
cycle_counter 0000017d
ctl_state 00000003

cycle 382
r2 00000022
r3 00000037
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003f2
alu1 00000410
aluout 00000000
cycle_counter 0000017e
ctl_state 00000004

cycle 383
r2 00000022
r3 00000037
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000022
alu1 00000037
aluout 00000000
cycle_counter 0000017f
ctl_state 00000005

cycle 384
r2 00000022
r3 00000037
r4 00000037
r5 000003f2
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000022
alu1 00000037
aluout 00000059
cycle_counter 00000180
ctl_state 00000006

cycle 385
r2 00000022
r3 00000037
r4 00000059
r5 000003f2
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000022
alu1 00000037
aluout 00000059
cycle_counter 00000181
ctl_state 00000001

cycle 386
r2 00000022
r3 00000037
r4 00000059
r5 000003f2
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000022
alu1 00000037
aluout 00000059
cycle_counter 00000182
ctl_state 00000002

cycle 387
r2 00000022
r3 00000037
r4 00000059
r5 000003f2
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000022
alu1 00000037
aluout 00000059
cycle_counter 00000183
ctl_state 00000003

cycle 388
r2 00000022
r3 00000037
r4 00000059
r5 000003f2
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000022
alu1 00000037
aluout 00000059
cycle_counter 00000184
ctl_state 00000004

cycle 389
r2 00000022
r3 00000037
r4 00000059
r5 000003f2
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000059
alu1 000003f2
aluout 00000059
cycle_counter 00000185
ctl_state 00000005

cycle 390
r2 00000022
r3 00000037
r4 00000059
r5 000003f2
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000059
alu1 000003f2
aluout 00000059
cycle_counter 00000186
ctl_state 00000006

cycle 391
r2 00000022
r3 00000037
r4 00000059
r5 000003f2
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000059
alu1 000003f2
aluout 00000059
cycle_counter 00000187
ctl_state 00000001

cycle 392
r2 00000022
r3 00000037
r4 00000059
r5 000003f2
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000059
alu1 000003f2
aluout 00000059
cycle_counter 00000188
ctl_state 00000002

cycle 393
r2 00000022
r3 00000037
r4 00000059
r5 000003f2
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000059
alu1 000003f2
aluout 00000059
cycle_counter 00000189
ctl_state 00000003

cycle 394
r2 00000022
r3 00000037
r4 00000059
r5 000003f2
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000059
alu1 000003f2
aluout 00000059
cycle_counter 0000018a
ctl_state 00000004

cycle 395
r2 00000022
r3 00000037
r4 00000059
r5 000003f2
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f2
alu1 00000001
aluout 00000059
cycle_counter 0000018b
ctl_state 00000005

cycle 396
r2 00000022
r3 00000037
r4 00000059
r5 000003f2
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f2
alu1 00000001
aluout 000003f3
cycle_counter 0000018c
ctl_state 00000006

cycle 397
r2 00000022
r3 00000037
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f2
alu1 00000001
aluout 000003f3
cycle_counter 0000018d
ctl_state 00000001

cycle 398
r2 00000022
r3 00000037
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f2
alu1 00000001
aluout 000003f3
cycle_counter 0000018e
ctl_state 00000002

cycle 399
r2 00000022
r3 00000037
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f2
alu1 00000001
aluout 000003f3
cycle_counter 0000018f
ctl_state 00000003

cycle 400
r2 00000022
r3 00000037
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003f2
alu1 00000001
aluout 000003f3
cycle_counter 00000190
ctl_state 00000004

cycle 401
r2 00000022
r3 00000037
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000037
alu1 00000000
aluout 000003f3
cycle_counter 00000191
ctl_state 00000005

cycle 402
r2 00000022
r3 00000037
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000037
alu1 00000000
aluout 00000037
cycle_counter 00000192
ctl_state 00000006

cycle 403
r2 00000037
r3 00000037
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000037
alu1 00000000
aluout 00000037
cycle_counter 00000193
ctl_state 00000001

cycle 404
r2 00000037
r3 00000037
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000037
alu1 00000000
aluout 00000037
cycle_counter 00000194
ctl_state 00000002

cycle 405
r2 00000037
r3 00000037
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000037
alu1 00000000
aluout 00000037
cycle_counter 00000195
ctl_state 00000003

cycle 406
r2 00000037
r3 00000037
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000037
alu1 00000000
aluout 00000037
cycle_counter 00000196
ctl_state 00000004

cycle 407
r2 00000037
r3 00000037
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000059
alu1 00000000
aluout 00000037
cycle_counter 00000197
ctl_state 00000005

cycle 408
r2 00000037
r3 00000037
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000059
alu1 00000000
aluout 00000059
cycle_counter 00000198
ctl_state 00000006

cycle 409
r2 00000037
r3 00000059
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000059
alu1 00000000
aluout 00000059
cycle_counter 00000199
ctl_state 00000001

cycle 410
r2 00000037
r3 00000059
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000059
alu1 00000000
aluout 00000059
cycle_counter 0000019a
ctl_state 00000002

cycle 411
r2 00000037
r3 00000059
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000059
alu1 00000000
aluout 00000059
cycle_counter 0000019b
ctl_state 00000003

cycle 412
r2 00000037
r3 00000059
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000059
alu1 00000000
aluout 00000059
cycle_counter 0000019c
ctl_state 00000004

cycle 413
r2 00000037
r3 00000059
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000059
cycle_counter 0000019d
ctl_state 00000005

cycle 414
r2 00000037
r3 00000059
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000019e
ctl_state 00000006

cycle 415
r2 00000037
r3 00000059
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000019f
ctl_state 00000001

cycle 416
r2 00000037
r3 00000059
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000001a0
ctl_state 00000002

cycle 417
r2 00000037
r3 00000059
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000001a1
ctl_state 00000003

cycle 418
r2 00000037
r3 00000059
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000001a2
ctl_state 00000004

cycle 419
r2 00000037
r3 00000059
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f3
alu1 00000410
aluout 00000001
cycle_counter 000001a3
ctl_state 00000005

cycle 420
r2 00000037
r3 00000059
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f3
alu1 00000410
aluout 00000000
cycle_counter 000001a4
ctl_state 00000006

cycle 421
r2 00000037
r3 00000059
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f3
alu1 00000410
aluout 00000000
cycle_counter 000001a5
ctl_state 00000001

cycle 422
r2 00000037
r3 00000059
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f3
alu1 00000410
aluout 00000000
cycle_counter 000001a6
ctl_state 00000002

cycle 423
r2 00000037
r3 00000059
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f3
alu1 00000410
aluout 00000000
cycle_counter 000001a7
ctl_state 00000003

cycle 424
r2 00000037
r3 00000059
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003f3
alu1 00000410
aluout 00000000
cycle_counter 000001a8
ctl_state 00000004

cycle 425
r2 00000037
r3 00000059
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000037
alu1 00000059
aluout 00000000
cycle_counter 000001a9
ctl_state 00000005

cycle 426
r2 00000037
r3 00000059
r4 00000059
r5 000003f3
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000037
alu1 00000059
aluout 00000090
cycle_counter 000001aa
ctl_state 00000006

cycle 427
r2 00000037
r3 00000059
r4 00000090
r5 000003f3
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000037
alu1 00000059
aluout 00000090
cycle_counter 000001ab
ctl_state 00000001

cycle 428
r2 00000037
r3 00000059
r4 00000090
r5 000003f3
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000037
alu1 00000059
aluout 00000090
cycle_counter 000001ac
ctl_state 00000002

cycle 429
r2 00000037
r3 00000059
r4 00000090
r5 000003f3
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000037
alu1 00000059
aluout 00000090
cycle_counter 000001ad
ctl_state 00000003

cycle 430
r2 00000037
r3 00000059
r4 00000090
r5 000003f3
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000037
alu1 00000059
aluout 00000090
cycle_counter 000001ae
ctl_state 00000004

cycle 431
r2 00000037
r3 00000059
r4 00000090
r5 000003f3
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000090
alu1 000003f3
aluout 00000090
cycle_counter 000001af
ctl_state 00000005

cycle 432
r2 00000037
r3 00000059
r4 00000090
r5 000003f3
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000090
alu1 000003f3
aluout 00000090
cycle_counter 000001b0
ctl_state 00000006

cycle 433
r2 00000037
r3 00000059
r4 00000090
r5 000003f3
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000090
alu1 000003f3
aluout 00000090
cycle_counter 000001b1
ctl_state 00000001

cycle 434
r2 00000037
r3 00000059
r4 00000090
r5 000003f3
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000090
alu1 000003f3
aluout 00000090
cycle_counter 000001b2
ctl_state 00000002

cycle 435
r2 00000037
r3 00000059
r4 00000090
r5 000003f3
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000090
alu1 000003f3
aluout 00000090
cycle_counter 000001b3
ctl_state 00000003

cycle 436
r2 00000037
r3 00000059
r4 00000090
r5 000003f3
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000090
alu1 000003f3
aluout 00000090
cycle_counter 000001b4
ctl_state 00000004

cycle 437
r2 00000037
r3 00000059
r4 00000090
r5 000003f3
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f3
alu1 00000001
aluout 00000090
cycle_counter 000001b5
ctl_state 00000005

cycle 438
r2 00000037
r3 00000059
r4 00000090
r5 000003f3
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f3
alu1 00000001
aluout 000003f4
cycle_counter 000001b6
ctl_state 00000006

cycle 439
r2 00000037
r3 00000059
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f3
alu1 00000001
aluout 000003f4
cycle_counter 000001b7
ctl_state 00000001

cycle 440
r2 00000037
r3 00000059
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f3
alu1 00000001
aluout 000003f4
cycle_counter 000001b8
ctl_state 00000002

cycle 441
r2 00000037
r3 00000059
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f3
alu1 00000001
aluout 000003f4
cycle_counter 000001b9
ctl_state 00000003

cycle 442
r2 00000037
r3 00000059
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003f3
alu1 00000001
aluout 000003f4
cycle_counter 000001ba
ctl_state 00000004

cycle 443
r2 00000037
r3 00000059
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000059
alu1 00000000
aluout 000003f4
cycle_counter 000001bb
ctl_state 00000005

cycle 444
r2 00000037
r3 00000059
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000059
alu1 00000000
aluout 00000059
cycle_counter 000001bc
ctl_state 00000006

cycle 445
r2 00000059
r3 00000059
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000059
alu1 00000000
aluout 00000059
cycle_counter 000001bd
ctl_state 00000001

cycle 446
r2 00000059
r3 00000059
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000059
alu1 00000000
aluout 00000059
cycle_counter 000001be
ctl_state 00000002

cycle 447
r2 00000059
r3 00000059
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000059
alu1 00000000
aluout 00000059
cycle_counter 000001bf
ctl_state 00000003

cycle 448
r2 00000059
r3 00000059
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000059
alu1 00000000
aluout 00000059
cycle_counter 000001c0
ctl_state 00000004

cycle 449
r2 00000059
r3 00000059
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000090
alu1 00000000
aluout 00000059
cycle_counter 000001c1
ctl_state 00000005

cycle 450
r2 00000059
r3 00000059
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000090
alu1 00000000
aluout 00000090
cycle_counter 000001c2
ctl_state 00000006

cycle 451
r2 00000059
r3 00000090
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000090
alu1 00000000
aluout 00000090
cycle_counter 000001c3
ctl_state 00000001

cycle 452
r2 00000059
r3 00000090
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000090
alu1 00000000
aluout 00000090
cycle_counter 000001c4
ctl_state 00000002

cycle 453
r2 00000059
r3 00000090
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000090
alu1 00000000
aluout 00000090
cycle_counter 000001c5
ctl_state 00000003

cycle 454
r2 00000059
r3 00000090
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000090
alu1 00000000
aluout 00000090
cycle_counter 000001c6
ctl_state 00000004

cycle 455
r2 00000059
r3 00000090
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000090
cycle_counter 000001c7
ctl_state 00000005

cycle 456
r2 00000059
r3 00000090
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000001c8
ctl_state 00000006

cycle 457
r2 00000059
r3 00000090
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000001c9
ctl_state 00000001

cycle 458
r2 00000059
r3 00000090
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000001ca
ctl_state 00000002

cycle 459
r2 00000059
r3 00000090
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000001cb
ctl_state 00000003

cycle 460
r2 00000059
r3 00000090
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000001cc
ctl_state 00000004

cycle 461
r2 00000059
r3 00000090
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f4
alu1 00000410
aluout 00000001
cycle_counter 000001cd
ctl_state 00000005

cycle 462
r2 00000059
r3 00000090
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f4
alu1 00000410
aluout 00000000
cycle_counter 000001ce
ctl_state 00000006

cycle 463
r2 00000059
r3 00000090
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f4
alu1 00000410
aluout 00000000
cycle_counter 000001cf
ctl_state 00000001

cycle 464
r2 00000059
r3 00000090
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f4
alu1 00000410
aluout 00000000
cycle_counter 000001d0
ctl_state 00000002

cycle 465
r2 00000059
r3 00000090
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f4
alu1 00000410
aluout 00000000
cycle_counter 000001d1
ctl_state 00000003

cycle 466
r2 00000059
r3 00000090
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003f4
alu1 00000410
aluout 00000000
cycle_counter 000001d2
ctl_state 00000004

cycle 467
r2 00000059
r3 00000090
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000059
alu1 00000090
aluout 00000000
cycle_counter 000001d3
ctl_state 00000005

cycle 468
r2 00000059
r3 00000090
r4 00000090
r5 000003f4
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000059
alu1 00000090
aluout 000000e9
cycle_counter 000001d4
ctl_state 00000006

cycle 469
r2 00000059
r3 00000090
r4 000000e9
r5 000003f4
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000059
alu1 00000090
aluout 000000e9
cycle_counter 000001d5
ctl_state 00000001

cycle 470
r2 00000059
r3 00000090
r4 000000e9
r5 000003f4
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000059
alu1 00000090
aluout 000000e9
cycle_counter 000001d6
ctl_state 00000002

cycle 471
r2 00000059
r3 00000090
r4 000000e9
r5 000003f4
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000059
alu1 00000090
aluout 000000e9
cycle_counter 000001d7
ctl_state 00000003

cycle 472
r2 00000059
r3 00000090
r4 000000e9
r5 000003f4
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000059
alu1 00000090
aluout 000000e9
cycle_counter 000001d8
ctl_state 00000004

cycle 473
r2 00000059
r3 00000090
r4 000000e9
r5 000003f4
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 000000e9
alu1 000003f4
aluout 000000e9
cycle_counter 000001d9
ctl_state 00000005

cycle 474
r2 00000059
r3 00000090
r4 000000e9
r5 000003f4
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 000000e9
alu1 000003f4
aluout 000000e9
cycle_counter 000001da
ctl_state 00000006

cycle 475
r2 00000059
r3 00000090
r4 000000e9
r5 000003f4
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 000000e9
alu1 000003f4
aluout 000000e9
cycle_counter 000001db
ctl_state 00000001

cycle 476
r2 00000059
r3 00000090
r4 000000e9
r5 000003f4
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 000000e9
alu1 000003f4
aluout 000000e9
cycle_counter 000001dc
ctl_state 00000002

cycle 477
r2 00000059
r3 00000090
r4 000000e9
r5 000003f4
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 000000e9
alu1 000003f4
aluout 000000e9
cycle_counter 000001dd
ctl_state 00000003

cycle 478
r2 00000059
r3 00000090
r4 000000e9
r5 000003f4
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000000e9
alu1 000003f4
aluout 000000e9
cycle_counter 000001de
ctl_state 00000004

cycle 479
r2 00000059
r3 00000090
r4 000000e9
r5 000003f4
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f4
alu1 00000001
aluout 000000e9
cycle_counter 000001df
ctl_state 00000005

cycle 480
r2 00000059
r3 00000090
r4 000000e9
r5 000003f4
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f4
alu1 00000001
aluout 000003f5
cycle_counter 000001e0
ctl_state 00000006

cycle 481
r2 00000059
r3 00000090
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f4
alu1 00000001
aluout 000003f5
cycle_counter 000001e1
ctl_state 00000001

cycle 482
r2 00000059
r3 00000090
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f4
alu1 00000001
aluout 000003f5
cycle_counter 000001e2
ctl_state 00000002

cycle 483
r2 00000059
r3 00000090
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f4
alu1 00000001
aluout 000003f5
cycle_counter 000001e3
ctl_state 00000003

cycle 484
r2 00000059
r3 00000090
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003f4
alu1 00000001
aluout 000003f5
cycle_counter 000001e4
ctl_state 00000004

cycle 485
r2 00000059
r3 00000090
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000090
alu1 00000000
aluout 000003f5
cycle_counter 000001e5
ctl_state 00000005

cycle 486
r2 00000059
r3 00000090
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000090
alu1 00000000
aluout 00000090
cycle_counter 000001e6
ctl_state 00000006

cycle 487
r2 00000090
r3 00000090
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000090
alu1 00000000
aluout 00000090
cycle_counter 000001e7
ctl_state 00000001

cycle 488
r2 00000090
r3 00000090
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000090
alu1 00000000
aluout 00000090
cycle_counter 000001e8
ctl_state 00000002

cycle 489
r2 00000090
r3 00000090
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000090
alu1 00000000
aluout 00000090
cycle_counter 000001e9
ctl_state 00000003

cycle 490
r2 00000090
r3 00000090
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000090
alu1 00000000
aluout 00000090
cycle_counter 000001ea
ctl_state 00000004

cycle 491
r2 00000090
r3 00000090
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 000000e9
alu1 00000000
aluout 00000090
cycle_counter 000001eb
ctl_state 00000005

cycle 492
r2 00000090
r3 00000090
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 000000e9
alu1 00000000
aluout 000000e9
cycle_counter 000001ec
ctl_state 00000006

cycle 493
r2 00000090
r3 000000e9
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 000000e9
alu1 00000000
aluout 000000e9
cycle_counter 000001ed
ctl_state 00000001

cycle 494
r2 00000090
r3 000000e9
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 000000e9
alu1 00000000
aluout 000000e9
cycle_counter 000001ee
ctl_state 00000002

cycle 495
r2 00000090
r3 000000e9
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 000000e9
alu1 00000000
aluout 000000e9
cycle_counter 000001ef
ctl_state 00000003

cycle 496
r2 00000090
r3 000000e9
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 000000e9
alu1 00000000
aluout 000000e9
cycle_counter 000001f0
ctl_state 00000004

cycle 497
r2 00000090
r3 000000e9
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 000000e9
cycle_counter 000001f1
ctl_state 00000005

cycle 498
r2 00000090
r3 000000e9
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000001f2
ctl_state 00000006

cycle 499
r2 00000090
r3 000000e9
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000001f3
ctl_state 00000001

cycle 500
r2 00000090
r3 000000e9
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000001f4
ctl_state 00000002

cycle 501
r2 00000090
r3 000000e9
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000001f5
ctl_state 00000003

cycle 502
r2 00000090
r3 000000e9
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000001f6
ctl_state 00000004

cycle 503
r2 00000090
r3 000000e9
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f5
alu1 00000410
aluout 00000001
cycle_counter 000001f7
ctl_state 00000005

cycle 504
r2 00000090
r3 000000e9
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f5
alu1 00000410
aluout 00000000
cycle_counter 000001f8
ctl_state 00000006

cycle 505
r2 00000090
r3 000000e9
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f5
alu1 00000410
aluout 00000000
cycle_counter 000001f9
ctl_state 00000001

cycle 506
r2 00000090
r3 000000e9
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f5
alu1 00000410
aluout 00000000
cycle_counter 000001fa
ctl_state 00000002

cycle 507
r2 00000090
r3 000000e9
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f5
alu1 00000410
aluout 00000000
cycle_counter 000001fb
ctl_state 00000003

cycle 508
r2 00000090
r3 000000e9
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003f5
alu1 00000410
aluout 00000000
cycle_counter 000001fc
ctl_state 00000004

cycle 509
r2 00000090
r3 000000e9
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000090
alu1 000000e9
aluout 00000000
cycle_counter 000001fd
ctl_state 00000005

cycle 510
r2 00000090
r3 000000e9
r4 000000e9
r5 000003f5
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000090
alu1 000000e9
aluout 00000179
cycle_counter 000001fe
ctl_state 00000006

cycle 511
r2 00000090
r3 000000e9
r4 00000179
r5 000003f5
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000090
alu1 000000e9
aluout 00000179
cycle_counter 000001ff
ctl_state 00000001

cycle 512
r2 00000090
r3 000000e9
r4 00000179
r5 000003f5
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000090
alu1 000000e9
aluout 00000179
cycle_counter 00000200
ctl_state 00000002

cycle 513
r2 00000090
r3 000000e9
r4 00000179
r5 000003f5
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000090
alu1 000000e9
aluout 00000179
cycle_counter 00000201
ctl_state 00000003

cycle 514
r2 00000090
r3 000000e9
r4 00000179
r5 000003f5
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000090
alu1 000000e9
aluout 00000179
cycle_counter 00000202
ctl_state 00000004

cycle 515
r2 00000090
r3 000000e9
r4 00000179
r5 000003f5
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000179
alu1 000003f5
aluout 00000179
cycle_counter 00000203
ctl_state 00000005

cycle 516
r2 00000090
r3 000000e9
r4 00000179
r5 000003f5
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000179
alu1 000003f5
aluout 00000179
cycle_counter 00000204
ctl_state 00000006

cycle 517
r2 00000090
r3 000000e9
r4 00000179
r5 000003f5
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000179
alu1 000003f5
aluout 00000179
cycle_counter 00000205
ctl_state 00000001

cycle 518
r2 00000090
r3 000000e9
r4 00000179
r5 000003f5
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000179
alu1 000003f5
aluout 00000179
cycle_counter 00000206
ctl_state 00000002

cycle 519
r2 00000090
r3 000000e9
r4 00000179
r5 000003f5
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000179
alu1 000003f5
aluout 00000179
cycle_counter 00000207
ctl_state 00000003

cycle 520
r2 00000090
r3 000000e9
r4 00000179
r5 000003f5
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000179
alu1 000003f5
aluout 00000179
cycle_counter 00000208
ctl_state 00000004

cycle 521
r2 00000090
r3 000000e9
r4 00000179
r5 000003f5
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f5
alu1 00000001
aluout 00000179
cycle_counter 00000209
ctl_state 00000005

cycle 522
r2 00000090
r3 000000e9
r4 00000179
r5 000003f5
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f5
alu1 00000001
aluout 000003f6
cycle_counter 0000020a
ctl_state 00000006

cycle 523
r2 00000090
r3 000000e9
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f5
alu1 00000001
aluout 000003f6
cycle_counter 0000020b
ctl_state 00000001

cycle 524
r2 00000090
r3 000000e9
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f5
alu1 00000001
aluout 000003f6
cycle_counter 0000020c
ctl_state 00000002

cycle 525
r2 00000090
r3 000000e9
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f5
alu1 00000001
aluout 000003f6
cycle_counter 0000020d
ctl_state 00000003

cycle 526
r2 00000090
r3 000000e9
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003f5
alu1 00000001
aluout 000003f6
cycle_counter 0000020e
ctl_state 00000004

cycle 527
r2 00000090
r3 000000e9
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000000e9
alu1 00000000
aluout 000003f6
cycle_counter 0000020f
ctl_state 00000005

cycle 528
r2 00000090
r3 000000e9
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000000e9
alu1 00000000
aluout 000000e9
cycle_counter 00000210
ctl_state 00000006

cycle 529
r2 000000e9
r3 000000e9
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000000e9
alu1 00000000
aluout 000000e9
cycle_counter 00000211
ctl_state 00000001

cycle 530
r2 000000e9
r3 000000e9
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000000e9
alu1 00000000
aluout 000000e9
cycle_counter 00000212
ctl_state 00000002

cycle 531
r2 000000e9
r3 000000e9
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000000e9
alu1 00000000
aluout 000000e9
cycle_counter 00000213
ctl_state 00000003

cycle 532
r2 000000e9
r3 000000e9
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 000000e9
alu1 00000000
aluout 000000e9
cycle_counter 00000214
ctl_state 00000004

cycle 533
r2 000000e9
r3 000000e9
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000179
alu1 00000000
aluout 000000e9
cycle_counter 00000215
ctl_state 00000005

cycle 534
r2 000000e9
r3 000000e9
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000179
alu1 00000000
aluout 00000179
cycle_counter 00000216
ctl_state 00000006

cycle 535
r2 000000e9
r3 00000179
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000179
alu1 00000000
aluout 00000179
cycle_counter 00000217
ctl_state 00000001

cycle 536
r2 000000e9
r3 00000179
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000179
alu1 00000000
aluout 00000179
cycle_counter 00000218
ctl_state 00000002

cycle 537
r2 000000e9
r3 00000179
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000179
alu1 00000000
aluout 00000179
cycle_counter 00000219
ctl_state 00000003

cycle 538
r2 000000e9
r3 00000179
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000179
alu1 00000000
aluout 00000179
cycle_counter 0000021a
ctl_state 00000004

cycle 539
r2 000000e9
r3 00000179
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000179
cycle_counter 0000021b
ctl_state 00000005

cycle 540
r2 000000e9
r3 00000179
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000021c
ctl_state 00000006

cycle 541
r2 000000e9
r3 00000179
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000021d
ctl_state 00000001

cycle 542
r2 000000e9
r3 00000179
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000021e
ctl_state 00000002

cycle 543
r2 000000e9
r3 00000179
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000021f
ctl_state 00000003

cycle 544
r2 000000e9
r3 00000179
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000220
ctl_state 00000004

cycle 545
r2 000000e9
r3 00000179
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f6
alu1 00000410
aluout 00000001
cycle_counter 00000221
ctl_state 00000005

cycle 546
r2 000000e9
r3 00000179
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f6
alu1 00000410
aluout 00000000
cycle_counter 00000222
ctl_state 00000006

cycle 547
r2 000000e9
r3 00000179
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f6
alu1 00000410
aluout 00000000
cycle_counter 00000223
ctl_state 00000001

cycle 548
r2 000000e9
r3 00000179
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f6
alu1 00000410
aluout 00000000
cycle_counter 00000224
ctl_state 00000002

cycle 549
r2 000000e9
r3 00000179
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f6
alu1 00000410
aluout 00000000
cycle_counter 00000225
ctl_state 00000003

cycle 550
r2 000000e9
r3 00000179
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003f6
alu1 00000410
aluout 00000000
cycle_counter 00000226
ctl_state 00000004

cycle 551
r2 000000e9
r3 00000179
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000000e9
alu1 00000179
aluout 00000000
cycle_counter 00000227
ctl_state 00000005

cycle 552
r2 000000e9
r3 00000179
r4 00000179
r5 000003f6
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000000e9
alu1 00000179
aluout 00000262
cycle_counter 00000228
ctl_state 00000006

cycle 553
r2 000000e9
r3 00000179
r4 00000262
r5 000003f6
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000000e9
alu1 00000179
aluout 00000262
cycle_counter 00000229
ctl_state 00000001

cycle 554
r2 000000e9
r3 00000179
r4 00000262
r5 000003f6
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000000e9
alu1 00000179
aluout 00000262
cycle_counter 0000022a
ctl_state 00000002

cycle 555
r2 000000e9
r3 00000179
r4 00000262
r5 000003f6
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000000e9
alu1 00000179
aluout 00000262
cycle_counter 0000022b
ctl_state 00000003

cycle 556
r2 000000e9
r3 00000179
r4 00000262
r5 000003f6
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 000000e9
alu1 00000179
aluout 00000262
cycle_counter 0000022c
ctl_state 00000004

cycle 557
r2 000000e9
r3 00000179
r4 00000262
r5 000003f6
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000262
alu1 000003f6
aluout 00000262
cycle_counter 0000022d
ctl_state 00000005

cycle 558
r2 000000e9
r3 00000179
r4 00000262
r5 000003f6
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000262
alu1 000003f6
aluout 00000262
cycle_counter 0000022e
ctl_state 00000006

cycle 559
r2 000000e9
r3 00000179
r4 00000262
r5 000003f6
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000262
alu1 000003f6
aluout 00000262
cycle_counter 0000022f
ctl_state 00000001

cycle 560
r2 000000e9
r3 00000179
r4 00000262
r5 000003f6
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000262
alu1 000003f6
aluout 00000262
cycle_counter 00000230
ctl_state 00000002

cycle 561
r2 000000e9
r3 00000179
r4 00000262
r5 000003f6
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000262
alu1 000003f6
aluout 00000262
cycle_counter 00000231
ctl_state 00000003

cycle 562
r2 000000e9
r3 00000179
r4 00000262
r5 000003f6
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000262
alu1 000003f6
aluout 00000262
cycle_counter 00000232
ctl_state 00000004

cycle 563
r2 000000e9
r3 00000179
r4 00000262
r5 000003f6
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f6
alu1 00000001
aluout 00000262
cycle_counter 00000233
ctl_state 00000005

cycle 564
r2 000000e9
r3 00000179
r4 00000262
r5 000003f6
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f6
alu1 00000001
aluout 000003f7
cycle_counter 00000234
ctl_state 00000006

cycle 565
r2 000000e9
r3 00000179
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f6
alu1 00000001
aluout 000003f7
cycle_counter 00000235
ctl_state 00000001

cycle 566
r2 000000e9
r3 00000179
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f6
alu1 00000001
aluout 000003f7
cycle_counter 00000236
ctl_state 00000002

cycle 567
r2 000000e9
r3 00000179
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f6
alu1 00000001
aluout 000003f7
cycle_counter 00000237
ctl_state 00000003

cycle 568
r2 000000e9
r3 00000179
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003f6
alu1 00000001
aluout 000003f7
cycle_counter 00000238
ctl_state 00000004

cycle 569
r2 000000e9
r3 00000179
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000179
alu1 00000000
aluout 000003f7
cycle_counter 00000239
ctl_state 00000005

cycle 570
r2 000000e9
r3 00000179
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000179
alu1 00000000
aluout 00000179
cycle_counter 0000023a
ctl_state 00000006

cycle 571
r2 00000179
r3 00000179
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000179
alu1 00000000
aluout 00000179
cycle_counter 0000023b
ctl_state 00000001

cycle 572
r2 00000179
r3 00000179
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000179
alu1 00000000
aluout 00000179
cycle_counter 0000023c
ctl_state 00000002

cycle 573
r2 00000179
r3 00000179
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000179
alu1 00000000
aluout 00000179
cycle_counter 0000023d
ctl_state 00000003

cycle 574
r2 00000179
r3 00000179
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000179
alu1 00000000
aluout 00000179
cycle_counter 0000023e
ctl_state 00000004

cycle 575
r2 00000179
r3 00000179
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000262
alu1 00000000
aluout 00000179
cycle_counter 0000023f
ctl_state 00000005

cycle 576
r2 00000179
r3 00000179
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000262
alu1 00000000
aluout 00000262
cycle_counter 00000240
ctl_state 00000006

cycle 577
r2 00000179
r3 00000262
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000262
alu1 00000000
aluout 00000262
cycle_counter 00000241
ctl_state 00000001

cycle 578
r2 00000179
r3 00000262
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000262
alu1 00000000
aluout 00000262
cycle_counter 00000242
ctl_state 00000002

cycle 579
r2 00000179
r3 00000262
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000262
alu1 00000000
aluout 00000262
cycle_counter 00000243
ctl_state 00000003

cycle 580
r2 00000179
r3 00000262
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000262
alu1 00000000
aluout 00000262
cycle_counter 00000244
ctl_state 00000004

cycle 581
r2 00000179
r3 00000262
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000262
cycle_counter 00000245
ctl_state 00000005

cycle 582
r2 00000179
r3 00000262
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000246
ctl_state 00000006

cycle 583
r2 00000179
r3 00000262
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000247
ctl_state 00000001

cycle 584
r2 00000179
r3 00000262
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000248
ctl_state 00000002

cycle 585
r2 00000179
r3 00000262
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000249
ctl_state 00000003

cycle 586
r2 00000179
r3 00000262
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000024a
ctl_state 00000004

cycle 587
r2 00000179
r3 00000262
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f7
alu1 00000410
aluout 00000001
cycle_counter 0000024b
ctl_state 00000005

cycle 588
r2 00000179
r3 00000262
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f7
alu1 00000410
aluout 00000000
cycle_counter 0000024c
ctl_state 00000006

cycle 589
r2 00000179
r3 00000262
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f7
alu1 00000410
aluout 00000000
cycle_counter 0000024d
ctl_state 00000001

cycle 590
r2 00000179
r3 00000262
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f7
alu1 00000410
aluout 00000000
cycle_counter 0000024e
ctl_state 00000002

cycle 591
r2 00000179
r3 00000262
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f7
alu1 00000410
aluout 00000000
cycle_counter 0000024f
ctl_state 00000003

cycle 592
r2 00000179
r3 00000262
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003f7
alu1 00000410
aluout 00000000
cycle_counter 00000250
ctl_state 00000004

cycle 593
r2 00000179
r3 00000262
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000179
alu1 00000262
aluout 00000000
cycle_counter 00000251
ctl_state 00000005

cycle 594
r2 00000179
r3 00000262
r4 00000262
r5 000003f7
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000179
alu1 00000262
aluout 000003db
cycle_counter 00000252
ctl_state 00000006

cycle 595
r2 00000179
r3 00000262
r4 000003db
r5 000003f7
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000179
alu1 00000262
aluout 000003db
cycle_counter 00000253
ctl_state 00000001

cycle 596
r2 00000179
r3 00000262
r4 000003db
r5 000003f7
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000179
alu1 00000262
aluout 000003db
cycle_counter 00000254
ctl_state 00000002

cycle 597
r2 00000179
r3 00000262
r4 000003db
r5 000003f7
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000179
alu1 00000262
aluout 000003db
cycle_counter 00000255
ctl_state 00000003

cycle 598
r2 00000179
r3 00000262
r4 000003db
r5 000003f7
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000179
alu1 00000262
aluout 000003db
cycle_counter 00000256
ctl_state 00000004

cycle 599
r2 00000179
r3 00000262
r4 000003db
r5 000003f7
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 000003db
alu1 000003f7
aluout 000003db
cycle_counter 00000257
ctl_state 00000005

cycle 600
r2 00000179
r3 00000262
r4 000003db
r5 000003f7
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 000003db
alu1 000003f7
aluout 000003db
cycle_counter 00000258
ctl_state 00000006

cycle 601
r2 00000179
r3 00000262
r4 000003db
r5 000003f7
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 000003db
alu1 000003f7
aluout 000003db
cycle_counter 00000259
ctl_state 00000001

cycle 602
r2 00000179
r3 00000262
r4 000003db
r5 000003f7
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 000003db
alu1 000003f7
aluout 000003db
cycle_counter 0000025a
ctl_state 00000002

cycle 603
r2 00000179
r3 00000262
r4 000003db
r5 000003f7
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 000003db
alu1 000003f7
aluout 000003db
cycle_counter 0000025b
ctl_state 00000003

cycle 604
r2 00000179
r3 00000262
r4 000003db
r5 000003f7
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003db
alu1 000003f7
aluout 000003db
cycle_counter 0000025c
ctl_state 00000004

cycle 605
r2 00000179
r3 00000262
r4 000003db
r5 000003f7
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f7
alu1 00000001
aluout 000003db
cycle_counter 0000025d
ctl_state 00000005

cycle 606
r2 00000179
r3 00000262
r4 000003db
r5 000003f7
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f7
alu1 00000001
aluout 000003f8
cycle_counter 0000025e
ctl_state 00000006

cycle 607
r2 00000179
r3 00000262
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f7
alu1 00000001
aluout 000003f8
cycle_counter 0000025f
ctl_state 00000001

cycle 608
r2 00000179
r3 00000262
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f7
alu1 00000001
aluout 000003f8
cycle_counter 00000260
ctl_state 00000002

cycle 609
r2 00000179
r3 00000262
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f7
alu1 00000001
aluout 000003f8
cycle_counter 00000261
ctl_state 00000003

cycle 610
r2 00000179
r3 00000262
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003f7
alu1 00000001
aluout 000003f8
cycle_counter 00000262
ctl_state 00000004

cycle 611
r2 00000179
r3 00000262
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000262
alu1 00000000
aluout 000003f8
cycle_counter 00000263
ctl_state 00000005

cycle 612
r2 00000179
r3 00000262
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000262
alu1 00000000
aluout 00000262
cycle_counter 00000264
ctl_state 00000006

cycle 613
r2 00000262
r3 00000262
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000262
alu1 00000000
aluout 00000262
cycle_counter 00000265
ctl_state 00000001

cycle 614
r2 00000262
r3 00000262
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000262
alu1 00000000
aluout 00000262
cycle_counter 00000266
ctl_state 00000002

cycle 615
r2 00000262
r3 00000262
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000262
alu1 00000000
aluout 00000262
cycle_counter 00000267
ctl_state 00000003

cycle 616
r2 00000262
r3 00000262
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000262
alu1 00000000
aluout 00000262
cycle_counter 00000268
ctl_state 00000004

cycle 617
r2 00000262
r3 00000262
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 000003db
alu1 00000000
aluout 00000262
cycle_counter 00000269
ctl_state 00000005

cycle 618
r2 00000262
r3 00000262
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 000003db
alu1 00000000
aluout 000003db
cycle_counter 0000026a
ctl_state 00000006

cycle 619
r2 00000262
r3 000003db
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 000003db
alu1 00000000
aluout 000003db
cycle_counter 0000026b
ctl_state 00000001

cycle 620
r2 00000262
r3 000003db
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 000003db
alu1 00000000
aluout 000003db
cycle_counter 0000026c
ctl_state 00000002

cycle 621
r2 00000262
r3 000003db
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 000003db
alu1 00000000
aluout 000003db
cycle_counter 0000026d
ctl_state 00000003

cycle 622
r2 00000262
r3 000003db
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 000003db
alu1 00000000
aluout 000003db
cycle_counter 0000026e
ctl_state 00000004

cycle 623
r2 00000262
r3 000003db
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 000003db
cycle_counter 0000026f
ctl_state 00000005

cycle 624
r2 00000262
r3 000003db
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000270
ctl_state 00000006

cycle 625
r2 00000262
r3 000003db
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000271
ctl_state 00000001

cycle 626
r2 00000262
r3 000003db
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000272
ctl_state 00000002

cycle 627
r2 00000262
r3 000003db
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000273
ctl_state 00000003

cycle 628
r2 00000262
r3 000003db
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000274
ctl_state 00000004

cycle 629
r2 00000262
r3 000003db
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f8
alu1 00000410
aluout 00000001
cycle_counter 00000275
ctl_state 00000005

cycle 630
r2 00000262
r3 000003db
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f8
alu1 00000410
aluout 00000000
cycle_counter 00000276
ctl_state 00000006

cycle 631
r2 00000262
r3 000003db
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f8
alu1 00000410
aluout 00000000
cycle_counter 00000277
ctl_state 00000001

cycle 632
r2 00000262
r3 000003db
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f8
alu1 00000410
aluout 00000000
cycle_counter 00000278
ctl_state 00000002

cycle 633
r2 00000262
r3 000003db
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f8
alu1 00000410
aluout 00000000
cycle_counter 00000279
ctl_state 00000003

cycle 634
r2 00000262
r3 000003db
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003f8
alu1 00000410
aluout 00000000
cycle_counter 0000027a
ctl_state 00000004

cycle 635
r2 00000262
r3 000003db
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000262
alu1 000003db
aluout 00000000
cycle_counter 0000027b
ctl_state 00000005

cycle 636
r2 00000262
r3 000003db
r4 000003db
r5 000003f8
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000262
alu1 000003db
aluout 0000063d
cycle_counter 0000027c
ctl_state 00000006

cycle 637
r2 00000262
r3 000003db
r4 0000063d
r5 000003f8
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000262
alu1 000003db
aluout 0000063d
cycle_counter 0000027d
ctl_state 00000001

cycle 638
r2 00000262
r3 000003db
r4 0000063d
r5 000003f8
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000262
alu1 000003db
aluout 0000063d
cycle_counter 0000027e
ctl_state 00000002

cycle 639
r2 00000262
r3 000003db
r4 0000063d
r5 000003f8
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000262
alu1 000003db
aluout 0000063d
cycle_counter 0000027f
ctl_state 00000003

cycle 640
r2 00000262
r3 000003db
r4 0000063d
r5 000003f8
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000262
alu1 000003db
aluout 0000063d
cycle_counter 00000280
ctl_state 00000004

cycle 641
r2 00000262
r3 000003db
r4 0000063d
r5 000003f8
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0000063d
alu1 000003f8
aluout 0000063d
cycle_counter 00000281
ctl_state 00000005

cycle 642
r2 00000262
r3 000003db
r4 0000063d
r5 000003f8
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0000063d
alu1 000003f8
aluout 0000063d
cycle_counter 00000282
ctl_state 00000006

cycle 643
r2 00000262
r3 000003db
r4 0000063d
r5 000003f8
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0000063d
alu1 000003f8
aluout 0000063d
cycle_counter 00000283
ctl_state 00000001

cycle 644
r2 00000262
r3 000003db
r4 0000063d
r5 000003f8
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0000063d
alu1 000003f8
aluout 0000063d
cycle_counter 00000284
ctl_state 00000002

cycle 645
r2 00000262
r3 000003db
r4 0000063d
r5 000003f8
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0000063d
alu1 000003f8
aluout 0000063d
cycle_counter 00000285
ctl_state 00000003

cycle 646
r2 00000262
r3 000003db
r4 0000063d
r5 000003f8
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000063d
alu1 000003f8
aluout 0000063d
cycle_counter 00000286
ctl_state 00000004

cycle 647
r2 00000262
r3 000003db
r4 0000063d
r5 000003f8
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f8
alu1 00000001
aluout 0000063d
cycle_counter 00000287
ctl_state 00000005

cycle 648
r2 00000262
r3 000003db
r4 0000063d
r5 000003f8
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f8
alu1 00000001
aluout 000003f9
cycle_counter 00000288
ctl_state 00000006

cycle 649
r2 00000262
r3 000003db
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f8
alu1 00000001
aluout 000003f9
cycle_counter 00000289
ctl_state 00000001

cycle 650
r2 00000262
r3 000003db
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f8
alu1 00000001
aluout 000003f9
cycle_counter 0000028a
ctl_state 00000002

cycle 651
r2 00000262
r3 000003db
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f8
alu1 00000001
aluout 000003f9
cycle_counter 0000028b
ctl_state 00000003

cycle 652
r2 00000262
r3 000003db
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003f8
alu1 00000001
aluout 000003f9
cycle_counter 0000028c
ctl_state 00000004

cycle 653
r2 00000262
r3 000003db
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003db
alu1 00000000
aluout 000003f9
cycle_counter 0000028d
ctl_state 00000005

cycle 654
r2 00000262
r3 000003db
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003db
alu1 00000000
aluout 000003db
cycle_counter 0000028e
ctl_state 00000006

cycle 655
r2 000003db
r3 000003db
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003db
alu1 00000000
aluout 000003db
cycle_counter 0000028f
ctl_state 00000001

cycle 656
r2 000003db
r3 000003db
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003db
alu1 00000000
aluout 000003db
cycle_counter 00000290
ctl_state 00000002

cycle 657
r2 000003db
r3 000003db
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003db
alu1 00000000
aluout 000003db
cycle_counter 00000291
ctl_state 00000003

cycle 658
r2 000003db
r3 000003db
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 000003db
alu1 00000000
aluout 000003db
cycle_counter 00000292
ctl_state 00000004

cycle 659
r2 000003db
r3 000003db
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0000063d
alu1 00000000
aluout 000003db
cycle_counter 00000293
ctl_state 00000005

cycle 660
r2 000003db
r3 000003db
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0000063d
alu1 00000000
aluout 0000063d
cycle_counter 00000294
ctl_state 00000006

cycle 661
r2 000003db
r3 0000063d
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0000063d
alu1 00000000
aluout 0000063d
cycle_counter 00000295
ctl_state 00000001

cycle 662
r2 000003db
r3 0000063d
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0000063d
alu1 00000000
aluout 0000063d
cycle_counter 00000296
ctl_state 00000002

cycle 663
r2 000003db
r3 0000063d
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0000063d
alu1 00000000
aluout 0000063d
cycle_counter 00000297
ctl_state 00000003

cycle 664
r2 000003db
r3 0000063d
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 0000063d
alu1 00000000
aluout 0000063d
cycle_counter 00000298
ctl_state 00000004

cycle 665
r2 000003db
r3 0000063d
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 0000063d
cycle_counter 00000299
ctl_state 00000005

cycle 666
r2 000003db
r3 0000063d
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000029a
ctl_state 00000006

cycle 667
r2 000003db
r3 0000063d
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000029b
ctl_state 00000001

cycle 668
r2 000003db
r3 0000063d
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000029c
ctl_state 00000002

cycle 669
r2 000003db
r3 0000063d
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000029d
ctl_state 00000003

cycle 670
r2 000003db
r3 0000063d
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000029e
ctl_state 00000004

cycle 671
r2 000003db
r3 0000063d
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f9
alu1 00000410
aluout 00000001
cycle_counter 0000029f
ctl_state 00000005

cycle 672
r2 000003db
r3 0000063d
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f9
alu1 00000410
aluout 00000000
cycle_counter 000002a0
ctl_state 00000006

cycle 673
r2 000003db
r3 0000063d
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f9
alu1 00000410
aluout 00000000
cycle_counter 000002a1
ctl_state 00000001

cycle 674
r2 000003db
r3 0000063d
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f9
alu1 00000410
aluout 00000000
cycle_counter 000002a2
ctl_state 00000002

cycle 675
r2 000003db
r3 0000063d
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003f9
alu1 00000410
aluout 00000000
cycle_counter 000002a3
ctl_state 00000003

cycle 676
r2 000003db
r3 0000063d
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003f9
alu1 00000410
aluout 00000000
cycle_counter 000002a4
ctl_state 00000004

cycle 677
r2 000003db
r3 0000063d
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003db
alu1 0000063d
aluout 00000000
cycle_counter 000002a5
ctl_state 00000005

cycle 678
r2 000003db
r3 0000063d
r4 0000063d
r5 000003f9
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003db
alu1 0000063d
aluout 00000a18
cycle_counter 000002a6
ctl_state 00000006

cycle 679
r2 000003db
r3 0000063d
r4 00000a18
r5 000003f9
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003db
alu1 0000063d
aluout 00000a18
cycle_counter 000002a7
ctl_state 00000001

cycle 680
r2 000003db
r3 0000063d
r4 00000a18
r5 000003f9
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003db
alu1 0000063d
aluout 00000a18
cycle_counter 000002a8
ctl_state 00000002

cycle 681
r2 000003db
r3 0000063d
r4 00000a18
r5 000003f9
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003db
alu1 0000063d
aluout 00000a18
cycle_counter 000002a9
ctl_state 00000003

cycle 682
r2 000003db
r3 0000063d
r4 00000a18
r5 000003f9
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 000003db
alu1 0000063d
aluout 00000a18
cycle_counter 000002aa
ctl_state 00000004

cycle 683
r2 000003db
r3 0000063d
r4 00000a18
r5 000003f9
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000a18
alu1 000003f9
aluout 00000a18
cycle_counter 000002ab
ctl_state 00000005

cycle 684
r2 000003db
r3 0000063d
r4 00000a18
r5 000003f9
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000a18
alu1 000003f9
aluout 00000a18
cycle_counter 000002ac
ctl_state 00000006

cycle 685
r2 000003db
r3 0000063d
r4 00000a18
r5 000003f9
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000a18
alu1 000003f9
aluout 00000a18
cycle_counter 000002ad
ctl_state 00000001

cycle 686
r2 000003db
r3 0000063d
r4 00000a18
r5 000003f9
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000a18
alu1 000003f9
aluout 00000a18
cycle_counter 000002ae
ctl_state 00000002

cycle 687
r2 000003db
r3 0000063d
r4 00000a18
r5 000003f9
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000a18
alu1 000003f9
aluout 00000a18
cycle_counter 000002af
ctl_state 00000003

cycle 688
r2 000003db
r3 0000063d
r4 00000a18
r5 000003f9
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000a18
alu1 000003f9
aluout 00000a18
cycle_counter 000002b0
ctl_state 00000004

cycle 689
r2 000003db
r3 0000063d
r4 00000a18
r5 000003f9
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f9
alu1 00000001
aluout 00000a18
cycle_counter 000002b1
ctl_state 00000005

cycle 690
r2 000003db
r3 0000063d
r4 00000a18
r5 000003f9
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f9
alu1 00000001
aluout 000003fa
cycle_counter 000002b2
ctl_state 00000006

cycle 691
r2 000003db
r3 0000063d
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f9
alu1 00000001
aluout 000003fa
cycle_counter 000002b3
ctl_state 00000001

cycle 692
r2 000003db
r3 0000063d
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f9
alu1 00000001
aluout 000003fa
cycle_counter 000002b4
ctl_state 00000002

cycle 693
r2 000003db
r3 0000063d
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f9
alu1 00000001
aluout 000003fa
cycle_counter 000002b5
ctl_state 00000003

cycle 694
r2 000003db
r3 0000063d
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003f9
alu1 00000001
aluout 000003fa
cycle_counter 000002b6
ctl_state 00000004

cycle 695
r2 000003db
r3 0000063d
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000063d
alu1 00000000
aluout 000003fa
cycle_counter 000002b7
ctl_state 00000005

cycle 696
r2 000003db
r3 0000063d
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000063d
alu1 00000000
aluout 0000063d
cycle_counter 000002b8
ctl_state 00000006

cycle 697
r2 0000063d
r3 0000063d
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000063d
alu1 00000000
aluout 0000063d
cycle_counter 000002b9
ctl_state 00000001

cycle 698
r2 0000063d
r3 0000063d
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000063d
alu1 00000000
aluout 0000063d
cycle_counter 000002ba
ctl_state 00000002

cycle 699
r2 0000063d
r3 0000063d
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000063d
alu1 00000000
aluout 0000063d
cycle_counter 000002bb
ctl_state 00000003

cycle 700
r2 0000063d
r3 0000063d
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0000063d
alu1 00000000
aluout 0000063d
cycle_counter 000002bc
ctl_state 00000004

cycle 701
r2 0000063d
r3 0000063d
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000a18
alu1 00000000
aluout 0000063d
cycle_counter 000002bd
ctl_state 00000005

cycle 702
r2 0000063d
r3 0000063d
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000a18
alu1 00000000
aluout 00000a18
cycle_counter 000002be
ctl_state 00000006

cycle 703
r2 0000063d
r3 00000a18
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000a18
alu1 00000000
aluout 00000a18
cycle_counter 000002bf
ctl_state 00000001

cycle 704
r2 0000063d
r3 00000a18
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000a18
alu1 00000000
aluout 00000a18
cycle_counter 000002c0
ctl_state 00000002

cycle 705
r2 0000063d
r3 00000a18
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000a18
alu1 00000000
aluout 00000a18
cycle_counter 000002c1
ctl_state 00000003

cycle 706
r2 0000063d
r3 00000a18
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000a18
alu1 00000000
aluout 00000a18
cycle_counter 000002c2
ctl_state 00000004

cycle 707
r2 0000063d
r3 00000a18
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000a18
cycle_counter 000002c3
ctl_state 00000005

cycle 708
r2 0000063d
r3 00000a18
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000002c4
ctl_state 00000006

cycle 709
r2 0000063d
r3 00000a18
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000002c5
ctl_state 00000001

cycle 710
r2 0000063d
r3 00000a18
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000002c6
ctl_state 00000002

cycle 711
r2 0000063d
r3 00000a18
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000002c7
ctl_state 00000003

cycle 712
r2 0000063d
r3 00000a18
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000002c8
ctl_state 00000004

cycle 713
r2 0000063d
r3 00000a18
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003fa
alu1 00000410
aluout 00000001
cycle_counter 000002c9
ctl_state 00000005

cycle 714
r2 0000063d
r3 00000a18
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003fa
alu1 00000410
aluout 00000000
cycle_counter 000002ca
ctl_state 00000006

cycle 715
r2 0000063d
r3 00000a18
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003fa
alu1 00000410
aluout 00000000
cycle_counter 000002cb
ctl_state 00000001

cycle 716
r2 0000063d
r3 00000a18
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003fa
alu1 00000410
aluout 00000000
cycle_counter 000002cc
ctl_state 00000002

cycle 717
r2 0000063d
r3 00000a18
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003fa
alu1 00000410
aluout 00000000
cycle_counter 000002cd
ctl_state 00000003

cycle 718
r2 0000063d
r3 00000a18
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003fa
alu1 00000410
aluout 00000000
cycle_counter 000002ce
ctl_state 00000004

cycle 719
r2 0000063d
r3 00000a18
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000063d
alu1 00000a18
aluout 00000000
cycle_counter 000002cf
ctl_state 00000005

cycle 720
r2 0000063d
r3 00000a18
r4 00000a18
r5 000003fa
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000063d
alu1 00000a18
aluout 00001055
cycle_counter 000002d0
ctl_state 00000006

cycle 721
r2 0000063d
r3 00000a18
r4 00001055
r5 000003fa
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000063d
alu1 00000a18
aluout 00001055
cycle_counter 000002d1
ctl_state 00000001

cycle 722
r2 0000063d
r3 00000a18
r4 00001055
r5 000003fa
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000063d
alu1 00000a18
aluout 00001055
cycle_counter 000002d2
ctl_state 00000002

cycle 723
r2 0000063d
r3 00000a18
r4 00001055
r5 000003fa
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000063d
alu1 00000a18
aluout 00001055
cycle_counter 000002d3
ctl_state 00000003

cycle 724
r2 0000063d
r3 00000a18
r4 00001055
r5 000003fa
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0000063d
alu1 00000a18
aluout 00001055
cycle_counter 000002d4
ctl_state 00000004

cycle 725
r2 0000063d
r3 00000a18
r4 00001055
r5 000003fa
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00001055
alu1 000003fa
aluout 00001055
cycle_counter 000002d5
ctl_state 00000005

cycle 726
r2 0000063d
r3 00000a18
r4 00001055
r5 000003fa
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00001055
alu1 000003fa
aluout 00001055
cycle_counter 000002d6
ctl_state 00000006

cycle 727
r2 0000063d
r3 00000a18
r4 00001055
r5 000003fa
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00001055
alu1 000003fa
aluout 00001055
cycle_counter 000002d7
ctl_state 00000001

cycle 728
r2 0000063d
r3 00000a18
r4 00001055
r5 000003fa
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00001055
alu1 000003fa
aluout 00001055
cycle_counter 000002d8
ctl_state 00000002

cycle 729
r2 0000063d
r3 00000a18
r4 00001055
r5 000003fa
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00001055
alu1 000003fa
aluout 00001055
cycle_counter 000002d9
ctl_state 00000003

cycle 730
r2 0000063d
r3 00000a18
r4 00001055
r5 000003fa
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00001055
alu1 000003fa
aluout 00001055
cycle_counter 000002da
ctl_state 00000004

cycle 731
r2 0000063d
r3 00000a18
r4 00001055
r5 000003fa
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003fa
alu1 00000001
aluout 00001055
cycle_counter 000002db
ctl_state 00000005

cycle 732
r2 0000063d
r3 00000a18
r4 00001055
r5 000003fa
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003fa
alu1 00000001
aluout 000003fb
cycle_counter 000002dc
ctl_state 00000006

cycle 733
r2 0000063d
r3 00000a18
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003fa
alu1 00000001
aluout 000003fb
cycle_counter 000002dd
ctl_state 00000001

cycle 734
r2 0000063d
r3 00000a18
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003fa
alu1 00000001
aluout 000003fb
cycle_counter 000002de
ctl_state 00000002

cycle 735
r2 0000063d
r3 00000a18
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003fa
alu1 00000001
aluout 000003fb
cycle_counter 000002df
ctl_state 00000003

cycle 736
r2 0000063d
r3 00000a18
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003fa
alu1 00000001
aluout 000003fb
cycle_counter 000002e0
ctl_state 00000004

cycle 737
r2 0000063d
r3 00000a18
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000a18
alu1 00000000
aluout 000003fb
cycle_counter 000002e1
ctl_state 00000005

cycle 738
r2 0000063d
r3 00000a18
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000a18
alu1 00000000
aluout 00000a18
cycle_counter 000002e2
ctl_state 00000006

cycle 739
r2 00000a18
r3 00000a18
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000a18
alu1 00000000
aluout 00000a18
cycle_counter 000002e3
ctl_state 00000001

cycle 740
r2 00000a18
r3 00000a18
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000a18
alu1 00000000
aluout 00000a18
cycle_counter 000002e4
ctl_state 00000002

cycle 741
r2 00000a18
r3 00000a18
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000a18
alu1 00000000
aluout 00000a18
cycle_counter 000002e5
ctl_state 00000003

cycle 742
r2 00000a18
r3 00000a18
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00000a18
alu1 00000000
aluout 00000a18
cycle_counter 000002e6
ctl_state 00000004

cycle 743
r2 00000a18
r3 00000a18
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00001055
alu1 00000000
aluout 00000a18
cycle_counter 000002e7
ctl_state 00000005

cycle 744
r2 00000a18
r3 00000a18
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00001055
alu1 00000000
aluout 00001055
cycle_counter 000002e8
ctl_state 00000006

cycle 745
r2 00000a18
r3 00001055
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00001055
alu1 00000000
aluout 00001055
cycle_counter 000002e9
ctl_state 00000001

cycle 746
r2 00000a18
r3 00001055
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00001055
alu1 00000000
aluout 00001055
cycle_counter 000002ea
ctl_state 00000002

cycle 747
r2 00000a18
r3 00001055
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00001055
alu1 00000000
aluout 00001055
cycle_counter 000002eb
ctl_state 00000003

cycle 748
r2 00000a18
r3 00001055
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00001055
alu1 00000000
aluout 00001055
cycle_counter 000002ec
ctl_state 00000004

cycle 749
r2 00000a18
r3 00001055
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00001055
cycle_counter 000002ed
ctl_state 00000005

cycle 750
r2 00000a18
r3 00001055
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000002ee
ctl_state 00000006

cycle 751
r2 00000a18
r3 00001055
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000002ef
ctl_state 00000001

cycle 752
r2 00000a18
r3 00001055
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000002f0
ctl_state 00000002

cycle 753
r2 00000a18
r3 00001055
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000002f1
ctl_state 00000003

cycle 754
r2 00000a18
r3 00001055
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000002f2
ctl_state 00000004

cycle 755
r2 00000a18
r3 00001055
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003fb
alu1 00000410
aluout 00000001
cycle_counter 000002f3
ctl_state 00000005

cycle 756
r2 00000a18
r3 00001055
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003fb
alu1 00000410
aluout 00000000
cycle_counter 000002f4
ctl_state 00000006

cycle 757
r2 00000a18
r3 00001055
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003fb
alu1 00000410
aluout 00000000
cycle_counter 000002f5
ctl_state 00000001

cycle 758
r2 00000a18
r3 00001055
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003fb
alu1 00000410
aluout 00000000
cycle_counter 000002f6
ctl_state 00000002

cycle 759
r2 00000a18
r3 00001055
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003fb
alu1 00000410
aluout 00000000
cycle_counter 000002f7
ctl_state 00000003

cycle 760
r2 00000a18
r3 00001055
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003fb
alu1 00000410
aluout 00000000
cycle_counter 000002f8
ctl_state 00000004

cycle 761
r2 00000a18
r3 00001055
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000a18
alu1 00001055
aluout 00000000
cycle_counter 000002f9
ctl_state 00000005

cycle 762
r2 00000a18
r3 00001055
r4 00001055
r5 000003fb
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000a18
alu1 00001055
aluout 00001a6d
cycle_counter 000002fa
ctl_state 00000006

cycle 763
r2 00000a18
r3 00001055
r4 00001a6d
r5 000003fb
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000a18
alu1 00001055
aluout 00001a6d
cycle_counter 000002fb
ctl_state 00000001

cycle 764
r2 00000a18
r3 00001055
r4 00001a6d
r5 000003fb
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000a18
alu1 00001055
aluout 00001a6d
cycle_counter 000002fc
ctl_state 00000002

cycle 765
r2 00000a18
r3 00001055
r4 00001a6d
r5 000003fb
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000a18
alu1 00001055
aluout 00001a6d
cycle_counter 000002fd
ctl_state 00000003

cycle 766
r2 00000a18
r3 00001055
r4 00001a6d
r5 000003fb
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00000a18
alu1 00001055
aluout 00001a6d
cycle_counter 000002fe
ctl_state 00000004

cycle 767
r2 00000a18
r3 00001055
r4 00001a6d
r5 000003fb
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00001a6d
alu1 000003fb
aluout 00001a6d
cycle_counter 000002ff
ctl_state 00000005

cycle 768
r2 00000a18
r3 00001055
r4 00001a6d
r5 000003fb
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00001a6d
alu1 000003fb
aluout 00001a6d
cycle_counter 00000300
ctl_state 00000006

cycle 769
r2 00000a18
r3 00001055
r4 00001a6d
r5 000003fb
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00001a6d
alu1 000003fb
aluout 00001a6d
cycle_counter 00000301
ctl_state 00000001

cycle 770
r2 00000a18
r3 00001055
r4 00001a6d
r5 000003fb
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00001a6d
alu1 000003fb
aluout 00001a6d
cycle_counter 00000302
ctl_state 00000002

cycle 771
r2 00000a18
r3 00001055
r4 00001a6d
r5 000003fb
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00001a6d
alu1 000003fb
aluout 00001a6d
cycle_counter 00000303
ctl_state 00000003

cycle 772
r2 00000a18
r3 00001055
r4 00001a6d
r5 000003fb
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00001a6d
alu1 000003fb
aluout 00001a6d
cycle_counter 00000304
ctl_state 00000004

cycle 773
r2 00000a18
r3 00001055
r4 00001a6d
r5 000003fb
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003fb
alu1 00000001
aluout 00001a6d
cycle_counter 00000305
ctl_state 00000005

cycle 774
r2 00000a18
r3 00001055
r4 00001a6d
r5 000003fb
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003fb
alu1 00000001
aluout 000003fc
cycle_counter 00000306
ctl_state 00000006

cycle 775
r2 00000a18
r3 00001055
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003fb
alu1 00000001
aluout 000003fc
cycle_counter 00000307
ctl_state 00000001

cycle 776
r2 00000a18
r3 00001055
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003fb
alu1 00000001
aluout 000003fc
cycle_counter 00000308
ctl_state 00000002

cycle 777
r2 00000a18
r3 00001055
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003fb
alu1 00000001
aluout 000003fc
cycle_counter 00000309
ctl_state 00000003

cycle 778
r2 00000a18
r3 00001055
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003fb
alu1 00000001
aluout 000003fc
cycle_counter 0000030a
ctl_state 00000004

cycle 779
r2 00000a18
r3 00001055
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00001055
alu1 00000000
aluout 000003fc
cycle_counter 0000030b
ctl_state 00000005

cycle 780
r2 00000a18
r3 00001055
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00001055
alu1 00000000
aluout 00001055
cycle_counter 0000030c
ctl_state 00000006

cycle 781
r2 00001055
r3 00001055
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00001055
alu1 00000000
aluout 00001055
cycle_counter 0000030d
ctl_state 00000001

cycle 782
r2 00001055
r3 00001055
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00001055
alu1 00000000
aluout 00001055
cycle_counter 0000030e
ctl_state 00000002

cycle 783
r2 00001055
r3 00001055
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00001055
alu1 00000000
aluout 00001055
cycle_counter 0000030f
ctl_state 00000003

cycle 784
r2 00001055
r3 00001055
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00001055
alu1 00000000
aluout 00001055
cycle_counter 00000310
ctl_state 00000004

cycle 785
r2 00001055
r3 00001055
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00001a6d
alu1 00000000
aluout 00001055
cycle_counter 00000311
ctl_state 00000005

cycle 786
r2 00001055
r3 00001055
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00001a6d
alu1 00000000
aluout 00001a6d
cycle_counter 00000312
ctl_state 00000006

cycle 787
r2 00001055
r3 00001a6d
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00001a6d
alu1 00000000
aluout 00001a6d
cycle_counter 00000313
ctl_state 00000001

cycle 788
r2 00001055
r3 00001a6d
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00001a6d
alu1 00000000
aluout 00001a6d
cycle_counter 00000314
ctl_state 00000002

cycle 789
r2 00001055
r3 00001a6d
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00001a6d
alu1 00000000
aluout 00001a6d
cycle_counter 00000315
ctl_state 00000003

cycle 790
r2 00001055
r3 00001a6d
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00001a6d
alu1 00000000
aluout 00001a6d
cycle_counter 00000316
ctl_state 00000004

cycle 791
r2 00001055
r3 00001a6d
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00001a6d
cycle_counter 00000317
ctl_state 00000005

cycle 792
r2 00001055
r3 00001a6d
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000318
ctl_state 00000006

cycle 793
r2 00001055
r3 00001a6d
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000319
ctl_state 00000001

cycle 794
r2 00001055
r3 00001a6d
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000031a
ctl_state 00000002

cycle 795
r2 00001055
r3 00001a6d
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000031b
ctl_state 00000003

cycle 796
r2 00001055
r3 00001a6d
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000031c
ctl_state 00000004

cycle 797
r2 00001055
r3 00001a6d
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003fc
alu1 00000410
aluout 00000001
cycle_counter 0000031d
ctl_state 00000005

cycle 798
r2 00001055
r3 00001a6d
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003fc
alu1 00000410
aluout 00000000
cycle_counter 0000031e
ctl_state 00000006

cycle 799
r2 00001055
r3 00001a6d
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003fc
alu1 00000410
aluout 00000000
cycle_counter 0000031f
ctl_state 00000001

cycle 800
r2 00001055
r3 00001a6d
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003fc
alu1 00000410
aluout 00000000
cycle_counter 00000320
ctl_state 00000002

cycle 801
r2 00001055
r3 00001a6d
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003fc
alu1 00000410
aluout 00000000
cycle_counter 00000321
ctl_state 00000003

cycle 802
r2 00001055
r3 00001a6d
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003fc
alu1 00000410
aluout 00000000
cycle_counter 00000322
ctl_state 00000004

cycle 803
r2 00001055
r3 00001a6d
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00001055
alu1 00001a6d
aluout 00000000
cycle_counter 00000323
ctl_state 00000005

cycle 804
r2 00001055
r3 00001a6d
r4 00001a6d
r5 000003fc
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00001055
alu1 00001a6d
aluout 00002ac2
cycle_counter 00000324
ctl_state 00000006

cycle 805
r2 00001055
r3 00001a6d
r4 00002ac2
r5 000003fc
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00001055
alu1 00001a6d
aluout 00002ac2
cycle_counter 00000325
ctl_state 00000001

cycle 806
r2 00001055
r3 00001a6d
r4 00002ac2
r5 000003fc
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00001055
alu1 00001a6d
aluout 00002ac2
cycle_counter 00000326
ctl_state 00000002

cycle 807
r2 00001055
r3 00001a6d
r4 00002ac2
r5 000003fc
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00001055
alu1 00001a6d
aluout 00002ac2
cycle_counter 00000327
ctl_state 00000003

cycle 808
r2 00001055
r3 00001a6d
r4 00002ac2
r5 000003fc
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00001055
alu1 00001a6d
aluout 00002ac2
cycle_counter 00000328
ctl_state 00000004

cycle 809
r2 00001055
r3 00001a6d
r4 00002ac2
r5 000003fc
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00002ac2
alu1 000003fc
aluout 00002ac2
cycle_counter 00000329
ctl_state 00000005

cycle 810
r2 00001055
r3 00001a6d
r4 00002ac2
r5 000003fc
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00002ac2
alu1 000003fc
aluout 00002ac2
cycle_counter 0000032a
ctl_state 00000006

cycle 811
r2 00001055
r3 00001a6d
r4 00002ac2
r5 000003fc
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00002ac2
alu1 000003fc
aluout 00002ac2
cycle_counter 0000032b
ctl_state 00000001

cycle 812
r2 00001055
r3 00001a6d
r4 00002ac2
r5 000003fc
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00002ac2
alu1 000003fc
aluout 00002ac2
cycle_counter 0000032c
ctl_state 00000002

cycle 813
r2 00001055
r3 00001a6d
r4 00002ac2
r5 000003fc
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00002ac2
alu1 000003fc
aluout 00002ac2
cycle_counter 0000032d
ctl_state 00000003

cycle 814
r2 00001055
r3 00001a6d
r4 00002ac2
r5 000003fc
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00002ac2
alu1 000003fc
aluout 00002ac2
cycle_counter 0000032e
ctl_state 00000004

cycle 815
r2 00001055
r3 00001a6d
r4 00002ac2
r5 000003fc
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003fc
alu1 00000001
aluout 00002ac2
cycle_counter 0000032f
ctl_state 00000005

cycle 816
r2 00001055
r3 00001a6d
r4 00002ac2
r5 000003fc
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003fc
alu1 00000001
aluout 000003fd
cycle_counter 00000330
ctl_state 00000006

cycle 817
r2 00001055
r3 00001a6d
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003fc
alu1 00000001
aluout 000003fd
cycle_counter 00000331
ctl_state 00000001

cycle 818
r2 00001055
r3 00001a6d
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003fc
alu1 00000001
aluout 000003fd
cycle_counter 00000332
ctl_state 00000002

cycle 819
r2 00001055
r3 00001a6d
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003fc
alu1 00000001
aluout 000003fd
cycle_counter 00000333
ctl_state 00000003

cycle 820
r2 00001055
r3 00001a6d
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003fc
alu1 00000001
aluout 000003fd
cycle_counter 00000334
ctl_state 00000004

cycle 821
r2 00001055
r3 00001a6d
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00001a6d
alu1 00000000
aluout 000003fd
cycle_counter 00000335
ctl_state 00000005

cycle 822
r2 00001055
r3 00001a6d
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00001a6d
alu1 00000000
aluout 00001a6d
cycle_counter 00000336
ctl_state 00000006

cycle 823
r2 00001a6d
r3 00001a6d
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00001a6d
alu1 00000000
aluout 00001a6d
cycle_counter 00000337
ctl_state 00000001

cycle 824
r2 00001a6d
r3 00001a6d
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00001a6d
alu1 00000000
aluout 00001a6d
cycle_counter 00000338
ctl_state 00000002

cycle 825
r2 00001a6d
r3 00001a6d
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00001a6d
alu1 00000000
aluout 00001a6d
cycle_counter 00000339
ctl_state 00000003

cycle 826
r2 00001a6d
r3 00001a6d
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00001a6d
alu1 00000000
aluout 00001a6d
cycle_counter 0000033a
ctl_state 00000004

cycle 827
r2 00001a6d
r3 00001a6d
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00002ac2
alu1 00000000
aluout 00001a6d
cycle_counter 0000033b
ctl_state 00000005

cycle 828
r2 00001a6d
r3 00001a6d
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00002ac2
alu1 00000000
aluout 00002ac2
cycle_counter 0000033c
ctl_state 00000006

cycle 829
r2 00001a6d
r3 00002ac2
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00002ac2
alu1 00000000
aluout 00002ac2
cycle_counter 0000033d
ctl_state 00000001

cycle 830
r2 00001a6d
r3 00002ac2
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00002ac2
alu1 00000000
aluout 00002ac2
cycle_counter 0000033e
ctl_state 00000002

cycle 831
r2 00001a6d
r3 00002ac2
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00002ac2
alu1 00000000
aluout 00002ac2
cycle_counter 0000033f
ctl_state 00000003

cycle 832
r2 00001a6d
r3 00002ac2
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00002ac2
alu1 00000000
aluout 00002ac2
cycle_counter 00000340
ctl_state 00000004

cycle 833
r2 00001a6d
r3 00002ac2
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00002ac2
cycle_counter 00000341
ctl_state 00000005

cycle 834
r2 00001a6d
r3 00002ac2
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000342
ctl_state 00000006

cycle 835
r2 00001a6d
r3 00002ac2
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000343
ctl_state 00000001

cycle 836
r2 00001a6d
r3 00002ac2
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000344
ctl_state 00000002

cycle 837
r2 00001a6d
r3 00002ac2
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000345
ctl_state 00000003

cycle 838
r2 00001a6d
r3 00002ac2
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000346
ctl_state 00000004

cycle 839
r2 00001a6d
r3 00002ac2
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003fd
alu1 00000410
aluout 00000001
cycle_counter 00000347
ctl_state 00000005

cycle 840
r2 00001a6d
r3 00002ac2
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003fd
alu1 00000410
aluout 00000000
cycle_counter 00000348
ctl_state 00000006

cycle 841
r2 00001a6d
r3 00002ac2
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003fd
alu1 00000410
aluout 00000000
cycle_counter 00000349
ctl_state 00000001

cycle 842
r2 00001a6d
r3 00002ac2
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003fd
alu1 00000410
aluout 00000000
cycle_counter 0000034a
ctl_state 00000002

cycle 843
r2 00001a6d
r3 00002ac2
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003fd
alu1 00000410
aluout 00000000
cycle_counter 0000034b
ctl_state 00000003

cycle 844
r2 00001a6d
r3 00002ac2
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003fd
alu1 00000410
aluout 00000000
cycle_counter 0000034c
ctl_state 00000004

cycle 845
r2 00001a6d
r3 00002ac2
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00001a6d
alu1 00002ac2
aluout 00000000
cycle_counter 0000034d
ctl_state 00000005

cycle 846
r2 00001a6d
r3 00002ac2
r4 00002ac2
r5 000003fd
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00001a6d
alu1 00002ac2
aluout 0000452f
cycle_counter 0000034e
ctl_state 00000006

cycle 847
r2 00001a6d
r3 00002ac2
r4 0000452f
r5 000003fd
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00001a6d
alu1 00002ac2
aluout 0000452f
cycle_counter 0000034f
ctl_state 00000001

cycle 848
r2 00001a6d
r3 00002ac2
r4 0000452f
r5 000003fd
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00001a6d
alu1 00002ac2
aluout 0000452f
cycle_counter 00000350
ctl_state 00000002

cycle 849
r2 00001a6d
r3 00002ac2
r4 0000452f
r5 000003fd
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00001a6d
alu1 00002ac2
aluout 0000452f
cycle_counter 00000351
ctl_state 00000003

cycle 850
r2 00001a6d
r3 00002ac2
r4 0000452f
r5 000003fd
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00001a6d
alu1 00002ac2
aluout 0000452f
cycle_counter 00000352
ctl_state 00000004

cycle 851
r2 00001a6d
r3 00002ac2
r4 0000452f
r5 000003fd
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0000452f
alu1 000003fd
aluout 0000452f
cycle_counter 00000353
ctl_state 00000005

cycle 852
r2 00001a6d
r3 00002ac2
r4 0000452f
r5 000003fd
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0000452f
alu1 000003fd
aluout 0000452f
cycle_counter 00000354
ctl_state 00000006

cycle 853
r2 00001a6d
r3 00002ac2
r4 0000452f
r5 000003fd
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0000452f
alu1 000003fd
aluout 0000452f
cycle_counter 00000355
ctl_state 00000001

cycle 854
r2 00001a6d
r3 00002ac2
r4 0000452f
r5 000003fd
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0000452f
alu1 000003fd
aluout 0000452f
cycle_counter 00000356
ctl_state 00000002

cycle 855
r2 00001a6d
r3 00002ac2
r4 0000452f
r5 000003fd
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0000452f
alu1 000003fd
aluout 0000452f
cycle_counter 00000357
ctl_state 00000003

cycle 856
r2 00001a6d
r3 00002ac2
r4 0000452f
r5 000003fd
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000452f
alu1 000003fd
aluout 0000452f
cycle_counter 00000358
ctl_state 00000004

cycle 857
r2 00001a6d
r3 00002ac2
r4 0000452f
r5 000003fd
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003fd
alu1 00000001
aluout 0000452f
cycle_counter 00000359
ctl_state 00000005

cycle 858
r2 00001a6d
r3 00002ac2
r4 0000452f
r5 000003fd
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003fd
alu1 00000001
aluout 000003fe
cycle_counter 0000035a
ctl_state 00000006

cycle 859
r2 00001a6d
r3 00002ac2
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003fd
alu1 00000001
aluout 000003fe
cycle_counter 0000035b
ctl_state 00000001

cycle 860
r2 00001a6d
r3 00002ac2
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003fd
alu1 00000001
aluout 000003fe
cycle_counter 0000035c
ctl_state 00000002

cycle 861
r2 00001a6d
r3 00002ac2
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003fd
alu1 00000001
aluout 000003fe
cycle_counter 0000035d
ctl_state 00000003

cycle 862
r2 00001a6d
r3 00002ac2
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003fd
alu1 00000001
aluout 000003fe
cycle_counter 0000035e
ctl_state 00000004

cycle 863
r2 00001a6d
r3 00002ac2
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00002ac2
alu1 00000000
aluout 000003fe
cycle_counter 0000035f
ctl_state 00000005

cycle 864
r2 00001a6d
r3 00002ac2
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00002ac2
alu1 00000000
aluout 00002ac2
cycle_counter 00000360
ctl_state 00000006

cycle 865
r2 00002ac2
r3 00002ac2
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00002ac2
alu1 00000000
aluout 00002ac2
cycle_counter 00000361
ctl_state 00000001

cycle 866
r2 00002ac2
r3 00002ac2
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00002ac2
alu1 00000000
aluout 00002ac2
cycle_counter 00000362
ctl_state 00000002

cycle 867
r2 00002ac2
r3 00002ac2
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00002ac2
alu1 00000000
aluout 00002ac2
cycle_counter 00000363
ctl_state 00000003

cycle 868
r2 00002ac2
r3 00002ac2
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00002ac2
alu1 00000000
aluout 00002ac2
cycle_counter 00000364
ctl_state 00000004

cycle 869
r2 00002ac2
r3 00002ac2
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0000452f
alu1 00000000
aluout 00002ac2
cycle_counter 00000365
ctl_state 00000005

cycle 870
r2 00002ac2
r3 00002ac2
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0000452f
alu1 00000000
aluout 0000452f
cycle_counter 00000366
ctl_state 00000006

cycle 871
r2 00002ac2
r3 0000452f
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0000452f
alu1 00000000
aluout 0000452f
cycle_counter 00000367
ctl_state 00000001

cycle 872
r2 00002ac2
r3 0000452f
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0000452f
alu1 00000000
aluout 0000452f
cycle_counter 00000368
ctl_state 00000002

cycle 873
r2 00002ac2
r3 0000452f
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0000452f
alu1 00000000
aluout 0000452f
cycle_counter 00000369
ctl_state 00000003

cycle 874
r2 00002ac2
r3 0000452f
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 0000452f
alu1 00000000
aluout 0000452f
cycle_counter 0000036a
ctl_state 00000004

cycle 875
r2 00002ac2
r3 0000452f
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 0000452f
cycle_counter 0000036b
ctl_state 00000005

cycle 876
r2 00002ac2
r3 0000452f
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000036c
ctl_state 00000006

cycle 877
r2 00002ac2
r3 0000452f
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000036d
ctl_state 00000001

cycle 878
r2 00002ac2
r3 0000452f
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000036e
ctl_state 00000002

cycle 879
r2 00002ac2
r3 0000452f
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000036f
ctl_state 00000003

cycle 880
r2 00002ac2
r3 0000452f
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000370
ctl_state 00000004

cycle 881
r2 00002ac2
r3 0000452f
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003fe
alu1 00000410
aluout 00000001
cycle_counter 00000371
ctl_state 00000005

cycle 882
r2 00002ac2
r3 0000452f
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003fe
alu1 00000410
aluout 00000000
cycle_counter 00000372
ctl_state 00000006

cycle 883
r2 00002ac2
r3 0000452f
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003fe
alu1 00000410
aluout 00000000
cycle_counter 00000373
ctl_state 00000001

cycle 884
r2 00002ac2
r3 0000452f
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003fe
alu1 00000410
aluout 00000000
cycle_counter 00000374
ctl_state 00000002

cycle 885
r2 00002ac2
r3 0000452f
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003fe
alu1 00000410
aluout 00000000
cycle_counter 00000375
ctl_state 00000003

cycle 886
r2 00002ac2
r3 0000452f
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003fe
alu1 00000410
aluout 00000000
cycle_counter 00000376
ctl_state 00000004

cycle 887
r2 00002ac2
r3 0000452f
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00002ac2
alu1 0000452f
aluout 00000000
cycle_counter 00000377
ctl_state 00000005

cycle 888
r2 00002ac2
r3 0000452f
r4 0000452f
r5 000003fe
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00002ac2
alu1 0000452f
aluout 00006ff1
cycle_counter 00000378
ctl_state 00000006

cycle 889
r2 00002ac2
r3 0000452f
r4 00006ff1
r5 000003fe
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00002ac2
alu1 0000452f
aluout 00006ff1
cycle_counter 00000379
ctl_state 00000001

cycle 890
r2 00002ac2
r3 0000452f
r4 00006ff1
r5 000003fe
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00002ac2
alu1 0000452f
aluout 00006ff1
cycle_counter 0000037a
ctl_state 00000002

cycle 891
r2 00002ac2
r3 0000452f
r4 00006ff1
r5 000003fe
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00002ac2
alu1 0000452f
aluout 00006ff1
cycle_counter 0000037b
ctl_state 00000003

cycle 892
r2 00002ac2
r3 0000452f
r4 00006ff1
r5 000003fe
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00002ac2
alu1 0000452f
aluout 00006ff1
cycle_counter 0000037c
ctl_state 00000004

cycle 893
r2 00002ac2
r3 0000452f
r4 00006ff1
r5 000003fe
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00006ff1
alu1 000003fe
aluout 00006ff1
cycle_counter 0000037d
ctl_state 00000005

cycle 894
r2 00002ac2
r3 0000452f
r4 00006ff1
r5 000003fe
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00006ff1
alu1 000003fe
aluout 00006ff1
cycle_counter 0000037e
ctl_state 00000006

cycle 895
r2 00002ac2
r3 0000452f
r4 00006ff1
r5 000003fe
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00006ff1
alu1 000003fe
aluout 00006ff1
cycle_counter 0000037f
ctl_state 00000001

cycle 896
r2 00002ac2
r3 0000452f
r4 00006ff1
r5 000003fe
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00006ff1
alu1 000003fe
aluout 00006ff1
cycle_counter 00000380
ctl_state 00000002

cycle 897
r2 00002ac2
r3 0000452f
r4 00006ff1
r5 000003fe
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00006ff1
alu1 000003fe
aluout 00006ff1
cycle_counter 00000381
ctl_state 00000003

cycle 898
r2 00002ac2
r3 0000452f
r4 00006ff1
r5 000003fe
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00006ff1
alu1 000003fe
aluout 00006ff1
cycle_counter 00000382
ctl_state 00000004

cycle 899
r2 00002ac2
r3 0000452f
r4 00006ff1
r5 000003fe
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003fe
alu1 00000001
aluout 00006ff1
cycle_counter 00000383
ctl_state 00000005

cycle 900
r2 00002ac2
r3 0000452f
r4 00006ff1
r5 000003fe
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003fe
alu1 00000001
aluout 000003ff
cycle_counter 00000384
ctl_state 00000006

cycle 901
r2 00002ac2
r3 0000452f
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003fe
alu1 00000001
aluout 000003ff
cycle_counter 00000385
ctl_state 00000001

cycle 902
r2 00002ac2
r3 0000452f
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003fe
alu1 00000001
aluout 000003ff
cycle_counter 00000386
ctl_state 00000002

cycle 903
r2 00002ac2
r3 0000452f
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003fe
alu1 00000001
aluout 000003ff
cycle_counter 00000387
ctl_state 00000003

cycle 904
r2 00002ac2
r3 0000452f
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003fe
alu1 00000001
aluout 000003ff
cycle_counter 00000388
ctl_state 00000004

cycle 905
r2 00002ac2
r3 0000452f
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000452f
alu1 00000000
aluout 000003ff
cycle_counter 00000389
ctl_state 00000005

cycle 906
r2 00002ac2
r3 0000452f
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000452f
alu1 00000000
aluout 0000452f
cycle_counter 0000038a
ctl_state 00000006

cycle 907
r2 0000452f
r3 0000452f
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000452f
alu1 00000000
aluout 0000452f
cycle_counter 0000038b
ctl_state 00000001

cycle 908
r2 0000452f
r3 0000452f
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000452f
alu1 00000000
aluout 0000452f
cycle_counter 0000038c
ctl_state 00000002

cycle 909
r2 0000452f
r3 0000452f
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000452f
alu1 00000000
aluout 0000452f
cycle_counter 0000038d
ctl_state 00000003

cycle 910
r2 0000452f
r3 0000452f
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0000452f
alu1 00000000
aluout 0000452f
cycle_counter 0000038e
ctl_state 00000004

cycle 911
r2 0000452f
r3 0000452f
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00006ff1
alu1 00000000
aluout 0000452f
cycle_counter 0000038f
ctl_state 00000005

cycle 912
r2 0000452f
r3 0000452f
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00006ff1
alu1 00000000
aluout 00006ff1
cycle_counter 00000390
ctl_state 00000006

cycle 913
r2 0000452f
r3 00006ff1
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00006ff1
alu1 00000000
aluout 00006ff1
cycle_counter 00000391
ctl_state 00000001

cycle 914
r2 0000452f
r3 00006ff1
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00006ff1
alu1 00000000
aluout 00006ff1
cycle_counter 00000392
ctl_state 00000002

cycle 915
r2 0000452f
r3 00006ff1
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00006ff1
alu1 00000000
aluout 00006ff1
cycle_counter 00000393
ctl_state 00000003

cycle 916
r2 0000452f
r3 00006ff1
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00006ff1
alu1 00000000
aluout 00006ff1
cycle_counter 00000394
ctl_state 00000004

cycle 917
r2 0000452f
r3 00006ff1
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00006ff1
cycle_counter 00000395
ctl_state 00000005

cycle 918
r2 0000452f
r3 00006ff1
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000396
ctl_state 00000006

cycle 919
r2 0000452f
r3 00006ff1
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000397
ctl_state 00000001

cycle 920
r2 0000452f
r3 00006ff1
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000398
ctl_state 00000002

cycle 921
r2 0000452f
r3 00006ff1
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000399
ctl_state 00000003

cycle 922
r2 0000452f
r3 00006ff1
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000039a
ctl_state 00000004

cycle 923
r2 0000452f
r3 00006ff1
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ff
alu1 00000410
aluout 00000001
cycle_counter 0000039b
ctl_state 00000005

cycle 924
r2 0000452f
r3 00006ff1
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ff
alu1 00000410
aluout 00000000
cycle_counter 0000039c
ctl_state 00000006

cycle 925
r2 0000452f
r3 00006ff1
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ff
alu1 00000410
aluout 00000000
cycle_counter 0000039d
ctl_state 00000001

cycle 926
r2 0000452f
r3 00006ff1
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ff
alu1 00000410
aluout 00000000
cycle_counter 0000039e
ctl_state 00000002

cycle 927
r2 0000452f
r3 00006ff1
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 000003ff
alu1 00000410
aluout 00000000
cycle_counter 0000039f
ctl_state 00000003

cycle 928
r2 0000452f
r3 00006ff1
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000003ff
alu1 00000410
aluout 00000000
cycle_counter 000003a0
ctl_state 00000004

cycle 929
r2 0000452f
r3 00006ff1
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000452f
alu1 00006ff1
aluout 00000000
cycle_counter 000003a1
ctl_state 00000005

cycle 930
r2 0000452f
r3 00006ff1
r4 00006ff1
r5 000003ff
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000452f
alu1 00006ff1
aluout 0000b520
cycle_counter 000003a2
ctl_state 00000006

cycle 931
r2 0000452f
r3 00006ff1
r4 0000b520
r5 000003ff
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000452f
alu1 00006ff1
aluout 0000b520
cycle_counter 000003a3
ctl_state 00000001

cycle 932
r2 0000452f
r3 00006ff1
r4 0000b520
r5 000003ff
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000452f
alu1 00006ff1
aluout 0000b520
cycle_counter 000003a4
ctl_state 00000002

cycle 933
r2 0000452f
r3 00006ff1
r4 0000b520
r5 000003ff
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000452f
alu1 00006ff1
aluout 0000b520
cycle_counter 000003a5
ctl_state 00000003

cycle 934
r2 0000452f
r3 00006ff1
r4 0000b520
r5 000003ff
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0000452f
alu1 00006ff1
aluout 0000b520
cycle_counter 000003a6
ctl_state 00000004

cycle 935
r2 0000452f
r3 00006ff1
r4 0000b520
r5 000003ff
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0000b520
alu1 000003ff
aluout 0000b520
cycle_counter 000003a7
ctl_state 00000005

cycle 936
r2 0000452f
r3 00006ff1
r4 0000b520
r5 000003ff
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0000b520
alu1 000003ff
aluout 0000b520
cycle_counter 000003a8
ctl_state 00000006

cycle 937
r2 0000452f
r3 00006ff1
r4 0000b520
r5 000003ff
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0000b520
alu1 000003ff
aluout 0000b520
cycle_counter 000003a9
ctl_state 00000001

cycle 938
r2 0000452f
r3 00006ff1
r4 0000b520
r5 000003ff
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0000b520
alu1 000003ff
aluout 0000b520
cycle_counter 000003aa
ctl_state 00000002

cycle 939
r2 0000452f
r3 00006ff1
r4 0000b520
r5 000003ff
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0000b520
alu1 000003ff
aluout 0000b520
cycle_counter 000003ab
ctl_state 00000003

cycle 940
r2 0000452f
r3 00006ff1
r4 0000b520
r5 000003ff
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000b520
alu1 000003ff
aluout 0000b520
cycle_counter 000003ac
ctl_state 00000004

cycle 941
r2 0000452f
r3 00006ff1
r4 0000b520
r5 000003ff
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ff
alu1 00000001
aluout 0000b520
cycle_counter 000003ad
ctl_state 00000005

cycle 942
r2 0000452f
r3 00006ff1
r4 0000b520
r5 000003ff
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ff
alu1 00000001
aluout 00000400
cycle_counter 000003ae
ctl_state 00000006

cycle 943
r2 0000452f
r3 00006ff1
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ff
alu1 00000001
aluout 00000400
cycle_counter 000003af
ctl_state 00000001

cycle 944
r2 0000452f
r3 00006ff1
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ff
alu1 00000001
aluout 00000400
cycle_counter 000003b0
ctl_state 00000002

cycle 945
r2 0000452f
r3 00006ff1
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003ff
alu1 00000001
aluout 00000400
cycle_counter 000003b1
ctl_state 00000003

cycle 946
r2 0000452f
r3 00006ff1
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000003ff
alu1 00000001
aluout 00000400
cycle_counter 000003b2
ctl_state 00000004

cycle 947
r2 0000452f
r3 00006ff1
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00006ff1
alu1 00000000
aluout 00000400
cycle_counter 000003b3
ctl_state 00000005

cycle 948
r2 0000452f
r3 00006ff1
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00006ff1
alu1 00000000
aluout 00006ff1
cycle_counter 000003b4
ctl_state 00000006

cycle 949
r2 00006ff1
r3 00006ff1
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00006ff1
alu1 00000000
aluout 00006ff1
cycle_counter 000003b5
ctl_state 00000001

cycle 950
r2 00006ff1
r3 00006ff1
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00006ff1
alu1 00000000
aluout 00006ff1
cycle_counter 000003b6
ctl_state 00000002

cycle 951
r2 00006ff1
r3 00006ff1
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00006ff1
alu1 00000000
aluout 00006ff1
cycle_counter 000003b7
ctl_state 00000003

cycle 952
r2 00006ff1
r3 00006ff1
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00006ff1
alu1 00000000
aluout 00006ff1
cycle_counter 000003b8
ctl_state 00000004

cycle 953
r2 00006ff1
r3 00006ff1
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0000b520
alu1 00000000
aluout 00006ff1
cycle_counter 000003b9
ctl_state 00000005

cycle 954
r2 00006ff1
r3 00006ff1
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0000b520
alu1 00000000
aluout 0000b520
cycle_counter 000003ba
ctl_state 00000006

cycle 955
r2 00006ff1
r3 0000b520
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0000b520
alu1 00000000
aluout 0000b520
cycle_counter 000003bb
ctl_state 00000001

cycle 956
r2 00006ff1
r3 0000b520
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0000b520
alu1 00000000
aluout 0000b520
cycle_counter 000003bc
ctl_state 00000002

cycle 957
r2 00006ff1
r3 0000b520
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0000b520
alu1 00000000
aluout 0000b520
cycle_counter 000003bd
ctl_state 00000003

cycle 958
r2 00006ff1
r3 0000b520
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 0000b520
alu1 00000000
aluout 0000b520
cycle_counter 000003be
ctl_state 00000004

cycle 959
r2 00006ff1
r3 0000b520
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 0000b520
cycle_counter 000003bf
ctl_state 00000005

cycle 960
r2 00006ff1
r3 0000b520
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000003c0
ctl_state 00000006

cycle 961
r2 00006ff1
r3 0000b520
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000003c1
ctl_state 00000001

cycle 962
r2 00006ff1
r3 0000b520
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000003c2
ctl_state 00000002

cycle 963
r2 00006ff1
r3 0000b520
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000003c3
ctl_state 00000003

cycle 964
r2 00006ff1
r3 0000b520
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000003c4
ctl_state 00000004

cycle 965
r2 00006ff1
r3 0000b520
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000400
alu1 00000410
aluout 00000001
cycle_counter 000003c5
ctl_state 00000005

cycle 966
r2 00006ff1
r3 0000b520
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000400
alu1 00000410
aluout 00000000
cycle_counter 000003c6
ctl_state 00000006

cycle 967
r2 00006ff1
r3 0000b520
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000400
alu1 00000410
aluout 00000000
cycle_counter 000003c7
ctl_state 00000001

cycle 968
r2 00006ff1
r3 0000b520
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000400
alu1 00000410
aluout 00000000
cycle_counter 000003c8
ctl_state 00000002

cycle 969
r2 00006ff1
r3 0000b520
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000400
alu1 00000410
aluout 00000000
cycle_counter 000003c9
ctl_state 00000003

cycle 970
r2 00006ff1
r3 0000b520
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000400
alu1 00000410
aluout 00000000
cycle_counter 000003ca
ctl_state 00000004

cycle 971
r2 00006ff1
r3 0000b520
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00006ff1
alu1 0000b520
aluout 00000000
cycle_counter 000003cb
ctl_state 00000005

cycle 972
r2 00006ff1
r3 0000b520
r4 0000b520
r5 00000400
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00006ff1
alu1 0000b520
aluout 00012511
cycle_counter 000003cc
ctl_state 00000006

cycle 973
r2 00006ff1
r3 0000b520
r4 00012511
r5 00000400
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00006ff1
alu1 0000b520
aluout 00012511
cycle_counter 000003cd
ctl_state 00000001

cycle 974
r2 00006ff1
r3 0000b520
r4 00012511
r5 00000400
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00006ff1
alu1 0000b520
aluout 00012511
cycle_counter 000003ce
ctl_state 00000002

cycle 975
r2 00006ff1
r3 0000b520
r4 00012511
r5 00000400
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00006ff1
alu1 0000b520
aluout 00012511
cycle_counter 000003cf
ctl_state 00000003

cycle 976
r2 00006ff1
r3 0000b520
r4 00012511
r5 00000400
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00006ff1
alu1 0000b520
aluout 00012511
cycle_counter 000003d0
ctl_state 00000004

cycle 977
r2 00006ff1
r3 0000b520
r4 00012511
r5 00000400
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00012511
alu1 00000400
aluout 00012511
cycle_counter 000003d1
ctl_state 00000005

cycle 978
r2 00006ff1
r3 0000b520
r4 00012511
r5 00000400
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00012511
alu1 00000400
aluout 00012511
cycle_counter 000003d2
ctl_state 00000006

cycle 979
r2 00006ff1
r3 0000b520
r4 00012511
r5 00000400
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00012511
alu1 00000400
aluout 00012511
cycle_counter 000003d3
ctl_state 00000001

cycle 980
r2 00006ff1
r3 0000b520
r4 00012511
r5 00000400
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00012511
alu1 00000400
aluout 00012511
cycle_counter 000003d4
ctl_state 00000002

cycle 981
r2 00006ff1
r3 0000b520
r4 00012511
r5 00000400
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00012511
alu1 00000400
aluout 00012511
cycle_counter 000003d5
ctl_state 00000003

cycle 982
r2 00006ff1
r3 0000b520
r4 00012511
r5 00000400
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00012511
alu1 00000400
aluout 00012511
cycle_counter 000003d6
ctl_state 00000004

cycle 983
r2 00006ff1
r3 0000b520
r4 00012511
r5 00000400
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000400
alu1 00000001
aluout 00012511
cycle_counter 000003d7
ctl_state 00000005

cycle 984
r2 00006ff1
r3 0000b520
r4 00012511
r5 00000400
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000400
alu1 00000001
aluout 00000401
cycle_counter 000003d8
ctl_state 00000006

cycle 985
r2 00006ff1
r3 0000b520
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000400
alu1 00000001
aluout 00000401
cycle_counter 000003d9
ctl_state 00000001

cycle 986
r2 00006ff1
r3 0000b520
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000400
alu1 00000001
aluout 00000401
cycle_counter 000003da
ctl_state 00000002

cycle 987
r2 00006ff1
r3 0000b520
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000400
alu1 00000001
aluout 00000401
cycle_counter 000003db
ctl_state 00000003

cycle 988
r2 00006ff1
r3 0000b520
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000400
alu1 00000001
aluout 00000401
cycle_counter 000003dc
ctl_state 00000004

cycle 989
r2 00006ff1
r3 0000b520
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000b520
alu1 00000000
aluout 00000401
cycle_counter 000003dd
ctl_state 00000005

cycle 990
r2 00006ff1
r3 0000b520
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000b520
alu1 00000000
aluout 0000b520
cycle_counter 000003de
ctl_state 00000006

cycle 991
r2 0000b520
r3 0000b520
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000b520
alu1 00000000
aluout 0000b520
cycle_counter 000003df
ctl_state 00000001

cycle 992
r2 0000b520
r3 0000b520
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000b520
alu1 00000000
aluout 0000b520
cycle_counter 000003e0
ctl_state 00000002

cycle 993
r2 0000b520
r3 0000b520
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000b520
alu1 00000000
aluout 0000b520
cycle_counter 000003e1
ctl_state 00000003

cycle 994
r2 0000b520
r3 0000b520
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0000b520
alu1 00000000
aluout 0000b520
cycle_counter 000003e2
ctl_state 00000004

cycle 995
r2 0000b520
r3 0000b520
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00012511
alu1 00000000
aluout 0000b520
cycle_counter 000003e3
ctl_state 00000005

cycle 996
r2 0000b520
r3 0000b520
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00012511
alu1 00000000
aluout 00012511
cycle_counter 000003e4
ctl_state 00000006

cycle 997
r2 0000b520
r3 00012511
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00012511
alu1 00000000
aluout 00012511
cycle_counter 000003e5
ctl_state 00000001

cycle 998
r2 0000b520
r3 00012511
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00012511
alu1 00000000
aluout 00012511
cycle_counter 000003e6
ctl_state 00000002

cycle 999
r2 0000b520
r3 00012511
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00012511
alu1 00000000
aluout 00012511
cycle_counter 000003e7
ctl_state 00000003

cycle 1000
r2 0000b520
r3 00012511
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00012511
alu1 00000000
aluout 00012511
cycle_counter 000003e8
ctl_state 00000004

cycle 1001
r2 0000b520
r3 00012511
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00012511
cycle_counter 000003e9
ctl_state 00000005

cycle 1002
r2 0000b520
r3 00012511
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000003ea
ctl_state 00000006

cycle 1003
r2 0000b520
r3 00012511
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000003eb
ctl_state 00000001

cycle 1004
r2 0000b520
r3 00012511
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000003ec
ctl_state 00000002

cycle 1005
r2 0000b520
r3 00012511
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000003ed
ctl_state 00000003

cycle 1006
r2 0000b520
r3 00012511
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000003ee
ctl_state 00000004

cycle 1007
r2 0000b520
r3 00012511
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000401
alu1 00000410
aluout 00000001
cycle_counter 000003ef
ctl_state 00000005

cycle 1008
r2 0000b520
r3 00012511
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000401
alu1 00000410
aluout 00000000
cycle_counter 000003f0
ctl_state 00000006

cycle 1009
r2 0000b520
r3 00012511
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000401
alu1 00000410
aluout 00000000
cycle_counter 000003f1
ctl_state 00000001

cycle 1010
r2 0000b520
r3 00012511
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000401
alu1 00000410
aluout 00000000
cycle_counter 000003f2
ctl_state 00000002

cycle 1011
r2 0000b520
r3 00012511
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000401
alu1 00000410
aluout 00000000
cycle_counter 000003f3
ctl_state 00000003

cycle 1012
r2 0000b520
r3 00012511
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000401
alu1 00000410
aluout 00000000
cycle_counter 000003f4
ctl_state 00000004

cycle 1013
r2 0000b520
r3 00012511
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000b520
alu1 00012511
aluout 00000000
cycle_counter 000003f5
ctl_state 00000005

cycle 1014
r2 0000b520
r3 00012511
r4 00012511
r5 00000401
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000b520
alu1 00012511
aluout 0001da31
cycle_counter 000003f6
ctl_state 00000006

cycle 1015
r2 0000b520
r3 00012511
r4 0001da31
r5 00000401
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000b520
alu1 00012511
aluout 0001da31
cycle_counter 000003f7
ctl_state 00000001

cycle 1016
r2 0000b520
r3 00012511
r4 0001da31
r5 00000401
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000b520
alu1 00012511
aluout 0001da31
cycle_counter 000003f8
ctl_state 00000002

cycle 1017
r2 0000b520
r3 00012511
r4 0001da31
r5 00000401
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000b520
alu1 00012511
aluout 0001da31
cycle_counter 000003f9
ctl_state 00000003

cycle 1018
r2 0000b520
r3 00012511
r4 0001da31
r5 00000401
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0000b520
alu1 00012511
aluout 0001da31
cycle_counter 000003fa
ctl_state 00000004

cycle 1019
r2 0000b520
r3 00012511
r4 0001da31
r5 00000401
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0001da31
alu1 00000401
aluout 0001da31
cycle_counter 000003fb
ctl_state 00000005

cycle 1020
r2 0000b520
r3 00012511
r4 0001da31
r5 00000401
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0001da31
alu1 00000401
aluout 0001da31
cycle_counter 000003fc
ctl_state 00000006

cycle 1021
r2 0000b520
r3 00012511
r4 0001da31
r5 00000401
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0001da31
alu1 00000401
aluout 0001da31
cycle_counter 000003fd
ctl_state 00000001

cycle 1022
r2 0000b520
r3 00012511
r4 0001da31
r5 00000401
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0001da31
alu1 00000401
aluout 0001da31
cycle_counter 000003fe
ctl_state 00000002

cycle 1023
r2 0000b520
r3 00012511
r4 0001da31
r5 00000401
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0001da31
alu1 00000401
aluout 0001da31
cycle_counter 000003ff
ctl_state 00000003

cycle 1024
r2 0000b520
r3 00012511
r4 0001da31
r5 00000401
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0001da31
alu1 00000401
aluout 0001da31
cycle_counter 00000400
ctl_state 00000004

cycle 1025
r2 0000b520
r3 00012511
r4 0001da31
r5 00000401
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000401
alu1 00000001
aluout 0001da31
cycle_counter 00000401
ctl_state 00000005

cycle 1026
r2 0000b520
r3 00012511
r4 0001da31
r5 00000401
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000401
alu1 00000001
aluout 00000402
cycle_counter 00000402
ctl_state 00000006

cycle 1027
r2 0000b520
r3 00012511
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000401
alu1 00000001
aluout 00000402
cycle_counter 00000403
ctl_state 00000001

cycle 1028
r2 0000b520
r3 00012511
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000401
alu1 00000001
aluout 00000402
cycle_counter 00000404
ctl_state 00000002

cycle 1029
r2 0000b520
r3 00012511
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000401
alu1 00000001
aluout 00000402
cycle_counter 00000405
ctl_state 00000003

cycle 1030
r2 0000b520
r3 00012511
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000401
alu1 00000001
aluout 00000402
cycle_counter 00000406
ctl_state 00000004

cycle 1031
r2 0000b520
r3 00012511
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00012511
alu1 00000000
aluout 00000402
cycle_counter 00000407
ctl_state 00000005

cycle 1032
r2 0000b520
r3 00012511
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00012511
alu1 00000000
aluout 00012511
cycle_counter 00000408
ctl_state 00000006

cycle 1033
r2 00012511
r3 00012511
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00012511
alu1 00000000
aluout 00012511
cycle_counter 00000409
ctl_state 00000001

cycle 1034
r2 00012511
r3 00012511
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00012511
alu1 00000000
aluout 00012511
cycle_counter 0000040a
ctl_state 00000002

cycle 1035
r2 00012511
r3 00012511
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00012511
alu1 00000000
aluout 00012511
cycle_counter 0000040b
ctl_state 00000003

cycle 1036
r2 00012511
r3 00012511
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00012511
alu1 00000000
aluout 00012511
cycle_counter 0000040c
ctl_state 00000004

cycle 1037
r2 00012511
r3 00012511
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0001da31
alu1 00000000
aluout 00012511
cycle_counter 0000040d
ctl_state 00000005

cycle 1038
r2 00012511
r3 00012511
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0001da31
alu1 00000000
aluout 0001da31
cycle_counter 0000040e
ctl_state 00000006

cycle 1039
r2 00012511
r3 0001da31
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0001da31
alu1 00000000
aluout 0001da31
cycle_counter 0000040f
ctl_state 00000001

cycle 1040
r2 00012511
r3 0001da31
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0001da31
alu1 00000000
aluout 0001da31
cycle_counter 00000410
ctl_state 00000002

cycle 1041
r2 00012511
r3 0001da31
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0001da31
alu1 00000000
aluout 0001da31
cycle_counter 00000411
ctl_state 00000003

cycle 1042
r2 00012511
r3 0001da31
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 0001da31
alu1 00000000
aluout 0001da31
cycle_counter 00000412
ctl_state 00000004

cycle 1043
r2 00012511
r3 0001da31
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 0001da31
cycle_counter 00000413
ctl_state 00000005

cycle 1044
r2 00012511
r3 0001da31
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000414
ctl_state 00000006

cycle 1045
r2 00012511
r3 0001da31
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000415
ctl_state 00000001

cycle 1046
r2 00012511
r3 0001da31
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000416
ctl_state 00000002

cycle 1047
r2 00012511
r3 0001da31
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000417
ctl_state 00000003

cycle 1048
r2 00012511
r3 0001da31
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000418
ctl_state 00000004

cycle 1049
r2 00012511
r3 0001da31
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000402
alu1 00000410
aluout 00000001
cycle_counter 00000419
ctl_state 00000005

cycle 1050
r2 00012511
r3 0001da31
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000402
alu1 00000410
aluout 00000000
cycle_counter 0000041a
ctl_state 00000006

cycle 1051
r2 00012511
r3 0001da31
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000402
alu1 00000410
aluout 00000000
cycle_counter 0000041b
ctl_state 00000001

cycle 1052
r2 00012511
r3 0001da31
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000402
alu1 00000410
aluout 00000000
cycle_counter 0000041c
ctl_state 00000002

cycle 1053
r2 00012511
r3 0001da31
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000402
alu1 00000410
aluout 00000000
cycle_counter 0000041d
ctl_state 00000003

cycle 1054
r2 00012511
r3 0001da31
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000402
alu1 00000410
aluout 00000000
cycle_counter 0000041e
ctl_state 00000004

cycle 1055
r2 00012511
r3 0001da31
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00012511
alu1 0001da31
aluout 00000000
cycle_counter 0000041f
ctl_state 00000005

cycle 1056
r2 00012511
r3 0001da31
r4 0001da31
r5 00000402
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00012511
alu1 0001da31
aluout 0002ff42
cycle_counter 00000420
ctl_state 00000006

cycle 1057
r2 00012511
r3 0001da31
r4 0002ff42
r5 00000402
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00012511
alu1 0001da31
aluout 0002ff42
cycle_counter 00000421
ctl_state 00000001

cycle 1058
r2 00012511
r3 0001da31
r4 0002ff42
r5 00000402
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00012511
alu1 0001da31
aluout 0002ff42
cycle_counter 00000422
ctl_state 00000002

cycle 1059
r2 00012511
r3 0001da31
r4 0002ff42
r5 00000402
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00012511
alu1 0001da31
aluout 0002ff42
cycle_counter 00000423
ctl_state 00000003

cycle 1060
r2 00012511
r3 0001da31
r4 0002ff42
r5 00000402
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00012511
alu1 0001da31
aluout 0002ff42
cycle_counter 00000424
ctl_state 00000004

cycle 1061
r2 00012511
r3 0001da31
r4 0002ff42
r5 00000402
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0002ff42
alu1 00000402
aluout 0002ff42
cycle_counter 00000425
ctl_state 00000005

cycle 1062
r2 00012511
r3 0001da31
r4 0002ff42
r5 00000402
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0002ff42
alu1 00000402
aluout 0002ff42
cycle_counter 00000426
ctl_state 00000006

cycle 1063
r2 00012511
r3 0001da31
r4 0002ff42
r5 00000402
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0002ff42
alu1 00000402
aluout 0002ff42
cycle_counter 00000427
ctl_state 00000001

cycle 1064
r2 00012511
r3 0001da31
r4 0002ff42
r5 00000402
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0002ff42
alu1 00000402
aluout 0002ff42
cycle_counter 00000428
ctl_state 00000002

cycle 1065
r2 00012511
r3 0001da31
r4 0002ff42
r5 00000402
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0002ff42
alu1 00000402
aluout 0002ff42
cycle_counter 00000429
ctl_state 00000003

cycle 1066
r2 00012511
r3 0001da31
r4 0002ff42
r5 00000402
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0002ff42
alu1 00000402
aluout 0002ff42
cycle_counter 0000042a
ctl_state 00000004

cycle 1067
r2 00012511
r3 0001da31
r4 0002ff42
r5 00000402
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000402
alu1 00000001
aluout 0002ff42
cycle_counter 0000042b
ctl_state 00000005

cycle 1068
r2 00012511
r3 0001da31
r4 0002ff42
r5 00000402
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000402
alu1 00000001
aluout 00000403
cycle_counter 0000042c
ctl_state 00000006

cycle 1069
r2 00012511
r3 0001da31
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000402
alu1 00000001
aluout 00000403
cycle_counter 0000042d
ctl_state 00000001

cycle 1070
r2 00012511
r3 0001da31
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000402
alu1 00000001
aluout 00000403
cycle_counter 0000042e
ctl_state 00000002

cycle 1071
r2 00012511
r3 0001da31
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000402
alu1 00000001
aluout 00000403
cycle_counter 0000042f
ctl_state 00000003

cycle 1072
r2 00012511
r3 0001da31
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000402
alu1 00000001
aluout 00000403
cycle_counter 00000430
ctl_state 00000004

cycle 1073
r2 00012511
r3 0001da31
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0001da31
alu1 00000000
aluout 00000403
cycle_counter 00000431
ctl_state 00000005

cycle 1074
r2 00012511
r3 0001da31
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0001da31
alu1 00000000
aluout 0001da31
cycle_counter 00000432
ctl_state 00000006

cycle 1075
r2 0001da31
r3 0001da31
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0001da31
alu1 00000000
aluout 0001da31
cycle_counter 00000433
ctl_state 00000001

cycle 1076
r2 0001da31
r3 0001da31
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0001da31
alu1 00000000
aluout 0001da31
cycle_counter 00000434
ctl_state 00000002

cycle 1077
r2 0001da31
r3 0001da31
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0001da31
alu1 00000000
aluout 0001da31
cycle_counter 00000435
ctl_state 00000003

cycle 1078
r2 0001da31
r3 0001da31
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0001da31
alu1 00000000
aluout 0001da31
cycle_counter 00000436
ctl_state 00000004

cycle 1079
r2 0001da31
r3 0001da31
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0002ff42
alu1 00000000
aluout 0001da31
cycle_counter 00000437
ctl_state 00000005

cycle 1080
r2 0001da31
r3 0001da31
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0002ff42
alu1 00000000
aluout 0002ff42
cycle_counter 00000438
ctl_state 00000006

cycle 1081
r2 0001da31
r3 0002ff42
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0002ff42
alu1 00000000
aluout 0002ff42
cycle_counter 00000439
ctl_state 00000001

cycle 1082
r2 0001da31
r3 0002ff42
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0002ff42
alu1 00000000
aluout 0002ff42
cycle_counter 0000043a
ctl_state 00000002

cycle 1083
r2 0001da31
r3 0002ff42
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0002ff42
alu1 00000000
aluout 0002ff42
cycle_counter 0000043b
ctl_state 00000003

cycle 1084
r2 0001da31
r3 0002ff42
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 0002ff42
alu1 00000000
aluout 0002ff42
cycle_counter 0000043c
ctl_state 00000004

cycle 1085
r2 0001da31
r3 0002ff42
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 0002ff42
cycle_counter 0000043d
ctl_state 00000005

cycle 1086
r2 0001da31
r3 0002ff42
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000043e
ctl_state 00000006

cycle 1087
r2 0001da31
r3 0002ff42
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000043f
ctl_state 00000001

cycle 1088
r2 0001da31
r3 0002ff42
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000440
ctl_state 00000002

cycle 1089
r2 0001da31
r3 0002ff42
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000441
ctl_state 00000003

cycle 1090
r2 0001da31
r3 0002ff42
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000442
ctl_state 00000004

cycle 1091
r2 0001da31
r3 0002ff42
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000403
alu1 00000410
aluout 00000001
cycle_counter 00000443
ctl_state 00000005

cycle 1092
r2 0001da31
r3 0002ff42
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000403
alu1 00000410
aluout 00000000
cycle_counter 00000444
ctl_state 00000006

cycle 1093
r2 0001da31
r3 0002ff42
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000403
alu1 00000410
aluout 00000000
cycle_counter 00000445
ctl_state 00000001

cycle 1094
r2 0001da31
r3 0002ff42
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000403
alu1 00000410
aluout 00000000
cycle_counter 00000446
ctl_state 00000002

cycle 1095
r2 0001da31
r3 0002ff42
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000403
alu1 00000410
aluout 00000000
cycle_counter 00000447
ctl_state 00000003

cycle 1096
r2 0001da31
r3 0002ff42
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000403
alu1 00000410
aluout 00000000
cycle_counter 00000448
ctl_state 00000004

cycle 1097
r2 0001da31
r3 0002ff42
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0001da31
alu1 0002ff42
aluout 00000000
cycle_counter 00000449
ctl_state 00000005

cycle 1098
r2 0001da31
r3 0002ff42
r4 0002ff42
r5 00000403
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0001da31
alu1 0002ff42
aluout 0004d973
cycle_counter 0000044a
ctl_state 00000006

cycle 1099
r2 0001da31
r3 0002ff42
r4 0004d973
r5 00000403
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0001da31
alu1 0002ff42
aluout 0004d973
cycle_counter 0000044b
ctl_state 00000001

cycle 1100
r2 0001da31
r3 0002ff42
r4 0004d973
r5 00000403
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0001da31
alu1 0002ff42
aluout 0004d973
cycle_counter 0000044c
ctl_state 00000002

cycle 1101
r2 0001da31
r3 0002ff42
r4 0004d973
r5 00000403
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0001da31
alu1 0002ff42
aluout 0004d973
cycle_counter 0000044d
ctl_state 00000003

cycle 1102
r2 0001da31
r3 0002ff42
r4 0004d973
r5 00000403
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0001da31
alu1 0002ff42
aluout 0004d973
cycle_counter 0000044e
ctl_state 00000004

cycle 1103
r2 0001da31
r3 0002ff42
r4 0004d973
r5 00000403
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0004d973
alu1 00000403
aluout 0004d973
cycle_counter 0000044f
ctl_state 00000005

cycle 1104
r2 0001da31
r3 0002ff42
r4 0004d973
r5 00000403
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0004d973
alu1 00000403
aluout 0004d973
cycle_counter 00000450
ctl_state 00000006

cycle 1105
r2 0001da31
r3 0002ff42
r4 0004d973
r5 00000403
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0004d973
alu1 00000403
aluout 0004d973
cycle_counter 00000451
ctl_state 00000001

cycle 1106
r2 0001da31
r3 0002ff42
r4 0004d973
r5 00000403
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0004d973
alu1 00000403
aluout 0004d973
cycle_counter 00000452
ctl_state 00000002

cycle 1107
r2 0001da31
r3 0002ff42
r4 0004d973
r5 00000403
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0004d973
alu1 00000403
aluout 0004d973
cycle_counter 00000453
ctl_state 00000003

cycle 1108
r2 0001da31
r3 0002ff42
r4 0004d973
r5 00000403
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0004d973
alu1 00000403
aluout 0004d973
cycle_counter 00000454
ctl_state 00000004

cycle 1109
r2 0001da31
r3 0002ff42
r4 0004d973
r5 00000403
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000403
alu1 00000001
aluout 0004d973
cycle_counter 00000455
ctl_state 00000005

cycle 1110
r2 0001da31
r3 0002ff42
r4 0004d973
r5 00000403
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000403
alu1 00000001
aluout 00000404
cycle_counter 00000456
ctl_state 00000006

cycle 1111
r2 0001da31
r3 0002ff42
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000403
alu1 00000001
aluout 00000404
cycle_counter 00000457
ctl_state 00000001

cycle 1112
r2 0001da31
r3 0002ff42
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000403
alu1 00000001
aluout 00000404
cycle_counter 00000458
ctl_state 00000002

cycle 1113
r2 0001da31
r3 0002ff42
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000403
alu1 00000001
aluout 00000404
cycle_counter 00000459
ctl_state 00000003

cycle 1114
r2 0001da31
r3 0002ff42
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000403
alu1 00000001
aluout 00000404
cycle_counter 0000045a
ctl_state 00000004

cycle 1115
r2 0001da31
r3 0002ff42
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0002ff42
alu1 00000000
aluout 00000404
cycle_counter 0000045b
ctl_state 00000005

cycle 1116
r2 0001da31
r3 0002ff42
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0002ff42
alu1 00000000
aluout 0002ff42
cycle_counter 0000045c
ctl_state 00000006

cycle 1117
r2 0002ff42
r3 0002ff42
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0002ff42
alu1 00000000
aluout 0002ff42
cycle_counter 0000045d
ctl_state 00000001

cycle 1118
r2 0002ff42
r3 0002ff42
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0002ff42
alu1 00000000
aluout 0002ff42
cycle_counter 0000045e
ctl_state 00000002

cycle 1119
r2 0002ff42
r3 0002ff42
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0002ff42
alu1 00000000
aluout 0002ff42
cycle_counter 0000045f
ctl_state 00000003

cycle 1120
r2 0002ff42
r3 0002ff42
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0002ff42
alu1 00000000
aluout 0002ff42
cycle_counter 00000460
ctl_state 00000004

cycle 1121
r2 0002ff42
r3 0002ff42
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0004d973
alu1 00000000
aluout 0002ff42
cycle_counter 00000461
ctl_state 00000005

cycle 1122
r2 0002ff42
r3 0002ff42
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0004d973
alu1 00000000
aluout 0004d973
cycle_counter 00000462
ctl_state 00000006

cycle 1123
r2 0002ff42
r3 0004d973
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0004d973
alu1 00000000
aluout 0004d973
cycle_counter 00000463
ctl_state 00000001

cycle 1124
r2 0002ff42
r3 0004d973
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0004d973
alu1 00000000
aluout 0004d973
cycle_counter 00000464
ctl_state 00000002

cycle 1125
r2 0002ff42
r3 0004d973
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0004d973
alu1 00000000
aluout 0004d973
cycle_counter 00000465
ctl_state 00000003

cycle 1126
r2 0002ff42
r3 0004d973
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 0004d973
alu1 00000000
aluout 0004d973
cycle_counter 00000466
ctl_state 00000004

cycle 1127
r2 0002ff42
r3 0004d973
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 0004d973
cycle_counter 00000467
ctl_state 00000005

cycle 1128
r2 0002ff42
r3 0004d973
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000468
ctl_state 00000006

cycle 1129
r2 0002ff42
r3 0004d973
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000469
ctl_state 00000001

cycle 1130
r2 0002ff42
r3 0004d973
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000046a
ctl_state 00000002

cycle 1131
r2 0002ff42
r3 0004d973
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000046b
ctl_state 00000003

cycle 1132
r2 0002ff42
r3 0004d973
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000046c
ctl_state 00000004

cycle 1133
r2 0002ff42
r3 0004d973
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000404
alu1 00000410
aluout 00000001
cycle_counter 0000046d
ctl_state 00000005

cycle 1134
r2 0002ff42
r3 0004d973
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000404
alu1 00000410
aluout 00000000
cycle_counter 0000046e
ctl_state 00000006

cycle 1135
r2 0002ff42
r3 0004d973
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000404
alu1 00000410
aluout 00000000
cycle_counter 0000046f
ctl_state 00000001

cycle 1136
r2 0002ff42
r3 0004d973
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000404
alu1 00000410
aluout 00000000
cycle_counter 00000470
ctl_state 00000002

cycle 1137
r2 0002ff42
r3 0004d973
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000404
alu1 00000410
aluout 00000000
cycle_counter 00000471
ctl_state 00000003

cycle 1138
r2 0002ff42
r3 0004d973
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000404
alu1 00000410
aluout 00000000
cycle_counter 00000472
ctl_state 00000004

cycle 1139
r2 0002ff42
r3 0004d973
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0002ff42
alu1 0004d973
aluout 00000000
cycle_counter 00000473
ctl_state 00000005

cycle 1140
r2 0002ff42
r3 0004d973
r4 0004d973
r5 00000404
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0002ff42
alu1 0004d973
aluout 0007d8b5
cycle_counter 00000474
ctl_state 00000006

cycle 1141
r2 0002ff42
r3 0004d973
r4 0007d8b5
r5 00000404
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0002ff42
alu1 0004d973
aluout 0007d8b5
cycle_counter 00000475
ctl_state 00000001

cycle 1142
r2 0002ff42
r3 0004d973
r4 0007d8b5
r5 00000404
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0002ff42
alu1 0004d973
aluout 0007d8b5
cycle_counter 00000476
ctl_state 00000002

cycle 1143
r2 0002ff42
r3 0004d973
r4 0007d8b5
r5 00000404
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0002ff42
alu1 0004d973
aluout 0007d8b5
cycle_counter 00000477
ctl_state 00000003

cycle 1144
r2 0002ff42
r3 0004d973
r4 0007d8b5
r5 00000404
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0002ff42
alu1 0004d973
aluout 0007d8b5
cycle_counter 00000478
ctl_state 00000004

cycle 1145
r2 0002ff42
r3 0004d973
r4 0007d8b5
r5 00000404
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0007d8b5
alu1 00000404
aluout 0007d8b5
cycle_counter 00000479
ctl_state 00000005

cycle 1146
r2 0002ff42
r3 0004d973
r4 0007d8b5
r5 00000404
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0007d8b5
alu1 00000404
aluout 0007d8b5
cycle_counter 0000047a
ctl_state 00000006

cycle 1147
r2 0002ff42
r3 0004d973
r4 0007d8b5
r5 00000404
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0007d8b5
alu1 00000404
aluout 0007d8b5
cycle_counter 0000047b
ctl_state 00000001

cycle 1148
r2 0002ff42
r3 0004d973
r4 0007d8b5
r5 00000404
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0007d8b5
alu1 00000404
aluout 0007d8b5
cycle_counter 0000047c
ctl_state 00000002

cycle 1149
r2 0002ff42
r3 0004d973
r4 0007d8b5
r5 00000404
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0007d8b5
alu1 00000404
aluout 0007d8b5
cycle_counter 0000047d
ctl_state 00000003

cycle 1150
r2 0002ff42
r3 0004d973
r4 0007d8b5
r5 00000404
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0007d8b5
alu1 00000404
aluout 0007d8b5
cycle_counter 0000047e
ctl_state 00000004

cycle 1151
r2 0002ff42
r3 0004d973
r4 0007d8b5
r5 00000404
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000404
alu1 00000001
aluout 0007d8b5
cycle_counter 0000047f
ctl_state 00000005

cycle 1152
r2 0002ff42
r3 0004d973
r4 0007d8b5
r5 00000404
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000404
alu1 00000001
aluout 00000405
cycle_counter 00000480
ctl_state 00000006

cycle 1153
r2 0002ff42
r3 0004d973
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000404
alu1 00000001
aluout 00000405
cycle_counter 00000481
ctl_state 00000001

cycle 1154
r2 0002ff42
r3 0004d973
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000404
alu1 00000001
aluout 00000405
cycle_counter 00000482
ctl_state 00000002

cycle 1155
r2 0002ff42
r3 0004d973
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000404
alu1 00000001
aluout 00000405
cycle_counter 00000483
ctl_state 00000003

cycle 1156
r2 0002ff42
r3 0004d973
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000404
alu1 00000001
aluout 00000405
cycle_counter 00000484
ctl_state 00000004

cycle 1157
r2 0002ff42
r3 0004d973
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0004d973
alu1 00000000
aluout 00000405
cycle_counter 00000485
ctl_state 00000005

cycle 1158
r2 0002ff42
r3 0004d973
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0004d973
alu1 00000000
aluout 0004d973
cycle_counter 00000486
ctl_state 00000006

cycle 1159
r2 0004d973
r3 0004d973
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0004d973
alu1 00000000
aluout 0004d973
cycle_counter 00000487
ctl_state 00000001

cycle 1160
r2 0004d973
r3 0004d973
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0004d973
alu1 00000000
aluout 0004d973
cycle_counter 00000488
ctl_state 00000002

cycle 1161
r2 0004d973
r3 0004d973
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0004d973
alu1 00000000
aluout 0004d973
cycle_counter 00000489
ctl_state 00000003

cycle 1162
r2 0004d973
r3 0004d973
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0004d973
alu1 00000000
aluout 0004d973
cycle_counter 0000048a
ctl_state 00000004

cycle 1163
r2 0004d973
r3 0004d973
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0007d8b5
alu1 00000000
aluout 0004d973
cycle_counter 0000048b
ctl_state 00000005

cycle 1164
r2 0004d973
r3 0004d973
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0007d8b5
alu1 00000000
aluout 0007d8b5
cycle_counter 0000048c
ctl_state 00000006

cycle 1165
r2 0004d973
r3 0007d8b5
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0007d8b5
alu1 00000000
aluout 0007d8b5
cycle_counter 0000048d
ctl_state 00000001

cycle 1166
r2 0004d973
r3 0007d8b5
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0007d8b5
alu1 00000000
aluout 0007d8b5
cycle_counter 0000048e
ctl_state 00000002

cycle 1167
r2 0004d973
r3 0007d8b5
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0007d8b5
alu1 00000000
aluout 0007d8b5
cycle_counter 0000048f
ctl_state 00000003

cycle 1168
r2 0004d973
r3 0007d8b5
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 0007d8b5
alu1 00000000
aluout 0007d8b5
cycle_counter 00000490
ctl_state 00000004

cycle 1169
r2 0004d973
r3 0007d8b5
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 0007d8b5
cycle_counter 00000491
ctl_state 00000005

cycle 1170
r2 0004d973
r3 0007d8b5
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000492
ctl_state 00000006

cycle 1171
r2 0004d973
r3 0007d8b5
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000493
ctl_state 00000001

cycle 1172
r2 0004d973
r3 0007d8b5
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000494
ctl_state 00000002

cycle 1173
r2 0004d973
r3 0007d8b5
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000495
ctl_state 00000003

cycle 1174
r2 0004d973
r3 0007d8b5
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000496
ctl_state 00000004

cycle 1175
r2 0004d973
r3 0007d8b5
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000405
alu1 00000410
aluout 00000001
cycle_counter 00000497
ctl_state 00000005

cycle 1176
r2 0004d973
r3 0007d8b5
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000405
alu1 00000410
aluout 00000000
cycle_counter 00000498
ctl_state 00000006

cycle 1177
r2 0004d973
r3 0007d8b5
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000405
alu1 00000410
aluout 00000000
cycle_counter 00000499
ctl_state 00000001

cycle 1178
r2 0004d973
r3 0007d8b5
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000405
alu1 00000410
aluout 00000000
cycle_counter 0000049a
ctl_state 00000002

cycle 1179
r2 0004d973
r3 0007d8b5
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000405
alu1 00000410
aluout 00000000
cycle_counter 0000049b
ctl_state 00000003

cycle 1180
r2 0004d973
r3 0007d8b5
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000405
alu1 00000410
aluout 00000000
cycle_counter 0000049c
ctl_state 00000004

cycle 1181
r2 0004d973
r3 0007d8b5
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0004d973
alu1 0007d8b5
aluout 00000000
cycle_counter 0000049d
ctl_state 00000005

cycle 1182
r2 0004d973
r3 0007d8b5
r4 0007d8b5
r5 00000405
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0004d973
alu1 0007d8b5
aluout 000cb228
cycle_counter 0000049e
ctl_state 00000006

cycle 1183
r2 0004d973
r3 0007d8b5
r4 000cb228
r5 00000405
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0004d973
alu1 0007d8b5
aluout 000cb228
cycle_counter 0000049f
ctl_state 00000001

cycle 1184
r2 0004d973
r3 0007d8b5
r4 000cb228
r5 00000405
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0004d973
alu1 0007d8b5
aluout 000cb228
cycle_counter 000004a0
ctl_state 00000002

cycle 1185
r2 0004d973
r3 0007d8b5
r4 000cb228
r5 00000405
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0004d973
alu1 0007d8b5
aluout 000cb228
cycle_counter 000004a1
ctl_state 00000003

cycle 1186
r2 0004d973
r3 0007d8b5
r4 000cb228
r5 00000405
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0004d973
alu1 0007d8b5
aluout 000cb228
cycle_counter 000004a2
ctl_state 00000004

cycle 1187
r2 0004d973
r3 0007d8b5
r4 000cb228
r5 00000405
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 000cb228
alu1 00000405
aluout 000cb228
cycle_counter 000004a3
ctl_state 00000005

cycle 1188
r2 0004d973
r3 0007d8b5
r4 000cb228
r5 00000405
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 000cb228
alu1 00000405
aluout 000cb228
cycle_counter 000004a4
ctl_state 00000006

cycle 1189
r2 0004d973
r3 0007d8b5
r4 000cb228
r5 00000405
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 000cb228
alu1 00000405
aluout 000cb228
cycle_counter 000004a5
ctl_state 00000001

cycle 1190
r2 0004d973
r3 0007d8b5
r4 000cb228
r5 00000405
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 000cb228
alu1 00000405
aluout 000cb228
cycle_counter 000004a6
ctl_state 00000002

cycle 1191
r2 0004d973
r3 0007d8b5
r4 000cb228
r5 00000405
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 000cb228
alu1 00000405
aluout 000cb228
cycle_counter 000004a7
ctl_state 00000003

cycle 1192
r2 0004d973
r3 0007d8b5
r4 000cb228
r5 00000405
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000cb228
alu1 00000405
aluout 000cb228
cycle_counter 000004a8
ctl_state 00000004

cycle 1193
r2 0004d973
r3 0007d8b5
r4 000cb228
r5 00000405
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000405
alu1 00000001
aluout 000cb228
cycle_counter 000004a9
ctl_state 00000005

cycle 1194
r2 0004d973
r3 0007d8b5
r4 000cb228
r5 00000405
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000405
alu1 00000001
aluout 00000406
cycle_counter 000004aa
ctl_state 00000006

cycle 1195
r2 0004d973
r3 0007d8b5
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000405
alu1 00000001
aluout 00000406
cycle_counter 000004ab
ctl_state 00000001

cycle 1196
r2 0004d973
r3 0007d8b5
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000405
alu1 00000001
aluout 00000406
cycle_counter 000004ac
ctl_state 00000002

cycle 1197
r2 0004d973
r3 0007d8b5
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000405
alu1 00000001
aluout 00000406
cycle_counter 000004ad
ctl_state 00000003

cycle 1198
r2 0004d973
r3 0007d8b5
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000405
alu1 00000001
aluout 00000406
cycle_counter 000004ae
ctl_state 00000004

cycle 1199
r2 0004d973
r3 0007d8b5
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0007d8b5
alu1 00000000
aluout 00000406
cycle_counter 000004af
ctl_state 00000005

cycle 1200
r2 0004d973
r3 0007d8b5
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0007d8b5
alu1 00000000
aluout 0007d8b5
cycle_counter 000004b0
ctl_state 00000006

cycle 1201
r2 0007d8b5
r3 0007d8b5
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0007d8b5
alu1 00000000
aluout 0007d8b5
cycle_counter 000004b1
ctl_state 00000001

cycle 1202
r2 0007d8b5
r3 0007d8b5
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0007d8b5
alu1 00000000
aluout 0007d8b5
cycle_counter 000004b2
ctl_state 00000002

cycle 1203
r2 0007d8b5
r3 0007d8b5
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0007d8b5
alu1 00000000
aluout 0007d8b5
cycle_counter 000004b3
ctl_state 00000003

cycle 1204
r2 0007d8b5
r3 0007d8b5
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0007d8b5
alu1 00000000
aluout 0007d8b5
cycle_counter 000004b4
ctl_state 00000004

cycle 1205
r2 0007d8b5
r3 0007d8b5
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 000cb228
alu1 00000000
aluout 0007d8b5
cycle_counter 000004b5
ctl_state 00000005

cycle 1206
r2 0007d8b5
r3 0007d8b5
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 000cb228
alu1 00000000
aluout 000cb228
cycle_counter 000004b6
ctl_state 00000006

cycle 1207
r2 0007d8b5
r3 000cb228
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 000cb228
alu1 00000000
aluout 000cb228
cycle_counter 000004b7
ctl_state 00000001

cycle 1208
r2 0007d8b5
r3 000cb228
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 000cb228
alu1 00000000
aluout 000cb228
cycle_counter 000004b8
ctl_state 00000002

cycle 1209
r2 0007d8b5
r3 000cb228
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 000cb228
alu1 00000000
aluout 000cb228
cycle_counter 000004b9
ctl_state 00000003

cycle 1210
r2 0007d8b5
r3 000cb228
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 000cb228
alu1 00000000
aluout 000cb228
cycle_counter 000004ba
ctl_state 00000004

cycle 1211
r2 0007d8b5
r3 000cb228
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 000cb228
cycle_counter 000004bb
ctl_state 00000005

cycle 1212
r2 0007d8b5
r3 000cb228
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000004bc
ctl_state 00000006

cycle 1213
r2 0007d8b5
r3 000cb228
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000004bd
ctl_state 00000001

cycle 1214
r2 0007d8b5
r3 000cb228
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000004be
ctl_state 00000002

cycle 1215
r2 0007d8b5
r3 000cb228
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000004bf
ctl_state 00000003

cycle 1216
r2 0007d8b5
r3 000cb228
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000004c0
ctl_state 00000004

cycle 1217
r2 0007d8b5
r3 000cb228
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000406
alu1 00000410
aluout 00000001
cycle_counter 000004c1
ctl_state 00000005

cycle 1218
r2 0007d8b5
r3 000cb228
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000406
alu1 00000410
aluout 00000000
cycle_counter 000004c2
ctl_state 00000006

cycle 1219
r2 0007d8b5
r3 000cb228
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000406
alu1 00000410
aluout 00000000
cycle_counter 000004c3
ctl_state 00000001

cycle 1220
r2 0007d8b5
r3 000cb228
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000406
alu1 00000410
aluout 00000000
cycle_counter 000004c4
ctl_state 00000002

cycle 1221
r2 0007d8b5
r3 000cb228
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000406
alu1 00000410
aluout 00000000
cycle_counter 000004c5
ctl_state 00000003

cycle 1222
r2 0007d8b5
r3 000cb228
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000406
alu1 00000410
aluout 00000000
cycle_counter 000004c6
ctl_state 00000004

cycle 1223
r2 0007d8b5
r3 000cb228
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0007d8b5
alu1 000cb228
aluout 00000000
cycle_counter 000004c7
ctl_state 00000005

cycle 1224
r2 0007d8b5
r3 000cb228
r4 000cb228
r5 00000406
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0007d8b5
alu1 000cb228
aluout 00148add
cycle_counter 000004c8
ctl_state 00000006

cycle 1225
r2 0007d8b5
r3 000cb228
r4 00148add
r5 00000406
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0007d8b5
alu1 000cb228
aluout 00148add
cycle_counter 000004c9
ctl_state 00000001

cycle 1226
r2 0007d8b5
r3 000cb228
r4 00148add
r5 00000406
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0007d8b5
alu1 000cb228
aluout 00148add
cycle_counter 000004ca
ctl_state 00000002

cycle 1227
r2 0007d8b5
r3 000cb228
r4 00148add
r5 00000406
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0007d8b5
alu1 000cb228
aluout 00148add
cycle_counter 000004cb
ctl_state 00000003

cycle 1228
r2 0007d8b5
r3 000cb228
r4 00148add
r5 00000406
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0007d8b5
alu1 000cb228
aluout 00148add
cycle_counter 000004cc
ctl_state 00000004

cycle 1229
r2 0007d8b5
r3 000cb228
r4 00148add
r5 00000406
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00148add
alu1 00000406
aluout 00148add
cycle_counter 000004cd
ctl_state 00000005

cycle 1230
r2 0007d8b5
r3 000cb228
r4 00148add
r5 00000406
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00148add
alu1 00000406
aluout 00148add
cycle_counter 000004ce
ctl_state 00000006

cycle 1231
r2 0007d8b5
r3 000cb228
r4 00148add
r5 00000406
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00148add
alu1 00000406
aluout 00148add
cycle_counter 000004cf
ctl_state 00000001

cycle 1232
r2 0007d8b5
r3 000cb228
r4 00148add
r5 00000406
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00148add
alu1 00000406
aluout 00148add
cycle_counter 000004d0
ctl_state 00000002

cycle 1233
r2 0007d8b5
r3 000cb228
r4 00148add
r5 00000406
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00148add
alu1 00000406
aluout 00148add
cycle_counter 000004d1
ctl_state 00000003

cycle 1234
r2 0007d8b5
r3 000cb228
r4 00148add
r5 00000406
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00148add
alu1 00000406
aluout 00148add
cycle_counter 000004d2
ctl_state 00000004

cycle 1235
r2 0007d8b5
r3 000cb228
r4 00148add
r5 00000406
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000406
alu1 00000001
aluout 00148add
cycle_counter 000004d3
ctl_state 00000005

cycle 1236
r2 0007d8b5
r3 000cb228
r4 00148add
r5 00000406
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000406
alu1 00000001
aluout 00000407
cycle_counter 000004d4
ctl_state 00000006

cycle 1237
r2 0007d8b5
r3 000cb228
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000406
alu1 00000001
aluout 00000407
cycle_counter 000004d5
ctl_state 00000001

cycle 1238
r2 0007d8b5
r3 000cb228
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000406
alu1 00000001
aluout 00000407
cycle_counter 000004d6
ctl_state 00000002

cycle 1239
r2 0007d8b5
r3 000cb228
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000406
alu1 00000001
aluout 00000407
cycle_counter 000004d7
ctl_state 00000003

cycle 1240
r2 0007d8b5
r3 000cb228
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000406
alu1 00000001
aluout 00000407
cycle_counter 000004d8
ctl_state 00000004

cycle 1241
r2 0007d8b5
r3 000cb228
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000cb228
alu1 00000000
aluout 00000407
cycle_counter 000004d9
ctl_state 00000005

cycle 1242
r2 0007d8b5
r3 000cb228
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000cb228
alu1 00000000
aluout 000cb228
cycle_counter 000004da
ctl_state 00000006

cycle 1243
r2 000cb228
r3 000cb228
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000cb228
alu1 00000000
aluout 000cb228
cycle_counter 000004db
ctl_state 00000001

cycle 1244
r2 000cb228
r3 000cb228
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000cb228
alu1 00000000
aluout 000cb228
cycle_counter 000004dc
ctl_state 00000002

cycle 1245
r2 000cb228
r3 000cb228
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 000cb228
alu1 00000000
aluout 000cb228
cycle_counter 000004dd
ctl_state 00000003

cycle 1246
r2 000cb228
r3 000cb228
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 000cb228
alu1 00000000
aluout 000cb228
cycle_counter 000004de
ctl_state 00000004

cycle 1247
r2 000cb228
r3 000cb228
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00148add
alu1 00000000
aluout 000cb228
cycle_counter 000004df
ctl_state 00000005

cycle 1248
r2 000cb228
r3 000cb228
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00148add
alu1 00000000
aluout 00148add
cycle_counter 000004e0
ctl_state 00000006

cycle 1249
r2 000cb228
r3 00148add
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00148add
alu1 00000000
aluout 00148add
cycle_counter 000004e1
ctl_state 00000001

cycle 1250
r2 000cb228
r3 00148add
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00148add
alu1 00000000
aluout 00148add
cycle_counter 000004e2
ctl_state 00000002

cycle 1251
r2 000cb228
r3 00148add
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00148add
alu1 00000000
aluout 00148add
cycle_counter 000004e3
ctl_state 00000003

cycle 1252
r2 000cb228
r3 00148add
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00148add
alu1 00000000
aluout 00148add
cycle_counter 000004e4
ctl_state 00000004

cycle 1253
r2 000cb228
r3 00148add
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00148add
cycle_counter 000004e5
ctl_state 00000005

cycle 1254
r2 000cb228
r3 00148add
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000004e6
ctl_state 00000006

cycle 1255
r2 000cb228
r3 00148add
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000004e7
ctl_state 00000001

cycle 1256
r2 000cb228
r3 00148add
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000004e8
ctl_state 00000002

cycle 1257
r2 000cb228
r3 00148add
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000004e9
ctl_state 00000003

cycle 1258
r2 000cb228
r3 00148add
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000004ea
ctl_state 00000004

cycle 1259
r2 000cb228
r3 00148add
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000407
alu1 00000410
aluout 00000001
cycle_counter 000004eb
ctl_state 00000005

cycle 1260
r2 000cb228
r3 00148add
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000407
alu1 00000410
aluout 00000000
cycle_counter 000004ec
ctl_state 00000006

cycle 1261
r2 000cb228
r3 00148add
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000407
alu1 00000410
aluout 00000000
cycle_counter 000004ed
ctl_state 00000001

cycle 1262
r2 000cb228
r3 00148add
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000407
alu1 00000410
aluout 00000000
cycle_counter 000004ee
ctl_state 00000002

cycle 1263
r2 000cb228
r3 00148add
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000407
alu1 00000410
aluout 00000000
cycle_counter 000004ef
ctl_state 00000003

cycle 1264
r2 000cb228
r3 00148add
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000407
alu1 00000410
aluout 00000000
cycle_counter 000004f0
ctl_state 00000004

cycle 1265
r2 000cb228
r3 00148add
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000cb228
alu1 00148add
aluout 00000000
cycle_counter 000004f1
ctl_state 00000005

cycle 1266
r2 000cb228
r3 00148add
r4 00148add
r5 00000407
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000cb228
alu1 00148add
aluout 00213d05
cycle_counter 000004f2
ctl_state 00000006

cycle 1267
r2 000cb228
r3 00148add
r4 00213d05
r5 00000407
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000cb228
alu1 00148add
aluout 00213d05
cycle_counter 000004f3
ctl_state 00000001

cycle 1268
r2 000cb228
r3 00148add
r4 00213d05
r5 00000407
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000cb228
alu1 00148add
aluout 00213d05
cycle_counter 000004f4
ctl_state 00000002

cycle 1269
r2 000cb228
r3 00148add
r4 00213d05
r5 00000407
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 000cb228
alu1 00148add
aluout 00213d05
cycle_counter 000004f5
ctl_state 00000003

cycle 1270
r2 000cb228
r3 00148add
r4 00213d05
r5 00000407
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 000cb228
alu1 00148add
aluout 00213d05
cycle_counter 000004f6
ctl_state 00000004

cycle 1271
r2 000cb228
r3 00148add
r4 00213d05
r5 00000407
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00213d05
alu1 00000407
aluout 00213d05
cycle_counter 000004f7
ctl_state 00000005

cycle 1272
r2 000cb228
r3 00148add
r4 00213d05
r5 00000407
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00213d05
alu1 00000407
aluout 00213d05
cycle_counter 000004f8
ctl_state 00000006

cycle 1273
r2 000cb228
r3 00148add
r4 00213d05
r5 00000407
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00213d05
alu1 00000407
aluout 00213d05
cycle_counter 000004f9
ctl_state 00000001

cycle 1274
r2 000cb228
r3 00148add
r4 00213d05
r5 00000407
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00213d05
alu1 00000407
aluout 00213d05
cycle_counter 000004fa
ctl_state 00000002

cycle 1275
r2 000cb228
r3 00148add
r4 00213d05
r5 00000407
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00213d05
alu1 00000407
aluout 00213d05
cycle_counter 000004fb
ctl_state 00000003

cycle 1276
r2 000cb228
r3 00148add
r4 00213d05
r5 00000407
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00213d05
alu1 00000407
aluout 00213d05
cycle_counter 000004fc
ctl_state 00000004

cycle 1277
r2 000cb228
r3 00148add
r4 00213d05
r5 00000407
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000407
alu1 00000001
aluout 00213d05
cycle_counter 000004fd
ctl_state 00000005

cycle 1278
r2 000cb228
r3 00148add
r4 00213d05
r5 00000407
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000407
alu1 00000001
aluout 00000408
cycle_counter 000004fe
ctl_state 00000006

cycle 1279
r2 000cb228
r3 00148add
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000407
alu1 00000001
aluout 00000408
cycle_counter 000004ff
ctl_state 00000001

cycle 1280
r2 000cb228
r3 00148add
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000407
alu1 00000001
aluout 00000408
cycle_counter 00000500
ctl_state 00000002

cycle 1281
r2 000cb228
r3 00148add
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000407
alu1 00000001
aluout 00000408
cycle_counter 00000501
ctl_state 00000003

cycle 1282
r2 000cb228
r3 00148add
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000407
alu1 00000001
aluout 00000408
cycle_counter 00000502
ctl_state 00000004

cycle 1283
r2 000cb228
r3 00148add
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00148add
alu1 00000000
aluout 00000408
cycle_counter 00000503
ctl_state 00000005

cycle 1284
r2 000cb228
r3 00148add
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00148add
alu1 00000000
aluout 00148add
cycle_counter 00000504
ctl_state 00000006

cycle 1285
r2 00148add
r3 00148add
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00148add
alu1 00000000
aluout 00148add
cycle_counter 00000505
ctl_state 00000001

cycle 1286
r2 00148add
r3 00148add
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00148add
alu1 00000000
aluout 00148add
cycle_counter 00000506
ctl_state 00000002

cycle 1287
r2 00148add
r3 00148add
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00148add
alu1 00000000
aluout 00148add
cycle_counter 00000507
ctl_state 00000003

cycle 1288
r2 00148add
r3 00148add
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00148add
alu1 00000000
aluout 00148add
cycle_counter 00000508
ctl_state 00000004

cycle 1289
r2 00148add
r3 00148add
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00213d05
alu1 00000000
aluout 00148add
cycle_counter 00000509
ctl_state 00000005

cycle 1290
r2 00148add
r3 00148add
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00213d05
alu1 00000000
aluout 00213d05
cycle_counter 0000050a
ctl_state 00000006

cycle 1291
r2 00148add
r3 00213d05
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00213d05
alu1 00000000
aluout 00213d05
cycle_counter 0000050b
ctl_state 00000001

cycle 1292
r2 00148add
r3 00213d05
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00213d05
alu1 00000000
aluout 00213d05
cycle_counter 0000050c
ctl_state 00000002

cycle 1293
r2 00148add
r3 00213d05
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00213d05
alu1 00000000
aluout 00213d05
cycle_counter 0000050d
ctl_state 00000003

cycle 1294
r2 00148add
r3 00213d05
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00213d05
alu1 00000000
aluout 00213d05
cycle_counter 0000050e
ctl_state 00000004

cycle 1295
r2 00148add
r3 00213d05
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00213d05
cycle_counter 0000050f
ctl_state 00000005

cycle 1296
r2 00148add
r3 00213d05
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000510
ctl_state 00000006

cycle 1297
r2 00148add
r3 00213d05
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000511
ctl_state 00000001

cycle 1298
r2 00148add
r3 00213d05
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000512
ctl_state 00000002

cycle 1299
r2 00148add
r3 00213d05
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000513
ctl_state 00000003

cycle 1300
r2 00148add
r3 00213d05
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000514
ctl_state 00000004

cycle 1301
r2 00148add
r3 00213d05
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000408
alu1 00000410
aluout 00000001
cycle_counter 00000515
ctl_state 00000005

cycle 1302
r2 00148add
r3 00213d05
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000408
alu1 00000410
aluout 00000000
cycle_counter 00000516
ctl_state 00000006

cycle 1303
r2 00148add
r3 00213d05
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000408
alu1 00000410
aluout 00000000
cycle_counter 00000517
ctl_state 00000001

cycle 1304
r2 00148add
r3 00213d05
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000408
alu1 00000410
aluout 00000000
cycle_counter 00000518
ctl_state 00000002

cycle 1305
r2 00148add
r3 00213d05
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000408
alu1 00000410
aluout 00000000
cycle_counter 00000519
ctl_state 00000003

cycle 1306
r2 00148add
r3 00213d05
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000408
alu1 00000410
aluout 00000000
cycle_counter 0000051a
ctl_state 00000004

cycle 1307
r2 00148add
r3 00213d05
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00148add
alu1 00213d05
aluout 00000000
cycle_counter 0000051b
ctl_state 00000005

cycle 1308
r2 00148add
r3 00213d05
r4 00213d05
r5 00000408
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00148add
alu1 00213d05
aluout 0035c7e2
cycle_counter 0000051c
ctl_state 00000006

cycle 1309
r2 00148add
r3 00213d05
r4 0035c7e2
r5 00000408
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00148add
alu1 00213d05
aluout 0035c7e2
cycle_counter 0000051d
ctl_state 00000001

cycle 1310
r2 00148add
r3 00213d05
r4 0035c7e2
r5 00000408
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00148add
alu1 00213d05
aluout 0035c7e2
cycle_counter 0000051e
ctl_state 00000002

cycle 1311
r2 00148add
r3 00213d05
r4 0035c7e2
r5 00000408
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00148add
alu1 00213d05
aluout 0035c7e2
cycle_counter 0000051f
ctl_state 00000003

cycle 1312
r2 00148add
r3 00213d05
r4 0035c7e2
r5 00000408
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00148add
alu1 00213d05
aluout 0035c7e2
cycle_counter 00000520
ctl_state 00000004

cycle 1313
r2 00148add
r3 00213d05
r4 0035c7e2
r5 00000408
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0035c7e2
alu1 00000408
aluout 0035c7e2
cycle_counter 00000521
ctl_state 00000005

cycle 1314
r2 00148add
r3 00213d05
r4 0035c7e2
r5 00000408
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0035c7e2
alu1 00000408
aluout 0035c7e2
cycle_counter 00000522
ctl_state 00000006

cycle 1315
r2 00148add
r3 00213d05
r4 0035c7e2
r5 00000408
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0035c7e2
alu1 00000408
aluout 0035c7e2
cycle_counter 00000523
ctl_state 00000001

cycle 1316
r2 00148add
r3 00213d05
r4 0035c7e2
r5 00000408
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0035c7e2
alu1 00000408
aluout 0035c7e2
cycle_counter 00000524
ctl_state 00000002

cycle 1317
r2 00148add
r3 00213d05
r4 0035c7e2
r5 00000408
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0035c7e2
alu1 00000408
aluout 0035c7e2
cycle_counter 00000525
ctl_state 00000003

cycle 1318
r2 00148add
r3 00213d05
r4 0035c7e2
r5 00000408
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0035c7e2
alu1 00000408
aluout 0035c7e2
cycle_counter 00000526
ctl_state 00000004

cycle 1319
r2 00148add
r3 00213d05
r4 0035c7e2
r5 00000408
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000408
alu1 00000001
aluout 0035c7e2
cycle_counter 00000527
ctl_state 00000005

cycle 1320
r2 00148add
r3 00213d05
r4 0035c7e2
r5 00000408
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000408
alu1 00000001
aluout 00000409
cycle_counter 00000528
ctl_state 00000006

cycle 1321
r2 00148add
r3 00213d05
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000408
alu1 00000001
aluout 00000409
cycle_counter 00000529
ctl_state 00000001

cycle 1322
r2 00148add
r3 00213d05
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000408
alu1 00000001
aluout 00000409
cycle_counter 0000052a
ctl_state 00000002

cycle 1323
r2 00148add
r3 00213d05
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000408
alu1 00000001
aluout 00000409
cycle_counter 0000052b
ctl_state 00000003

cycle 1324
r2 00148add
r3 00213d05
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000408
alu1 00000001
aluout 00000409
cycle_counter 0000052c
ctl_state 00000004

cycle 1325
r2 00148add
r3 00213d05
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00213d05
alu1 00000000
aluout 00000409
cycle_counter 0000052d
ctl_state 00000005

cycle 1326
r2 00148add
r3 00213d05
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00213d05
alu1 00000000
aluout 00213d05
cycle_counter 0000052e
ctl_state 00000006

cycle 1327
r2 00213d05
r3 00213d05
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00213d05
alu1 00000000
aluout 00213d05
cycle_counter 0000052f
ctl_state 00000001

cycle 1328
r2 00213d05
r3 00213d05
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00213d05
alu1 00000000
aluout 00213d05
cycle_counter 00000530
ctl_state 00000002

cycle 1329
r2 00213d05
r3 00213d05
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00213d05
alu1 00000000
aluout 00213d05
cycle_counter 00000531
ctl_state 00000003

cycle 1330
r2 00213d05
r3 00213d05
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00213d05
alu1 00000000
aluout 00213d05
cycle_counter 00000532
ctl_state 00000004

cycle 1331
r2 00213d05
r3 00213d05
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0035c7e2
alu1 00000000
aluout 00213d05
cycle_counter 00000533
ctl_state 00000005

cycle 1332
r2 00213d05
r3 00213d05
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0035c7e2
alu1 00000000
aluout 0035c7e2
cycle_counter 00000534
ctl_state 00000006

cycle 1333
r2 00213d05
r3 0035c7e2
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0035c7e2
alu1 00000000
aluout 0035c7e2
cycle_counter 00000535
ctl_state 00000001

cycle 1334
r2 00213d05
r3 0035c7e2
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0035c7e2
alu1 00000000
aluout 0035c7e2
cycle_counter 00000536
ctl_state 00000002

cycle 1335
r2 00213d05
r3 0035c7e2
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0035c7e2
alu1 00000000
aluout 0035c7e2
cycle_counter 00000537
ctl_state 00000003

cycle 1336
r2 00213d05
r3 0035c7e2
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 0035c7e2
alu1 00000000
aluout 0035c7e2
cycle_counter 00000538
ctl_state 00000004

cycle 1337
r2 00213d05
r3 0035c7e2
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 0035c7e2
cycle_counter 00000539
ctl_state 00000005

cycle 1338
r2 00213d05
r3 0035c7e2
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000053a
ctl_state 00000006

cycle 1339
r2 00213d05
r3 0035c7e2
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000053b
ctl_state 00000001

cycle 1340
r2 00213d05
r3 0035c7e2
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000053c
ctl_state 00000002

cycle 1341
r2 00213d05
r3 0035c7e2
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000053d
ctl_state 00000003

cycle 1342
r2 00213d05
r3 0035c7e2
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000053e
ctl_state 00000004

cycle 1343
r2 00213d05
r3 0035c7e2
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000409
alu1 00000410
aluout 00000001
cycle_counter 0000053f
ctl_state 00000005

cycle 1344
r2 00213d05
r3 0035c7e2
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000409
alu1 00000410
aluout 00000000
cycle_counter 00000540
ctl_state 00000006

cycle 1345
r2 00213d05
r3 0035c7e2
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000409
alu1 00000410
aluout 00000000
cycle_counter 00000541
ctl_state 00000001

cycle 1346
r2 00213d05
r3 0035c7e2
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000409
alu1 00000410
aluout 00000000
cycle_counter 00000542
ctl_state 00000002

cycle 1347
r2 00213d05
r3 0035c7e2
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000409
alu1 00000410
aluout 00000000
cycle_counter 00000543
ctl_state 00000003

cycle 1348
r2 00213d05
r3 0035c7e2
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00000409
alu1 00000410
aluout 00000000
cycle_counter 00000544
ctl_state 00000004

cycle 1349
r2 00213d05
r3 0035c7e2
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00213d05
alu1 0035c7e2
aluout 00000000
cycle_counter 00000545
ctl_state 00000005

cycle 1350
r2 00213d05
r3 0035c7e2
r4 0035c7e2
r5 00000409
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00213d05
alu1 0035c7e2
aluout 005704e7
cycle_counter 00000546
ctl_state 00000006

cycle 1351
r2 00213d05
r3 0035c7e2
r4 005704e7
r5 00000409
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00213d05
alu1 0035c7e2
aluout 005704e7
cycle_counter 00000547
ctl_state 00000001

cycle 1352
r2 00213d05
r3 0035c7e2
r4 005704e7
r5 00000409
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00213d05
alu1 0035c7e2
aluout 005704e7
cycle_counter 00000548
ctl_state 00000002

cycle 1353
r2 00213d05
r3 0035c7e2
r4 005704e7
r5 00000409
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00213d05
alu1 0035c7e2
aluout 005704e7
cycle_counter 00000549
ctl_state 00000003

cycle 1354
r2 00213d05
r3 0035c7e2
r4 005704e7
r5 00000409
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00213d05
alu1 0035c7e2
aluout 005704e7
cycle_counter 0000054a
ctl_state 00000004

cycle 1355
r2 00213d05
r3 0035c7e2
r4 005704e7
r5 00000409
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 005704e7
alu1 00000409
aluout 005704e7
cycle_counter 0000054b
ctl_state 00000005

cycle 1356
r2 00213d05
r3 0035c7e2
r4 005704e7
r5 00000409
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 005704e7
alu1 00000409
aluout 005704e7
cycle_counter 0000054c
ctl_state 00000006

cycle 1357
r2 00213d05
r3 0035c7e2
r4 005704e7
r5 00000409
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 005704e7
alu1 00000409
aluout 005704e7
cycle_counter 0000054d
ctl_state 00000001

cycle 1358
r2 00213d05
r3 0035c7e2
r4 005704e7
r5 00000409
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 005704e7
alu1 00000409
aluout 005704e7
cycle_counter 0000054e
ctl_state 00000002

cycle 1359
r2 00213d05
r3 0035c7e2
r4 005704e7
r5 00000409
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 005704e7
alu1 00000409
aluout 005704e7
cycle_counter 0000054f
ctl_state 00000003

cycle 1360
r2 00213d05
r3 0035c7e2
r4 005704e7
r5 00000409
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 005704e7
alu1 00000409
aluout 005704e7
cycle_counter 00000550
ctl_state 00000004

cycle 1361
r2 00213d05
r3 0035c7e2
r4 005704e7
r5 00000409
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000409
alu1 00000001
aluout 005704e7
cycle_counter 00000551
ctl_state 00000005

cycle 1362
r2 00213d05
r3 0035c7e2
r4 005704e7
r5 00000409
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000409
alu1 00000001
aluout 0000040a
cycle_counter 00000552
ctl_state 00000006

cycle 1363
r2 00213d05
r3 0035c7e2
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000409
alu1 00000001
aluout 0000040a
cycle_counter 00000553
ctl_state 00000001

cycle 1364
r2 00213d05
r3 0035c7e2
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000409
alu1 00000001
aluout 0000040a
cycle_counter 00000554
ctl_state 00000002

cycle 1365
r2 00213d05
r3 0035c7e2
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000409
alu1 00000001
aluout 0000040a
cycle_counter 00000555
ctl_state 00000003

cycle 1366
r2 00213d05
r3 0035c7e2
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00000409
alu1 00000001
aluout 0000040a
cycle_counter 00000556
ctl_state 00000004

cycle 1367
r2 00213d05
r3 0035c7e2
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0035c7e2
alu1 00000000
aluout 0000040a
cycle_counter 00000557
ctl_state 00000005

cycle 1368
r2 00213d05
r3 0035c7e2
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0035c7e2
alu1 00000000
aluout 0035c7e2
cycle_counter 00000558
ctl_state 00000006

cycle 1369
r2 0035c7e2
r3 0035c7e2
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0035c7e2
alu1 00000000
aluout 0035c7e2
cycle_counter 00000559
ctl_state 00000001

cycle 1370
r2 0035c7e2
r3 0035c7e2
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0035c7e2
alu1 00000000
aluout 0035c7e2
cycle_counter 0000055a
ctl_state 00000002

cycle 1371
r2 0035c7e2
r3 0035c7e2
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0035c7e2
alu1 00000000
aluout 0035c7e2
cycle_counter 0000055b
ctl_state 00000003

cycle 1372
r2 0035c7e2
r3 0035c7e2
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 0035c7e2
alu1 00000000
aluout 0035c7e2
cycle_counter 0000055c
ctl_state 00000004

cycle 1373
r2 0035c7e2
r3 0035c7e2
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 005704e7
alu1 00000000
aluout 0035c7e2
cycle_counter 0000055d
ctl_state 00000005

cycle 1374
r2 0035c7e2
r3 0035c7e2
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 005704e7
alu1 00000000
aluout 005704e7
cycle_counter 0000055e
ctl_state 00000006

cycle 1375
r2 0035c7e2
r3 005704e7
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 005704e7
alu1 00000000
aluout 005704e7
cycle_counter 0000055f
ctl_state 00000001

cycle 1376
r2 0035c7e2
r3 005704e7
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 005704e7
alu1 00000000
aluout 005704e7
cycle_counter 00000560
ctl_state 00000002

cycle 1377
r2 0035c7e2
r3 005704e7
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 005704e7
alu1 00000000
aluout 005704e7
cycle_counter 00000561
ctl_state 00000003

cycle 1378
r2 0035c7e2
r3 005704e7
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 005704e7
alu1 00000000
aluout 005704e7
cycle_counter 00000562
ctl_state 00000004

cycle 1379
r2 0035c7e2
r3 005704e7
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 005704e7
cycle_counter 00000563
ctl_state 00000005

cycle 1380
r2 0035c7e2
r3 005704e7
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000564
ctl_state 00000006

cycle 1381
r2 0035c7e2
r3 005704e7
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000565
ctl_state 00000001

cycle 1382
r2 0035c7e2
r3 005704e7
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000566
ctl_state 00000002

cycle 1383
r2 0035c7e2
r3 005704e7
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000567
ctl_state 00000003

cycle 1384
r2 0035c7e2
r3 005704e7
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000568
ctl_state 00000004

cycle 1385
r2 0035c7e2
r3 005704e7
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040a
alu1 00000410
aluout 00000001
cycle_counter 00000569
ctl_state 00000005

cycle 1386
r2 0035c7e2
r3 005704e7
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040a
alu1 00000410
aluout 00000000
cycle_counter 0000056a
ctl_state 00000006

cycle 1387
r2 0035c7e2
r3 005704e7
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040a
alu1 00000410
aluout 00000000
cycle_counter 0000056b
ctl_state 00000001

cycle 1388
r2 0035c7e2
r3 005704e7
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040a
alu1 00000410
aluout 00000000
cycle_counter 0000056c
ctl_state 00000002

cycle 1389
r2 0035c7e2
r3 005704e7
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040a
alu1 00000410
aluout 00000000
cycle_counter 0000056d
ctl_state 00000003

cycle 1390
r2 0035c7e2
r3 005704e7
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000040a
alu1 00000410
aluout 00000000
cycle_counter 0000056e
ctl_state 00000004

cycle 1391
r2 0035c7e2
r3 005704e7
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0035c7e2
alu1 005704e7
aluout 00000000
cycle_counter 0000056f
ctl_state 00000005

cycle 1392
r2 0035c7e2
r3 005704e7
r4 005704e7
r5 0000040a
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0035c7e2
alu1 005704e7
aluout 008cccc9
cycle_counter 00000570
ctl_state 00000006

cycle 1393
r2 0035c7e2
r3 005704e7
r4 008cccc9
r5 0000040a
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0035c7e2
alu1 005704e7
aluout 008cccc9
cycle_counter 00000571
ctl_state 00000001

cycle 1394
r2 0035c7e2
r3 005704e7
r4 008cccc9
r5 0000040a
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0035c7e2
alu1 005704e7
aluout 008cccc9
cycle_counter 00000572
ctl_state 00000002

cycle 1395
r2 0035c7e2
r3 005704e7
r4 008cccc9
r5 0000040a
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0035c7e2
alu1 005704e7
aluout 008cccc9
cycle_counter 00000573
ctl_state 00000003

cycle 1396
r2 0035c7e2
r3 005704e7
r4 008cccc9
r5 0000040a
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 0035c7e2
alu1 005704e7
aluout 008cccc9
cycle_counter 00000574
ctl_state 00000004

cycle 1397
r2 0035c7e2
r3 005704e7
r4 008cccc9
r5 0000040a
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 008cccc9
alu1 0000040a
aluout 008cccc9
cycle_counter 00000575
ctl_state 00000005

cycle 1398
r2 0035c7e2
r3 005704e7
r4 008cccc9
r5 0000040a
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 008cccc9
alu1 0000040a
aluout 008cccc9
cycle_counter 00000576
ctl_state 00000006

cycle 1399
r2 0035c7e2
r3 005704e7
r4 008cccc9
r5 0000040a
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 008cccc9
alu1 0000040a
aluout 008cccc9
cycle_counter 00000577
ctl_state 00000001

cycle 1400
r2 0035c7e2
r3 005704e7
r4 008cccc9
r5 0000040a
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 008cccc9
alu1 0000040a
aluout 008cccc9
cycle_counter 00000578
ctl_state 00000002

cycle 1401
r2 0035c7e2
r3 005704e7
r4 008cccc9
r5 0000040a
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 008cccc9
alu1 0000040a
aluout 008cccc9
cycle_counter 00000579
ctl_state 00000003

cycle 1402
r2 0035c7e2
r3 005704e7
r4 008cccc9
r5 0000040a
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 008cccc9
alu1 0000040a
aluout 008cccc9
cycle_counter 0000057a
ctl_state 00000004

cycle 1403
r2 0035c7e2
r3 005704e7
r4 008cccc9
r5 0000040a
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040a
alu1 00000001
aluout 008cccc9
cycle_counter 0000057b
ctl_state 00000005

cycle 1404
r2 0035c7e2
r3 005704e7
r4 008cccc9
r5 0000040a
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040a
alu1 00000001
aluout 0000040b
cycle_counter 0000057c
ctl_state 00000006

cycle 1405
r2 0035c7e2
r3 005704e7
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040a
alu1 00000001
aluout 0000040b
cycle_counter 0000057d
ctl_state 00000001

cycle 1406
r2 0035c7e2
r3 005704e7
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040a
alu1 00000001
aluout 0000040b
cycle_counter 0000057e
ctl_state 00000002

cycle 1407
r2 0035c7e2
r3 005704e7
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040a
alu1 00000001
aluout 0000040b
cycle_counter 0000057f
ctl_state 00000003

cycle 1408
r2 0035c7e2
r3 005704e7
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000040a
alu1 00000001
aluout 0000040b
cycle_counter 00000580
ctl_state 00000004

cycle 1409
r2 0035c7e2
r3 005704e7
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 005704e7
alu1 00000000
aluout 0000040b
cycle_counter 00000581
ctl_state 00000005

cycle 1410
r2 0035c7e2
r3 005704e7
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 005704e7
alu1 00000000
aluout 005704e7
cycle_counter 00000582
ctl_state 00000006

cycle 1411
r2 005704e7
r3 005704e7
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 005704e7
alu1 00000000
aluout 005704e7
cycle_counter 00000583
ctl_state 00000001

cycle 1412
r2 005704e7
r3 005704e7
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 005704e7
alu1 00000000
aluout 005704e7
cycle_counter 00000584
ctl_state 00000002

cycle 1413
r2 005704e7
r3 005704e7
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 005704e7
alu1 00000000
aluout 005704e7
cycle_counter 00000585
ctl_state 00000003

cycle 1414
r2 005704e7
r3 005704e7
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 005704e7
alu1 00000000
aluout 005704e7
cycle_counter 00000586
ctl_state 00000004

cycle 1415
r2 005704e7
r3 005704e7
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 008cccc9
alu1 00000000
aluout 005704e7
cycle_counter 00000587
ctl_state 00000005

cycle 1416
r2 005704e7
r3 005704e7
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 008cccc9
alu1 00000000
aluout 008cccc9
cycle_counter 00000588
ctl_state 00000006

cycle 1417
r2 005704e7
r3 008cccc9
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 008cccc9
alu1 00000000
aluout 008cccc9
cycle_counter 00000589
ctl_state 00000001

cycle 1418
r2 005704e7
r3 008cccc9
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 008cccc9
alu1 00000000
aluout 008cccc9
cycle_counter 0000058a
ctl_state 00000002

cycle 1419
r2 005704e7
r3 008cccc9
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 008cccc9
alu1 00000000
aluout 008cccc9
cycle_counter 0000058b
ctl_state 00000003

cycle 1420
r2 005704e7
r3 008cccc9
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 008cccc9
alu1 00000000
aluout 008cccc9
cycle_counter 0000058c
ctl_state 00000004

cycle 1421
r2 005704e7
r3 008cccc9
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 008cccc9
cycle_counter 0000058d
ctl_state 00000005

cycle 1422
r2 005704e7
r3 008cccc9
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000058e
ctl_state 00000006

cycle 1423
r2 005704e7
r3 008cccc9
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000058f
ctl_state 00000001

cycle 1424
r2 005704e7
r3 008cccc9
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000590
ctl_state 00000002

cycle 1425
r2 005704e7
r3 008cccc9
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000591
ctl_state 00000003

cycle 1426
r2 005704e7
r3 008cccc9
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000592
ctl_state 00000004

cycle 1427
r2 005704e7
r3 008cccc9
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040b
alu1 00000410
aluout 00000001
cycle_counter 00000593
ctl_state 00000005

cycle 1428
r2 005704e7
r3 008cccc9
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040b
alu1 00000410
aluout 00000000
cycle_counter 00000594
ctl_state 00000006

cycle 1429
r2 005704e7
r3 008cccc9
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040b
alu1 00000410
aluout 00000000
cycle_counter 00000595
ctl_state 00000001

cycle 1430
r2 005704e7
r3 008cccc9
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040b
alu1 00000410
aluout 00000000
cycle_counter 00000596
ctl_state 00000002

cycle 1431
r2 005704e7
r3 008cccc9
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040b
alu1 00000410
aluout 00000000
cycle_counter 00000597
ctl_state 00000003

cycle 1432
r2 005704e7
r3 008cccc9
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000040b
alu1 00000410
aluout 00000000
cycle_counter 00000598
ctl_state 00000004

cycle 1433
r2 005704e7
r3 008cccc9
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 005704e7
alu1 008cccc9
aluout 00000000
cycle_counter 00000599
ctl_state 00000005

cycle 1434
r2 005704e7
r3 008cccc9
r4 008cccc9
r5 0000040b
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 005704e7
alu1 008cccc9
aluout 00e3d1b0
cycle_counter 0000059a
ctl_state 00000006

cycle 1435
r2 005704e7
r3 008cccc9
r4 00e3d1b0
r5 0000040b
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 005704e7
alu1 008cccc9
aluout 00e3d1b0
cycle_counter 0000059b
ctl_state 00000001

cycle 1436
r2 005704e7
r3 008cccc9
r4 00e3d1b0
r5 0000040b
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 005704e7
alu1 008cccc9
aluout 00e3d1b0
cycle_counter 0000059c
ctl_state 00000002

cycle 1437
r2 005704e7
r3 008cccc9
r4 00e3d1b0
r5 0000040b
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 005704e7
alu1 008cccc9
aluout 00e3d1b0
cycle_counter 0000059d
ctl_state 00000003

cycle 1438
r2 005704e7
r3 008cccc9
r4 00e3d1b0
r5 0000040b
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 005704e7
alu1 008cccc9
aluout 00e3d1b0
cycle_counter 0000059e
ctl_state 00000004

cycle 1439
r2 005704e7
r3 008cccc9
r4 00e3d1b0
r5 0000040b
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00e3d1b0
alu1 0000040b
aluout 00e3d1b0
cycle_counter 0000059f
ctl_state 00000005

cycle 1440
r2 005704e7
r3 008cccc9
r4 00e3d1b0
r5 0000040b
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00e3d1b0
alu1 0000040b
aluout 00e3d1b0
cycle_counter 000005a0
ctl_state 00000006

cycle 1441
r2 005704e7
r3 008cccc9
r4 00e3d1b0
r5 0000040b
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00e3d1b0
alu1 0000040b
aluout 00e3d1b0
cycle_counter 000005a1
ctl_state 00000001

cycle 1442
r2 005704e7
r3 008cccc9
r4 00e3d1b0
r5 0000040b
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00e3d1b0
alu1 0000040b
aluout 00e3d1b0
cycle_counter 000005a2
ctl_state 00000002

cycle 1443
r2 005704e7
r3 008cccc9
r4 00e3d1b0
r5 0000040b
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00e3d1b0
alu1 0000040b
aluout 00e3d1b0
cycle_counter 000005a3
ctl_state 00000003

cycle 1444
r2 005704e7
r3 008cccc9
r4 00e3d1b0
r5 0000040b
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00e3d1b0
alu1 0000040b
aluout 00e3d1b0
cycle_counter 000005a4
ctl_state 00000004

cycle 1445
r2 005704e7
r3 008cccc9
r4 00e3d1b0
r5 0000040b
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040b
alu1 00000001
aluout 00e3d1b0
cycle_counter 000005a5
ctl_state 00000005

cycle 1446
r2 005704e7
r3 008cccc9
r4 00e3d1b0
r5 0000040b
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040b
alu1 00000001
aluout 0000040c
cycle_counter 000005a6
ctl_state 00000006

cycle 1447
r2 005704e7
r3 008cccc9
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040b
alu1 00000001
aluout 0000040c
cycle_counter 000005a7
ctl_state 00000001

cycle 1448
r2 005704e7
r3 008cccc9
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040b
alu1 00000001
aluout 0000040c
cycle_counter 000005a8
ctl_state 00000002

cycle 1449
r2 005704e7
r3 008cccc9
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040b
alu1 00000001
aluout 0000040c
cycle_counter 000005a9
ctl_state 00000003

cycle 1450
r2 005704e7
r3 008cccc9
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000040b
alu1 00000001
aluout 0000040c
cycle_counter 000005aa
ctl_state 00000004

cycle 1451
r2 005704e7
r3 008cccc9
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 008cccc9
alu1 00000000
aluout 0000040c
cycle_counter 000005ab
ctl_state 00000005

cycle 1452
r2 005704e7
r3 008cccc9
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 008cccc9
alu1 00000000
aluout 008cccc9
cycle_counter 000005ac
ctl_state 00000006

cycle 1453
r2 008cccc9
r3 008cccc9
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 008cccc9
alu1 00000000
aluout 008cccc9
cycle_counter 000005ad
ctl_state 00000001

cycle 1454
r2 008cccc9
r3 008cccc9
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 008cccc9
alu1 00000000
aluout 008cccc9
cycle_counter 000005ae
ctl_state 00000002

cycle 1455
r2 008cccc9
r3 008cccc9
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 008cccc9
alu1 00000000
aluout 008cccc9
cycle_counter 000005af
ctl_state 00000003

cycle 1456
r2 008cccc9
r3 008cccc9
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 008cccc9
alu1 00000000
aluout 008cccc9
cycle_counter 000005b0
ctl_state 00000004

cycle 1457
r2 008cccc9
r3 008cccc9
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00e3d1b0
alu1 00000000
aluout 008cccc9
cycle_counter 000005b1
ctl_state 00000005

cycle 1458
r2 008cccc9
r3 008cccc9
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00e3d1b0
alu1 00000000
aluout 00e3d1b0
cycle_counter 000005b2
ctl_state 00000006

cycle 1459
r2 008cccc9
r3 00e3d1b0
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00e3d1b0
alu1 00000000
aluout 00e3d1b0
cycle_counter 000005b3
ctl_state 00000001

cycle 1460
r2 008cccc9
r3 00e3d1b0
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00e3d1b0
alu1 00000000
aluout 00e3d1b0
cycle_counter 000005b4
ctl_state 00000002

cycle 1461
r2 008cccc9
r3 00e3d1b0
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00e3d1b0
alu1 00000000
aluout 00e3d1b0
cycle_counter 000005b5
ctl_state 00000003

cycle 1462
r2 008cccc9
r3 00e3d1b0
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00e3d1b0
alu1 00000000
aluout 00e3d1b0
cycle_counter 000005b6
ctl_state 00000004

cycle 1463
r2 008cccc9
r3 00e3d1b0
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00e3d1b0
cycle_counter 000005b7
ctl_state 00000005

cycle 1464
r2 008cccc9
r3 00e3d1b0
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000005b8
ctl_state 00000006

cycle 1465
r2 008cccc9
r3 00e3d1b0
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000005b9
ctl_state 00000001

cycle 1466
r2 008cccc9
r3 00e3d1b0
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000005ba
ctl_state 00000002

cycle 1467
r2 008cccc9
r3 00e3d1b0
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000005bb
ctl_state 00000003

cycle 1468
r2 008cccc9
r3 00e3d1b0
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000005bc
ctl_state 00000004

cycle 1469
r2 008cccc9
r3 00e3d1b0
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040c
alu1 00000410
aluout 00000001
cycle_counter 000005bd
ctl_state 00000005

cycle 1470
r2 008cccc9
r3 00e3d1b0
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040c
alu1 00000410
aluout 00000000
cycle_counter 000005be
ctl_state 00000006

cycle 1471
r2 008cccc9
r3 00e3d1b0
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040c
alu1 00000410
aluout 00000000
cycle_counter 000005bf
ctl_state 00000001

cycle 1472
r2 008cccc9
r3 00e3d1b0
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040c
alu1 00000410
aluout 00000000
cycle_counter 000005c0
ctl_state 00000002

cycle 1473
r2 008cccc9
r3 00e3d1b0
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040c
alu1 00000410
aluout 00000000
cycle_counter 000005c1
ctl_state 00000003

cycle 1474
r2 008cccc9
r3 00e3d1b0
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000040c
alu1 00000410
aluout 00000000
cycle_counter 000005c2
ctl_state 00000004

cycle 1475
r2 008cccc9
r3 00e3d1b0
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 008cccc9
alu1 00e3d1b0
aluout 00000000
cycle_counter 000005c3
ctl_state 00000005

cycle 1476
r2 008cccc9
r3 00e3d1b0
r4 00e3d1b0
r5 0000040c
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 008cccc9
alu1 00e3d1b0
aluout 01709e79
cycle_counter 000005c4
ctl_state 00000006

cycle 1477
r2 008cccc9
r3 00e3d1b0
r4 01709e79
r5 0000040c
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 008cccc9
alu1 00e3d1b0
aluout 01709e79
cycle_counter 000005c5
ctl_state 00000001

cycle 1478
r2 008cccc9
r3 00e3d1b0
r4 01709e79
r5 0000040c
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 008cccc9
alu1 00e3d1b0
aluout 01709e79
cycle_counter 000005c6
ctl_state 00000002

cycle 1479
r2 008cccc9
r3 00e3d1b0
r4 01709e79
r5 0000040c
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 008cccc9
alu1 00e3d1b0
aluout 01709e79
cycle_counter 000005c7
ctl_state 00000003

cycle 1480
r2 008cccc9
r3 00e3d1b0
r4 01709e79
r5 0000040c
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 008cccc9
alu1 00e3d1b0
aluout 01709e79
cycle_counter 000005c8
ctl_state 00000004

cycle 1481
r2 008cccc9
r3 00e3d1b0
r4 01709e79
r5 0000040c
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 01709e79
alu1 0000040c
aluout 01709e79
cycle_counter 000005c9
ctl_state 00000005

cycle 1482
r2 008cccc9
r3 00e3d1b0
r4 01709e79
r5 0000040c
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 01709e79
alu1 0000040c
aluout 01709e79
cycle_counter 000005ca
ctl_state 00000006

cycle 1483
r2 008cccc9
r3 00e3d1b0
r4 01709e79
r5 0000040c
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 01709e79
alu1 0000040c
aluout 01709e79
cycle_counter 000005cb
ctl_state 00000001

cycle 1484
r2 008cccc9
r3 00e3d1b0
r4 01709e79
r5 0000040c
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 01709e79
alu1 0000040c
aluout 01709e79
cycle_counter 000005cc
ctl_state 00000002

cycle 1485
r2 008cccc9
r3 00e3d1b0
r4 01709e79
r5 0000040c
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 01709e79
alu1 0000040c
aluout 01709e79
cycle_counter 000005cd
ctl_state 00000003

cycle 1486
r2 008cccc9
r3 00e3d1b0
r4 01709e79
r5 0000040c
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 01709e79
alu1 0000040c
aluout 01709e79
cycle_counter 000005ce
ctl_state 00000004

cycle 1487
r2 008cccc9
r3 00e3d1b0
r4 01709e79
r5 0000040c
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040c
alu1 00000001
aluout 01709e79
cycle_counter 000005cf
ctl_state 00000005

cycle 1488
r2 008cccc9
r3 00e3d1b0
r4 01709e79
r5 0000040c
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040c
alu1 00000001
aluout 0000040d
cycle_counter 000005d0
ctl_state 00000006

cycle 1489
r2 008cccc9
r3 00e3d1b0
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040c
alu1 00000001
aluout 0000040d
cycle_counter 000005d1
ctl_state 00000001

cycle 1490
r2 008cccc9
r3 00e3d1b0
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040c
alu1 00000001
aluout 0000040d
cycle_counter 000005d2
ctl_state 00000002

cycle 1491
r2 008cccc9
r3 00e3d1b0
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040c
alu1 00000001
aluout 0000040d
cycle_counter 000005d3
ctl_state 00000003

cycle 1492
r2 008cccc9
r3 00e3d1b0
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000040c
alu1 00000001
aluout 0000040d
cycle_counter 000005d4
ctl_state 00000004

cycle 1493
r2 008cccc9
r3 00e3d1b0
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00e3d1b0
alu1 00000000
aluout 0000040d
cycle_counter 000005d5
ctl_state 00000005

cycle 1494
r2 008cccc9
r3 00e3d1b0
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00e3d1b0
alu1 00000000
aluout 00e3d1b0
cycle_counter 000005d6
ctl_state 00000006

cycle 1495
r2 00e3d1b0
r3 00e3d1b0
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00e3d1b0
alu1 00000000
aluout 00e3d1b0
cycle_counter 000005d7
ctl_state 00000001

cycle 1496
r2 00e3d1b0
r3 00e3d1b0
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00e3d1b0
alu1 00000000
aluout 00e3d1b0
cycle_counter 000005d8
ctl_state 00000002

cycle 1497
r2 00e3d1b0
r3 00e3d1b0
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 00e3d1b0
alu1 00000000
aluout 00e3d1b0
cycle_counter 000005d9
ctl_state 00000003

cycle 1498
r2 00e3d1b0
r3 00e3d1b0
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 00e3d1b0
alu1 00000000
aluout 00e3d1b0
cycle_counter 000005da
ctl_state 00000004

cycle 1499
r2 00e3d1b0
r3 00e3d1b0
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 01709e79
alu1 00000000
aluout 00e3d1b0
cycle_counter 000005db
ctl_state 00000005

cycle 1500
r2 00e3d1b0
r3 00e3d1b0
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 01709e79
alu1 00000000
aluout 01709e79
cycle_counter 000005dc
ctl_state 00000006

cycle 1501
r2 00e3d1b0
r3 01709e79
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 01709e79
alu1 00000000
aluout 01709e79
cycle_counter 000005dd
ctl_state 00000001

cycle 1502
r2 00e3d1b0
r3 01709e79
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 01709e79
alu1 00000000
aluout 01709e79
cycle_counter 000005de
ctl_state 00000002

cycle 1503
r2 00e3d1b0
r3 01709e79
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 01709e79
alu1 00000000
aluout 01709e79
cycle_counter 000005df
ctl_state 00000003

cycle 1504
r2 00e3d1b0
r3 01709e79
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 01709e79
alu1 00000000
aluout 01709e79
cycle_counter 000005e0
ctl_state 00000004

cycle 1505
r2 00e3d1b0
r3 01709e79
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 01709e79
cycle_counter 000005e1
ctl_state 00000005

cycle 1506
r2 00e3d1b0
r3 01709e79
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000005e2
ctl_state 00000006

cycle 1507
r2 00e3d1b0
r3 01709e79
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000005e3
ctl_state 00000001

cycle 1508
r2 00e3d1b0
r3 01709e79
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000005e4
ctl_state 00000002

cycle 1509
r2 00e3d1b0
r3 01709e79
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000005e5
ctl_state 00000003

cycle 1510
r2 00e3d1b0
r3 01709e79
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000005e6
ctl_state 00000004

cycle 1511
r2 00e3d1b0
r3 01709e79
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040d
alu1 00000410
aluout 00000001
cycle_counter 000005e7
ctl_state 00000005

cycle 1512
r2 00e3d1b0
r3 01709e79
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040d
alu1 00000410
aluout 00000000
cycle_counter 000005e8
ctl_state 00000006

cycle 1513
r2 00e3d1b0
r3 01709e79
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040d
alu1 00000410
aluout 00000000
cycle_counter 000005e9
ctl_state 00000001

cycle 1514
r2 00e3d1b0
r3 01709e79
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040d
alu1 00000410
aluout 00000000
cycle_counter 000005ea
ctl_state 00000002

cycle 1515
r2 00e3d1b0
r3 01709e79
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040d
alu1 00000410
aluout 00000000
cycle_counter 000005eb
ctl_state 00000003

cycle 1516
r2 00e3d1b0
r3 01709e79
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000040d
alu1 00000410
aluout 00000000
cycle_counter 000005ec
ctl_state 00000004

cycle 1517
r2 00e3d1b0
r3 01709e79
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00e3d1b0
alu1 01709e79
aluout 00000000
cycle_counter 000005ed
ctl_state 00000005

cycle 1518
r2 00e3d1b0
r3 01709e79
r4 01709e79
r5 0000040d
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00e3d1b0
alu1 01709e79
aluout 02547029
cycle_counter 000005ee
ctl_state 00000006

cycle 1519
r2 00e3d1b0
r3 01709e79
r4 02547029
r5 0000040d
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00e3d1b0
alu1 01709e79
aluout 02547029
cycle_counter 000005ef
ctl_state 00000001

cycle 1520
r2 00e3d1b0
r3 01709e79
r4 02547029
r5 0000040d
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00e3d1b0
alu1 01709e79
aluout 02547029
cycle_counter 000005f0
ctl_state 00000002

cycle 1521
r2 00e3d1b0
r3 01709e79
r4 02547029
r5 0000040d
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 00e3d1b0
alu1 01709e79
aluout 02547029
cycle_counter 000005f1
ctl_state 00000003

cycle 1522
r2 00e3d1b0
r3 01709e79
r4 02547029
r5 0000040d
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 00e3d1b0
alu1 01709e79
aluout 02547029
cycle_counter 000005f2
ctl_state 00000004

cycle 1523
r2 00e3d1b0
r3 01709e79
r4 02547029
r5 0000040d
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 02547029
alu1 0000040d
aluout 02547029
cycle_counter 000005f3
ctl_state 00000005

cycle 1524
r2 00e3d1b0
r3 01709e79
r4 02547029
r5 0000040d
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 02547029
alu1 0000040d
aluout 02547029
cycle_counter 000005f4
ctl_state 00000006

cycle 1525
r2 00e3d1b0
r3 01709e79
r4 02547029
r5 0000040d
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 02547029
alu1 0000040d
aluout 02547029
cycle_counter 000005f5
ctl_state 00000001

cycle 1526
r2 00e3d1b0
r3 01709e79
r4 02547029
r5 0000040d
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 02547029
alu1 0000040d
aluout 02547029
cycle_counter 000005f6
ctl_state 00000002

cycle 1527
r2 00e3d1b0
r3 01709e79
r4 02547029
r5 0000040d
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 02547029
alu1 0000040d
aluout 02547029
cycle_counter 000005f7
ctl_state 00000003

cycle 1528
r2 00e3d1b0
r3 01709e79
r4 02547029
r5 0000040d
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 02547029
alu1 0000040d
aluout 02547029
cycle_counter 000005f8
ctl_state 00000004

cycle 1529
r2 00e3d1b0
r3 01709e79
r4 02547029
r5 0000040d
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040d
alu1 00000001
aluout 02547029
cycle_counter 000005f9
ctl_state 00000005

cycle 1530
r2 00e3d1b0
r3 01709e79
r4 02547029
r5 0000040d
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040d
alu1 00000001
aluout 0000040e
cycle_counter 000005fa
ctl_state 00000006

cycle 1531
r2 00e3d1b0
r3 01709e79
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040d
alu1 00000001
aluout 0000040e
cycle_counter 000005fb
ctl_state 00000001

cycle 1532
r2 00e3d1b0
r3 01709e79
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040d
alu1 00000001
aluout 0000040e
cycle_counter 000005fc
ctl_state 00000002

cycle 1533
r2 00e3d1b0
r3 01709e79
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040d
alu1 00000001
aluout 0000040e
cycle_counter 000005fd
ctl_state 00000003

cycle 1534
r2 00e3d1b0
r3 01709e79
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000040d
alu1 00000001
aluout 0000040e
cycle_counter 000005fe
ctl_state 00000004

cycle 1535
r2 00e3d1b0
r3 01709e79
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 01709e79
alu1 00000000
aluout 0000040e
cycle_counter 000005ff
ctl_state 00000005

cycle 1536
r2 00e3d1b0
r3 01709e79
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 01709e79
alu1 00000000
aluout 01709e79
cycle_counter 00000600
ctl_state 00000006

cycle 1537
r2 01709e79
r3 01709e79
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 01709e79
alu1 00000000
aluout 01709e79
cycle_counter 00000601
ctl_state 00000001

cycle 1538
r2 01709e79
r3 01709e79
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 01709e79
alu1 00000000
aluout 01709e79
cycle_counter 00000602
ctl_state 00000002

cycle 1539
r2 01709e79
r3 01709e79
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 01709e79
alu1 00000000
aluout 01709e79
cycle_counter 00000603
ctl_state 00000003

cycle 1540
r2 01709e79
r3 01709e79
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 01709e79
alu1 00000000
aluout 01709e79
cycle_counter 00000604
ctl_state 00000004

cycle 1541
r2 01709e79
r3 01709e79
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 02547029
alu1 00000000
aluout 01709e79
cycle_counter 00000605
ctl_state 00000005

cycle 1542
r2 01709e79
r3 01709e79
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 02547029
alu1 00000000
aluout 02547029
cycle_counter 00000606
ctl_state 00000006

cycle 1543
r2 01709e79
r3 02547029
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 02547029
alu1 00000000
aluout 02547029
cycle_counter 00000607
ctl_state 00000001

cycle 1544
r2 01709e79
r3 02547029
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 02547029
alu1 00000000
aluout 02547029
cycle_counter 00000608
ctl_state 00000002

cycle 1545
r2 01709e79
r3 02547029
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 02547029
alu1 00000000
aluout 02547029
cycle_counter 00000609
ctl_state 00000003

cycle 1546
r2 01709e79
r3 02547029
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 02547029
alu1 00000000
aluout 02547029
cycle_counter 0000060a
ctl_state 00000004

cycle 1547
r2 01709e79
r3 02547029
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 02547029
cycle_counter 0000060b
ctl_state 00000005

cycle 1548
r2 01709e79
r3 02547029
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000060c
ctl_state 00000006

cycle 1549
r2 01709e79
r3 02547029
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000060d
ctl_state 00000001

cycle 1550
r2 01709e79
r3 02547029
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000060e
ctl_state 00000002

cycle 1551
r2 01709e79
r3 02547029
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000060f
ctl_state 00000003

cycle 1552
r2 01709e79
r3 02547029
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000610
ctl_state 00000004

cycle 1553
r2 01709e79
r3 02547029
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040e
alu1 00000410
aluout 00000001
cycle_counter 00000611
ctl_state 00000005

cycle 1554
r2 01709e79
r3 02547029
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040e
alu1 00000410
aluout 00000000
cycle_counter 00000612
ctl_state 00000006

cycle 1555
r2 01709e79
r3 02547029
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040e
alu1 00000410
aluout 00000000
cycle_counter 00000613
ctl_state 00000001

cycle 1556
r2 01709e79
r3 02547029
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040e
alu1 00000410
aluout 00000000
cycle_counter 00000614
ctl_state 00000002

cycle 1557
r2 01709e79
r3 02547029
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040e
alu1 00000410
aluout 00000000
cycle_counter 00000615
ctl_state 00000003

cycle 1558
r2 01709e79
r3 02547029
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000040e
alu1 00000410
aluout 00000000
cycle_counter 00000616
ctl_state 00000004

cycle 1559
r2 01709e79
r3 02547029
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 01709e79
alu1 02547029
aluout 00000000
cycle_counter 00000617
ctl_state 00000005

cycle 1560
r2 01709e79
r3 02547029
r4 02547029
r5 0000040e
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 01709e79
alu1 02547029
aluout 03c50ea2
cycle_counter 00000618
ctl_state 00000006

cycle 1561
r2 01709e79
r3 02547029
r4 03c50ea2
r5 0000040e
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 01709e79
alu1 02547029
aluout 03c50ea2
cycle_counter 00000619
ctl_state 00000001

cycle 1562
r2 01709e79
r3 02547029
r4 03c50ea2
r5 0000040e
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 01709e79
alu1 02547029
aluout 03c50ea2
cycle_counter 0000061a
ctl_state 00000002

cycle 1563
r2 01709e79
r3 02547029
r4 03c50ea2
r5 0000040e
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 01709e79
alu1 02547029
aluout 03c50ea2
cycle_counter 0000061b
ctl_state 00000003

cycle 1564
r2 01709e79
r3 02547029
r4 03c50ea2
r5 0000040e
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 01709e79
alu1 02547029
aluout 03c50ea2
cycle_counter 0000061c
ctl_state 00000004

cycle 1565
r2 01709e79
r3 02547029
r4 03c50ea2
r5 0000040e
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 03c50ea2
alu1 0000040e
aluout 03c50ea2
cycle_counter 0000061d
ctl_state 00000005

cycle 1566
r2 01709e79
r3 02547029
r4 03c50ea2
r5 0000040e
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 03c50ea2
alu1 0000040e
aluout 03c50ea2
cycle_counter 0000061e
ctl_state 00000006

cycle 1567
r2 01709e79
r3 02547029
r4 03c50ea2
r5 0000040e
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 03c50ea2
alu1 0000040e
aluout 03c50ea2
cycle_counter 0000061f
ctl_state 00000001

cycle 1568
r2 01709e79
r3 02547029
r4 03c50ea2
r5 0000040e
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 03c50ea2
alu1 0000040e
aluout 03c50ea2
cycle_counter 00000620
ctl_state 00000002

cycle 1569
r2 01709e79
r3 02547029
r4 03c50ea2
r5 0000040e
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 03c50ea2
alu1 0000040e
aluout 03c50ea2
cycle_counter 00000621
ctl_state 00000003

cycle 1570
r2 01709e79
r3 02547029
r4 03c50ea2
r5 0000040e
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 03c50ea2
alu1 0000040e
aluout 03c50ea2
cycle_counter 00000622
ctl_state 00000004

cycle 1571
r2 01709e79
r3 02547029
r4 03c50ea2
r5 0000040e
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040e
alu1 00000001
aluout 03c50ea2
cycle_counter 00000623
ctl_state 00000005

cycle 1572
r2 01709e79
r3 02547029
r4 03c50ea2
r5 0000040e
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040e
alu1 00000001
aluout 0000040f
cycle_counter 00000624
ctl_state 00000006

cycle 1573
r2 01709e79
r3 02547029
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040e
alu1 00000001
aluout 0000040f
cycle_counter 00000625
ctl_state 00000001

cycle 1574
r2 01709e79
r3 02547029
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040e
alu1 00000001
aluout 0000040f
cycle_counter 00000626
ctl_state 00000002

cycle 1575
r2 01709e79
r3 02547029
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040e
alu1 00000001
aluout 0000040f
cycle_counter 00000627
ctl_state 00000003

cycle 1576
r2 01709e79
r3 02547029
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000040e
alu1 00000001
aluout 0000040f
cycle_counter 00000628
ctl_state 00000004

cycle 1577
r2 01709e79
r3 02547029
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 02547029
alu1 00000000
aluout 0000040f
cycle_counter 00000629
ctl_state 00000005

cycle 1578
r2 01709e79
r3 02547029
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 02547029
alu1 00000000
aluout 02547029
cycle_counter 0000062a
ctl_state 00000006

cycle 1579
r2 02547029
r3 02547029
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 02547029
alu1 00000000
aluout 02547029
cycle_counter 0000062b
ctl_state 00000001

cycle 1580
r2 02547029
r3 02547029
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 02547029
alu1 00000000
aluout 02547029
cycle_counter 0000062c
ctl_state 00000002

cycle 1581
r2 02547029
r3 02547029
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 02547029
alu1 00000000
aluout 02547029
cycle_counter 0000062d
ctl_state 00000003

cycle 1582
r2 02547029
r3 02547029
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 02547029
alu1 00000000
aluout 02547029
cycle_counter 0000062e
ctl_state 00000004

cycle 1583
r2 02547029
r3 02547029
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 03c50ea2
alu1 00000000
aluout 02547029
cycle_counter 0000062f
ctl_state 00000005

cycle 1584
r2 02547029
r3 02547029
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 03c50ea2
alu1 00000000
aluout 03c50ea2
cycle_counter 00000630
ctl_state 00000006

cycle 1585
r2 02547029
r3 03c50ea2
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 03c50ea2
alu1 00000000
aluout 03c50ea2
cycle_counter 00000631
ctl_state 00000001

cycle 1586
r2 02547029
r3 03c50ea2
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 03c50ea2
alu1 00000000
aluout 03c50ea2
cycle_counter 00000632
ctl_state 00000002

cycle 1587
r2 02547029
r3 03c50ea2
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 03c50ea2
alu1 00000000
aluout 03c50ea2
cycle_counter 00000633
ctl_state 00000003

cycle 1588
r2 02547029
r3 03c50ea2
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 03c50ea2
alu1 00000000
aluout 03c50ea2
cycle_counter 00000634
ctl_state 00000004

cycle 1589
r2 02547029
r3 03c50ea2
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 03c50ea2
cycle_counter 00000635
ctl_state 00000005

cycle 1590
r2 02547029
r3 03c50ea2
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000636
ctl_state 00000006

cycle 1591
r2 02547029
r3 03c50ea2
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000637
ctl_state 00000001

cycle 1592
r2 02547029
r3 03c50ea2
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000638
ctl_state 00000002

cycle 1593
r2 02547029
r3 03c50ea2
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000639
ctl_state 00000003

cycle 1594
r2 02547029
r3 03c50ea2
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000063a
ctl_state 00000004

cycle 1595
r2 02547029
r3 03c50ea2
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040f
alu1 00000410
aluout 00000001
cycle_counter 0000063b
ctl_state 00000005

cycle 1596
r2 02547029
r3 03c50ea2
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040f
alu1 00000410
aluout 00000000
cycle_counter 0000063c
ctl_state 00000006

cycle 1597
r2 02547029
r3 03c50ea2
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040f
alu1 00000410
aluout 00000000
cycle_counter 0000063d
ctl_state 00000001

cycle 1598
r2 02547029
r3 03c50ea2
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 00000007
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040f
alu1 00000410
aluout 00000000
cycle_counter 0000063e
ctl_state 00000002

cycle 1599
r2 02547029
r3 03c50ea2
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 0000040f
alu1 00000410
aluout 00000000
cycle_counter 0000063f
ctl_state 00000003

cycle 1600
r2 02547029
r3 03c50ea2
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 0000040f
alu1 00000410
aluout 00000000
cycle_counter 00000640
ctl_state 00000004

cycle 1601
r2 02547029
r3 03c50ea2
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 02547029
alu1 03c50ea2
aluout 00000000
cycle_counter 00000641
ctl_state 00000005

cycle 1602
r2 02547029
r3 03c50ea2
r4 03c50ea2
r5 0000040f
r6 00000410
r7 0000000c
pc 00000007
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 02547029
alu1 03c50ea2
aluout 06197ecb
cycle_counter 00000642
ctl_state 00000006

cycle 1603
r2 02547029
r3 03c50ea2
r4 06197ecb
r5 0000040f
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 02547029
alu1 03c50ea2
aluout 06197ecb
cycle_counter 00000643
ctl_state 00000001

cycle 1604
r2 02547029
r3 03c50ea2
r4 06197ecb
r5 0000040f
r6 00000410
r7 0000000c
pc 00000008
inst 01130000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 02547029
alu1 03c50ea2
aluout 06197ecb
cycle_counter 00000644
ctl_state 00000002

cycle 1605
r2 02547029
r3 03c50ea2
r4 06197ecb
r5 0000040f
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000000
dst 00000004
src0 00000002
src1 00000003
immediate 00000000
alu0 02547029
alu1 03c50ea2
aluout 06197ecb
cycle_counter 00000645
ctl_state 00000003

cycle 1606
r2 02547029
r3 03c50ea2
r4 06197ecb
r5 0000040f
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 02547029
alu1 03c50ea2
aluout 06197ecb
cycle_counter 00000646
ctl_state 00000004

cycle 1607
r2 02547029
r3 03c50ea2
r4 06197ecb
r5 0000040f
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 06197ecb
alu1 0000040f
aluout 06197ecb
cycle_counter 00000647
ctl_state 00000005

cycle 1608
r2 02547029
r3 03c50ea2
r4 06197ecb
r5 0000040f
r6 00000410
r7 0000000c
pc 00000008
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 06197ecb
alu1 0000040f
aluout 06197ecb
cycle_counter 00000648
ctl_state 00000006

cycle 1609
r2 02547029
r3 03c50ea2
r4 06197ecb
r5 0000040f
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 06197ecb
alu1 0000040f
aluout 06197ecb
cycle_counter 00000649
ctl_state 00000001

cycle 1610
r2 02547029
r3 03c50ea2
r4 06197ecb
r5 0000040f
r6 00000410
r7 0000000c
pc 00000009
inst 12250000
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 06197ecb
alu1 0000040f
aluout 06197ecb
cycle_counter 0000064a
ctl_state 00000002

cycle 1611
r2 02547029
r3 03c50ea2
r4 06197ecb
r5 0000040f
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000009
dst 00000000
src0 00000004
src1 00000005
immediate 00000000
alu0 06197ecb
alu1 0000040f
aluout 06197ecb
cycle_counter 0000064b
ctl_state 00000003

cycle 1612
r2 02547029
r3 03c50ea2
r4 06197ecb
r5 0000040f
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 06197ecb
alu1 0000040f
aluout 06197ecb
cycle_counter 0000064c
ctl_state 00000004

cycle 1613
r2 02547029
r3 03c50ea2
r4 06197ecb
r5 0000040f
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040f
alu1 00000001
aluout 06197ecb
cycle_counter 0000064d
ctl_state 00000005

cycle 1614
r2 02547029
r3 03c50ea2
r4 06197ecb
r5 0000040f
r6 00000410
r7 0000000c
pc 00000009
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040f
alu1 00000001
aluout 00000410
cycle_counter 0000064e
ctl_state 00000006

cycle 1615
r2 02547029
r3 03c50ea2
r4 06197ecb
r5 00000410
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040f
alu1 00000001
aluout 00000410
cycle_counter 0000064f
ctl_state 00000001

cycle 1616
r2 02547029
r3 03c50ea2
r4 06197ecb
r5 00000410
r6 00000410
r7 0000000c
pc 0000000a
inst 01690001
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040f
alu1 00000001
aluout 00000410
cycle_counter 00000650
ctl_state 00000002

cycle 1617
r2 02547029
r3 03c50ea2
r4 06197ecb
r5 00000410
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000040f
alu1 00000001
aluout 00000410
cycle_counter 00000651
ctl_state 00000003

cycle 1618
r2 02547029
r3 03c50ea2
r4 06197ecb
r5 00000410
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 0000040f
alu1 00000001
aluout 00000410
cycle_counter 00000652
ctl_state 00000004

cycle 1619
r2 02547029
r3 03c50ea2
r4 06197ecb
r5 00000410
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 03c50ea2
alu1 00000000
aluout 00000410
cycle_counter 00000653
ctl_state 00000005

cycle 1620
r2 02547029
r3 03c50ea2
r4 06197ecb
r5 00000410
r6 00000410
r7 0000000c
pc 0000000a
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 03c50ea2
alu1 00000000
aluout 03c50ea2
cycle_counter 00000654
ctl_state 00000006

cycle 1621
r2 03c50ea2
r3 03c50ea2
r4 06197ecb
r5 00000410
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 03c50ea2
alu1 00000000
aluout 03c50ea2
cycle_counter 00000655
ctl_state 00000001

cycle 1622
r2 03c50ea2
r3 03c50ea2
r4 06197ecb
r5 00000410
r6 00000410
r7 0000000c
pc 0000000b
inst 00980000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 03c50ea2
alu1 00000000
aluout 03c50ea2
cycle_counter 00000656
ctl_state 00000002

cycle 1623
r2 03c50ea2
r3 03c50ea2
r4 06197ecb
r5 00000410
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000002
src0 00000003
src1 00000000
immediate 00000000
alu0 03c50ea2
alu1 00000000
aluout 03c50ea2
cycle_counter 00000657
ctl_state 00000003

cycle 1624
r2 03c50ea2
r3 03c50ea2
r4 06197ecb
r5 00000410
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 03c50ea2
alu1 00000000
aluout 03c50ea2
cycle_counter 00000658
ctl_state 00000004

cycle 1625
r2 03c50ea2
r3 03c50ea2
r4 06197ecb
r5 00000410
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 06197ecb
alu1 00000000
aluout 03c50ea2
cycle_counter 00000659
ctl_state 00000005

cycle 1626
r2 03c50ea2
r3 03c50ea2
r4 06197ecb
r5 00000410
r6 00000410
r7 0000000c
pc 0000000b
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 06197ecb
alu1 00000000
aluout 06197ecb
cycle_counter 0000065a
ctl_state 00000006

cycle 1627
r2 03c50ea2
r3 06197ecb
r4 06197ecb
r5 00000410
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 06197ecb
alu1 00000000
aluout 06197ecb
cycle_counter 0000065b
ctl_state 00000001

cycle 1628
r2 03c50ea2
r3 06197ecb
r4 06197ecb
r5 00000410
r6 00000410
r7 0000000c
pc 0000000c
inst 00e00000
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 06197ecb
alu1 00000000
aluout 06197ecb
cycle_counter 0000065c
ctl_state 00000002

cycle 1629
r2 03c50ea2
r3 06197ecb
r4 06197ecb
r5 00000410
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000000
dst 00000003
src0 00000004
src1 00000000
immediate 00000000
alu0 06197ecb
alu1 00000000
aluout 06197ecb
cycle_counter 0000065d
ctl_state 00000003

cycle 1630
r2 03c50ea2
r3 06197ecb
r4 06197ecb
r5 00000410
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 06197ecb
alu1 00000000
aluout 06197ecb
cycle_counter 0000065e
ctl_state 00000004

cycle 1631
r2 03c50ea2
r3 06197ecb
r4 06197ecb
r5 00000410
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 06197ecb
cycle_counter 0000065f
ctl_state 00000005

cycle 1632
r2 03c50ea2
r3 06197ecb
r4 06197ecb
r5 00000410
r6 00000410
r7 0000000c
pc 0000000c
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000660
ctl_state 00000006

cycle 1633
r2 03c50ea2
r3 06197ecb
r4 06197ecb
r5 00000410
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000661
ctl_state 00000001

cycle 1634
r2 03c50ea2
r3 06197ecb
r4 06197ecb
r5 00000410
r6 00000410
r7 0000000c
pc 00000006
inst 24000006
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000662
ctl_state 00000002

cycle 1635
r2 03c50ea2
r3 06197ecb
r4 06197ecb
r5 00000410
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000006
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000663
ctl_state 00000003

cycle 1636
r2 03c50ea2
r3 06197ecb
r4 06197ecb
r5 00000410
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000664
ctl_state 00000004

cycle 1637
r2 03c50ea2
r3 06197ecb
r4 06197ecb
r5 00000410
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000410
alu1 00000410
aluout 00000001
cycle_counter 00000665
ctl_state 00000005

cycle 1638
r2 03c50ea2
r3 06197ecb
r4 06197ecb
r5 00000410
r6 00000410
r7 0000000c
pc 00000006
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000410
alu1 00000410
aluout 00000001
cycle_counter 00000666
ctl_state 00000006

cycle 1639
r2 03c50ea2
r3 06197ecb
r4 06197ecb
r5 00000410
r6 00000410
r7 00000006
pc 0000000d
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000410
alu1 00000410
aluout 00000001
cycle_counter 00000667
ctl_state 00000001

cycle 1640
r2 03c50ea2
r3 06197ecb
r4 06197ecb
r5 00000410
r6 00000410
r7 00000006
pc 0000000d
inst 242e000d
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000410
alu1 00000410
aluout 00000001
cycle_counter 00000668
ctl_state 00000002

cycle 1641
r2 03c50ea2
r3 06197ecb
r4 06197ecb
r5 00000410
r6 00000410
r7 00000006
pc 0000000d
inst 30000000
opcode 00000012
dst 00000000
src0 00000005
src1 00000006
immediate 0000000d
alu0 00000410
alu1 00000410
aluout 00000001
cycle_counter 00000669
ctl_state 00000003

cycle 1642
r2 03c50ea2
r3 06197ecb
r4 06197ecb
r5 00000410
r6 00000410
r7 00000006
pc 0000000d
inst 30000000
opcode 00000018
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000410
alu1 00000410
aluout 00000001
cycle_counter 0000066a
ctl_state 00000004

cycle 1643
r2 03c50ea2
r3 06197ecb
r4 06197ecb
r5 00000410
r6 00000410
r7 00000006
pc 0000000d
inst 30000000
opcode 00000018
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000066b
ctl_state 00000005

cycle 1644
r2 03c50ea2
r3 06197ecb
r4 06197ecb
r5 00000410
r6 00000410
r7 00000006
pc 0000000d
inst 30000000
opcode 00000018
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000066c
ctl_state 00000006

