Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2441
design__instance__area,22529.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,20
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0023777885362505913
power__switching__total,0.0022219903767108917
power__leakage__total,2.216616756811618E-8
power__total,0.004599801264703274
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.287487847220873
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.28675304609124325
timing__hold__ws__corner:nom_tt_025C_1v80,0.28053715700075016
timing__setup__ws__corner:nom_tt_025C_1v80,13.415699153532636
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.280537
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,21.338728
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,23
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,20
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.31013201218269965
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.3063329399072897
timing__hold__ws__corner:nom_ss_100C_1v60,0.8073841823634629
timing__setup__ws__corner:nom_ss_100C_1v60,9.776789432541682
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.807384
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,15.106224
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,20
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.27741484894471635
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.277627456659945
timing__hold__ws__corner:nom_ff_n40C_1v95,0.08779693887078546
timing__setup__ws__corner:nom_ff_n40C_1v95,13.919225277469721
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.087797
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,22.664371
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,23
design__max_fanout_violation__count,20
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.275909719547664
clock__skew__worst_setup,0.274927005609624
timing__hold__ws,0.08590395304911105
timing__setup__ws,9.633398351696238
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.085904
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.976209
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,2441
design__instance__area__stdcell,22529.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.657681
design__instance__utilization__stdcell,0.657681
design__instance__count__class:buffer,7
design__instance__count__class:inverter,43
design__instance__count__class:sequential_cell,311
design__instance__count__class:multi_input_combinational_cell,1297
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,2021
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,50259.4
design__violations,0
design__instance__count__class:timing_repair_buffer,266
design__instance__count__class:clock_buffer,33
design__instance__count__class:clock_inverter,25
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,93
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,3
design__instance__count__class:antenna_cell,3
route__net,1974
route__net__special,2
route__drc_errors__iter:1,1402
route__wirelength__iter:1,61404
route__drc_errors__iter:2,600
route__wirelength__iter:2,60559
route__drc_errors__iter:3,585
route__wirelength__iter:3,60521
route__drc_errors__iter:4,93
route__wirelength__iter:4,60379
route__drc_errors__iter:5,0
route__wirelength__iter:5,60376
route__drc_errors,0
route__wirelength,60376
route__vias,16004
route__vias__singlecut,16004
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,515.53
timing__unannotated_net__count__corner:nom_tt_025C_1v80,44
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,44
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,44
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,20
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2849955074824038
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2827492486843024
timing__hold__ws__corner:min_tt_025C_1v80,0.27849817684720857
timing__setup__ws__corner:min_tt_025C_1v80,13.458188722154357
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.278498
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,21.385122
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,44
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,23
design__max_fanout_violation__count__corner:min_ss_100C_1v60,20
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.30550704497591313
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.30106226697111943
timing__hold__ws__corner:min_ss_100C_1v60,0.804372591301691
timing__setup__ws__corner:min_ss_100C_1v60,9.878759423434522
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.804373
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,15.218325
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,44
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,20
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.275909719547664
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.274927005609624
timing__hold__ws__corner:min_ff_n40C_1v95,0.08590395304911105
timing__setup__ws__corner:min_ff_n40C_1v95,13.937214443691097
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.085904
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,22.698160
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,44
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,20
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.29139050330741
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2919780888598109
timing__hold__ws__corner:max_tt_025C_1v80,0.2832765213691848
timing__setup__ws__corner:max_tt_025C_1v80,13.371719221480507
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.283277
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,21.294952
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,44
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,23
design__max_fanout_violation__count__corner:max_ss_100C_1v60,20
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.3107892642318661
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3120792324006608
timing__hold__ws__corner:max_ss_100C_1v60,0.8118711488443855
timing__setup__ws__corner:max_ss_100C_1v60,9.633398351696238
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.811871
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,14.976209
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,44
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,20
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.28111272438856966
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2815648627281356
timing__hold__ws__corner:max_ff_n40C_1v95,0.08973261276896402
timing__setup__ws__corner:max_ff_n40C_1v95,13.89113041690319
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.089733
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,22.631271
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,44
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,44
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79989
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00010767
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000105215
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000385095
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000105215
design_powergrid__voltage__worst,0.000105215
design_powergrid__voltage__worst__net:VPWR,1.79989
design_powergrid__drop__worst,0.00010767
design_powergrid__drop__worst__net:VPWR,0.00010767
design_powergrid__voltage__worst__net:VGND,0.000105215
design_powergrid__drop__worst__net:VGND,0.000105215
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00003889999999999999686327301073873741188435815274715423583984375
ir__drop__worst,0.00010799999999999999595982902445001627711462788283824920654296875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
