$comment
	File created using the following command:
		vcd file lab2part3.msim.vcd -direction
$end
$date
	Sun Aug 14 21:48:22 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module lab2part3_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var reg 1 # c_in $end
$var wire 1 $ c_out $end
$var wire 1 % s [3] $end
$var wire 1 & s [2] $end
$var wire 1 ' s [1] $end
$var wire 1 ( s [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 1 b[0]~input_o $end
$var wire 1 2 a[0]~input_o $end
$var wire 1 3 c_in~input_o $end
$var wire 1 4 g0|s~combout $end
$var wire 1 5 b[1]~input_o $end
$var wire 1 6 a[1]~input_o $end
$var wire 1 7 g1|s~combout $end
$var wire 1 8 g1|c_out~0_combout $end
$var wire 1 9 a[2]~input_o $end
$var wire 1 : b[2]~input_o $end
$var wire 1 ; g2|s~combout $end
$var wire 1 < b[3]~input_o $end
$var wire 1 = a[3]~input_o $end
$var wire 1 > g3|s~combout $end
$var wire 1 ? g3|c_out~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b1 "
1#
0$
0(
1'
0&
0%
x)
0*
1+
x,
1-
1.
1/
00
11
02
13
04
05
06
17
08
09
0:
0;
0<
0=
0>
0?
$end
#100000
b1 !
b0 "
0#
01
12
03
0)
14
07
1(
0'
#200000
b11 !
b10 !
1#
02
16
13
1)
17
1'
#300000
b1010 !
b100 "
b110 "
b1000 !
b1001 !
15
1:
12
06
1=
0)
18
07
1;
1>
04
0'
1&
1%
0(
0;
0>
1?
0&
0%
1$
#400000
b1101 !
b111 "
0#
b101 !
b100 !
11
02
19
0=
03
1)
08
14
17
1;
1>
0?
1(
1'
1&
1%
0$
0;
0&
#500000
b1111 "
b1011 "
b1001 "
1#
b101 !
13
12
05
0:
1<
0)
1;
1&
#600000
b111 !
b1000 "
b0 "
b100 "
0#
b110 !
01
1:
0<
02
16
03
1)
04
0;
0(
0&
#700000
b101 "
b111 !
12
11
0)
18
07
0'
1;
1&
#800000
b11 !
b1011 !
b1001 !
b1 "
1#
b0 "
b1000 !
01
0:
02
06
09
1=
13
1)
08
14
1(
0;
0&
#900000
b10 "
b1001 !
12
15
0)
18
04
0(
1;
1&
#1000000
