{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1633741447533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1633741447534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 20:04:07 2021 " "Processing started: Fri Oct 08 20:04:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1633741447534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1633741447534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UnidadControl -c UnidadControl " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UnidadControl -c UnidadControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1633741447534 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1633741447664 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UnidadControl EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"UnidadControl\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1633741447686 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1633741447738 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1633741447738 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1633741448002 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1633741448018 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633741448533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633741448533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633741448533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633741448533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633741448533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633741448533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633741448533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633741448533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1633741448533 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1633741448533 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 1390 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1633741448537 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 1392 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1633741448537 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 1394 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1633741448537 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 1396 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1633741448537 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 1398 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1633741448537 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1633741448537 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1633741448540 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UnidadControl.sdc " "Synopsys Design Constraints File file not found: 'UnidadControl.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1633741450532 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1633741450533 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "BanderaDefault~0\|combout " "Node \"BanderaDefault~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1633741450536 ""} { "Warning" "WSTA_SCC_NODE" "BanderaDefault~0\|datac " "Node \"BanderaDefault~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1633741450536 ""}  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1633741450536 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1633741450539 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1633741450539 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1633741450539 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1633741450583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDRAM_Control\[9\]~reg0 " "Destination node SDRAM_Control\[9\]~reg0" {  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Control[9]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 295 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1633741450583 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1633741450583 ""}  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 42 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 1369 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1633741450583 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BanderaDefault~0  " "Automatically promoted node BanderaDefault~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1633741450583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux109~1 " "Destination node Mux109~1" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/bcd_7seg.vhd" 58 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux109~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 530 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1633741450583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux108~1 " "Destination node Mux108~1" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/bcd_7seg.vhd" 58 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux108~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 532 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1633741450583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux107~1 " "Destination node Mux107~1" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/bcd_7seg.vhd" 58 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux107~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 534 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1633741450583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux106~1 " "Destination node Mux106~1" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/bcd_7seg.vhd" 58 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux106~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 536 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1633741450583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux105~1 " "Destination node Mux105~1" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/bcd_7seg.vhd" 58 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux105~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 538 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1633741450583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux104~1 " "Destination node Mux104~1" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/bcd_7seg.vhd" 58 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux104~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 540 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1633741450583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux103~1 " "Destination node Mux103~1" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/bcd_7seg.vhd" 58 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux103~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 542 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1633741450583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux95~1 " "Destination node Mux95~1" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/bcd_7seg.vhd" 58 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux95~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 544 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1633741450583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux94~1 " "Destination node Mux94~1" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/bcd_7seg.vhd" 58 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux94~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 546 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1633741450583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux93~1 " "Destination node Mux93~1" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/bcd_7seg.vhd" 58 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux93~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 548 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1633741450583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1633741450583 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1633741450583 ""}  } { { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 72 -1 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BanderaDefault~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 700 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1633741450583 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1633741451085 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1633741451086 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1633741451086 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1633741451087 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1633741451088 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1633741451089 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1633741451111 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1633741451112 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1633741451112 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1633741451242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1633741453377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1633741453533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1633741453540 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1633741456003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1633741456003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1633741456851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X81_Y0 X91_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11" {  } { { "loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} 81 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1633741459608 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1633741459608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1633741460862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1633741460864 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1633741460864 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1633741460948 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1633741461335 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1633741461390 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1633741461786 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1633741462333 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[16\] a permanently disabled " "Pin SDRAM_Datos\[16\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[16] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[16\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 130 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[17\] a permanently disabled " "Pin SDRAM_Datos\[17\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[17] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[17\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 131 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[18\] a permanently disabled " "Pin SDRAM_Datos\[18\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[18] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[18\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 132 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[19\] a permanently disabled " "Pin SDRAM_Datos\[19\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[19] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[19\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 133 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[20\] a permanently disabled " "Pin SDRAM_Datos\[20\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[20] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[20\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 134 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[21\] a permanently disabled " "Pin SDRAM_Datos\[21\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[21] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[21\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 135 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[22\] a permanently disabled " "Pin SDRAM_Datos\[22\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[22] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[22\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 136 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[23\] a permanently disabled " "Pin SDRAM_Datos\[23\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[23] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[23\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 137 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[24\] a permanently disabled " "Pin SDRAM_Datos\[24\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[24] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[24\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 138 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[25\] a permanently disabled " "Pin SDRAM_Datos\[25\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[25] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[25\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 139 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[26\] a permanently disabled " "Pin SDRAM_Datos\[26\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[26] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[26\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 140 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[27\] a permanently disabled " "Pin SDRAM_Datos\[27\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[27] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[27\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 141 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[28\] a permanently disabled " "Pin SDRAM_Datos\[28\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[28] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[28\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 142 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[29\] a permanently disabled " "Pin SDRAM_Datos\[29\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[29] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[29\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 143 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[30\] a permanently disabled " "Pin SDRAM_Datos\[30\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[30] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[30\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 144 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[31\] a permanently disabled " "Pin SDRAM_Datos\[31\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[31] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[31\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 53 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 145 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[0\] a permanently enabled " "Pin SDRAM_Datos\[0\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[0] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[0\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 12 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[1\] a permanently enabled " "Pin SDRAM_Datos\[1\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[1] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[1\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 13 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[2\] a permanently enabled " "Pin SDRAM_Datos\[2\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[2] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[2\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 14 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[3\] a permanently enabled " "Pin SDRAM_Datos\[3\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[3] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[3\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 15 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[4\] a permanently enabled " "Pin SDRAM_Datos\[4\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[4] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[4\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 16 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[5\] a permanently enabled " "Pin SDRAM_Datos\[5\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[5] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[5\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 17 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[6\] a permanently enabled " "Pin SDRAM_Datos\[6\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[6] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[6\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 18 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[7\] a permanently enabled " "Pin SDRAM_Datos\[7\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[7] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[7\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 19 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[8\] a permanently enabled " "Pin SDRAM_Datos\[8\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[8] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[8\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 20 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[9\] a permanently enabled " "Pin SDRAM_Datos\[9\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[9] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[9\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 21 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[10\] a permanently enabled " "Pin SDRAM_Datos\[10\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[10] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[10\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 22 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[11\] a permanently enabled " "Pin SDRAM_Datos\[11\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[11] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[11\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 27 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[12\] a permanently enabled " "Pin SDRAM_Datos\[12\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[12] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[12\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 26 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[13\] a permanently enabled " "Pin SDRAM_Datos\[13\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[13] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[13\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 25 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[14\] a permanently enabled " "Pin SDRAM_Datos\[14\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[14] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[14\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 24 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Datos\[15\] a permanently enabled " "Pin SDRAM_Datos\[15\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { SDRAM_Datos[15] } } } { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_Datos\[15\]" } } } } { "UnidadControl.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/UnidadControl.vhd" 198 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Datos[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/" { { 0 { 0 ""} 0 23 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1633741463745 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1633741463745 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/output_files/UnidadControl.fit.smsg " "Generated suppressed messages file C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/01/output_files/UnidadControl.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1633741463918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5327 " "Peak virtual memory: 5327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1633741464359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 20:04:24 2021 " "Processing ended: Fri Oct 08 20:04:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1633741464359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1633741464359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1633741464359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1633741464359 ""}
