{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 23 14:03:25 2021 " "Info: Processing started: Wed Jun 23 14:03:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off adc8dp -c adc8dp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off adc8dp -c adc8dp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sclk " "Info: Assuming node \"sclk\" is an undefined clock" {  } { { "adc8dp.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8dp.bdf" { { 240 56 224 256 "sclk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "adc8i:inst1\|scount\[10\] " "Info: Detected ripple clock \"adc8i:inst1\|scount\[10\]\" as buffer" {  } { { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 28 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc8i:inst1\|scount\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "adc8i:inst1\|scount\[7\] " "Info: Detected ripple clock \"adc8i:inst1\|scount\[7\]\" as buffer" {  } { { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "adc8i:inst1\|scount\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sclk register adc8i:inst1\|data\[2\] register hexdec8:inst\|hsr\[2\] 140.92 MHz 7.096 ns Internal " "Info: Clock \"sclk\" has Internal fmax of 140.92 MHz between source register \"adc8i:inst1\|data\[2\]\" and destination register \"hexdec8:inst\|hsr\[2\]\" (period= 7.096 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.485 ns + Longest register register " "Info: + Longest register to register delay is 1.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns adc8i:inst1\|data\[2\] 1 REG LC_X46_Y17_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X46_Y17_N5; Fanout = 2; REG Node = 'adc8i:inst1\|data\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc8i:inst1|data[2] } "NODE_NAME" } } { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.309 ns) 1.485 ns hexdec8:inst\|hsr\[2\] 2 REG LC_X42_Y17_N8 1 " "Info: 2: + IC(1.176 ns) + CELL(0.309 ns) = 1.485 ns; Loc. = LC_X42_Y17_N8; Fanout = 1; REG Node = 'hexdec8:inst\|hsr\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { adc8i:inst1|data[2] hexdec8:inst|hsr[2] } "NODE_NAME" } } { "hexdec8/hexdec8.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/hexdec8/hexdec8.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 20.81 % ) " "Info: Total cell delay = 0.309 ns ( 20.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.176 ns ( 79.19 % ) " "Info: Total interconnect delay = 1.176 ns ( 79.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { adc8i:inst1|data[2] hexdec8:inst|hsr[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.485 ns" { adc8i:inst1|data[2] {} hexdec8:inst|hsr[2] {} } { 0.000ns 1.176ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.350 ns - Smallest " "Info: - Smallest clock skew is -5.350 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 3.187 ns + Shortest register " "Info: + Shortest clock path from clock \"sclk\" to destination register is 3.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sclk 1 CLK PIN_153 72 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 72; CLK Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "adc8dp.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8dp.bdf" { { 240 56 224 256 "sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.711 ns) 3.187 ns hexdec8:inst\|hsr\[2\] 2 REG LC_X42_Y17_N8 1 " "Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X42_Y17_N8; Fanout = 1; REG Node = 'hexdec8:inst\|hsr\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { sclk hexdec8:inst|hsr[2] } "NODE_NAME" } } { "hexdec8/hexdec8.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/hexdec8/hexdec8.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.40 % ) " "Info: Total cell delay = 2.180 ns ( 68.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 31.60 % ) " "Info: Total interconnect delay = 1.007 ns ( 31.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { sclk hexdec8:inst|hsr[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { sclk {} sclk~out0 {} hexdec8:inst|hsr[2] {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk source 8.537 ns - Longest register " "Info: - Longest clock path from clock \"sclk\" to source register is 8.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sclk 1 CLK PIN_153 72 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 72; CLK Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "adc8dp.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8dp.bdf" { { 240 56 224 256 "sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.935 ns) 3.435 ns adc8i:inst1\|scount\[7\] 2 REG LC_X9_Y15_N1 20 " "Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X9_Y15_N1; Fanout = 20; REG Node = 'adc8i:inst1\|scount\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { sclk adc8i:inst1|scount[7] } "NODE_NAME" } } { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.391 ns) + CELL(0.711 ns) 8.537 ns adc8i:inst1\|data\[2\] 3 REG LC_X46_Y17_N5 2 " "Info: 3: + IC(4.391 ns) + CELL(0.711 ns) = 8.537 ns; Loc. = LC_X46_Y17_N5; Fanout = 2; REG Node = 'adc8i:inst1\|data\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.102 ns" { adc8i:inst1|scount[7] adc8i:inst1|data[2] } "NODE_NAME" } } { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 36.49 % ) " "Info: Total cell delay = 3.115 ns ( 36.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.422 ns ( 63.51 % ) " "Info: Total interconnect delay = 5.422 ns ( 63.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.537 ns" { sclk adc8i:inst1|scount[7] adc8i:inst1|data[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.537 ns" { sclk {} sclk~out0 {} adc8i:inst1|scount[7] {} adc8i:inst1|data[2] {} } { 0.000ns 0.000ns 1.031ns 4.391ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { sclk hexdec8:inst|hsr[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { sclk {} sclk~out0 {} hexdec8:inst|hsr[2] {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.537 ns" { sclk adc8i:inst1|scount[7] adc8i:inst1|data[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.537 ns" { sclk {} sclk~out0 {} adc8i:inst1|scount[7] {} adc8i:inst1|data[2] {} } { 0.000ns 0.000ns 1.031ns 4.391ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 83 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "hexdec8/hexdec8.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/hexdec8/hexdec8.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { adc8i:inst1|data[2] hexdec8:inst|hsr[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.485 ns" { adc8i:inst1|data[2] {} hexdec8:inst|hsr[2] {} } { 0.000ns 1.176ns } { 0.000ns 0.309ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { sclk hexdec8:inst|hsr[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { sclk {} sclk~out0 {} hexdec8:inst|hsr[2] {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.537 ns" { sclk adc8i:inst1|scount[7] adc8i:inst1|data[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.537 ns" { sclk {} sclk~out0 {} adc8i:inst1|scount[7] {} adc8i:inst1|data[2] {} } { 0.000ns 0.000ns 1.031ns 4.391ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "sclk 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"sclk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "adc8i:inst1\|scount\[20\] adc8i:inst1\|sftp\[0\] sclk 4.296 ns " "Info: Found hold time violation between source  pin or register \"adc8i:inst1\|scount\[20\]\" and destination pin or register \"adc8i:inst1\|sftp\[0\]\" for clock \"sclk\" (Hold time is 4.296 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.350 ns + Largest " "Info: + Largest clock skew is 5.350 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 8.561 ns + Longest register " "Info: + Longest clock path from clock \"sclk\" to destination register is 8.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sclk 1 CLK PIN_153 72 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 72; CLK Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "adc8dp.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8dp.bdf" { { 240 56 224 256 "sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.935 ns) 3.435 ns adc8i:inst1\|scount\[7\] 2 REG LC_X9_Y15_N1 20 " "Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X9_Y15_N1; Fanout = 20; REG Node = 'adc8i:inst1\|scount\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { sclk adc8i:inst1|scount[7] } "NODE_NAME" } } { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.415 ns) + CELL(0.711 ns) 8.561 ns adc8i:inst1\|sftp\[0\] 3 REG LC_X14_Y15_N4 2 " "Info: 3: + IC(4.415 ns) + CELL(0.711 ns) = 8.561 ns; Loc. = LC_X14_Y15_N4; Fanout = 2; REG Node = 'adc8i:inst1\|sftp\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.126 ns" { adc8i:inst1|scount[7] adc8i:inst1|sftp[0] } "NODE_NAME" } } { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 36.39 % ) " "Info: Total cell delay = 3.115 ns ( 36.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.446 ns ( 63.61 % ) " "Info: Total interconnect delay = 5.446 ns ( 63.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.561 ns" { sclk adc8i:inst1|scount[7] adc8i:inst1|sftp[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.561 ns" { sclk {} sclk~out0 {} adc8i:inst1|scount[7] {} adc8i:inst1|sftp[0] {} } { 0.000ns 0.000ns 1.031ns 4.415ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk source 3.211 ns - Shortest register " "Info: - Shortest clock path from clock \"sclk\" to source register is 3.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sclk 1 CLK PIN_153 72 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 72; CLK Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "adc8dp.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8dp.bdf" { { 240 56 224 256 "sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.711 ns) 3.211 ns adc8i:inst1\|scount\[20\] 2 REG LC_X14_Y15_N6 2 " "Info: 2: + IC(1.031 ns) + CELL(0.711 ns) = 3.211 ns; Loc. = LC_X14_Y15_N6; Fanout = 2; REG Node = 'adc8i:inst1\|scount\[20\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { sclk adc8i:inst1|scount[20] } "NODE_NAME" } } { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.89 % ) " "Info: Total cell delay = 2.180 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 32.11 % ) " "Info: Total interconnect delay = 1.031 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { sclk adc8i:inst1|scount[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { sclk {} sclk~out0 {} adc8i:inst1|scount[20] {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.561 ns" { sclk adc8i:inst1|scount[7] adc8i:inst1|sftp[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.561 ns" { sclk {} sclk~out0 {} adc8i:inst1|scount[7] {} adc8i:inst1|sftp[0] {} } { 0.000ns 0.000ns 1.031ns 4.415ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { sclk adc8i:inst1|scount[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { sclk {} sclk~out0 {} adc8i:inst1|scount[20] {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.845 ns - Shortest register register " "Info: - Shortest register to register delay is 0.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns adc8i:inst1\|scount\[20\] 1 REG LC_X14_Y15_N6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y15_N6; Fanout = 2; REG Node = 'adc8i:inst1\|scount\[20\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc8i:inst1|scount[20] } "NODE_NAME" } } { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.309 ns) 0.845 ns adc8i:inst1\|sftp\[0\] 2 REG LC_X14_Y15_N4 2 " "Info: 2: + IC(0.536 ns) + CELL(0.309 ns) = 0.845 ns; Loc. = LC_X14_Y15_N4; Fanout = 2; REG Node = 'adc8i:inst1\|sftp\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { adc8i:inst1|scount[20] adc8i:inst1|sftp[0] } "NODE_NAME" } } { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 36.57 % ) " "Info: Total cell delay = 0.309 ns ( 36.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.536 ns ( 63.43 % ) " "Info: Total interconnect delay = 0.536 ns ( 63.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { adc8i:inst1|scount[20] adc8i:inst1|sftp[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.845 ns" { adc8i:inst1|scount[20] {} adc8i:inst1|sftp[0] {} } { 0.000ns 0.536ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.561 ns" { sclk adc8i:inst1|scount[7] adc8i:inst1|sftp[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.561 ns" { sclk {} sclk~out0 {} adc8i:inst1|scount[7] {} adc8i:inst1|sftp[0] {} } { 0.000ns 0.000ns 1.031ns 4.415ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { sclk adc8i:inst1|scount[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { sclk {} sclk~out0 {} adc8i:inst1|scount[20] {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { adc8i:inst1|scount[20] adc8i:inst1|sftp[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.845 ns" { adc8i:inst1|scount[20] {} adc8i:inst1|sftp[0] {} } { 0.000ns 0.536ns } { 0.000ns 0.309ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "adc8i:inst1\|sftp\[0\] sampsel\[0\] sclk 1.971 ns register " "Info: tsu for register \"adc8i:inst1\|sftp\[0\]\" (data pin = \"sampsel\[0\]\", clock pin = \"sclk\") is 1.971 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.495 ns + Longest pin register " "Info: + Longest pin to register delay is 10.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sampsel\[0\] 1 PIN PIN_1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_1; Fanout = 1; PIN Node = 'sampsel\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sampsel[0] } "NODE_NAME" } } { "adc8dp.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8dp.bdf" { { 304 56 224 320 "sampsel\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.921 ns) + CELL(0.442 ns) 8.832 ns adc8i:inst1\|Mux0~0 2 COMB LC_X12_Y15_N5 1 " "Info: 2: + IC(6.921 ns) + CELL(0.442 ns) = 8.832 ns; Loc. = LC_X12_Y15_N5; Fanout = 1; COMB Node = 'adc8i:inst1\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.363 ns" { sampsel[0] adc8i:inst1|Mux0~0 } "NODE_NAME" } } { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.607 ns) 10.495 ns adc8i:inst1\|sftp\[0\] 3 REG LC_X14_Y15_N4 2 " "Info: 3: + IC(1.056 ns) + CELL(0.607 ns) = 10.495 ns; Loc. = LC_X14_Y15_N4; Fanout = 2; REG Node = 'adc8i:inst1\|sftp\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { adc8i:inst1|Mux0~0 adc8i:inst1|sftp[0] } "NODE_NAME" } } { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.518 ns ( 23.99 % ) " "Info: Total cell delay = 2.518 ns ( 23.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.977 ns ( 76.01 % ) " "Info: Total interconnect delay = 7.977 ns ( 76.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.495 ns" { sampsel[0] adc8i:inst1|Mux0~0 adc8i:inst1|sftp[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.495 ns" { sampsel[0] {} sampsel[0]~out0 {} adc8i:inst1|Mux0~0 {} adc8i:inst1|sftp[0] {} } { 0.000ns 0.000ns 6.921ns 1.056ns } { 0.000ns 1.469ns 0.442ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 8.561 ns - Shortest register " "Info: - Shortest clock path from clock \"sclk\" to destination register is 8.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sclk 1 CLK PIN_153 72 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 72; CLK Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "adc8dp.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8dp.bdf" { { 240 56 224 256 "sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.935 ns) 3.435 ns adc8i:inst1\|scount\[7\] 2 REG LC_X9_Y15_N1 20 " "Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X9_Y15_N1; Fanout = 20; REG Node = 'adc8i:inst1\|scount\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { sclk adc8i:inst1|scount[7] } "NODE_NAME" } } { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.415 ns) + CELL(0.711 ns) 8.561 ns adc8i:inst1\|sftp\[0\] 3 REG LC_X14_Y15_N4 2 " "Info: 3: + IC(4.415 ns) + CELL(0.711 ns) = 8.561 ns; Loc. = LC_X14_Y15_N4; Fanout = 2; REG Node = 'adc8i:inst1\|sftp\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.126 ns" { adc8i:inst1|scount[7] adc8i:inst1|sftp[0] } "NODE_NAME" } } { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 36.39 % ) " "Info: Total cell delay = 3.115 ns ( 36.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.446 ns ( 63.61 % ) " "Info: Total interconnect delay = 5.446 ns ( 63.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.561 ns" { sclk adc8i:inst1|scount[7] adc8i:inst1|sftp[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.561 ns" { sclk {} sclk~out0 {} adc8i:inst1|scount[7] {} adc8i:inst1|sftp[0] {} } { 0.000ns 0.000ns 1.031ns 4.415ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.495 ns" { sampsel[0] adc8i:inst1|Mux0~0 adc8i:inst1|sftp[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.495 ns" { sampsel[0] {} sampsel[0]~out0 {} adc8i:inst1|Mux0~0 {} adc8i:inst1|sftp[0] {} } { 0.000ns 0.000ns 6.921ns 1.056ns } { 0.000ns 1.469ns 0.442ns 0.607ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.561 ns" { sclk adc8i:inst1|scount[7] adc8i:inst1|sftp[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.561 ns" { sclk {} sclk~out0 {} adc8i:inst1|scount[7] {} adc8i:inst1|sftp[0] {} } { 0.000ns 0.000ns 1.031ns 4.415ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sclk SEG\[1\] scndp5:inst3\|scnt\[0\] 24.323 ns register " "Info: tco from clock \"sclk\" to destination pin \"SEG\[1\]\" through register \"scndp5:inst3\|scnt\[0\]\" is 24.323 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk source 8.554 ns + Longest register " "Info: + Longest clock path from clock \"sclk\" to source register is 8.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sclk 1 CLK PIN_153 72 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 72; CLK Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "adc8dp.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8dp.bdf" { { 240 56 224 256 "sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.935 ns) 3.435 ns adc8i:inst1\|scount\[10\] 2 REG LC_X11_Y15_N2 7 " "Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X11_Y15_N2; Fanout = 7; REG Node = 'adc8i:inst1\|scount\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { sclk adc8i:inst1|scount[10] } "NODE_NAME" } } { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.408 ns) + CELL(0.711 ns) 8.554 ns scndp5:inst3\|scnt\[0\] 3 REG LC_X43_Y16_N6 13 " "Info: 3: + IC(4.408 ns) + CELL(0.711 ns) = 8.554 ns; Loc. = LC_X43_Y16_N6; Fanout = 13; REG Node = 'scndp5:inst3\|scnt\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.119 ns" { adc8i:inst1|scount[10] scndp5:inst3|scnt[0] } "NODE_NAME" } } { "scndp5/scndp5.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/scndp5/scndp5.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 36.42 % ) " "Info: Total cell delay = 3.115 ns ( 36.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.439 ns ( 63.58 % ) " "Info: Total interconnect delay = 5.439 ns ( 63.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.554 ns" { sclk adc8i:inst1|scount[10] scndp5:inst3|scnt[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.554 ns" { sclk {} sclk~out0 {} adc8i:inst1|scount[10] {} scndp5:inst3|scnt[0] {} } { 0.000ns 0.000ns 1.031ns 4.408ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "scndp5/scndp5.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/scndp5/scndp5.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.545 ns + Longest register pin " "Info: + Longest register to pin delay is 15.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scndp5:inst3\|scnt\[0\] 1 REG LC_X43_Y16_N6 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X43_Y16_N6; Fanout = 13; REG Node = 'scndp5:inst3\|scnt\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { scndp5:inst3|scnt[0] } "NODE_NAME" } } { "scndp5/scndp5.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/scndp5/scndp5.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.114 ns) 2.178 ns scndp5:inst3\|Mux8~5 2 COMB LC_X43_Y16_N8 3 " "Info: 2: + IC(2.064 ns) + CELL(0.114 ns) = 2.178 ns; Loc. = LC_X43_Y16_N8; Fanout = 3; COMB Node = 'scndp5:inst3\|Mux8~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.178 ns" { scndp5:inst3|scnt[0] scndp5:inst3|Mux8~5 } "NODE_NAME" } } { "scndp5/scndp5.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/scndp5/scndp5.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.442 ns) 3.047 ns scndp5:inst3\|Mux2~0 3 COMB LC_X43_Y16_N4 1 " "Info: 3: + IC(0.427 ns) + CELL(0.442 ns) = 3.047 ns; Loc. = LC_X43_Y16_N4; Fanout = 1; COMB Node = 'scndp5:inst3\|Mux2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { scndp5:inst3|Mux8~5 scndp5:inst3|Mux2~0 } "NODE_NAME" } } { "scndp5/scndp5.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/scndp5/scndp5.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.502 ns) + CELL(0.442 ns) 4.991 ns scndp5:inst3\|Mux2~1 4 COMB LC_X46_Y17_N7 1 " "Info: 4: + IC(1.502 ns) + CELL(0.442 ns) = 4.991 ns; Loc. = LC_X46_Y17_N7; Fanout = 1; COMB Node = 'scndp5:inst3\|Mux2~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { scndp5:inst3|Mux2~0 scndp5:inst3|Mux2~1 } "NODE_NAME" } } { "scndp5/scndp5.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/scndp5/scndp5.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.114 ns) 6.313 ns scndp5:inst3\|Mux2~2 5 COMB LC_X45_Y18_N5 7 " "Info: 5: + IC(1.208 ns) + CELL(0.114 ns) = 6.313 ns; Loc. = LC_X45_Y18_N5; Fanout = 7; COMB Node = 'scndp5:inst3\|Mux2~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { scndp5:inst3|Mux2~1 scndp5:inst3|Mux2~2 } "NODE_NAME" } } { "scndp5/scndp5.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/scndp5/scndp5.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.132 ns) + CELL(0.442 ns) 11.887 ns scndp5:inst3\|s\[1\]~108 6 COMB LC_X1_Y22_N2 1 " "Info: 6: + IC(5.132 ns) + CELL(0.442 ns) = 11.887 ns; Loc. = LC_X1_Y22_N2; Fanout = 1; COMB Node = 'scndp5:inst3\|s\[1\]~108'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.574 ns" { scndp5:inst3|Mux2~2 scndp5:inst3|s[1]~108 } "NODE_NAME" } } { "scndp5/scndp5.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/scndp5/scndp5.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(2.124 ns) 15.545 ns SEG\[1\] 7 PIN PIN_12 0 " "Info: 7: + IC(1.534 ns) + CELL(2.124 ns) = 15.545 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'SEG\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.658 ns" { scndp5:inst3|s[1]~108 SEG[1] } "NODE_NAME" } } { "adc8dp.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8dp.bdf" { { 304 632 808 320 "SEG\[0..6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.678 ns ( 23.66 % ) " "Info: Total cell delay = 3.678 ns ( 23.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.867 ns ( 76.34 % ) " "Info: Total interconnect delay = 11.867 ns ( 76.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.545 ns" { scndp5:inst3|scnt[0] scndp5:inst3|Mux8~5 scndp5:inst3|Mux2~0 scndp5:inst3|Mux2~1 scndp5:inst3|Mux2~2 scndp5:inst3|s[1]~108 SEG[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.545 ns" { scndp5:inst3|scnt[0] {} scndp5:inst3|Mux8~5 {} scndp5:inst3|Mux2~0 {} scndp5:inst3|Mux2~1 {} scndp5:inst3|Mux2~2 {} scndp5:inst3|s[1]~108 {} SEG[1] {} } { 0.000ns 2.064ns 0.427ns 1.502ns 1.208ns 5.132ns 1.534ns } { 0.000ns 0.114ns 0.442ns 0.442ns 0.114ns 0.442ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.554 ns" { sclk adc8i:inst1|scount[10] scndp5:inst3|scnt[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.554 ns" { sclk {} sclk~out0 {} adc8i:inst1|scount[10] {} scndp5:inst3|scnt[0] {} } { 0.000ns 0.000ns 1.031ns 4.408ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.545 ns" { scndp5:inst3|scnt[0] scndp5:inst3|Mux8~5 scndp5:inst3|Mux2~0 scndp5:inst3|Mux2~1 scndp5:inst3|Mux2~2 scndp5:inst3|s[1]~108 SEG[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.545 ns" { scndp5:inst3|scnt[0] {} scndp5:inst3|Mux8~5 {} scndp5:inst3|Mux2~0 {} scndp5:inst3|Mux2~1 {} scndp5:inst3|Mux2~2 {} scndp5:inst3|s[1]~108 {} SEG[1] {} } { 0.000ns 2.064ns 0.427ns 1.502ns 1.208ns 5.132ns 1.534ns } { 0.000ns 0.114ns 0.442ns 0.442ns 0.114ns 0.442ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "addr\[2\] ADC_CS 14.021 ns Longest " "Info: Longest tpd from source pin \"addr\[2\]\" to destination pin \"ADC_CS\" is 14.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns addr\[2\] 1 PIN PIN_7 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_7; Fanout = 1; PIN Node = 'addr\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[2] } "NODE_NAME" } } { "adc8dp.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8dp.bdf" { { 288 56 224 304 "addr\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.014 ns) + CELL(0.442 ns) 6.925 ns adc8i:inst1\|cs~2 2 COMB LC_X1_Y25_N2 1 " "Info: 2: + IC(5.014 ns) + CELL(0.442 ns) = 6.925 ns; Loc. = LC_X1_Y25_N2; Fanout = 1; COMB Node = 'adc8i:inst1\|cs~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.456 ns" { addr[2] adc8i:inst1|cs~2 } "NODE_NAME" } } { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.988 ns) + CELL(2.108 ns) 14.021 ns ADC_CS 3 PIN PIN_196 0 " "Info: 3: + IC(4.988 ns) + CELL(2.108 ns) = 14.021 ns; Loc. = PIN_196; Fanout = 0; PIN Node = 'ADC_CS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.096 ns" { adc8i:inst1|cs~2 ADC_CS } "NODE_NAME" } } { "adc8dp.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8dp.bdf" { { 224 624 800 240 "ADC_CS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.019 ns ( 28.66 % ) " "Info: Total cell delay = 4.019 ns ( 28.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.002 ns ( 71.34 % ) " "Info: Total interconnect delay = 10.002 ns ( 71.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.021 ns" { addr[2] adc8i:inst1|cs~2 ADC_CS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.021 ns" { addr[2] {} addr[2]~out0 {} adc8i:inst1|cs~2 {} ADC_CS {} } { 0.000ns 0.000ns 5.014ns 4.988ns } { 0.000ns 1.469ns 0.442ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "adc8i:inst1\|stkp\[0\] int sclk 0.877 ns register " "Info: th for register \"adc8i:inst1\|stkp\[0\]\" (data pin = \"int\", clock pin = \"sclk\") is 0.877 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 8.537 ns + Longest register " "Info: + Longest clock path from clock \"sclk\" to destination register is 8.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sclk 1 CLK PIN_153 72 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 72; CLK Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "adc8dp.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8dp.bdf" { { 240 56 224 256 "sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.935 ns) 3.435 ns adc8i:inst1\|scount\[7\] 2 REG LC_X9_Y15_N1 20 " "Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X9_Y15_N1; Fanout = 20; REG Node = 'adc8i:inst1\|scount\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { sclk adc8i:inst1|scount[7] } "NODE_NAME" } } { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.391 ns) + CELL(0.711 ns) 8.537 ns adc8i:inst1\|stkp\[0\] 3 REG LC_X46_Y17_N8 3 " "Info: 3: + IC(4.391 ns) + CELL(0.711 ns) = 8.537 ns; Loc. = LC_X46_Y17_N8; Fanout = 3; REG Node = 'adc8i:inst1\|stkp\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.102 ns" { adc8i:inst1|scount[7] adc8i:inst1|stkp[0] } "NODE_NAME" } } { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 36.49 % ) " "Info: Total cell delay = 3.115 ns ( 36.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.422 ns ( 63.51 % ) " "Info: Total interconnect delay = 5.422 ns ( 63.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.537 ns" { sclk adc8i:inst1|scount[7] adc8i:inst1|stkp[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.537 ns" { sclk {} sclk~out0 {} adc8i:inst1|scount[7] {} adc8i:inst1|stkp[0] {} } { 0.000ns 0.000ns 1.031ns 4.391ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.675 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns int 1 PIN PIN_194 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_194; Fanout = 2; PIN Node = 'int'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { int } "NODE_NAME" } } { "adc8dp.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8dp.bdf" { { 256 56 224 272 "int" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.891 ns) + CELL(0.309 ns) 7.675 ns adc8i:inst1\|stkp\[0\] 2 REG LC_X46_Y17_N8 3 " "Info: 2: + IC(5.891 ns) + CELL(0.309 ns) = 7.675 ns; Loc. = LC_X46_Y17_N8; Fanout = 3; REG Node = 'adc8i:inst1\|stkp\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { int adc8i:inst1|stkp[0] } "NODE_NAME" } } { "adc8i.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-8 adc8dp/adc8i.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.784 ns ( 23.24 % ) " "Info: Total cell delay = 1.784 ns ( 23.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.891 ns ( 76.76 % ) " "Info: Total interconnect delay = 5.891 ns ( 76.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.675 ns" { int adc8i:inst1|stkp[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.675 ns" { int {} int~out0 {} adc8i:inst1|stkp[0] {} } { 0.000ns 0.000ns 5.891ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.537 ns" { sclk adc8i:inst1|scount[7] adc8i:inst1|stkp[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.537 ns" { sclk {} sclk~out0 {} adc8i:inst1|scount[7] {} adc8i:inst1|stkp[0] {} } { 0.000ns 0.000ns 1.031ns 4.391ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.675 ns" { int adc8i:inst1|stkp[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.675 ns" { int {} int~out0 {} adc8i:inst1|stkp[0] {} } { 0.000ns 0.000ns 5.891ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 23 14:03:26 2021 " "Info: Processing ended: Wed Jun 23 14:03:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
