Info Session started: Sat Nov 11 20:13:16 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32IM
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/M/REM-01.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         M
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/M/REM-01.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/M/REM-01.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/M/REM-01.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:13:16 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/M/REM-01.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00004404 0x00000000 0x00000000 0x00000023 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00001070 0x00001070 R-E   1000
Info (OR_PD) LOAD           0x00003000 0x80002000 0x80002000 0x00001404 0x00001404 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80003010
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x800032d0
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/M/REM-01.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80003010 size 704 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80003010
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x800032d0
Info (ICV_PVSN) parameter 'user_version' is '2.3'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80003010 bytes 4 0x61f5f7c
Info (ICV_FN) Finishing coverage at 0x80001030
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/M/REM-01.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : M
Info   Threshold             : 1
Info   Instructions counted  : 172
Info   Unique instructions   : 1/8 :  12.50%
Info   Coverage points hit   : 106/848 :  12.50%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
061f5f7c
e1b1199b
b26566a0
00000000
0c8484a3
e87fa3b3
fd7b9df8
0afaa29d
00000000
2c370a9a
2882a0b3
cb5c58e8
42f1d629
ff483f83
17063947
e092d053
1fbe3ca6
144a6265
297e433f
28ac54a3
dc3713a2
74674399
00000000
fab9b3d8
00bb0730
0f49a4b2
fe9b8abf
347ebc89
f52a52bf
00000000
ffffffff
00000000
00000000
00000000
00000000
00000000
00000000
00000000
ffffffff
00000000
00000001
00000002
00000004
00000008
00000010
00000020
00000040
00000080
00000100
00000200
00000400
00000800
00001000
00002000
00004000
00008000
00010000
00007ffd
00003ff1
00001fc1
00000f01
00000401
00000004
00000020
00000100
00000071
00000004
0000001d
00000010
00000005
00000004
fffffffe
00000000
fffffffd
fffffffb
fffffff7
ffffffef
ffffffdf
ffffffbf
ffffff7f
fffffeff
fffffdff
fffffbff
fffff7ff
ffffefff
ffffdfff
ffffbfff
ffff7fff
ffffffff
ffffffff
ffffffff
ffffffff
ffffffff
ffffffff
ffffffff
ffffffff
ffffffff
ffffffff
ffffffff
ffffffff
ffffffff
ffffffff
ffffffff
00000001
00000001
00000002
00000004
00000008
00000010
00000020
00000040
00000080
00000100
00000200
00000400
00000800
00001000
00002000
00004000
00008000
00010000
00020000
00040000
00080000
00100000
00200000
00400000
00800000
01000000
02000000
04000000
08000000
10000000
20000000
40000000
80000000
fffffffe
fffffffd
fffffffb
fffffff7
ffffffef
ffffffdf
ffffffbf
ffffff7f
fffffeff
fffffdff
fffffbff
fffff7ff
ffffefff
ffffdfff
ffffbfff
ffff7fff
fffeffff
fffdffff
fffbffff
fff7ffff
ffefffff
ffdfffff
ffbfffff
ff7fffff
feffffff
fdffffff
fbffffff
f7ffffff
efffffff
dfffffff
bfffffff
7fffffff
00000000
00000000
00000000
19d1202a
deadbeef
deadbeef
00000000
00000000
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32IM)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 1,026
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.05 seconds
Info   System time           : 0.00 seconds
Info   Elapsed time          : 0.06 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:13:17 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:13:17 2023

