<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ram_wr.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ram_rd.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ip_2port_ram.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/ram_2port.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.idf</data>
            <data>IP</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:0s</data>
            <data>0h:0m:0s</data>
            <data>0h:0m:3s</data>
            <data>138</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 9 5900X 12-Core Processor</data>
            <data>16</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ram_wr.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ram_wr.v(line number: 23)] Analyzing module ram_wr (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ram_rd.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ram_rd.v(line number: 23)] Analyzing module ram_rd (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ip_2port_ram.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ip_2port_ram.v(line number: 23)] Analyzing module ip_2port_ram (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_ram_2port (library work)</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 313)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 314)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 317)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 321)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 325)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 329)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 333)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 334)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 337)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 338)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 341)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 342)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 345)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 346)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 349)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 350)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 353)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 354)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 357)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 358)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 361)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 362)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 365)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 366)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 369)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 370)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 373)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 374)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 378)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 379)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 382)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 383)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 387)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 388)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 391)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 392)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 395)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 396)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 399)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 400)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 403)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 404)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 409)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 410)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 413)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 414)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 419)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 420)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2010: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 311)] Ignore initial statements except memory $readmemh/$readmemb initialization statements</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/ram_2port.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/ram_2port.v(line number: 18)] Analyzing module ram_2port (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 20)] Analyzing module pll_clk (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;ip_2port_ram&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ip_2port_ram.v(line number: 23)] Elaborating module ip_2port_ram</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ip_2port_ram.v(line number: 42)] Elaborating instance u_pll_clk</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 20)] Elaborating module pll_clk</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 243)] Elaborating instance u_pll_e1</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 142)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ip_2port_ram.v(line number: 51)] Elaborating instance u_ram_wr</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ram_wr.v(line number: 23)] Elaborating module ram_wr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ip_2port_ram.v(line number: 60)] Elaborating instance ram_2port_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/ram_2port.v(line number: 18)] Elaborating module ram_2port</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/ram_2port.v(line number: 159)] Elaborating instance U_ipml_sdpram_ram_2port</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_ram_2port</data>
        </row>
        <row>
            <data message="4">Module instance {ip_2port_ram.ram_2port_inst.U_ipml_sdpram_ram_2port} parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000000101
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000000101
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="6">[C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 317)] IPSpecCheck: 01030102 ipml_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 8-20 (module instance : ip_2port_ram.ram_2port_inst.U_ipml_sdpram_ram_2port)</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 490)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 491)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 492)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 493)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 493)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 494)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 494)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 686)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 687)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 688)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 689)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 689)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 690)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 690)] Case condition never applies</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 857)] Elaborating instance U_GTP_DRM9K</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 777)] Net DA_bus[8] in ipml_sdpram_v1_6_ram_2port(original module ipml_sdpram_v1_6_ram_2port) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 777)] Net DA_bus[17] in ipml_sdpram_v1_6_ram_2port(original module ipml_sdpram_v1_6_ram_2port) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 778)] Net DB_bus[8] in ipml_sdpram_v1_6_ram_2port(original module ipml_sdpram_v1_6_ram_2port) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 778)] Net DB_bus[17] in ipml_sdpram_v1_6_ram_2port(original module ipml_sdpram_v1_6_ram_2port) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ip_2port_ram.v(line number: 73)] Elaborating instance u_ram_rd</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ram_rd.v(line number: 23)] Elaborating module ram_rd</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N31 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N126 (bmsREDAND).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N69 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N130 (bmsREDAND).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N123 (bmsWIDEINV).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N127 (bmsWIDEINV).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N107 (bmsREDAND).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N108 (bmsREDAND).</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL22G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>ip_2port_ram</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>