`timescale 1ns / 1ps

module ALU_1( input [31:0] a_in, input [31:0] b_in, output [31:0] Add_result);
assign Add_result = a_in + b_in; 
endmodule
