
EEE3096S_2022_Prac_3_ADCs_Interrupts_and_PWM_Student_Version.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ef8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08004fb8  08004fb8  00014fb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005048  08005048  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08005048  08005048  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005048  08005048  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005048  08005048  00015048  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800504c  0800504c  0001504c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005050  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000029c  20000074  080050c4  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000310  080050c4  00020310  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f121  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000203e  00000000  00000000  0002f1bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d48  00000000  00000000  00031200  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c80  00000000  00000000  00031f48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001237e  00000000  00000000  00032bc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fbdd  00000000  00000000  00044f46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00071e88  00000000  00000000  00054b23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c69ab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000339c  00000000  00000000  000c69fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000074 	.word	0x20000074
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004fa0 	.word	0x08004fa0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000078 	.word	0x20000078
 8000104:	08004fa0 	.word	0x08004fa0

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000238:	f000 fd2a 	bl	8000c90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800023c:	f000 f87e 	bl	800033c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000240:	f000 f9fe 	bl	8000640 <MX_GPIO_Init>
  MX_DMA_Init();
 8000244:	f000 f9d6 	bl	80005f4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000248:	f000 f9a4 	bl	8000594 <MX_USART2_UART_Init>
  MX_ADC_Init();
 800024c:	f000 f8c6 	bl	80003dc <MX_ADC_Init>
  MX_TIM3_Init();
 8000250:	f000 f920 	bl	8000494 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  //TO DO:
  //Create variables needed in while loop

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4); //Start the PWM on TIM3 Channel 4 (Green LED)
 8000254:	4b2b      	ldr	r3, [pc, #172]	; (8000304 <main+0xd0>)
 8000256:	210c      	movs	r1, #12
 8000258:	0018      	movs	r0, r3
 800025a:	f002 fc7d 	bl	8002b58 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_8); // Toggle blue LED
 800025e:	2380      	movs	r3, #128	; 0x80
 8000260:	005b      	lsls	r3, r3, #1
 8000262:	4a29      	ldr	r2, [pc, #164]	; (8000308 <main+0xd4>)
 8000264:	0019      	movs	r1, r3
 8000266:	0010      	movs	r0, r2
 8000268:	f001 ff21 	bl	80020ae <HAL_GPIO_TogglePin>
	  //TO DO:

	  //TASK 2
	  //Test your pollADC function and display via UART
	  adc_val = pollADC();
 800026c:	f000 fab4 	bl	80007d8 <pollADC>
 8000270:	0002      	movs	r2, r0
 8000272:	4b26      	ldr	r3, [pc, #152]	; (800030c <main+0xd8>)
 8000274:	601a      	str	r2, [r3, #0]
	  sprintf(buffer, "A: %u \r\n", adc_val);
 8000276:	4b25      	ldr	r3, [pc, #148]	; (800030c <main+0xd8>)
 8000278:	681a      	ldr	r2, [r3, #0]
 800027a:	4925      	ldr	r1, [pc, #148]	; (8000310 <main+0xdc>)
 800027c:	4b25      	ldr	r3, [pc, #148]	; (8000314 <main+0xe0>)
 800027e:	0018      	movs	r0, r3
 8000280:	f004 fa24 	bl	80046cc <siprintf>
	  HAL_UART_Transmit(&huart2, buffer, sizeof(buffer), 100);
 8000284:	4923      	ldr	r1, [pc, #140]	; (8000314 <main+0xe0>)
 8000286:	4824      	ldr	r0, [pc, #144]	; (8000318 <main+0xe4>)
 8000288:	2364      	movs	r3, #100	; 0x64
 800028a:	2240      	movs	r2, #64	; 0x40
 800028c:	f003 faa2 	bl	80037d4 <HAL_UART_Transmit>


	  //TASK 3
	  //Test your ADCtoCRR function. Display CRR value via UART
	  crr_val = ADCtoCRR(adc_val);
 8000290:	4b1e      	ldr	r3, [pc, #120]	; (800030c <main+0xd8>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	0018      	movs	r0, r3
 8000296:	f000 fabd 	bl	8000814 <ADCtoCRR>
 800029a:	0002      	movs	r2, r0
 800029c:	4b1f      	ldr	r3, [pc, #124]	; (800031c <main+0xe8>)
 800029e:	601a      	str	r2, [r3, #0]
	  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, crr_val);
 80002a0:	4b18      	ldr	r3, [pc, #96]	; (8000304 <main+0xd0>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	4a1d      	ldr	r2, [pc, #116]	; (800031c <main+0xe8>)
 80002a6:	6812      	ldr	r2, [r2, #0]
 80002a8:	641a      	str	r2, [r3, #64]	; 0x40

	  sprintf(buffer2, "P: %u \r\n", crr_val);
 80002aa:	4b1c      	ldr	r3, [pc, #112]	; (800031c <main+0xe8>)
 80002ac:	681a      	ldr	r2, [r3, #0]
 80002ae:	491c      	ldr	r1, [pc, #112]	; (8000320 <main+0xec>)
 80002b0:	4b1c      	ldr	r3, [pc, #112]	; (8000324 <main+0xf0>)
 80002b2:	0018      	movs	r0, r3
 80002b4:	f004 fa0a 	bl	80046cc <siprintf>
	  HAL_UART_Transmit(&huart2, buffer2, sizeof(buffer2), 100);
 80002b8:	491a      	ldr	r1, [pc, #104]	; (8000324 <main+0xf0>)
 80002ba:	4817      	ldr	r0, [pc, #92]	; (8000318 <main+0xe4>)
 80002bc:	2364      	movs	r3, #100	; 0x64
 80002be:	2240      	movs	r2, #64	; 0x40
 80002c0:	f003 fa88 	bl	80037d4 <HAL_UART_Transmit>



	  //TASK 4
	  //Complete rest of implementation
	  dutyCycle = (crr_val*100)/47999;
 80002c4:	4b15      	ldr	r3, [pc, #84]	; (800031c <main+0xe8>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	2264      	movs	r2, #100	; 0x64
 80002ca:	4353      	muls	r3, r2
 80002cc:	4916      	ldr	r1, [pc, #88]	; (8000328 <main+0xf4>)
 80002ce:	0018      	movs	r0, r3
 80002d0:	f7ff ff24 	bl	800011c <__udivsi3>
 80002d4:	0003      	movs	r3, r0
 80002d6:	001a      	movs	r2, r3
 80002d8:	4b14      	ldr	r3, [pc, #80]	; (800032c <main+0xf8>)
 80002da:	601a      	str	r2, [r3, #0]
	  sprintf(buffer3, "D: %u \r\n", dutyCycle);
 80002dc:	4b13      	ldr	r3, [pc, #76]	; (800032c <main+0xf8>)
 80002de:	681a      	ldr	r2, [r3, #0]
 80002e0:	4913      	ldr	r1, [pc, #76]	; (8000330 <main+0xfc>)
 80002e2:	4b14      	ldr	r3, [pc, #80]	; (8000334 <main+0x100>)
 80002e4:	0018      	movs	r0, r3
 80002e6:	f004 f9f1 	bl	80046cc <siprintf>
	  HAL_UART_Transmit(&huart2, buffer3, sizeof(buffer3), 100);
 80002ea:	4912      	ldr	r1, [pc, #72]	; (8000334 <main+0x100>)
 80002ec:	480a      	ldr	r0, [pc, #40]	; (8000318 <main+0xe4>)
 80002ee:	2364      	movs	r3, #100	; 0x64
 80002f0:	2240      	movs	r2, #64	; 0x40
 80002f2:	f003 fa6f 	bl	80037d4 <HAL_UART_Transmit>

	  HAL_Delay (delayTime); // wait for 500 ms
 80002f6:	4b10      	ldr	r3, [pc, #64]	; (8000338 <main+0x104>)
 80002f8:	881b      	ldrh	r3, [r3, #0]
 80002fa:	0018      	movs	r0, r3
 80002fc:	f000 fd2c 	bl	8000d58 <HAL_Delay>
  {
 8000300:	e7ad      	b.n	800025e <main+0x2a>
 8000302:	46c0      	nop			; (mov r8, r8)
 8000304:	20000114 	.word	0x20000114
 8000308:	48000800 	.word	0x48000800
 800030c:	200002ec 	.word	0x200002ec
 8000310:	08004fb8 	.word	0x08004fb8
 8000314:	20000224 	.word	0x20000224
 8000318:	2000015c 	.word	0x2000015c
 800031c:	200002f0 	.word	0x200002f0
 8000320:	08004fc4 	.word	0x08004fc4
 8000324:	20000264 	.word	0x20000264
 8000328:	0000bb7f 	.word	0x0000bb7f
 800032c:	200002f4 	.word	0x200002f4
 8000330:	08004fd0 	.word	0x08004fd0
 8000334:	200002a4 	.word	0x200002a4
 8000338:	20000000 	.word	0x20000000

0800033c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800033c:	b590      	push	{r4, r7, lr}
 800033e:	b091      	sub	sp, #68	; 0x44
 8000340:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000342:	2410      	movs	r4, #16
 8000344:	193b      	adds	r3, r7, r4
 8000346:	0018      	movs	r0, r3
 8000348:	2330      	movs	r3, #48	; 0x30
 800034a:	001a      	movs	r2, r3
 800034c:	2100      	movs	r1, #0
 800034e:	f004 f9b5 	bl	80046bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000352:	003b      	movs	r3, r7
 8000354:	0018      	movs	r0, r3
 8000356:	2310      	movs	r3, #16
 8000358:	001a      	movs	r2, r3
 800035a:	2100      	movs	r1, #0
 800035c:	f004 f9ae 	bl	80046bc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000360:	0021      	movs	r1, r4
 8000362:	187b      	adds	r3, r7, r1
 8000364:	2212      	movs	r2, #18
 8000366:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000368:	187b      	adds	r3, r7, r1
 800036a:	2201      	movs	r2, #1
 800036c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 800036e:	187b      	adds	r3, r7, r1
 8000370:	2201      	movs	r2, #1
 8000372:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000374:	187b      	adds	r3, r7, r1
 8000376:	2210      	movs	r2, #16
 8000378:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800037a:	187b      	adds	r3, r7, r1
 800037c:	2210      	movs	r2, #16
 800037e:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000380:	187b      	adds	r3, r7, r1
 8000382:	2202      	movs	r2, #2
 8000384:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000386:	187b      	adds	r3, r7, r1
 8000388:	2200      	movs	r2, #0
 800038a:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 800038c:	187b      	adds	r3, r7, r1
 800038e:	22a0      	movs	r2, #160	; 0xa0
 8000390:	0392      	lsls	r2, r2, #14
 8000392:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000394:	187b      	adds	r3, r7, r1
 8000396:	2200      	movs	r2, #0
 8000398:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800039a:	187b      	adds	r3, r7, r1
 800039c:	0018      	movs	r0, r3
 800039e:	f001 fec7 	bl	8002130 <HAL_RCC_OscConfig>
 80003a2:	1e03      	subs	r3, r0, #0
 80003a4:	d001      	beq.n	80003aa <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80003a6:	f000 fa45 	bl	8000834 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003aa:	003b      	movs	r3, r7
 80003ac:	2207      	movs	r2, #7
 80003ae:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003b0:	003b      	movs	r3, r7
 80003b2:	2202      	movs	r2, #2
 80003b4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003b6:	003b      	movs	r3, r7
 80003b8:	2200      	movs	r2, #0
 80003ba:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003bc:	003b      	movs	r3, r7
 80003be:	2200      	movs	r2, #0
 80003c0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80003c2:	003b      	movs	r3, r7
 80003c4:	2101      	movs	r1, #1
 80003c6:	0018      	movs	r0, r3
 80003c8:	f002 f9cc 	bl	8002764 <HAL_RCC_ClockConfig>
 80003cc:	1e03      	subs	r3, r0, #0
 80003ce:	d001      	beq.n	80003d4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80003d0:	f000 fa30 	bl	8000834 <Error_Handler>
  }
}
 80003d4:	46c0      	nop			; (mov r8, r8)
 80003d6:	46bd      	mov	sp, r7
 80003d8:	b011      	add	sp, #68	; 0x44
 80003da:	bd90      	pop	{r4, r7, pc}

080003dc <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	b084      	sub	sp, #16
 80003e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80003e2:	1d3b      	adds	r3, r7, #4
 80003e4:	0018      	movs	r0, r3
 80003e6:	230c      	movs	r3, #12
 80003e8:	001a      	movs	r2, r3
 80003ea:	2100      	movs	r1, #0
 80003ec:	f004 f966 	bl	80046bc <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80003f0:	4b26      	ldr	r3, [pc, #152]	; (800048c <MX_ADC_Init+0xb0>)
 80003f2:	4a27      	ldr	r2, [pc, #156]	; (8000490 <MX_ADC_Init+0xb4>)
 80003f4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80003f6:	4b25      	ldr	r3, [pc, #148]	; (800048c <MX_ADC_Init+0xb0>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80003fc:	4b23      	ldr	r3, [pc, #140]	; (800048c <MX_ADC_Init+0xb0>)
 80003fe:	2200      	movs	r2, #0
 8000400:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000402:	4b22      	ldr	r3, [pc, #136]	; (800048c <MX_ADC_Init+0xb0>)
 8000404:	2200      	movs	r2, #0
 8000406:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000408:	4b20      	ldr	r3, [pc, #128]	; (800048c <MX_ADC_Init+0xb0>)
 800040a:	2201      	movs	r2, #1
 800040c:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800040e:	4b1f      	ldr	r3, [pc, #124]	; (800048c <MX_ADC_Init+0xb0>)
 8000410:	2204      	movs	r2, #4
 8000412:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000414:	4b1d      	ldr	r3, [pc, #116]	; (800048c <MX_ADC_Init+0xb0>)
 8000416:	2200      	movs	r2, #0
 8000418:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800041a:	4b1c      	ldr	r3, [pc, #112]	; (800048c <MX_ADC_Init+0xb0>)
 800041c:	2200      	movs	r2, #0
 800041e:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000420:	4b1a      	ldr	r3, [pc, #104]	; (800048c <MX_ADC_Init+0xb0>)
 8000422:	2200      	movs	r2, #0
 8000424:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000426:	4b19      	ldr	r3, [pc, #100]	; (800048c <MX_ADC_Init+0xb0>)
 8000428:	2200      	movs	r2, #0
 800042a:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800042c:	4b17      	ldr	r3, [pc, #92]	; (800048c <MX_ADC_Init+0xb0>)
 800042e:	22c2      	movs	r2, #194	; 0xc2
 8000430:	32ff      	adds	r2, #255	; 0xff
 8000432:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000434:	4b15      	ldr	r3, [pc, #84]	; (800048c <MX_ADC_Init+0xb0>)
 8000436:	2200      	movs	r2, #0
 8000438:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 800043a:	4b14      	ldr	r3, [pc, #80]	; (800048c <MX_ADC_Init+0xb0>)
 800043c:	2224      	movs	r2, #36	; 0x24
 800043e:	2100      	movs	r1, #0
 8000440:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000442:	4b12      	ldr	r3, [pc, #72]	; (800048c <MX_ADC_Init+0xb0>)
 8000444:	2201      	movs	r2, #1
 8000446:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000448:	4b10      	ldr	r3, [pc, #64]	; (800048c <MX_ADC_Init+0xb0>)
 800044a:	0018      	movs	r0, r3
 800044c:	f000 fca8 	bl	8000da0 <HAL_ADC_Init>
 8000450:	1e03      	subs	r3, r0, #0
 8000452:	d001      	beq.n	8000458 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000454:	f000 f9ee 	bl	8000834 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000458:	1d3b      	adds	r3, r7, #4
 800045a:	2207      	movs	r2, #7
 800045c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800045e:	1d3b      	adds	r3, r7, #4
 8000460:	2280      	movs	r2, #128	; 0x80
 8000462:	0152      	lsls	r2, r2, #5
 8000464:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000466:	1d3b      	adds	r3, r7, #4
 8000468:	2280      	movs	r2, #128	; 0x80
 800046a:	0552      	lsls	r2, r2, #21
 800046c:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800046e:	1d3a      	adds	r2, r7, #4
 8000470:	4b06      	ldr	r3, [pc, #24]	; (800048c <MX_ADC_Init+0xb0>)
 8000472:	0011      	movs	r1, r2
 8000474:	0018      	movs	r0, r3
 8000476:	f000 ffdb 	bl	8001430 <HAL_ADC_ConfigChannel>
 800047a:	1e03      	subs	r3, r0, #0
 800047c:	d001      	beq.n	8000482 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 800047e:	f000 f9d9 	bl	8000834 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000482:	46c0      	nop			; (mov r8, r8)
 8000484:	46bd      	mov	sp, r7
 8000486:	b004      	add	sp, #16
 8000488:	bd80      	pop	{r7, pc}
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	20000090 	.word	0x20000090
 8000490:	40012400 	.word	0x40012400

08000494 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b08e      	sub	sp, #56	; 0x38
 8000498:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800049a:	2328      	movs	r3, #40	; 0x28
 800049c:	18fb      	adds	r3, r7, r3
 800049e:	0018      	movs	r0, r3
 80004a0:	2310      	movs	r3, #16
 80004a2:	001a      	movs	r2, r3
 80004a4:	2100      	movs	r1, #0
 80004a6:	f004 f909 	bl	80046bc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004aa:	2320      	movs	r3, #32
 80004ac:	18fb      	adds	r3, r7, r3
 80004ae:	0018      	movs	r0, r3
 80004b0:	2308      	movs	r3, #8
 80004b2:	001a      	movs	r2, r3
 80004b4:	2100      	movs	r1, #0
 80004b6:	f004 f901 	bl	80046bc <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80004ba:	1d3b      	adds	r3, r7, #4
 80004bc:	0018      	movs	r0, r3
 80004be:	231c      	movs	r3, #28
 80004c0:	001a      	movs	r2, r3
 80004c2:	2100      	movs	r1, #0
 80004c4:	f004 f8fa 	bl	80046bc <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80004c8:	4b2f      	ldr	r3, [pc, #188]	; (8000588 <MX_TIM3_Init+0xf4>)
 80004ca:	4a30      	ldr	r2, [pc, #192]	; (800058c <MX_TIM3_Init+0xf8>)
 80004cc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80004ce:	4b2e      	ldr	r3, [pc, #184]	; (8000588 <MX_TIM3_Init+0xf4>)
 80004d0:	2200      	movs	r2, #0
 80004d2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004d4:	4b2c      	ldr	r3, [pc, #176]	; (8000588 <MX_TIM3_Init+0xf4>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 47999;
 80004da:	4b2b      	ldr	r3, [pc, #172]	; (8000588 <MX_TIM3_Init+0xf4>)
 80004dc:	4a2c      	ldr	r2, [pc, #176]	; (8000590 <MX_TIM3_Init+0xfc>)
 80004de:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004e0:	4b29      	ldr	r3, [pc, #164]	; (8000588 <MX_TIM3_Init+0xf4>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80004e6:	4b28      	ldr	r3, [pc, #160]	; (8000588 <MX_TIM3_Init+0xf4>)
 80004e8:	2280      	movs	r2, #128	; 0x80
 80004ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80004ec:	4b26      	ldr	r3, [pc, #152]	; (8000588 <MX_TIM3_Init+0xf4>)
 80004ee:	0018      	movs	r0, r3
 80004f0:	f002 fa8a 	bl	8002a08 <HAL_TIM_Base_Init>
 80004f4:	1e03      	subs	r3, r0, #0
 80004f6:	d001      	beq.n	80004fc <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80004f8:	f000 f99c 	bl	8000834 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004fc:	2128      	movs	r1, #40	; 0x28
 80004fe:	187b      	adds	r3, r7, r1
 8000500:	2280      	movs	r2, #128	; 0x80
 8000502:	0152      	lsls	r2, r2, #5
 8000504:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000506:	187a      	adds	r2, r7, r1
 8000508:	4b1f      	ldr	r3, [pc, #124]	; (8000588 <MX_TIM3_Init+0xf4>)
 800050a:	0011      	movs	r1, r2
 800050c:	0018      	movs	r0, r3
 800050e:	f002 fca1 	bl	8002e54 <HAL_TIM_ConfigClockSource>
 8000512:	1e03      	subs	r3, r0, #0
 8000514:	d001      	beq.n	800051a <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8000516:	f000 f98d 	bl	8000834 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800051a:	4b1b      	ldr	r3, [pc, #108]	; (8000588 <MX_TIM3_Init+0xf4>)
 800051c:	0018      	movs	r0, r3
 800051e:	f002 fac3 	bl	8002aa8 <HAL_TIM_PWM_Init>
 8000522:	1e03      	subs	r3, r0, #0
 8000524:	d001      	beq.n	800052a <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000526:	f000 f985 	bl	8000834 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800052a:	2120      	movs	r1, #32
 800052c:	187b      	adds	r3, r7, r1
 800052e:	2200      	movs	r2, #0
 8000530:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000532:	187b      	adds	r3, r7, r1
 8000534:	2200      	movs	r2, #0
 8000536:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000538:	187a      	adds	r2, r7, r1
 800053a:	4b13      	ldr	r3, [pc, #76]	; (8000588 <MX_TIM3_Init+0xf4>)
 800053c:	0011      	movs	r1, r2
 800053e:	0018      	movs	r0, r3
 8000540:	f003 f896 	bl	8003670 <HAL_TIMEx_MasterConfigSynchronization>
 8000544:	1e03      	subs	r3, r0, #0
 8000546:	d001      	beq.n	800054c <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8000548:	f000 f974 	bl	8000834 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800054c:	1d3b      	adds	r3, r7, #4
 800054e:	2260      	movs	r2, #96	; 0x60
 8000550:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000552:	1d3b      	adds	r3, r7, #4
 8000554:	2200      	movs	r2, #0
 8000556:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000558:	1d3b      	adds	r3, r7, #4
 800055a:	2200      	movs	r2, #0
 800055c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800055e:	1d3b      	adds	r3, r7, #4
 8000560:	2200      	movs	r2, #0
 8000562:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000564:	1d39      	adds	r1, r7, #4
 8000566:	4b08      	ldr	r3, [pc, #32]	; (8000588 <MX_TIM3_Init+0xf4>)
 8000568:	220c      	movs	r2, #12
 800056a:	0018      	movs	r0, r3
 800056c:	f002 fbac 	bl	8002cc8 <HAL_TIM_PWM_ConfigChannel>
 8000570:	1e03      	subs	r3, r0, #0
 8000572:	d001      	beq.n	8000578 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 8000574:	f000 f95e 	bl	8000834 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000578:	4b03      	ldr	r3, [pc, #12]	; (8000588 <MX_TIM3_Init+0xf4>)
 800057a:	0018      	movs	r0, r3
 800057c:	f000 fa1c 	bl	80009b8 <HAL_TIM_MspPostInit>

}
 8000580:	46c0      	nop			; (mov r8, r8)
 8000582:	46bd      	mov	sp, r7
 8000584:	b00e      	add	sp, #56	; 0x38
 8000586:	bd80      	pop	{r7, pc}
 8000588:	20000114 	.word	0x20000114
 800058c:	40000400 	.word	0x40000400
 8000590:	0000bb7f 	.word	0x0000bb7f

08000594 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000598:	4b14      	ldr	r3, [pc, #80]	; (80005ec <MX_USART2_UART_Init+0x58>)
 800059a:	4a15      	ldr	r2, [pc, #84]	; (80005f0 <MX_USART2_UART_Init+0x5c>)
 800059c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800059e:	4b13      	ldr	r3, [pc, #76]	; (80005ec <MX_USART2_UART_Init+0x58>)
 80005a0:	2296      	movs	r2, #150	; 0x96
 80005a2:	0192      	lsls	r2, r2, #6
 80005a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80005a6:	4b11      	ldr	r3, [pc, #68]	; (80005ec <MX_USART2_UART_Init+0x58>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80005ac:	4b0f      	ldr	r3, [pc, #60]	; (80005ec <MX_USART2_UART_Init+0x58>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80005b2:	4b0e      	ldr	r3, [pc, #56]	; (80005ec <MX_USART2_UART_Init+0x58>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80005b8:	4b0c      	ldr	r3, [pc, #48]	; (80005ec <MX_USART2_UART_Init+0x58>)
 80005ba:	220c      	movs	r2, #12
 80005bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005be:	4b0b      	ldr	r3, [pc, #44]	; (80005ec <MX_USART2_UART_Init+0x58>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80005c4:	4b09      	ldr	r3, [pc, #36]	; (80005ec <MX_USART2_UART_Init+0x58>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005ca:	4b08      	ldr	r3, [pc, #32]	; (80005ec <MX_USART2_UART_Init+0x58>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005d0:	4b06      	ldr	r3, [pc, #24]	; (80005ec <MX_USART2_UART_Init+0x58>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80005d6:	4b05      	ldr	r3, [pc, #20]	; (80005ec <MX_USART2_UART_Init+0x58>)
 80005d8:	0018      	movs	r0, r3
 80005da:	f003 f8a7 	bl	800372c <HAL_UART_Init>
 80005de:	1e03      	subs	r3, r0, #0
 80005e0:	d001      	beq.n	80005e6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80005e2:	f000 f927 	bl	8000834 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80005e6:	46c0      	nop			; (mov r8, r8)
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	2000015c 	.word	0x2000015c
 80005f0:	40004400 	.word	0x40004400

080005f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005fa:	4b10      	ldr	r3, [pc, #64]	; (800063c <MX_DMA_Init+0x48>)
 80005fc:	695a      	ldr	r2, [r3, #20]
 80005fe:	4b0f      	ldr	r3, [pc, #60]	; (800063c <MX_DMA_Init+0x48>)
 8000600:	2101      	movs	r1, #1
 8000602:	430a      	orrs	r2, r1
 8000604:	615a      	str	r2, [r3, #20]
 8000606:	4b0d      	ldr	r3, [pc, #52]	; (800063c <MX_DMA_Init+0x48>)
 8000608:	695b      	ldr	r3, [r3, #20]
 800060a:	2201      	movs	r2, #1
 800060c:	4013      	ands	r3, r2
 800060e:	607b      	str	r3, [r7, #4]
 8000610:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000612:	2200      	movs	r2, #0
 8000614:	2100      	movs	r1, #0
 8000616:	2009      	movs	r0, #9
 8000618:	f001 fa06 	bl	8001a28 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800061c:	2009      	movs	r0, #9
 800061e:	f001 fa18 	bl	8001a52 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8000622:	2200      	movs	r2, #0
 8000624:	2100      	movs	r1, #0
 8000626:	200b      	movs	r0, #11
 8000628:	f001 f9fe 	bl	8001a28 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 800062c:	200b      	movs	r0, #11
 800062e:	f001 fa10 	bl	8001a52 <HAL_NVIC_EnableIRQ>

}
 8000632:	46c0      	nop			; (mov r8, r8)
 8000634:	46bd      	mov	sp, r7
 8000636:	b002      	add	sp, #8
 8000638:	bd80      	pop	{r7, pc}
 800063a:	46c0      	nop			; (mov r8, r8)
 800063c:	40021000 	.word	0x40021000

08000640 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000640:	b590      	push	{r4, r7, lr}
 8000642:	b08b      	sub	sp, #44	; 0x2c
 8000644:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000646:	2414      	movs	r4, #20
 8000648:	193b      	adds	r3, r7, r4
 800064a:	0018      	movs	r0, r3
 800064c:	2314      	movs	r3, #20
 800064e:	001a      	movs	r2, r3
 8000650:	2100      	movs	r1, #0
 8000652:	f004 f833 	bl	80046bc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000656:	4b43      	ldr	r3, [pc, #268]	; (8000764 <MX_GPIO_Init+0x124>)
 8000658:	695a      	ldr	r2, [r3, #20]
 800065a:	4b42      	ldr	r3, [pc, #264]	; (8000764 <MX_GPIO_Init+0x124>)
 800065c:	2180      	movs	r1, #128	; 0x80
 800065e:	03c9      	lsls	r1, r1, #15
 8000660:	430a      	orrs	r2, r1
 8000662:	615a      	str	r2, [r3, #20]
 8000664:	4b3f      	ldr	r3, [pc, #252]	; (8000764 <MX_GPIO_Init+0x124>)
 8000666:	695a      	ldr	r2, [r3, #20]
 8000668:	2380      	movs	r3, #128	; 0x80
 800066a:	03db      	lsls	r3, r3, #15
 800066c:	4013      	ands	r3, r2
 800066e:	613b      	str	r3, [r7, #16]
 8000670:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000672:	4b3c      	ldr	r3, [pc, #240]	; (8000764 <MX_GPIO_Init+0x124>)
 8000674:	695a      	ldr	r2, [r3, #20]
 8000676:	4b3b      	ldr	r3, [pc, #236]	; (8000764 <MX_GPIO_Init+0x124>)
 8000678:	2180      	movs	r1, #128	; 0x80
 800067a:	0289      	lsls	r1, r1, #10
 800067c:	430a      	orrs	r2, r1
 800067e:	615a      	str	r2, [r3, #20]
 8000680:	4b38      	ldr	r3, [pc, #224]	; (8000764 <MX_GPIO_Init+0x124>)
 8000682:	695a      	ldr	r2, [r3, #20]
 8000684:	2380      	movs	r3, #128	; 0x80
 8000686:	029b      	lsls	r3, r3, #10
 8000688:	4013      	ands	r3, r2
 800068a:	60fb      	str	r3, [r7, #12]
 800068c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800068e:	4b35      	ldr	r3, [pc, #212]	; (8000764 <MX_GPIO_Init+0x124>)
 8000690:	695a      	ldr	r2, [r3, #20]
 8000692:	4b34      	ldr	r3, [pc, #208]	; (8000764 <MX_GPIO_Init+0x124>)
 8000694:	2180      	movs	r1, #128	; 0x80
 8000696:	0309      	lsls	r1, r1, #12
 8000698:	430a      	orrs	r2, r1
 800069a:	615a      	str	r2, [r3, #20]
 800069c:	4b31      	ldr	r3, [pc, #196]	; (8000764 <MX_GPIO_Init+0x124>)
 800069e:	695a      	ldr	r2, [r3, #20]
 80006a0:	2380      	movs	r3, #128	; 0x80
 80006a2:	031b      	lsls	r3, r3, #12
 80006a4:	4013      	ands	r3, r2
 80006a6:	60bb      	str	r3, [r7, #8]
 80006a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006aa:	4b2e      	ldr	r3, [pc, #184]	; (8000764 <MX_GPIO_Init+0x124>)
 80006ac:	695a      	ldr	r2, [r3, #20]
 80006ae:	4b2d      	ldr	r3, [pc, #180]	; (8000764 <MX_GPIO_Init+0x124>)
 80006b0:	2180      	movs	r1, #128	; 0x80
 80006b2:	02c9      	lsls	r1, r1, #11
 80006b4:	430a      	orrs	r2, r1
 80006b6:	615a      	str	r2, [r3, #20]
 80006b8:	4b2a      	ldr	r3, [pc, #168]	; (8000764 <MX_GPIO_Init+0x124>)
 80006ba:	695a      	ldr	r2, [r3, #20]
 80006bc:	2380      	movs	r3, #128	; 0x80
 80006be:	02db      	lsls	r3, r3, #11
 80006c0:	4013      	ands	r3, r2
 80006c2:	607b      	str	r3, [r7, #4]
 80006c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 80006c6:	2380      	movs	r3, #128	; 0x80
 80006c8:	005b      	lsls	r3, r3, #1
 80006ca:	4827      	ldr	r0, [pc, #156]	; (8000768 <MX_GPIO_Init+0x128>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	0019      	movs	r1, r3
 80006d0:	f001 fcd0 	bl	8002074 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006d4:	193b      	adds	r3, r7, r4
 80006d6:	2201      	movs	r2, #1
 80006d8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006da:	193b      	adds	r3, r7, r4
 80006dc:	2284      	movs	r2, #132	; 0x84
 80006de:	0392      	lsls	r2, r2, #14
 80006e0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e2:	193b      	adds	r3, r7, r4
 80006e4:	2200      	movs	r2, #0
 80006e6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006e8:	193a      	adds	r2, r7, r4
 80006ea:	2390      	movs	r3, #144	; 0x90
 80006ec:	05db      	lsls	r3, r3, #23
 80006ee:	0011      	movs	r1, r2
 80006f0:	0018      	movs	r0, r3
 80006f2:	f001 fb4f 	bl	8001d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD4_Pin */
  GPIO_InitStruct.Pin = LD4_Pin;
 80006f6:	0021      	movs	r1, r4
 80006f8:	187b      	adds	r3, r7, r1
 80006fa:	2280      	movs	r2, #128	; 0x80
 80006fc:	0052      	lsls	r2, r2, #1
 80006fe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000700:	000c      	movs	r4, r1
 8000702:	193b      	adds	r3, r7, r4
 8000704:	2201      	movs	r2, #1
 8000706:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000708:	193b      	adds	r3, r7, r4
 800070a:	2200      	movs	r2, #0
 800070c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800070e:	193b      	adds	r3, r7, r4
 8000710:	2200      	movs	r2, #0
 8000712:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 8000714:	193b      	adds	r3, r7, r4
 8000716:	4a14      	ldr	r2, [pc, #80]	; (8000768 <MX_GPIO_Init+0x128>)
 8000718:	0019      	movs	r1, r3
 800071a:	0010      	movs	r0, r2
 800071c:	f001 fb3a 	bl	8001d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000720:	0021      	movs	r1, r4
 8000722:	187b      	adds	r3, r7, r1
 8000724:	22c0      	movs	r2, #192	; 0xc0
 8000726:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000728:	187b      	adds	r3, r7, r1
 800072a:	2212      	movs	r2, #18
 800072c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072e:	187b      	adds	r3, r7, r1
 8000730:	2200      	movs	r2, #0
 8000732:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000734:	187b      	adds	r3, r7, r1
 8000736:	2203      	movs	r2, #3
 8000738:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800073a:	187b      	adds	r3, r7, r1
 800073c:	2201      	movs	r2, #1
 800073e:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000740:	187b      	adds	r3, r7, r1
 8000742:	4a0a      	ldr	r2, [pc, #40]	; (800076c <MX_GPIO_Init+0x12c>)
 8000744:	0019      	movs	r1, r3
 8000746:	0010      	movs	r0, r2
 8000748:	f001 fb24 	bl	8001d94 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 800074c:	2200      	movs	r2, #0
 800074e:	2100      	movs	r1, #0
 8000750:	2005      	movs	r0, #5
 8000752:	f001 f969 	bl	8001a28 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000756:	2005      	movs	r0, #5
 8000758:	f001 f97b 	bl	8001a52 <HAL_NVIC_EnableIRQ>

}
 800075c:	46c0      	nop			; (mov r8, r8)
 800075e:	46bd      	mov	sp, r7
 8000760:	b00b      	add	sp, #44	; 0x2c
 8000762:	bd90      	pop	{r4, r7, pc}
 8000764:	40021000 	.word	0x40021000
 8000768:	48000800 	.word	0x48000800
 800076c:	48000400 	.word	0x48000400

08000770 <EXTI0_1_IRQHandler>:

/* USER CODE BEGIN 4 */
void EXTI0_1_IRQHandler(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
	//TO DO:
	//TASK 1
	//Switch delay frequency
	HAL_GPIO_EXTI_IRQHandler(B1_Pin); // Clear interrupt flags
 8000774:	2001      	movs	r0, #1
 8000776:	f001 fcb5 	bl	80020e4 <HAL_GPIO_EXTI_IRQHandler>
	currentTime = HAL_GetTick();		//Gets current timestamp
 800077a:	f000 fae3 	bl	8000d44 <HAL_GetTick>
 800077e:	0002      	movs	r2, r0
 8000780:	4b12      	ldr	r3, [pc, #72]	; (80007cc <EXTI0_1_IRQHandler+0x5c>)
 8000782:	601a      	str	r2, [r3, #0]
	if ((currentTime-previousTime > 200) && (B1_Pin == 1)){	//button is pressed
 8000784:	4b11      	ldr	r3, [pc, #68]	; (80007cc <EXTI0_1_IRQHandler+0x5c>)
 8000786:	681a      	ldr	r2, [r3, #0]
 8000788:	4b11      	ldr	r3, [pc, #68]	; (80007d0 <EXTI0_1_IRQHandler+0x60>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	1ad3      	subs	r3, r2, r3
 800078e:	2bc8      	cmp	r3, #200	; 0xc8
 8000790:	d918      	bls.n	80007c4 <EXTI0_1_IRQHandler+0x54>
		if(delayTime == 1000){
 8000792:	4b10      	ldr	r3, [pc, #64]	; (80007d4 <EXTI0_1_IRQHandler+0x64>)
 8000794:	881a      	ldrh	r2, [r3, #0]
 8000796:	23fa      	movs	r3, #250	; 0xfa
 8000798:	009b      	lsls	r3, r3, #2
 800079a:	429a      	cmp	r2, r3
 800079c:	d104      	bne.n	80007a8 <EXTI0_1_IRQHandler+0x38>
			delayTime = 500;
 800079e:	4b0d      	ldr	r3, [pc, #52]	; (80007d4 <EXTI0_1_IRQHandler+0x64>)
 80007a0:	22fa      	movs	r2, #250	; 0xfa
 80007a2:	0052      	lsls	r2, r2, #1
 80007a4:	801a      	strh	r2, [r3, #0]
 80007a6:	e009      	b.n	80007bc <EXTI0_1_IRQHandler+0x4c>
		}
		else if (delayTime == 500){
 80007a8:	4b0a      	ldr	r3, [pc, #40]	; (80007d4 <EXTI0_1_IRQHandler+0x64>)
 80007aa:	881a      	ldrh	r2, [r3, #0]
 80007ac:	23fa      	movs	r3, #250	; 0xfa
 80007ae:	005b      	lsls	r3, r3, #1
 80007b0:	429a      	cmp	r2, r3
 80007b2:	d103      	bne.n	80007bc <EXTI0_1_IRQHandler+0x4c>
			delayTime = 1000;
 80007b4:	4b07      	ldr	r3, [pc, #28]	; (80007d4 <EXTI0_1_IRQHandler+0x64>)
 80007b6:	22fa      	movs	r2, #250	; 0xfa
 80007b8:	0092      	lsls	r2, r2, #2
 80007ba:	801a      	strh	r2, [r3, #0]
		}
		previousTime = currentTime;
 80007bc:	4b03      	ldr	r3, [pc, #12]	; (80007cc <EXTI0_1_IRQHandler+0x5c>)
 80007be:	681a      	ldr	r2, [r3, #0]
 80007c0:	4b03      	ldr	r3, [pc, #12]	; (80007d0 <EXTI0_1_IRQHandler+0x60>)
 80007c2:	601a      	str	r2, [r3, #0]
	}
}
 80007c4:	46c0      	nop			; (mov r8, r8)
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	46c0      	nop			; (mov r8, r8)
 80007cc:	200002e4 	.word	0x200002e4
 80007d0:	200002e8 	.word	0x200002e8
 80007d4:	20000000 	.word	0x20000000

080007d8 <pollADC>:

uint32_t pollADC(void){
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0
	//TO DO:
	//TASK 2
	// Complete the function body
	HAL_ADC_Start(&hadc);
 80007de:	4b0c      	ldr	r3, [pc, #48]	; (8000810 <pollADC+0x38>)
 80007e0:	0018      	movs	r0, r3
 80007e2:	f000 fc1d 	bl	8001020 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc, 100);
 80007e6:	4b0a      	ldr	r3, [pc, #40]	; (8000810 <pollADC+0x38>)
 80007e8:	2164      	movs	r1, #100	; 0x64
 80007ea:	0018      	movs	r0, r3
 80007ec:	f000 fcac 	bl	8001148 <HAL_ADC_PollForConversion>
	uint32_t val = HAL_ADC_GetValue(&hadc);
 80007f0:	4b07      	ldr	r3, [pc, #28]	; (8000810 <pollADC+0x38>)
 80007f2:	0018      	movs	r0, r3
 80007f4:	f000 fd40 	bl	8001278 <HAL_ADC_GetValue>
 80007f8:	0003      	movs	r3, r0
 80007fa:	607b      	str	r3, [r7, #4]
	HAL_ADC_Stop(&hadc);
 80007fc:	4b04      	ldr	r3, [pc, #16]	; (8000810 <pollADC+0x38>)
 80007fe:	0018      	movs	r0, r3
 8000800:	f000 fc62 	bl	80010c8 <HAL_ADC_Stop>
	return val;
 8000804:	687b      	ldr	r3, [r7, #4]
}
 8000806:	0018      	movs	r0, r3
 8000808:	46bd      	mov	sp, r7
 800080a:	b002      	add	sp, #8
 800080c:	bd80      	pop	{r7, pc}
 800080e:	46c0      	nop			; (mov r8, r8)
 8000810:	20000090 	.word	0x20000090

08000814 <ADCtoCRR>:

uint32_t ADCtoCRR(uint32_t adc_val){
 8000814:	b580      	push	{r7, lr}
 8000816:	b084      	sub	sp, #16
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
	//TASK 2
	// Complete the function body
	//HINT: The CRR value for 100% DC is 47999 (DC = CRR/ARR = CRR/47999)
	//HINT: The ADC range is approx 0 - 4095
	//HINT: Scale number from 0-4096 to 0 - 47999
	uint32_t val = (47999/4096)*adc_val;
 800081c:	687a      	ldr	r2, [r7, #4]
 800081e:	0013      	movs	r3, r2
 8000820:	009b      	lsls	r3, r3, #2
 8000822:	189b      	adds	r3, r3, r2
 8000824:	005b      	lsls	r3, r3, #1
 8000826:	189b      	adds	r3, r3, r2
 8000828:	60fb      	str	r3, [r7, #12]
	return val;
 800082a:	68fb      	ldr	r3, [r7, #12]
}
 800082c:	0018      	movs	r0, r3
 800082e:	46bd      	mov	sp, r7
 8000830:	b004      	add	sp, #16
 8000832:	bd80      	pop	{r7, pc}

08000834 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000838:	b672      	cpsid	i
}
 800083a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800083c:	e7fe      	b.n	800083c <Error_Handler+0x8>
	...

08000840 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000846:	4b0f      	ldr	r3, [pc, #60]	; (8000884 <HAL_MspInit+0x44>)
 8000848:	699a      	ldr	r2, [r3, #24]
 800084a:	4b0e      	ldr	r3, [pc, #56]	; (8000884 <HAL_MspInit+0x44>)
 800084c:	2101      	movs	r1, #1
 800084e:	430a      	orrs	r2, r1
 8000850:	619a      	str	r2, [r3, #24]
 8000852:	4b0c      	ldr	r3, [pc, #48]	; (8000884 <HAL_MspInit+0x44>)
 8000854:	699b      	ldr	r3, [r3, #24]
 8000856:	2201      	movs	r2, #1
 8000858:	4013      	ands	r3, r2
 800085a:	607b      	str	r3, [r7, #4]
 800085c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800085e:	4b09      	ldr	r3, [pc, #36]	; (8000884 <HAL_MspInit+0x44>)
 8000860:	69da      	ldr	r2, [r3, #28]
 8000862:	4b08      	ldr	r3, [pc, #32]	; (8000884 <HAL_MspInit+0x44>)
 8000864:	2180      	movs	r1, #128	; 0x80
 8000866:	0549      	lsls	r1, r1, #21
 8000868:	430a      	orrs	r2, r1
 800086a:	61da      	str	r2, [r3, #28]
 800086c:	4b05      	ldr	r3, [pc, #20]	; (8000884 <HAL_MspInit+0x44>)
 800086e:	69da      	ldr	r2, [r3, #28]
 8000870:	2380      	movs	r3, #128	; 0x80
 8000872:	055b      	lsls	r3, r3, #21
 8000874:	4013      	ands	r3, r2
 8000876:	603b      	str	r3, [r7, #0]
 8000878:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800087a:	46c0      	nop			; (mov r8, r8)
 800087c:	46bd      	mov	sp, r7
 800087e:	b002      	add	sp, #8
 8000880:	bd80      	pop	{r7, pc}
 8000882:	46c0      	nop			; (mov r8, r8)
 8000884:	40021000 	.word	0x40021000

08000888 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000888:	b590      	push	{r4, r7, lr}
 800088a:	b08b      	sub	sp, #44	; 0x2c
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000890:	2414      	movs	r4, #20
 8000892:	193b      	adds	r3, r7, r4
 8000894:	0018      	movs	r0, r3
 8000896:	2314      	movs	r3, #20
 8000898:	001a      	movs	r2, r3
 800089a:	2100      	movs	r1, #0
 800089c:	f003 ff0e 	bl	80046bc <memset>
  if(hadc->Instance==ADC1)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4a31      	ldr	r2, [pc, #196]	; (800096c <HAL_ADC_MspInit+0xe4>)
 80008a6:	4293      	cmp	r3, r2
 80008a8:	d15b      	bne.n	8000962 <HAL_ADC_MspInit+0xda>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80008aa:	4b31      	ldr	r3, [pc, #196]	; (8000970 <HAL_ADC_MspInit+0xe8>)
 80008ac:	699a      	ldr	r2, [r3, #24]
 80008ae:	4b30      	ldr	r3, [pc, #192]	; (8000970 <HAL_ADC_MspInit+0xe8>)
 80008b0:	2180      	movs	r1, #128	; 0x80
 80008b2:	0089      	lsls	r1, r1, #2
 80008b4:	430a      	orrs	r2, r1
 80008b6:	619a      	str	r2, [r3, #24]
 80008b8:	4b2d      	ldr	r3, [pc, #180]	; (8000970 <HAL_ADC_MspInit+0xe8>)
 80008ba:	699a      	ldr	r2, [r3, #24]
 80008bc:	2380      	movs	r3, #128	; 0x80
 80008be:	009b      	lsls	r3, r3, #2
 80008c0:	4013      	ands	r3, r2
 80008c2:	613b      	str	r3, [r7, #16]
 80008c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008c6:	4b2a      	ldr	r3, [pc, #168]	; (8000970 <HAL_ADC_MspInit+0xe8>)
 80008c8:	695a      	ldr	r2, [r3, #20]
 80008ca:	4b29      	ldr	r3, [pc, #164]	; (8000970 <HAL_ADC_MspInit+0xe8>)
 80008cc:	2180      	movs	r1, #128	; 0x80
 80008ce:	0289      	lsls	r1, r1, #10
 80008d0:	430a      	orrs	r2, r1
 80008d2:	615a      	str	r2, [r3, #20]
 80008d4:	4b26      	ldr	r3, [pc, #152]	; (8000970 <HAL_ADC_MspInit+0xe8>)
 80008d6:	695a      	ldr	r2, [r3, #20]
 80008d8:	2380      	movs	r3, #128	; 0x80
 80008da:	029b      	lsls	r3, r3, #10
 80008dc:	4013      	ands	r3, r2
 80008de:	60fb      	str	r3, [r7, #12]
 80008e0:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA7     ------> ADC_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80008e2:	193b      	adds	r3, r7, r4
 80008e4:	2280      	movs	r2, #128	; 0x80
 80008e6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008e8:	193b      	adds	r3, r7, r4
 80008ea:	2203      	movs	r2, #3
 80008ec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ee:	193b      	adds	r3, r7, r4
 80008f0:	2200      	movs	r2, #0
 80008f2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008f4:	193a      	adds	r2, r7, r4
 80008f6:	2390      	movs	r3, #144	; 0x90
 80008f8:	05db      	lsls	r3, r3, #23
 80008fa:	0011      	movs	r1, r2
 80008fc:	0018      	movs	r0, r3
 80008fe:	f001 fa49 	bl	8001d94 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8000902:	4b1c      	ldr	r3, [pc, #112]	; (8000974 <HAL_ADC_MspInit+0xec>)
 8000904:	4a1c      	ldr	r2, [pc, #112]	; (8000978 <HAL_ADC_MspInit+0xf0>)
 8000906:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000908:	4b1a      	ldr	r3, [pc, #104]	; (8000974 <HAL_ADC_MspInit+0xec>)
 800090a:	2200      	movs	r2, #0
 800090c:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 800090e:	4b19      	ldr	r3, [pc, #100]	; (8000974 <HAL_ADC_MspInit+0xec>)
 8000910:	2200      	movs	r2, #0
 8000912:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8000914:	4b17      	ldr	r3, [pc, #92]	; (8000974 <HAL_ADC_MspInit+0xec>)
 8000916:	2280      	movs	r2, #128	; 0x80
 8000918:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800091a:	4b16      	ldr	r3, [pc, #88]	; (8000974 <HAL_ADC_MspInit+0xec>)
 800091c:	2280      	movs	r2, #128	; 0x80
 800091e:	0052      	lsls	r2, r2, #1
 8000920:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000922:	4b14      	ldr	r3, [pc, #80]	; (8000974 <HAL_ADC_MspInit+0xec>)
 8000924:	2280      	movs	r2, #128	; 0x80
 8000926:	00d2      	lsls	r2, r2, #3
 8000928:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_NORMAL;
 800092a:	4b12      	ldr	r3, [pc, #72]	; (8000974 <HAL_ADC_MspInit+0xec>)
 800092c:	2200      	movs	r2, #0
 800092e:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8000930:	4b10      	ldr	r3, [pc, #64]	; (8000974 <HAL_ADC_MspInit+0xec>)
 8000932:	2200      	movs	r2, #0
 8000934:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000936:	4b0f      	ldr	r3, [pc, #60]	; (8000974 <HAL_ADC_MspInit+0xec>)
 8000938:	0018      	movs	r0, r3
 800093a:	f001 f8a7 	bl	8001a8c <HAL_DMA_Init>
 800093e:	1e03      	subs	r3, r0, #0
 8000940:	d001      	beq.n	8000946 <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 8000942:	f7ff ff77 	bl	8000834 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	4a0a      	ldr	r2, [pc, #40]	; (8000974 <HAL_ADC_MspInit+0xec>)
 800094a:	631a      	str	r2, [r3, #48]	; 0x30
 800094c:	4b09      	ldr	r3, [pc, #36]	; (8000974 <HAL_ADC_MspInit+0xec>)
 800094e:	687a      	ldr	r2, [r7, #4]
 8000950:	625a      	str	r2, [r3, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 8000952:	2200      	movs	r2, #0
 8000954:	2100      	movs	r1, #0
 8000956:	200c      	movs	r0, #12
 8000958:	f001 f866 	bl	8001a28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 800095c:	200c      	movs	r0, #12
 800095e:	f001 f878 	bl	8001a52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000962:	46c0      	nop			; (mov r8, r8)
 8000964:	46bd      	mov	sp, r7
 8000966:	b00b      	add	sp, #44	; 0x2c
 8000968:	bd90      	pop	{r4, r7, pc}
 800096a:	46c0      	nop			; (mov r8, r8)
 800096c:	40012400 	.word	0x40012400
 8000970:	40021000 	.word	0x40021000
 8000974:	200000d0 	.word	0x200000d0
 8000978:	40020008 	.word	0x40020008

0800097c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b084      	sub	sp, #16
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4a09      	ldr	r2, [pc, #36]	; (80009b0 <HAL_TIM_Base_MspInit+0x34>)
 800098a:	4293      	cmp	r3, r2
 800098c:	d10b      	bne.n	80009a6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800098e:	4b09      	ldr	r3, [pc, #36]	; (80009b4 <HAL_TIM_Base_MspInit+0x38>)
 8000990:	69da      	ldr	r2, [r3, #28]
 8000992:	4b08      	ldr	r3, [pc, #32]	; (80009b4 <HAL_TIM_Base_MspInit+0x38>)
 8000994:	2102      	movs	r1, #2
 8000996:	430a      	orrs	r2, r1
 8000998:	61da      	str	r2, [r3, #28]
 800099a:	4b06      	ldr	r3, [pc, #24]	; (80009b4 <HAL_TIM_Base_MspInit+0x38>)
 800099c:	69db      	ldr	r3, [r3, #28]
 800099e:	2202      	movs	r2, #2
 80009a0:	4013      	ands	r3, r2
 80009a2:	60fb      	str	r3, [r7, #12]
 80009a4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80009a6:	46c0      	nop			; (mov r8, r8)
 80009a8:	46bd      	mov	sp, r7
 80009aa:	b004      	add	sp, #16
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	46c0      	nop			; (mov r8, r8)
 80009b0:	40000400 	.word	0x40000400
 80009b4:	40021000 	.word	0x40021000

080009b8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80009b8:	b590      	push	{r4, r7, lr}
 80009ba:	b089      	sub	sp, #36	; 0x24
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c0:	240c      	movs	r4, #12
 80009c2:	193b      	adds	r3, r7, r4
 80009c4:	0018      	movs	r0, r3
 80009c6:	2314      	movs	r3, #20
 80009c8:	001a      	movs	r2, r3
 80009ca:	2100      	movs	r1, #0
 80009cc:	f003 fe76 	bl	80046bc <memset>
  if(htim->Instance==TIM3)
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	4a15      	ldr	r2, [pc, #84]	; (8000a2c <HAL_TIM_MspPostInit+0x74>)
 80009d6:	4293      	cmp	r3, r2
 80009d8:	d124      	bne.n	8000a24 <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80009da:	4b15      	ldr	r3, [pc, #84]	; (8000a30 <HAL_TIM_MspPostInit+0x78>)
 80009dc:	695a      	ldr	r2, [r3, #20]
 80009de:	4b14      	ldr	r3, [pc, #80]	; (8000a30 <HAL_TIM_MspPostInit+0x78>)
 80009e0:	2180      	movs	r1, #128	; 0x80
 80009e2:	0309      	lsls	r1, r1, #12
 80009e4:	430a      	orrs	r2, r1
 80009e6:	615a      	str	r2, [r3, #20]
 80009e8:	4b11      	ldr	r3, [pc, #68]	; (8000a30 <HAL_TIM_MspPostInit+0x78>)
 80009ea:	695a      	ldr	r2, [r3, #20]
 80009ec:	2380      	movs	r3, #128	; 0x80
 80009ee:	031b      	lsls	r3, r3, #12
 80009f0:	4013      	ands	r3, r2
 80009f2:	60bb      	str	r3, [r7, #8]
 80009f4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80009f6:	193b      	adds	r3, r7, r4
 80009f8:	2280      	movs	r2, #128	; 0x80
 80009fa:	0092      	lsls	r2, r2, #2
 80009fc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009fe:	0021      	movs	r1, r4
 8000a00:	187b      	adds	r3, r7, r1
 8000a02:	2202      	movs	r2, #2
 8000a04:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a06:	187b      	adds	r3, r7, r1
 8000a08:	2200      	movs	r2, #0
 8000a0a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a0c:	187b      	adds	r3, r7, r1
 8000a0e:	2200      	movs	r2, #0
 8000a10:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000a12:	187b      	adds	r3, r7, r1
 8000a14:	2200      	movs	r2, #0
 8000a16:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a18:	187b      	adds	r3, r7, r1
 8000a1a:	4a06      	ldr	r2, [pc, #24]	; (8000a34 <HAL_TIM_MspPostInit+0x7c>)
 8000a1c:	0019      	movs	r1, r3
 8000a1e:	0010      	movs	r0, r2
 8000a20:	f001 f9b8 	bl	8001d94 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000a24:	46c0      	nop			; (mov r8, r8)
 8000a26:	46bd      	mov	sp, r7
 8000a28:	b009      	add	sp, #36	; 0x24
 8000a2a:	bd90      	pop	{r4, r7, pc}
 8000a2c:	40000400 	.word	0x40000400
 8000a30:	40021000 	.word	0x40021000
 8000a34:	48000800 	.word	0x48000800

08000a38 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a38:	b590      	push	{r4, r7, lr}
 8000a3a:	b08b      	sub	sp, #44	; 0x2c
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a40:	2414      	movs	r4, #20
 8000a42:	193b      	adds	r3, r7, r4
 8000a44:	0018      	movs	r0, r3
 8000a46:	2314      	movs	r3, #20
 8000a48:	001a      	movs	r2, r3
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	f003 fe36 	bl	80046bc <memset>
  if(huart->Instance==USART2)
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4a33      	ldr	r2, [pc, #204]	; (8000b24 <HAL_UART_MspInit+0xec>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d160      	bne.n	8000b1c <HAL_UART_MspInit+0xe4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a5a:	4b33      	ldr	r3, [pc, #204]	; (8000b28 <HAL_UART_MspInit+0xf0>)
 8000a5c:	69da      	ldr	r2, [r3, #28]
 8000a5e:	4b32      	ldr	r3, [pc, #200]	; (8000b28 <HAL_UART_MspInit+0xf0>)
 8000a60:	2180      	movs	r1, #128	; 0x80
 8000a62:	0289      	lsls	r1, r1, #10
 8000a64:	430a      	orrs	r2, r1
 8000a66:	61da      	str	r2, [r3, #28]
 8000a68:	4b2f      	ldr	r3, [pc, #188]	; (8000b28 <HAL_UART_MspInit+0xf0>)
 8000a6a:	69da      	ldr	r2, [r3, #28]
 8000a6c:	2380      	movs	r3, #128	; 0x80
 8000a6e:	029b      	lsls	r3, r3, #10
 8000a70:	4013      	ands	r3, r2
 8000a72:	613b      	str	r3, [r7, #16]
 8000a74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a76:	4b2c      	ldr	r3, [pc, #176]	; (8000b28 <HAL_UART_MspInit+0xf0>)
 8000a78:	695a      	ldr	r2, [r3, #20]
 8000a7a:	4b2b      	ldr	r3, [pc, #172]	; (8000b28 <HAL_UART_MspInit+0xf0>)
 8000a7c:	2180      	movs	r1, #128	; 0x80
 8000a7e:	0289      	lsls	r1, r1, #10
 8000a80:	430a      	orrs	r2, r1
 8000a82:	615a      	str	r2, [r3, #20]
 8000a84:	4b28      	ldr	r3, [pc, #160]	; (8000b28 <HAL_UART_MspInit+0xf0>)
 8000a86:	695a      	ldr	r2, [r3, #20]
 8000a88:	2380      	movs	r3, #128	; 0x80
 8000a8a:	029b      	lsls	r3, r3, #10
 8000a8c:	4013      	ands	r3, r2
 8000a8e:	60fb      	str	r3, [r7, #12]
 8000a90:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a92:	0021      	movs	r1, r4
 8000a94:	187b      	adds	r3, r7, r1
 8000a96:	220c      	movs	r2, #12
 8000a98:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a9a:	187b      	adds	r3, r7, r1
 8000a9c:	2202      	movs	r2, #2
 8000a9e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa0:	187b      	adds	r3, r7, r1
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000aa6:	187b      	adds	r3, r7, r1
 8000aa8:	2203      	movs	r2, #3
 8000aaa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000aac:	187b      	adds	r3, r7, r1
 8000aae:	2201      	movs	r2, #1
 8000ab0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab2:	187a      	adds	r2, r7, r1
 8000ab4:	2390      	movs	r3, #144	; 0x90
 8000ab6:	05db      	lsls	r3, r3, #23
 8000ab8:	0011      	movs	r1, r2
 8000aba:	0018      	movs	r0, r3
 8000abc:	f001 f96a 	bl	8001d94 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 8000ac0:	4b1a      	ldr	r3, [pc, #104]	; (8000b2c <HAL_UART_MspInit+0xf4>)
 8000ac2:	4a1b      	ldr	r2, [pc, #108]	; (8000b30 <HAL_UART_MspInit+0xf8>)
 8000ac4:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000ac6:	4b19      	ldr	r3, [pc, #100]	; (8000b2c <HAL_UART_MspInit+0xf4>)
 8000ac8:	2210      	movs	r2, #16
 8000aca:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000acc:	4b17      	ldr	r3, [pc, #92]	; (8000b2c <HAL_UART_MspInit+0xf4>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000ad2:	4b16      	ldr	r3, [pc, #88]	; (8000b2c <HAL_UART_MspInit+0xf4>)
 8000ad4:	2280      	movs	r2, #128	; 0x80
 8000ad6:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ad8:	4b14      	ldr	r3, [pc, #80]	; (8000b2c <HAL_UART_MspInit+0xf4>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ade:	4b13      	ldr	r3, [pc, #76]	; (8000b2c <HAL_UART_MspInit+0xf4>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000ae4:	4b11      	ldr	r3, [pc, #68]	; (8000b2c <HAL_UART_MspInit+0xf4>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000aea:	4b10      	ldr	r3, [pc, #64]	; (8000b2c <HAL_UART_MspInit+0xf4>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000af0:	4b0e      	ldr	r3, [pc, #56]	; (8000b2c <HAL_UART_MspInit+0xf4>)
 8000af2:	0018      	movs	r0, r3
 8000af4:	f000 ffca 	bl	8001a8c <HAL_DMA_Init>
 8000af8:	1e03      	subs	r3, r0, #0
 8000afa:	d001      	beq.n	8000b00 <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 8000afc:	f7ff fe9a 	bl	8000834 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	4a0a      	ldr	r2, [pc, #40]	; (8000b2c <HAL_UART_MspInit+0xf4>)
 8000b04:	66da      	str	r2, [r3, #108]	; 0x6c
 8000b06:	4b09      	ldr	r3, [pc, #36]	; (8000b2c <HAL_UART_MspInit+0xf4>)
 8000b08:	687a      	ldr	r2, [r7, #4]
 8000b0a:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	2100      	movs	r1, #0
 8000b10:	201c      	movs	r0, #28
 8000b12:	f000 ff89 	bl	8001a28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000b16:	201c      	movs	r0, #28
 8000b18:	f000 ff9b 	bl	8001a52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b1c:	46c0      	nop			; (mov r8, r8)
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	b00b      	add	sp, #44	; 0x2c
 8000b22:	bd90      	pop	{r4, r7, pc}
 8000b24:	40004400 	.word	0x40004400
 8000b28:	40021000 	.word	0x40021000
 8000b2c:	200001e0 	.word	0x200001e0
 8000b30:	40020044 	.word	0x40020044

08000b34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b38:	e7fe      	b.n	8000b38 <NMI_Handler+0x4>

08000b3a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b3a:	b580      	push	{r7, lr}
 8000b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b3e:	e7fe      	b.n	8000b3e <HardFault_Handler+0x4>

08000b40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b44:	46c0      	nop			; (mov r8, r8)
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}

08000b4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b4a:	b580      	push	{r7, lr}
 8000b4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b4e:	46c0      	nop			; (mov r8, r8)
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}

08000b54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b58:	f000 f8e2 	bl	8000d20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b5c:	46c0      	nop			; (mov r8, r8)
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
	...

08000b64 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8000b68:	4b03      	ldr	r3, [pc, #12]	; (8000b78 <DMA1_Channel1_IRQHandler+0x14>)
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	f001 f853 	bl	8001c16 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000b70:	46c0      	nop			; (mov r8, r8)
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	46c0      	nop			; (mov r8, r8)
 8000b78:	200000d0 	.word	0x200000d0

08000b7c <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000b80:	4b03      	ldr	r3, [pc, #12]	; (8000b90 <DMA1_Channel4_5_IRQHandler+0x14>)
 8000b82:	0018      	movs	r0, r3
 8000b84:	f001 f847 	bl	8001c16 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8000b88:	46c0      	nop			; (mov r8, r8)
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	46c0      	nop			; (mov r8, r8)
 8000b90:	200001e0 	.word	0x200001e0

08000b94 <ADC1_COMP_IRQHandler>:

/**
  * @brief This function handles ADC and COMP interrupts (COMP interrupts through EXTI lines 21 and 22).
  */
void ADC1_COMP_IRQHandler(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_COMP_IRQn 0 */

  /* USER CODE END ADC1_COMP_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 8000b98:	4b03      	ldr	r3, [pc, #12]	; (8000ba8 <ADC1_COMP_IRQHandler+0x14>)
 8000b9a:	0018      	movs	r0, r3
 8000b9c:	f000 fb78 	bl	8001290 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_COMP_IRQn 1 */

  /* USER CODE END ADC1_COMP_IRQn 1 */
}
 8000ba0:	46c0      	nop			; (mov r8, r8)
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	46c0      	nop			; (mov r8, r8)
 8000ba8:	20000090 	.word	0x20000090

08000bac <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000bb0:	4b03      	ldr	r3, [pc, #12]	; (8000bc0 <USART2_IRQHandler+0x14>)
 8000bb2:	0018      	movs	r0, r3
 8000bb4:	f002 feb8 	bl	8003928 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000bb8:	46c0      	nop			; (mov r8, r8)
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	46c0      	nop			; (mov r8, r8)
 8000bc0:	2000015c 	.word	0x2000015c

08000bc4 <_sbrk>:
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b086      	sub	sp, #24
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
 8000bcc:	4a14      	ldr	r2, [pc, #80]	; (8000c20 <_sbrk+0x5c>)
 8000bce:	4b15      	ldr	r3, [pc, #84]	; (8000c24 <_sbrk+0x60>)
 8000bd0:	1ad3      	subs	r3, r2, r3
 8000bd2:	617b      	str	r3, [r7, #20]
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	613b      	str	r3, [r7, #16]
 8000bd8:	4b13      	ldr	r3, [pc, #76]	; (8000c28 <_sbrk+0x64>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d102      	bne.n	8000be6 <_sbrk+0x22>
 8000be0:	4b11      	ldr	r3, [pc, #68]	; (8000c28 <_sbrk+0x64>)
 8000be2:	4a12      	ldr	r2, [pc, #72]	; (8000c2c <_sbrk+0x68>)
 8000be4:	601a      	str	r2, [r3, #0]
 8000be6:	4b10      	ldr	r3, [pc, #64]	; (8000c28 <_sbrk+0x64>)
 8000be8:	681a      	ldr	r2, [r3, #0]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	18d3      	adds	r3, r2, r3
 8000bee:	693a      	ldr	r2, [r7, #16]
 8000bf0:	429a      	cmp	r2, r3
 8000bf2:	d207      	bcs.n	8000c04 <_sbrk+0x40>
 8000bf4:	f003 fd38 	bl	8004668 <__errno>
 8000bf8:	0003      	movs	r3, r0
 8000bfa:	220c      	movs	r2, #12
 8000bfc:	601a      	str	r2, [r3, #0]
 8000bfe:	2301      	movs	r3, #1
 8000c00:	425b      	negs	r3, r3
 8000c02:	e009      	b.n	8000c18 <_sbrk+0x54>
 8000c04:	4b08      	ldr	r3, [pc, #32]	; (8000c28 <_sbrk+0x64>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	60fb      	str	r3, [r7, #12]
 8000c0a:	4b07      	ldr	r3, [pc, #28]	; (8000c28 <_sbrk+0x64>)
 8000c0c:	681a      	ldr	r2, [r3, #0]
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	18d2      	adds	r2, r2, r3
 8000c12:	4b05      	ldr	r3, [pc, #20]	; (8000c28 <_sbrk+0x64>)
 8000c14:	601a      	str	r2, [r3, #0]
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	0018      	movs	r0, r3
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	b006      	add	sp, #24
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	20002000 	.word	0x20002000
 8000c24:	00000400 	.word	0x00000400
 8000c28:	200002f8 	.word	0x200002f8
 8000c2c:	20000310 	.word	0x20000310

08000c30 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000c34:	46c0      	nop			; (mov r8, r8)
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
	...

08000c3c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c3c:	480d      	ldr	r0, [pc, #52]	; (8000c74 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c3e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c40:	480d      	ldr	r0, [pc, #52]	; (8000c78 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c42:	490e      	ldr	r1, [pc, #56]	; (8000c7c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c44:	4a0e      	ldr	r2, [pc, #56]	; (8000c80 <LoopForever+0xe>)
  movs r3, #0
 8000c46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c48:	e002      	b.n	8000c50 <LoopCopyDataInit>

08000c4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c4e:	3304      	adds	r3, #4

08000c50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c54:	d3f9      	bcc.n	8000c4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c56:	4a0b      	ldr	r2, [pc, #44]	; (8000c84 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c58:	4c0b      	ldr	r4, [pc, #44]	; (8000c88 <LoopForever+0x16>)
  movs r3, #0
 8000c5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c5c:	e001      	b.n	8000c62 <LoopFillZerobss>

08000c5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c60:	3204      	adds	r2, #4

08000c62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c64:	d3fb      	bcc.n	8000c5e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000c66:	f7ff ffe3 	bl	8000c30 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000c6a:	f003 fd03 	bl	8004674 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c6e:	f7ff fae1 	bl	8000234 <main>

08000c72 <LoopForever>:

LoopForever:
    b LoopForever
 8000c72:	e7fe      	b.n	8000c72 <LoopForever>
  ldr   r0, =_estack
 8000c74:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000c78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c7c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000c80:	08005050 	.word	0x08005050
  ldr r2, =_sbss
 8000c84:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000c88:	20000310 	.word	0x20000310

08000c8c <CEC_CAN_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c8c:	e7fe      	b.n	8000c8c <CEC_CAN_IRQHandler>
	...

08000c90 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c94:	4b07      	ldr	r3, [pc, #28]	; (8000cb4 <HAL_Init+0x24>)
 8000c96:	681a      	ldr	r2, [r3, #0]
 8000c98:	4b06      	ldr	r3, [pc, #24]	; (8000cb4 <HAL_Init+0x24>)
 8000c9a:	2110      	movs	r1, #16
 8000c9c:	430a      	orrs	r2, r1
 8000c9e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000ca0:	2000      	movs	r0, #0
 8000ca2:	f000 f809 	bl	8000cb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ca6:	f7ff fdcb 	bl	8000840 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000caa:	2300      	movs	r3, #0
}
 8000cac:	0018      	movs	r0, r3
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	46c0      	nop			; (mov r8, r8)
 8000cb4:	40022000 	.word	0x40022000

08000cb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cb8:	b590      	push	{r4, r7, lr}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cc0:	4b14      	ldr	r3, [pc, #80]	; (8000d14 <HAL_InitTick+0x5c>)
 8000cc2:	681c      	ldr	r4, [r3, #0]
 8000cc4:	4b14      	ldr	r3, [pc, #80]	; (8000d18 <HAL_InitTick+0x60>)
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	0019      	movs	r1, r3
 8000cca:	23fa      	movs	r3, #250	; 0xfa
 8000ccc:	0098      	lsls	r0, r3, #2
 8000cce:	f7ff fa25 	bl	800011c <__udivsi3>
 8000cd2:	0003      	movs	r3, r0
 8000cd4:	0019      	movs	r1, r3
 8000cd6:	0020      	movs	r0, r4
 8000cd8:	f7ff fa20 	bl	800011c <__udivsi3>
 8000cdc:	0003      	movs	r3, r0
 8000cde:	0018      	movs	r0, r3
 8000ce0:	f000 fec7 	bl	8001a72 <HAL_SYSTICK_Config>
 8000ce4:	1e03      	subs	r3, r0, #0
 8000ce6:	d001      	beq.n	8000cec <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000ce8:	2301      	movs	r3, #1
 8000cea:	e00f      	b.n	8000d0c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	2b03      	cmp	r3, #3
 8000cf0:	d80b      	bhi.n	8000d0a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cf2:	6879      	ldr	r1, [r7, #4]
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	425b      	negs	r3, r3
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	0018      	movs	r0, r3
 8000cfc:	f000 fe94 	bl	8001a28 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d00:	4b06      	ldr	r3, [pc, #24]	; (8000d1c <HAL_InitTick+0x64>)
 8000d02:	687a      	ldr	r2, [r7, #4]
 8000d04:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000d06:	2300      	movs	r3, #0
 8000d08:	e000      	b.n	8000d0c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000d0a:	2301      	movs	r3, #1
}
 8000d0c:	0018      	movs	r0, r3
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	b003      	add	sp, #12
 8000d12:	bd90      	pop	{r4, r7, pc}
 8000d14:	20000004 	.word	0x20000004
 8000d18:	2000000c 	.word	0x2000000c
 8000d1c:	20000008 	.word	0x20000008

08000d20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d24:	4b05      	ldr	r3, [pc, #20]	; (8000d3c <HAL_IncTick+0x1c>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	001a      	movs	r2, r3
 8000d2a:	4b05      	ldr	r3, [pc, #20]	; (8000d40 <HAL_IncTick+0x20>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	18d2      	adds	r2, r2, r3
 8000d30:	4b03      	ldr	r3, [pc, #12]	; (8000d40 <HAL_IncTick+0x20>)
 8000d32:	601a      	str	r2, [r3, #0]
}
 8000d34:	46c0      	nop			; (mov r8, r8)
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	46c0      	nop			; (mov r8, r8)
 8000d3c:	2000000c 	.word	0x2000000c
 8000d40:	200002fc 	.word	0x200002fc

08000d44 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
  return uwTick;
 8000d48:	4b02      	ldr	r3, [pc, #8]	; (8000d54 <HAL_GetTick+0x10>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
}
 8000d4c:	0018      	movs	r0, r3
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	46c0      	nop			; (mov r8, r8)
 8000d54:	200002fc 	.word	0x200002fc

08000d58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b084      	sub	sp, #16
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d60:	f7ff fff0 	bl	8000d44 <HAL_GetTick>
 8000d64:	0003      	movs	r3, r0
 8000d66:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	3301      	adds	r3, #1
 8000d70:	d005      	beq.n	8000d7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d72:	4b0a      	ldr	r3, [pc, #40]	; (8000d9c <HAL_Delay+0x44>)
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	001a      	movs	r2, r3
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	189b      	adds	r3, r3, r2
 8000d7c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000d7e:	46c0      	nop			; (mov r8, r8)
 8000d80:	f7ff ffe0 	bl	8000d44 <HAL_GetTick>
 8000d84:	0002      	movs	r2, r0
 8000d86:	68bb      	ldr	r3, [r7, #8]
 8000d88:	1ad3      	subs	r3, r2, r3
 8000d8a:	68fa      	ldr	r2, [r7, #12]
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	d8f7      	bhi.n	8000d80 <HAL_Delay+0x28>
  {
  }
}
 8000d90:	46c0      	nop			; (mov r8, r8)
 8000d92:	46c0      	nop			; (mov r8, r8)
 8000d94:	46bd      	mov	sp, r7
 8000d96:	b004      	add	sp, #16
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	46c0      	nop			; (mov r8, r8)
 8000d9c:	2000000c 	.word	0x2000000c

08000da0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b084      	sub	sp, #16
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000da8:	230f      	movs	r3, #15
 8000daa:	18fb      	adds	r3, r7, r3
 8000dac:	2200      	movs	r2, #0
 8000dae:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000db0:	2300      	movs	r3, #0
 8000db2:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d101      	bne.n	8000dbe <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8000dba:	2301      	movs	r3, #1
 8000dbc:	e125      	b.n	800100a <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d10a      	bne.n	8000ddc <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	2200      	movs	r2, #0
 8000dca:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	2234      	movs	r2, #52	; 0x34
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	0018      	movs	r0, r3
 8000dd8:	f7ff fd56 	bl	8000888 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000de0:	2210      	movs	r2, #16
 8000de2:	4013      	ands	r3, r2
 8000de4:	d000      	beq.n	8000de8 <HAL_ADC_Init+0x48>
 8000de6:	e103      	b.n	8000ff0 <HAL_ADC_Init+0x250>
 8000de8:	230f      	movs	r3, #15
 8000dea:	18fb      	adds	r3, r7, r3
 8000dec:	781b      	ldrb	r3, [r3, #0]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d000      	beq.n	8000df4 <HAL_ADC_Init+0x54>
 8000df2:	e0fd      	b.n	8000ff0 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	689b      	ldr	r3, [r3, #8]
 8000dfa:	2204      	movs	r2, #4
 8000dfc:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000dfe:	d000      	beq.n	8000e02 <HAL_ADC_Init+0x62>
 8000e00:	e0f6      	b.n	8000ff0 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e06:	4a83      	ldr	r2, [pc, #524]	; (8001014 <HAL_ADC_Init+0x274>)
 8000e08:	4013      	ands	r3, r2
 8000e0a:	2202      	movs	r2, #2
 8000e0c:	431a      	orrs	r2, r3
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	689b      	ldr	r3, [r3, #8]
 8000e18:	2203      	movs	r2, #3
 8000e1a:	4013      	ands	r3, r2
 8000e1c:	2b01      	cmp	r3, #1
 8000e1e:	d112      	bne.n	8000e46 <HAL_ADC_Init+0xa6>
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	2201      	movs	r2, #1
 8000e28:	4013      	ands	r3, r2
 8000e2a:	2b01      	cmp	r3, #1
 8000e2c:	d009      	beq.n	8000e42 <HAL_ADC_Init+0xa2>
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	68da      	ldr	r2, [r3, #12]
 8000e34:	2380      	movs	r3, #128	; 0x80
 8000e36:	021b      	lsls	r3, r3, #8
 8000e38:	401a      	ands	r2, r3
 8000e3a:	2380      	movs	r3, #128	; 0x80
 8000e3c:	021b      	lsls	r3, r3, #8
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d101      	bne.n	8000e46 <HAL_ADC_Init+0xa6>
 8000e42:	2301      	movs	r3, #1
 8000e44:	e000      	b.n	8000e48 <HAL_ADC_Init+0xa8>
 8000e46:	2300      	movs	r3, #0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d116      	bne.n	8000e7a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	68db      	ldr	r3, [r3, #12]
 8000e52:	2218      	movs	r2, #24
 8000e54:	4393      	bics	r3, r2
 8000e56:	0019      	movs	r1, r3
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	689a      	ldr	r2, [r3, #8]
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	430a      	orrs	r2, r1
 8000e62:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	691b      	ldr	r3, [r3, #16]
 8000e6a:	009b      	lsls	r3, r3, #2
 8000e6c:	0899      	lsrs	r1, r3, #2
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	685a      	ldr	r2, [r3, #4]
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	430a      	orrs	r2, r1
 8000e78:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	68da      	ldr	r2, [r3, #12]
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4964      	ldr	r1, [pc, #400]	; (8001018 <HAL_ADC_Init+0x278>)
 8000e86:	400a      	ands	r2, r1
 8000e88:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	7e1b      	ldrb	r3, [r3, #24]
 8000e8e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	7e5b      	ldrb	r3, [r3, #25]
 8000e94:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000e96:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	7e9b      	ldrb	r3, [r3, #26]
 8000e9c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000e9e:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ea4:	2b01      	cmp	r3, #1
 8000ea6:	d002      	beq.n	8000eae <HAL_ADC_Init+0x10e>
 8000ea8:	2380      	movs	r3, #128	; 0x80
 8000eaa:	015b      	lsls	r3, r3, #5
 8000eac:	e000      	b.n	8000eb0 <HAL_ADC_Init+0x110>
 8000eae:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000eb0:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000eb6:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	691b      	ldr	r3, [r3, #16]
 8000ebc:	2b02      	cmp	r3, #2
 8000ebe:	d101      	bne.n	8000ec4 <HAL_ADC_Init+0x124>
 8000ec0:	2304      	movs	r3, #4
 8000ec2:	e000      	b.n	8000ec6 <HAL_ADC_Init+0x126>
 8000ec4:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8000ec6:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2124      	movs	r1, #36	; 0x24
 8000ecc:	5c5b      	ldrb	r3, [r3, r1]
 8000ece:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000ed0:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000ed2:	68ba      	ldr	r2, [r7, #8]
 8000ed4:	4313      	orrs	r3, r2
 8000ed6:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	7edb      	ldrb	r3, [r3, #27]
 8000edc:	2b01      	cmp	r3, #1
 8000ede:	d115      	bne.n	8000f0c <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	7e9b      	ldrb	r3, [r3, #26]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d105      	bne.n	8000ef4 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000ee8:	68bb      	ldr	r3, [r7, #8]
 8000eea:	2280      	movs	r2, #128	; 0x80
 8000eec:	0252      	lsls	r2, r2, #9
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	60bb      	str	r3, [r7, #8]
 8000ef2:	e00b      	b.n	8000f0c <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ef8:	2220      	movs	r2, #32
 8000efa:	431a      	orrs	r2, r3
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f04:	2201      	movs	r2, #1
 8000f06:	431a      	orrs	r2, r3
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	69da      	ldr	r2, [r3, #28]
 8000f10:	23c2      	movs	r3, #194	; 0xc2
 8000f12:	33ff      	adds	r3, #255	; 0xff
 8000f14:	429a      	cmp	r2, r3
 8000f16:	d007      	beq.n	8000f28 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000f20:	4313      	orrs	r3, r2
 8000f22:	68ba      	ldr	r2, [r7, #8]
 8000f24:	4313      	orrs	r3, r2
 8000f26:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	68d9      	ldr	r1, [r3, #12]
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	68ba      	ldr	r2, [r7, #8]
 8000f34:	430a      	orrs	r2, r1
 8000f36:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f3c:	2380      	movs	r3, #128	; 0x80
 8000f3e:	055b      	lsls	r3, r3, #21
 8000f40:	429a      	cmp	r2, r3
 8000f42:	d01b      	beq.n	8000f7c <HAL_ADC_Init+0x1dc>
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f48:	2b01      	cmp	r3, #1
 8000f4a:	d017      	beq.n	8000f7c <HAL_ADC_Init+0x1dc>
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f50:	2b02      	cmp	r3, #2
 8000f52:	d013      	beq.n	8000f7c <HAL_ADC_Init+0x1dc>
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f58:	2b03      	cmp	r3, #3
 8000f5a:	d00f      	beq.n	8000f7c <HAL_ADC_Init+0x1dc>
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f60:	2b04      	cmp	r3, #4
 8000f62:	d00b      	beq.n	8000f7c <HAL_ADC_Init+0x1dc>
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f68:	2b05      	cmp	r3, #5
 8000f6a:	d007      	beq.n	8000f7c <HAL_ADC_Init+0x1dc>
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f70:	2b06      	cmp	r3, #6
 8000f72:	d003      	beq.n	8000f7c <HAL_ADC_Init+0x1dc>
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f78:	2b07      	cmp	r3, #7
 8000f7a:	d112      	bne.n	8000fa2 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	695a      	ldr	r2, [r3, #20]
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	2107      	movs	r1, #7
 8000f88:	438a      	bics	r2, r1
 8000f8a:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	6959      	ldr	r1, [r3, #20]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f96:	2207      	movs	r2, #7
 8000f98:	401a      	ands	r2, r3
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	430a      	orrs	r2, r1
 8000fa0:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	68db      	ldr	r3, [r3, #12]
 8000fa8:	4a1c      	ldr	r2, [pc, #112]	; (800101c <HAL_ADC_Init+0x27c>)
 8000faa:	4013      	ands	r3, r2
 8000fac:	68ba      	ldr	r2, [r7, #8]
 8000fae:	429a      	cmp	r2, r3
 8000fb0:	d10b      	bne.n	8000fca <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fbc:	2203      	movs	r2, #3
 8000fbe:	4393      	bics	r3, r2
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	431a      	orrs	r2, r3
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000fc8:	e01c      	b.n	8001004 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fce:	2212      	movs	r2, #18
 8000fd0:	4393      	bics	r3, r2
 8000fd2:	2210      	movs	r2, #16
 8000fd4:	431a      	orrs	r2, r3
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fde:	2201      	movs	r2, #1
 8000fe0:	431a      	orrs	r2, r3
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8000fe6:	230f      	movs	r3, #15
 8000fe8:	18fb      	adds	r3, r7, r3
 8000fea:	2201      	movs	r2, #1
 8000fec:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000fee:	e009      	b.n	8001004 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ff4:	2210      	movs	r2, #16
 8000ff6:	431a      	orrs	r2, r3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8000ffc:	230f      	movs	r3, #15
 8000ffe:	18fb      	adds	r3, r7, r3
 8001000:	2201      	movs	r2, #1
 8001002:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001004:	230f      	movs	r3, #15
 8001006:	18fb      	adds	r3, r7, r3
 8001008:	781b      	ldrb	r3, [r3, #0]
}
 800100a:	0018      	movs	r0, r3
 800100c:	46bd      	mov	sp, r7
 800100e:	b004      	add	sp, #16
 8001010:	bd80      	pop	{r7, pc}
 8001012:	46c0      	nop			; (mov r8, r8)
 8001014:	fffffefd 	.word	0xfffffefd
 8001018:	fffe0219 	.word	0xfffe0219
 800101c:	833fffe7 	.word	0x833fffe7

08001020 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001020:	b590      	push	{r4, r7, lr}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001028:	230f      	movs	r3, #15
 800102a:	18fb      	adds	r3, r7, r3
 800102c:	2200      	movs	r2, #0
 800102e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	689b      	ldr	r3, [r3, #8]
 8001036:	2204      	movs	r2, #4
 8001038:	4013      	ands	r3, r2
 800103a:	d138      	bne.n	80010ae <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2234      	movs	r2, #52	; 0x34
 8001040:	5c9b      	ldrb	r3, [r3, r2]
 8001042:	2b01      	cmp	r3, #1
 8001044:	d101      	bne.n	800104a <HAL_ADC_Start+0x2a>
 8001046:	2302      	movs	r3, #2
 8001048:	e038      	b.n	80010bc <HAL_ADC_Start+0x9c>
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	2234      	movs	r2, #52	; 0x34
 800104e:	2101      	movs	r1, #1
 8001050:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	7e5b      	ldrb	r3, [r3, #25]
 8001056:	2b01      	cmp	r3, #1
 8001058:	d007      	beq.n	800106a <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800105a:	230f      	movs	r3, #15
 800105c:	18fc      	adds	r4, r7, r3
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	0018      	movs	r0, r3
 8001062:	f000 faf3 	bl	800164c <ADC_Enable>
 8001066:	0003      	movs	r3, r0
 8001068:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800106a:	230f      	movs	r3, #15
 800106c:	18fb      	adds	r3, r7, r3
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d120      	bne.n	80010b6 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001078:	4a12      	ldr	r2, [pc, #72]	; (80010c4 <HAL_ADC_Start+0xa4>)
 800107a:	4013      	ands	r3, r2
 800107c:	2280      	movs	r2, #128	; 0x80
 800107e:	0052      	lsls	r2, r2, #1
 8001080:	431a      	orrs	r2, r3
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2200      	movs	r2, #0
 800108a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2234      	movs	r2, #52	; 0x34
 8001090:	2100      	movs	r1, #0
 8001092:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	221c      	movs	r2, #28
 800109a:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	689a      	ldr	r2, [r3, #8]
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	2104      	movs	r1, #4
 80010a8:	430a      	orrs	r2, r1
 80010aa:	609a      	str	r2, [r3, #8]
 80010ac:	e003      	b.n	80010b6 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80010ae:	230f      	movs	r3, #15
 80010b0:	18fb      	adds	r3, r7, r3
 80010b2:	2202      	movs	r2, #2
 80010b4:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80010b6:	230f      	movs	r3, #15
 80010b8:	18fb      	adds	r3, r7, r3
 80010ba:	781b      	ldrb	r3, [r3, #0]
}
 80010bc:	0018      	movs	r0, r3
 80010be:	46bd      	mov	sp, r7
 80010c0:	b005      	add	sp, #20
 80010c2:	bd90      	pop	{r4, r7, pc}
 80010c4:	fffff0fe 	.word	0xfffff0fe

080010c8 <HAL_ADC_Stop>:
  * @brief  Stop ADC conversion of regular group, disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{ 
 80010c8:	b5b0      	push	{r4, r5, r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010d0:	230f      	movs	r3, #15
 80010d2:	18fb      	adds	r3, r7, r3
 80010d4:	2200      	movs	r2, #0
 80010d6:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2234      	movs	r2, #52	; 0x34
 80010dc:	5c9b      	ldrb	r3, [r3, r2]
 80010de:	2b01      	cmp	r3, #1
 80010e0:	d101      	bne.n	80010e6 <HAL_ADC_Stop+0x1e>
 80010e2:	2302      	movs	r3, #2
 80010e4:	e029      	b.n	800113a <HAL_ADC_Stop+0x72>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2234      	movs	r2, #52	; 0x34
 80010ea:	2101      	movs	r1, #1
 80010ec:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80010ee:	250f      	movs	r5, #15
 80010f0:	197c      	adds	r4, r7, r5
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	0018      	movs	r0, r3
 80010f6:	f000 fb9e 	bl	8001836 <ADC_ConversionStop>
 80010fa:	0003      	movs	r3, r0
 80010fc:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80010fe:	197b      	adds	r3, r7, r5
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d112      	bne.n	800112c <HAL_ADC_Stop+0x64>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001106:	197c      	adds	r4, r7, r5
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	0018      	movs	r0, r3
 800110c:	f000 fb22 	bl	8001754 <ADC_Disable>
 8001110:	0003      	movs	r3, r0
 8001112:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001114:	197b      	adds	r3, r7, r5
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d107      	bne.n	800112c <HAL_ADC_Stop+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001120:	4a08      	ldr	r2, [pc, #32]	; (8001144 <HAL_ADC_Stop+0x7c>)
 8001122:	4013      	ands	r3, r2
 8001124:	2201      	movs	r2, #1
 8001126:	431a      	orrs	r2, r3
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2234      	movs	r2, #52	; 0x34
 8001130:	2100      	movs	r1, #0
 8001132:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001134:	230f      	movs	r3, #15
 8001136:	18fb      	adds	r3, r7, r3
 8001138:	781b      	ldrb	r3, [r3, #0]
}
 800113a:	0018      	movs	r0, r3
 800113c:	46bd      	mov	sp, r7
 800113e:	b004      	add	sp, #16
 8001140:	bdb0      	pop	{r4, r5, r7, pc}
 8001142:	46c0      	nop			; (mov r8, r8)
 8001144:	fffffefe 	.word	0xfffffefe

08001148 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
 8001150:	6039      	str	r1, [r7, #0]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	695b      	ldr	r3, [r3, #20]
 8001156:	2b08      	cmp	r3, #8
 8001158:	d102      	bne.n	8001160 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 800115a:	2308      	movs	r3, #8
 800115c:	60fb      	str	r3, [r7, #12]
 800115e:	e014      	b.n	800118a <HAL_ADC_PollForConversion+0x42>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	68db      	ldr	r3, [r3, #12]
 8001166:	2201      	movs	r2, #1
 8001168:	4013      	ands	r3, r2
 800116a:	2b01      	cmp	r3, #1
 800116c:	d10b      	bne.n	8001186 <HAL_ADC_PollForConversion+0x3e>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001172:	2220      	movs	r2, #32
 8001174:	431a      	orrs	r2, r3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2234      	movs	r2, #52	; 0x34
 800117e:	2100      	movs	r1, #0
 8001180:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e071      	b.n	800126a <HAL_ADC_PollForConversion+0x122>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8001186:	230c      	movs	r3, #12
 8001188:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800118a:	f7ff fddb 	bl	8000d44 <HAL_GetTick>
 800118e:	0003      	movs	r3, r0
 8001190:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001192:	e01f      	b.n	80011d4 <HAL_ADC_PollForConversion+0x8c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	3301      	adds	r3, #1
 8001198:	d01c      	beq.n	80011d4 <HAL_ADC_PollForConversion+0x8c>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d007      	beq.n	80011b0 <HAL_ADC_PollForConversion+0x68>
 80011a0:	f7ff fdd0 	bl	8000d44 <HAL_GetTick>
 80011a4:	0002      	movs	r2, r0
 80011a6:	68bb      	ldr	r3, [r7, #8]
 80011a8:	1ad3      	subs	r3, r2, r3
 80011aa:	683a      	ldr	r2, [r7, #0]
 80011ac:	429a      	cmp	r2, r3
 80011ae:	d211      	bcs.n	80011d4 <HAL_ADC_PollForConversion+0x8c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	68fa      	ldr	r2, [r7, #12]
 80011b8:	4013      	ands	r3, r2
 80011ba:	d10b      	bne.n	80011d4 <HAL_ADC_PollForConversion+0x8c>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011c0:	2204      	movs	r2, #4
 80011c2:	431a      	orrs	r2, r3
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2234      	movs	r2, #52	; 0x34
 80011cc:	2100      	movs	r1, #0
 80011ce:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80011d0:	2303      	movs	r3, #3
 80011d2:	e04a      	b.n	800126a <HAL_ADC_PollForConversion+0x122>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	68fa      	ldr	r2, [r7, #12]
 80011dc:	4013      	ands	r3, r2
 80011de:	d0d9      	beq.n	8001194 <HAL_ADC_PollForConversion+0x4c>
      }
    }
  }
    
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011e4:	2280      	movs	r2, #128	; 0x80
 80011e6:	0092      	lsls	r2, r2, #2
 80011e8:	431a      	orrs	r2, r3
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	68da      	ldr	r2, [r3, #12]
 80011f4:	23c0      	movs	r3, #192	; 0xc0
 80011f6:	011b      	lsls	r3, r3, #4
 80011f8:	4013      	ands	r3, r2
 80011fa:	d12d      	bne.n	8001258 <HAL_ADC_PollForConversion+0x110>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	7e9b      	ldrb	r3, [r3, #26]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001200:	2b00      	cmp	r3, #0
 8001202:	d129      	bne.n	8001258 <HAL_ADC_PollForConversion+0x110>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	2208      	movs	r2, #8
 800120c:	4013      	ands	r3, r2
 800120e:	2b08      	cmp	r3, #8
 8001210:	d122      	bne.n	8001258 <HAL_ADC_PollForConversion+0x110>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	2204      	movs	r2, #4
 800121a:	4013      	ands	r3, r2
 800121c:	d110      	bne.n	8001240 <HAL_ADC_PollForConversion+0xf8>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	685a      	ldr	r2, [r3, #4]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	210c      	movs	r1, #12
 800122a:	438a      	bics	r2, r1
 800122c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001232:	4a10      	ldr	r2, [pc, #64]	; (8001274 <HAL_ADC_PollForConversion+0x12c>)
 8001234:	4013      	ands	r3, r2
 8001236:	2201      	movs	r2, #1
 8001238:	431a      	orrs	r2, r3
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	639a      	str	r2, [r3, #56]	; 0x38
 800123e:	e00b      	b.n	8001258 <HAL_ADC_PollForConversion+0x110>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001244:	2220      	movs	r2, #32
 8001246:	431a      	orrs	r2, r3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001250:	2201      	movs	r2, #1
 8001252:	431a      	orrs	r2, r3
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	7e1b      	ldrb	r3, [r3, #24]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d103      	bne.n	8001268 <HAL_ADC_PollForConversion+0x120>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	220c      	movs	r2, #12
 8001266:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001268:	2300      	movs	r3, #0
}
 800126a:	0018      	movs	r0, r3
 800126c:	46bd      	mov	sp, r7
 800126e:	b004      	add	sp, #16
 8001270:	bd80      	pop	{r7, pc}
 8001272:	46c0      	nop			; (mov r8, r8)
 8001274:	fffffefe 	.word	0xfffffefe

08001278 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001286:	0018      	movs	r0, r3
 8001288:	46bd      	mov	sp, r7
 800128a:	b002      	add	sp, #8
 800128c:	bd80      	pop	{r7, pc}
	...

08001290 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	2204      	movs	r2, #4
 80012a0:	4013      	ands	r3, r2
 80012a2:	2b04      	cmp	r3, #4
 80012a4:	d106      	bne.n	80012b4 <HAL_ADC_IRQHandler+0x24>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	2204      	movs	r2, #4
 80012ae:	4013      	ands	r3, r2
 80012b0:	2b04      	cmp	r3, #4
 80012b2:	d00d      	beq.n	80012d0 <HAL_ADC_IRQHandler+0x40>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	2208      	movs	r2, #8
 80012bc:	4013      	ands	r3, r2
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80012be:	2b08      	cmp	r3, #8
 80012c0:	d14f      	bne.n	8001362 <HAL_ADC_IRQHandler+0xd2>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	2208      	movs	r2, #8
 80012ca:	4013      	ands	r3, r2
 80012cc:	2b08      	cmp	r3, #8
 80012ce:	d148      	bne.n	8001362 <HAL_ADC_IRQHandler+0xd2>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012d4:	2210      	movs	r2, #16
 80012d6:	4013      	ands	r3, r2
 80012d8:	d106      	bne.n	80012e8 <HAL_ADC_IRQHandler+0x58>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012de:	2280      	movs	r2, #128	; 0x80
 80012e0:	0092      	lsls	r2, r2, #2
 80012e2:	431a      	orrs	r2, r3
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	68da      	ldr	r2, [r3, #12]
 80012ee:	23c0      	movs	r3, #192	; 0xc0
 80012f0:	011b      	lsls	r3, r3, #4
 80012f2:	4013      	ands	r3, r2
 80012f4:	d12d      	bne.n	8001352 <HAL_ADC_IRQHandler+0xc2>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d129      	bne.n	8001352 <HAL_ADC_IRQHandler+0xc2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	2208      	movs	r2, #8
 8001306:	4013      	ands	r3, r2
 8001308:	2b08      	cmp	r3, #8
 800130a:	d122      	bne.n	8001352 <HAL_ADC_IRQHandler+0xc2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	689b      	ldr	r3, [r3, #8]
 8001312:	2204      	movs	r2, #4
 8001314:	4013      	ands	r3, r2
 8001316:	d110      	bne.n	800133a <HAL_ADC_IRQHandler+0xaa>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	685a      	ldr	r2, [r3, #4]
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	210c      	movs	r1, #12
 8001324:	438a      	bics	r2, r1
 8001326:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800132c:	4a33      	ldr	r2, [pc, #204]	; (80013fc <HAL_ADC_IRQHandler+0x16c>)
 800132e:	4013      	ands	r3, r2
 8001330:	2201      	movs	r2, #1
 8001332:	431a      	orrs	r2, r3
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	639a      	str	r2, [r3, #56]	; 0x38
 8001338:	e00b      	b.n	8001352 <HAL_ADC_IRQHandler+0xc2>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800133e:	2220      	movs	r2, #32
 8001340:	431a      	orrs	r2, r3
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800134a:	2201      	movs	r2, #1
 800134c:	431a      	orrs	r2, r3
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	63da      	str	r2, [r3, #60]	; 0x3c
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	0018      	movs	r0, r3
 8001356:	f000 f853 	bl	8001400 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	220c      	movs	r2, #12
 8001360:	601a      	str	r2, [r3, #0]
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	2280      	movs	r2, #128	; 0x80
 800136a:	4013      	ands	r3, r2
 800136c:	2b80      	cmp	r3, #128	; 0x80
 800136e:	d115      	bne.n	800139c <HAL_ADC_IRQHandler+0x10c>
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	2280      	movs	r2, #128	; 0x80
 8001378:	4013      	ands	r3, r2
 800137a:	2b80      	cmp	r3, #128	; 0x80
 800137c:	d10e      	bne.n	800139c <HAL_ADC_IRQHandler+0x10c>
  {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001382:	2280      	movs	r2, #128	; 0x80
 8001384:	0252      	lsls	r2, r2, #9
 8001386:	431a      	orrs	r2, r3
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	639a      	str	r2, [r3, #56]	; 0x38

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	0018      	movs	r0, r3
 8001390:	f000 f83e 	bl	8001410 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear ADC Analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2280      	movs	r2, #128	; 0x80
 800139a:	601a      	str	r2, [r3, #0]
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	2210      	movs	r2, #16
 80013a4:	4013      	ands	r3, r2
 80013a6:	2b10      	cmp	r3, #16
 80013a8:	d123      	bne.n	80013f2 <HAL_ADC_IRQHandler+0x162>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	2210      	movs	r2, #16
 80013b2:	4013      	ands	r3, r2
 80013b4:	2b10      	cmp	r3, #16
 80013b6:	d11c      	bne.n	80013f2 <HAL_ADC_IRQHandler+0x162>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d006      	beq.n	80013ce <HAL_ADC_IRQHandler+0x13e>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	68db      	ldr	r3, [r3, #12]
 80013c6:	2201      	movs	r2, #1
 80013c8:	4013      	ands	r3, r2
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 80013ca:	2b01      	cmp	r3, #1
 80013cc:	d10d      	bne.n	80013ea <HAL_ADC_IRQHandler+0x15a>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013d2:	2202      	movs	r2, #2
 80013d4:	431a      	orrs	r2, r3
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	2210      	movs	r2, #16
 80013e0:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	0018      	movs	r0, r3
 80013e6:	f000 f81b 	bl	8001420 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	2210      	movs	r2, #16
 80013f0:	601a      	str	r2, [r3, #0]
  }

}
 80013f2:	46c0      	nop			; (mov r8, r8)
 80013f4:	46bd      	mov	sp, r7
 80013f6:	b002      	add	sp, #8
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	46c0      	nop			; (mov r8, r8)
 80013fc:	fffffefe 	.word	0xfffffefe

08001400 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001408:	46c0      	nop			; (mov r8, r8)
 800140a:	46bd      	mov	sp, r7
 800140c:	b002      	add	sp, #8
 800140e:	bd80      	pop	{r7, pc}

08001410 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8001418:	46c0      	nop			; (mov r8, r8)
 800141a:	46bd      	mov	sp, r7
 800141c:	b002      	add	sp, #8
 800141e:	bd80      	pop	{r7, pc}

08001420 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001428:	46c0      	nop			; (mov r8, r8)
 800142a:	46bd      	mov	sp, r7
 800142c:	b002      	add	sp, #8
 800142e:	bd80      	pop	{r7, pc}

08001430 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800143a:	230f      	movs	r3, #15
 800143c:	18fb      	adds	r3, r7, r3
 800143e:	2200      	movs	r2, #0
 8001440:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8001442:	2300      	movs	r3, #0
 8001444:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800144a:	2380      	movs	r3, #128	; 0x80
 800144c:	055b      	lsls	r3, r3, #21
 800144e:	429a      	cmp	r2, r3
 8001450:	d011      	beq.n	8001476 <HAL_ADC_ConfigChannel+0x46>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001456:	2b01      	cmp	r3, #1
 8001458:	d00d      	beq.n	8001476 <HAL_ADC_ConfigChannel+0x46>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800145e:	2b02      	cmp	r3, #2
 8001460:	d009      	beq.n	8001476 <HAL_ADC_ConfigChannel+0x46>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001466:	2b03      	cmp	r3, #3
 8001468:	d005      	beq.n	8001476 <HAL_ADC_ConfigChannel+0x46>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800146e:	2b04      	cmp	r3, #4
 8001470:	d001      	beq.n	8001476 <HAL_ADC_ConfigChannel+0x46>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2234      	movs	r2, #52	; 0x34
 800147a:	5c9b      	ldrb	r3, [r3, r2]
 800147c:	2b01      	cmp	r3, #1
 800147e:	d101      	bne.n	8001484 <HAL_ADC_ConfigChannel+0x54>
 8001480:	2302      	movs	r3, #2
 8001482:	e0d0      	b.n	8001626 <HAL_ADC_ConfigChannel+0x1f6>
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2234      	movs	r2, #52	; 0x34
 8001488:	2101      	movs	r1, #1
 800148a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	2204      	movs	r2, #4
 8001494:	4013      	ands	r3, r2
 8001496:	d000      	beq.n	800149a <HAL_ADC_ConfigChannel+0x6a>
 8001498:	e0b4      	b.n	8001604 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	4a64      	ldr	r2, [pc, #400]	; (8001630 <HAL_ADC_ConfigChannel+0x200>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d100      	bne.n	80014a6 <HAL_ADC_ConfigChannel+0x76>
 80014a4:	e082      	b.n	80015ac <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	2201      	movs	r2, #1
 80014b2:	409a      	lsls	r2, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	430a      	orrs	r2, r1
 80014ba:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014c0:	2380      	movs	r3, #128	; 0x80
 80014c2:	055b      	lsls	r3, r3, #21
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d037      	beq.n	8001538 <HAL_ADC_ConfigChannel+0x108>
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d033      	beq.n	8001538 <HAL_ADC_ConfigChannel+0x108>
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014d4:	2b02      	cmp	r3, #2
 80014d6:	d02f      	beq.n	8001538 <HAL_ADC_ConfigChannel+0x108>
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014dc:	2b03      	cmp	r3, #3
 80014de:	d02b      	beq.n	8001538 <HAL_ADC_ConfigChannel+0x108>
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014e4:	2b04      	cmp	r3, #4
 80014e6:	d027      	beq.n	8001538 <HAL_ADC_ConfigChannel+0x108>
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014ec:	2b05      	cmp	r3, #5
 80014ee:	d023      	beq.n	8001538 <HAL_ADC_ConfigChannel+0x108>
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014f4:	2b06      	cmp	r3, #6
 80014f6:	d01f      	beq.n	8001538 <HAL_ADC_ConfigChannel+0x108>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014fc:	2b07      	cmp	r3, #7
 80014fe:	d01b      	beq.n	8001538 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	689a      	ldr	r2, [r3, #8]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	695b      	ldr	r3, [r3, #20]
 800150a:	2107      	movs	r1, #7
 800150c:	400b      	ands	r3, r1
 800150e:	429a      	cmp	r2, r3
 8001510:	d012      	beq.n	8001538 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	695a      	ldr	r2, [r3, #20]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	2107      	movs	r1, #7
 800151e:	438a      	bics	r2, r1
 8001520:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	6959      	ldr	r1, [r3, #20]
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	2207      	movs	r2, #7
 800152e:	401a      	ands	r2, r3
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	430a      	orrs	r2, r1
 8001536:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	2b10      	cmp	r3, #16
 800153e:	d007      	beq.n	8001550 <HAL_ADC_ConfigChannel+0x120>
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	2b11      	cmp	r3, #17
 8001546:	d003      	beq.n	8001550 <HAL_ADC_ConfigChannel+0x120>
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2b12      	cmp	r3, #18
 800154e:	d163      	bne.n	8001618 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001550:	4b38      	ldr	r3, [pc, #224]	; (8001634 <HAL_ADC_ConfigChannel+0x204>)
 8001552:	6819      	ldr	r1, [r3, #0]
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	2b10      	cmp	r3, #16
 800155a:	d009      	beq.n	8001570 <HAL_ADC_ConfigChannel+0x140>
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2b11      	cmp	r3, #17
 8001562:	d102      	bne.n	800156a <HAL_ADC_ConfigChannel+0x13a>
 8001564:	2380      	movs	r3, #128	; 0x80
 8001566:	03db      	lsls	r3, r3, #15
 8001568:	e004      	b.n	8001574 <HAL_ADC_ConfigChannel+0x144>
 800156a:	2380      	movs	r3, #128	; 0x80
 800156c:	045b      	lsls	r3, r3, #17
 800156e:	e001      	b.n	8001574 <HAL_ADC_ConfigChannel+0x144>
 8001570:	2380      	movs	r3, #128	; 0x80
 8001572:	041b      	lsls	r3, r3, #16
 8001574:	4a2f      	ldr	r2, [pc, #188]	; (8001634 <HAL_ADC_ConfigChannel+0x204>)
 8001576:	430b      	orrs	r3, r1
 8001578:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	2b10      	cmp	r3, #16
 8001580:	d14a      	bne.n	8001618 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001582:	4b2d      	ldr	r3, [pc, #180]	; (8001638 <HAL_ADC_ConfigChannel+0x208>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	492d      	ldr	r1, [pc, #180]	; (800163c <HAL_ADC_ConfigChannel+0x20c>)
 8001588:	0018      	movs	r0, r3
 800158a:	f7fe fdc7 	bl	800011c <__udivsi3>
 800158e:	0003      	movs	r3, r0
 8001590:	001a      	movs	r2, r3
 8001592:	0013      	movs	r3, r2
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	189b      	adds	r3, r3, r2
 8001598:	005b      	lsls	r3, r3, #1
 800159a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800159c:	e002      	b.n	80015a4 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	3b01      	subs	r3, #1
 80015a2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d1f9      	bne.n	800159e <HAL_ADC_ConfigChannel+0x16e>
 80015aa:	e035      	b.n	8001618 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	2101      	movs	r1, #1
 80015b8:	4099      	lsls	r1, r3
 80015ba:	000b      	movs	r3, r1
 80015bc:	43d9      	mvns	r1, r3
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	400a      	ands	r2, r1
 80015c4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	2b10      	cmp	r3, #16
 80015cc:	d007      	beq.n	80015de <HAL_ADC_ConfigChannel+0x1ae>
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	2b11      	cmp	r3, #17
 80015d4:	d003      	beq.n	80015de <HAL_ADC_ConfigChannel+0x1ae>
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	2b12      	cmp	r3, #18
 80015dc:	d11c      	bne.n	8001618 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80015de:	4b15      	ldr	r3, [pc, #84]	; (8001634 <HAL_ADC_ConfigChannel+0x204>)
 80015e0:	6819      	ldr	r1, [r3, #0]
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	2b10      	cmp	r3, #16
 80015e8:	d007      	beq.n	80015fa <HAL_ADC_ConfigChannel+0x1ca>
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2b11      	cmp	r3, #17
 80015f0:	d101      	bne.n	80015f6 <HAL_ADC_ConfigChannel+0x1c6>
 80015f2:	4b13      	ldr	r3, [pc, #76]	; (8001640 <HAL_ADC_ConfigChannel+0x210>)
 80015f4:	e002      	b.n	80015fc <HAL_ADC_ConfigChannel+0x1cc>
 80015f6:	4b13      	ldr	r3, [pc, #76]	; (8001644 <HAL_ADC_ConfigChannel+0x214>)
 80015f8:	e000      	b.n	80015fc <HAL_ADC_ConfigChannel+0x1cc>
 80015fa:	4b13      	ldr	r3, [pc, #76]	; (8001648 <HAL_ADC_ConfigChannel+0x218>)
 80015fc:	4a0d      	ldr	r2, [pc, #52]	; (8001634 <HAL_ADC_ConfigChannel+0x204>)
 80015fe:	400b      	ands	r3, r1
 8001600:	6013      	str	r3, [r2, #0]
 8001602:	e009      	b.n	8001618 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001608:	2220      	movs	r2, #32
 800160a:	431a      	orrs	r2, r3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8001610:	230f      	movs	r3, #15
 8001612:	18fb      	adds	r3, r7, r3
 8001614:	2201      	movs	r2, #1
 8001616:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2234      	movs	r2, #52	; 0x34
 800161c:	2100      	movs	r1, #0
 800161e:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001620:	230f      	movs	r3, #15
 8001622:	18fb      	adds	r3, r7, r3
 8001624:	781b      	ldrb	r3, [r3, #0]
}
 8001626:	0018      	movs	r0, r3
 8001628:	46bd      	mov	sp, r7
 800162a:	b004      	add	sp, #16
 800162c:	bd80      	pop	{r7, pc}
 800162e:	46c0      	nop			; (mov r8, r8)
 8001630:	00001001 	.word	0x00001001
 8001634:	40012708 	.word	0x40012708
 8001638:	20000004 	.word	0x20000004
 800163c:	000f4240 	.word	0x000f4240
 8001640:	ffbfffff 	.word	0xffbfffff
 8001644:	feffffff 	.word	0xfeffffff
 8001648:	ff7fffff 	.word	0xff7fffff

0800164c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001654:	2300      	movs	r3, #0
 8001656:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001658:	2300      	movs	r3, #0
 800165a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	2203      	movs	r2, #3
 8001664:	4013      	ands	r3, r2
 8001666:	2b01      	cmp	r3, #1
 8001668:	d112      	bne.n	8001690 <ADC_Enable+0x44>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	2201      	movs	r2, #1
 8001672:	4013      	ands	r3, r2
 8001674:	2b01      	cmp	r3, #1
 8001676:	d009      	beq.n	800168c <ADC_Enable+0x40>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	68da      	ldr	r2, [r3, #12]
 800167e:	2380      	movs	r3, #128	; 0x80
 8001680:	021b      	lsls	r3, r3, #8
 8001682:	401a      	ands	r2, r3
 8001684:	2380      	movs	r3, #128	; 0x80
 8001686:	021b      	lsls	r3, r3, #8
 8001688:	429a      	cmp	r2, r3
 800168a:	d101      	bne.n	8001690 <ADC_Enable+0x44>
 800168c:	2301      	movs	r3, #1
 800168e:	e000      	b.n	8001692 <ADC_Enable+0x46>
 8001690:	2300      	movs	r3, #0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d152      	bne.n	800173c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	4a2a      	ldr	r2, [pc, #168]	; (8001748 <ADC_Enable+0xfc>)
 800169e:	4013      	ands	r3, r2
 80016a0:	d00d      	beq.n	80016be <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016a6:	2210      	movs	r2, #16
 80016a8:	431a      	orrs	r2, r3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016b2:	2201      	movs	r2, #1
 80016b4:	431a      	orrs	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	e03f      	b.n	800173e <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	689a      	ldr	r2, [r3, #8]
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	2101      	movs	r1, #1
 80016ca:	430a      	orrs	r2, r1
 80016cc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80016ce:	4b1f      	ldr	r3, [pc, #124]	; (800174c <ADC_Enable+0x100>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	491f      	ldr	r1, [pc, #124]	; (8001750 <ADC_Enable+0x104>)
 80016d4:	0018      	movs	r0, r3
 80016d6:	f7fe fd21 	bl	800011c <__udivsi3>
 80016da:	0003      	movs	r3, r0
 80016dc:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80016de:	e002      	b.n	80016e6 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 80016e0:	68bb      	ldr	r3, [r7, #8]
 80016e2:	3b01      	subs	r3, #1
 80016e4:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80016e6:	68bb      	ldr	r3, [r7, #8]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d1f9      	bne.n	80016e0 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 80016ec:	f7ff fb2a 	bl	8000d44 <HAL_GetTick>
 80016f0:	0003      	movs	r3, r0
 80016f2:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80016f4:	e01b      	b.n	800172e <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80016f6:	f7ff fb25 	bl	8000d44 <HAL_GetTick>
 80016fa:	0002      	movs	r2, r0
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	1ad3      	subs	r3, r2, r3
 8001700:	2b02      	cmp	r3, #2
 8001702:	d914      	bls.n	800172e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	2201      	movs	r2, #1
 800170c:	4013      	ands	r3, r2
 800170e:	2b01      	cmp	r3, #1
 8001710:	d00d      	beq.n	800172e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001716:	2210      	movs	r2, #16
 8001718:	431a      	orrs	r2, r3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001722:	2201      	movs	r2, #1
 8001724:	431a      	orrs	r2, r3
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800172a:	2301      	movs	r3, #1
 800172c:	e007      	b.n	800173e <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	2201      	movs	r2, #1
 8001736:	4013      	ands	r3, r2
 8001738:	2b01      	cmp	r3, #1
 800173a:	d1dc      	bne.n	80016f6 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800173c:	2300      	movs	r3, #0
}
 800173e:	0018      	movs	r0, r3
 8001740:	46bd      	mov	sp, r7
 8001742:	b004      	add	sp, #16
 8001744:	bd80      	pop	{r7, pc}
 8001746:	46c0      	nop			; (mov r8, r8)
 8001748:	80000017 	.word	0x80000017
 800174c:	20000004 	.word	0x20000004
 8001750:	000f4240 	.word	0x000f4240

08001754 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800175c:	2300      	movs	r3, #0
 800175e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	2203      	movs	r2, #3
 8001768:	4013      	ands	r3, r2
 800176a:	2b01      	cmp	r3, #1
 800176c:	d112      	bne.n	8001794 <ADC_Disable+0x40>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2201      	movs	r2, #1
 8001776:	4013      	ands	r3, r2
 8001778:	2b01      	cmp	r3, #1
 800177a:	d009      	beq.n	8001790 <ADC_Disable+0x3c>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	68da      	ldr	r2, [r3, #12]
 8001782:	2380      	movs	r3, #128	; 0x80
 8001784:	021b      	lsls	r3, r3, #8
 8001786:	401a      	ands	r2, r3
 8001788:	2380      	movs	r3, #128	; 0x80
 800178a:	021b      	lsls	r3, r3, #8
 800178c:	429a      	cmp	r2, r3
 800178e:	d101      	bne.n	8001794 <ADC_Disable+0x40>
 8001790:	2301      	movs	r3, #1
 8001792:	e000      	b.n	8001796 <ADC_Disable+0x42>
 8001794:	2300      	movs	r3, #0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d048      	beq.n	800182c <ADC_Disable+0xd8>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	2205      	movs	r2, #5
 80017a2:	4013      	ands	r3, r2
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d110      	bne.n	80017ca <ADC_Disable+0x76>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	689a      	ldr	r2, [r3, #8]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	2102      	movs	r1, #2
 80017b4:	430a      	orrs	r2, r1
 80017b6:	609a      	str	r2, [r3, #8]
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2203      	movs	r2, #3
 80017be:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80017c0:	f7ff fac0 	bl	8000d44 <HAL_GetTick>
 80017c4:	0003      	movs	r3, r0
 80017c6:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80017c8:	e029      	b.n	800181e <ADC_Disable+0xca>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017ce:	2210      	movs	r2, #16
 80017d0:	431a      	orrs	r2, r3
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	639a      	str	r2, [r3, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017da:	2201      	movs	r2, #1
 80017dc:	431a      	orrs	r2, r3
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	63da      	str	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 80017e2:	2301      	movs	r3, #1
 80017e4:	e023      	b.n	800182e <ADC_Disable+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80017e6:	f7ff faad 	bl	8000d44 <HAL_GetTick>
 80017ea:	0002      	movs	r2, r0
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	1ad3      	subs	r3, r2, r3
 80017f0:	2b02      	cmp	r3, #2
 80017f2:	d914      	bls.n	800181e <ADC_Disable+0xca>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	2201      	movs	r2, #1
 80017fc:	4013      	ands	r3, r2
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d10d      	bne.n	800181e <ADC_Disable+0xca>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001806:	2210      	movs	r2, #16
 8001808:	431a      	orrs	r2, r3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001812:	2201      	movs	r2, #1
 8001814:	431a      	orrs	r2, r3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800181a:	2301      	movs	r3, #1
 800181c:	e007      	b.n	800182e <ADC_Disable+0xda>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	689b      	ldr	r3, [r3, #8]
 8001824:	2201      	movs	r2, #1
 8001826:	4013      	ands	r3, r2
 8001828:	2b01      	cmp	r3, #1
 800182a:	d0dc      	beq.n	80017e6 <ADC_Disable+0x92>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800182c:	2300      	movs	r3, #0
}
 800182e:	0018      	movs	r0, r3
 8001830:	46bd      	mov	sp, r7
 8001832:	b004      	add	sp, #16
 8001834:	bd80      	pop	{r7, pc}

08001836 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 8001836:	b580      	push	{r7, lr}
 8001838:	b084      	sub	sp, #16
 800183a:	af00      	add	r7, sp, #0
 800183c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800183e:	2300      	movs	r3, #0
 8001840:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	689b      	ldr	r3, [r3, #8]
 8001848:	2204      	movs	r2, #4
 800184a:	4013      	ands	r3, r2
 800184c:	d03a      	beq.n	80018c4 <ADC_ConversionStop+0x8e>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	2204      	movs	r2, #4
 8001856:	4013      	ands	r3, r2
 8001858:	2b04      	cmp	r3, #4
 800185a:	d10d      	bne.n	8001878 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	2202      	movs	r2, #2
 8001864:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8001866:	d107      	bne.n	8001878 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	689a      	ldr	r2, [r3, #8]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	2110      	movs	r1, #16
 8001874:	430a      	orrs	r2, r1
 8001876:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001878:	f7ff fa64 	bl	8000d44 <HAL_GetTick>
 800187c:	0003      	movs	r3, r0
 800187e:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001880:	e01a      	b.n	80018b8 <ADC_ConversionStop+0x82>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001882:	f7ff fa5f 	bl	8000d44 <HAL_GetTick>
 8001886:	0002      	movs	r2, r0
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	1ad3      	subs	r3, r2, r3
 800188c:	2b02      	cmp	r3, #2
 800188e:	d913      	bls.n	80018b8 <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	689b      	ldr	r3, [r3, #8]
 8001896:	2204      	movs	r2, #4
 8001898:	4013      	ands	r3, r2
 800189a:	d00d      	beq.n	80018b8 <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018a0:	2210      	movs	r2, #16
 80018a2:	431a      	orrs	r2, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018ac:	2201      	movs	r2, #1
 80018ae:	431a      	orrs	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	e006      	b.n	80018c6 <ADC_ConversionStop+0x90>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	2204      	movs	r2, #4
 80018c0:	4013      	ands	r3, r2
 80018c2:	d1de      	bne.n	8001882 <ADC_ConversionStop+0x4c>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80018c4:	2300      	movs	r3, #0
}
 80018c6:	0018      	movs	r0, r3
 80018c8:	46bd      	mov	sp, r7
 80018ca:	b004      	add	sp, #16
 80018cc:	bd80      	pop	{r7, pc}
	...

080018d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	0002      	movs	r2, r0
 80018d8:	1dfb      	adds	r3, r7, #7
 80018da:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80018dc:	1dfb      	adds	r3, r7, #7
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	2b7f      	cmp	r3, #127	; 0x7f
 80018e2:	d809      	bhi.n	80018f8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018e4:	1dfb      	adds	r3, r7, #7
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	001a      	movs	r2, r3
 80018ea:	231f      	movs	r3, #31
 80018ec:	401a      	ands	r2, r3
 80018ee:	4b04      	ldr	r3, [pc, #16]	; (8001900 <__NVIC_EnableIRQ+0x30>)
 80018f0:	2101      	movs	r1, #1
 80018f2:	4091      	lsls	r1, r2
 80018f4:	000a      	movs	r2, r1
 80018f6:	601a      	str	r2, [r3, #0]
  }
}
 80018f8:	46c0      	nop			; (mov r8, r8)
 80018fa:	46bd      	mov	sp, r7
 80018fc:	b002      	add	sp, #8
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	e000e100 	.word	0xe000e100

08001904 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001904:	b590      	push	{r4, r7, lr}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	0002      	movs	r2, r0
 800190c:	6039      	str	r1, [r7, #0]
 800190e:	1dfb      	adds	r3, r7, #7
 8001910:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001912:	1dfb      	adds	r3, r7, #7
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	2b7f      	cmp	r3, #127	; 0x7f
 8001918:	d828      	bhi.n	800196c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800191a:	4a2f      	ldr	r2, [pc, #188]	; (80019d8 <__NVIC_SetPriority+0xd4>)
 800191c:	1dfb      	adds	r3, r7, #7
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	b25b      	sxtb	r3, r3
 8001922:	089b      	lsrs	r3, r3, #2
 8001924:	33c0      	adds	r3, #192	; 0xc0
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	589b      	ldr	r3, [r3, r2]
 800192a:	1dfa      	adds	r2, r7, #7
 800192c:	7812      	ldrb	r2, [r2, #0]
 800192e:	0011      	movs	r1, r2
 8001930:	2203      	movs	r2, #3
 8001932:	400a      	ands	r2, r1
 8001934:	00d2      	lsls	r2, r2, #3
 8001936:	21ff      	movs	r1, #255	; 0xff
 8001938:	4091      	lsls	r1, r2
 800193a:	000a      	movs	r2, r1
 800193c:	43d2      	mvns	r2, r2
 800193e:	401a      	ands	r2, r3
 8001940:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	019b      	lsls	r3, r3, #6
 8001946:	22ff      	movs	r2, #255	; 0xff
 8001948:	401a      	ands	r2, r3
 800194a:	1dfb      	adds	r3, r7, #7
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	0018      	movs	r0, r3
 8001950:	2303      	movs	r3, #3
 8001952:	4003      	ands	r3, r0
 8001954:	00db      	lsls	r3, r3, #3
 8001956:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001958:	481f      	ldr	r0, [pc, #124]	; (80019d8 <__NVIC_SetPriority+0xd4>)
 800195a:	1dfb      	adds	r3, r7, #7
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	b25b      	sxtb	r3, r3
 8001960:	089b      	lsrs	r3, r3, #2
 8001962:	430a      	orrs	r2, r1
 8001964:	33c0      	adds	r3, #192	; 0xc0
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800196a:	e031      	b.n	80019d0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800196c:	4a1b      	ldr	r2, [pc, #108]	; (80019dc <__NVIC_SetPriority+0xd8>)
 800196e:	1dfb      	adds	r3, r7, #7
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	0019      	movs	r1, r3
 8001974:	230f      	movs	r3, #15
 8001976:	400b      	ands	r3, r1
 8001978:	3b08      	subs	r3, #8
 800197a:	089b      	lsrs	r3, r3, #2
 800197c:	3306      	adds	r3, #6
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	18d3      	adds	r3, r2, r3
 8001982:	3304      	adds	r3, #4
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	1dfa      	adds	r2, r7, #7
 8001988:	7812      	ldrb	r2, [r2, #0]
 800198a:	0011      	movs	r1, r2
 800198c:	2203      	movs	r2, #3
 800198e:	400a      	ands	r2, r1
 8001990:	00d2      	lsls	r2, r2, #3
 8001992:	21ff      	movs	r1, #255	; 0xff
 8001994:	4091      	lsls	r1, r2
 8001996:	000a      	movs	r2, r1
 8001998:	43d2      	mvns	r2, r2
 800199a:	401a      	ands	r2, r3
 800199c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	019b      	lsls	r3, r3, #6
 80019a2:	22ff      	movs	r2, #255	; 0xff
 80019a4:	401a      	ands	r2, r3
 80019a6:	1dfb      	adds	r3, r7, #7
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	0018      	movs	r0, r3
 80019ac:	2303      	movs	r3, #3
 80019ae:	4003      	ands	r3, r0
 80019b0:	00db      	lsls	r3, r3, #3
 80019b2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019b4:	4809      	ldr	r0, [pc, #36]	; (80019dc <__NVIC_SetPriority+0xd8>)
 80019b6:	1dfb      	adds	r3, r7, #7
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	001c      	movs	r4, r3
 80019bc:	230f      	movs	r3, #15
 80019be:	4023      	ands	r3, r4
 80019c0:	3b08      	subs	r3, #8
 80019c2:	089b      	lsrs	r3, r3, #2
 80019c4:	430a      	orrs	r2, r1
 80019c6:	3306      	adds	r3, #6
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	18c3      	adds	r3, r0, r3
 80019cc:	3304      	adds	r3, #4
 80019ce:	601a      	str	r2, [r3, #0]
}
 80019d0:	46c0      	nop			; (mov r8, r8)
 80019d2:	46bd      	mov	sp, r7
 80019d4:	b003      	add	sp, #12
 80019d6:	bd90      	pop	{r4, r7, pc}
 80019d8:	e000e100 	.word	0xe000e100
 80019dc:	e000ed00 	.word	0xe000ed00

080019e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	1e5a      	subs	r2, r3, #1
 80019ec:	2380      	movs	r3, #128	; 0x80
 80019ee:	045b      	lsls	r3, r3, #17
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d301      	bcc.n	80019f8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019f4:	2301      	movs	r3, #1
 80019f6:	e010      	b.n	8001a1a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019f8:	4b0a      	ldr	r3, [pc, #40]	; (8001a24 <SysTick_Config+0x44>)
 80019fa:	687a      	ldr	r2, [r7, #4]
 80019fc:	3a01      	subs	r2, #1
 80019fe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a00:	2301      	movs	r3, #1
 8001a02:	425b      	negs	r3, r3
 8001a04:	2103      	movs	r1, #3
 8001a06:	0018      	movs	r0, r3
 8001a08:	f7ff ff7c 	bl	8001904 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a0c:	4b05      	ldr	r3, [pc, #20]	; (8001a24 <SysTick_Config+0x44>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a12:	4b04      	ldr	r3, [pc, #16]	; (8001a24 <SysTick_Config+0x44>)
 8001a14:	2207      	movs	r2, #7
 8001a16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a18:	2300      	movs	r3, #0
}
 8001a1a:	0018      	movs	r0, r3
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	b002      	add	sp, #8
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	46c0      	nop			; (mov r8, r8)
 8001a24:	e000e010 	.word	0xe000e010

08001a28 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	60b9      	str	r1, [r7, #8]
 8001a30:	607a      	str	r2, [r7, #4]
 8001a32:	210f      	movs	r1, #15
 8001a34:	187b      	adds	r3, r7, r1
 8001a36:	1c02      	adds	r2, r0, #0
 8001a38:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001a3a:	68ba      	ldr	r2, [r7, #8]
 8001a3c:	187b      	adds	r3, r7, r1
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	b25b      	sxtb	r3, r3
 8001a42:	0011      	movs	r1, r2
 8001a44:	0018      	movs	r0, r3
 8001a46:	f7ff ff5d 	bl	8001904 <__NVIC_SetPriority>
}
 8001a4a:	46c0      	nop			; (mov r8, r8)
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	b004      	add	sp, #16
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	b082      	sub	sp, #8
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	0002      	movs	r2, r0
 8001a5a:	1dfb      	adds	r3, r7, #7
 8001a5c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a5e:	1dfb      	adds	r3, r7, #7
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	b25b      	sxtb	r3, r3
 8001a64:	0018      	movs	r0, r3
 8001a66:	f7ff ff33 	bl	80018d0 <__NVIC_EnableIRQ>
}
 8001a6a:	46c0      	nop			; (mov r8, r8)
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	b002      	add	sp, #8
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b082      	sub	sp, #8
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	0018      	movs	r0, r3
 8001a7e:	f7ff ffaf 	bl	80019e0 <SysTick_Config>
 8001a82:	0003      	movs	r3, r0
}
 8001a84:	0018      	movs	r0, r3
 8001a86:	46bd      	mov	sp, r7
 8001a88:	b002      	add	sp, #8
 8001a8a:	bd80      	pop	{r7, pc}

08001a8c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b084      	sub	sp, #16
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001a94:	2300      	movs	r3, #0
 8001a96:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d101      	bne.n	8001aa2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e036      	b.n	8001b10 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2221      	movs	r2, #33	; 0x21
 8001aa6:	2102      	movs	r1, #2
 8001aa8:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	4a18      	ldr	r2, [pc, #96]	; (8001b18 <HAL_DMA_Init+0x8c>)
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001ac2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	68db      	ldr	r3, [r3, #12]
 8001ac8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ace:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	695b      	ldr	r3, [r3, #20]
 8001ad4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ada:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	69db      	ldr	r3, [r3, #28]
 8001ae0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001ae2:	68fa      	ldr	r2, [r7, #12]
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	68fa      	ldr	r2, [r7, #12]
 8001aee:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	0018      	movs	r0, r3
 8001af4:	f000 f932 	bl	8001d5c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2200      	movs	r2, #0
 8001afc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2221      	movs	r2, #33	; 0x21
 8001b02:	2101      	movs	r1, #1
 8001b04:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2220      	movs	r2, #32
 8001b0a:	2100      	movs	r1, #0
 8001b0c:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001b0e:	2300      	movs	r3, #0
}  
 8001b10:	0018      	movs	r0, r3
 8001b12:	46bd      	mov	sp, r7
 8001b14:	b004      	add	sp, #16
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	ffffc00f 	.word	0xffffc00f

08001b1c <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2221      	movs	r2, #33	; 0x21
 8001b28:	5c9b      	ldrb	r3, [r3, r2]
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	2b02      	cmp	r3, #2
 8001b2e:	d008      	beq.n	8001b42 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2204      	movs	r2, #4
 8001b34:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2220      	movs	r2, #32
 8001b3a:	2100      	movs	r1, #0
 8001b3c:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e020      	b.n	8001b84 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	210e      	movs	r1, #14
 8001b4e:	438a      	bics	r2, r1
 8001b50:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2101      	movs	r1, #1
 8001b5e:	438a      	bics	r2, r1
 8001b60:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b6a:	2101      	movs	r1, #1
 8001b6c:	4091      	lsls	r1, r2
 8001b6e:	000a      	movs	r2, r1
 8001b70:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2221      	movs	r2, #33	; 0x21
 8001b76:	2101      	movs	r1, #1
 8001b78:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2220      	movs	r2, #32
 8001b7e:	2100      	movs	r1, #0
 8001b80:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001b82:	2300      	movs	r3, #0
}
 8001b84:	0018      	movs	r0, r3
 8001b86:	46bd      	mov	sp, r7
 8001b88:	b002      	add	sp, #8
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b94:	210f      	movs	r1, #15
 8001b96:	187b      	adds	r3, r7, r1
 8001b98:	2200      	movs	r2, #0
 8001b9a:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2221      	movs	r2, #33	; 0x21
 8001ba0:	5c9b      	ldrb	r3, [r3, r2]
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	2b02      	cmp	r3, #2
 8001ba6:	d006      	beq.n	8001bb6 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2204      	movs	r2, #4
 8001bac:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001bae:	187b      	adds	r3, r7, r1
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	701a      	strb	r2, [r3, #0]
 8001bb4:	e028      	b.n	8001c08 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	210e      	movs	r1, #14
 8001bc2:	438a      	bics	r2, r1
 8001bc4:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	2101      	movs	r1, #1
 8001bd2:	438a      	bics	r2, r1
 8001bd4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bde:	2101      	movs	r1, #1
 8001be0:	4091      	lsls	r1, r2
 8001be2:	000a      	movs	r2, r1
 8001be4:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2221      	movs	r2, #33	; 0x21
 8001bea:	2101      	movs	r1, #1
 8001bec:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2220      	movs	r2, #32
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d004      	beq.n	8001c08 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c02:	687a      	ldr	r2, [r7, #4]
 8001c04:	0010      	movs	r0, r2
 8001c06:	4798      	blx	r3
    } 
  }
  return status;
 8001c08:	230f      	movs	r3, #15
 8001c0a:	18fb      	adds	r3, r7, r3
 8001c0c:	781b      	ldrb	r3, [r3, #0]
}
 8001c0e:	0018      	movs	r0, r3
 8001c10:	46bd      	mov	sp, r7
 8001c12:	b004      	add	sp, #16
 8001c14:	bd80      	pop	{r7, pc}

08001c16 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c16:	b580      	push	{r7, lr}
 8001c18:	b084      	sub	sp, #16
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c32:	2204      	movs	r2, #4
 8001c34:	409a      	lsls	r2, r3
 8001c36:	0013      	movs	r3, r2
 8001c38:	68fa      	ldr	r2, [r7, #12]
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	d024      	beq.n	8001c88 <HAL_DMA_IRQHandler+0x72>
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	2204      	movs	r2, #4
 8001c42:	4013      	ands	r3, r2
 8001c44:	d020      	beq.n	8001c88 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	2220      	movs	r2, #32
 8001c4e:	4013      	ands	r3, r2
 8001c50:	d107      	bne.n	8001c62 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	2104      	movs	r1, #4
 8001c5e:	438a      	bics	r2, r1
 8001c60:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c6a:	2104      	movs	r1, #4
 8001c6c:	4091      	lsls	r1, r2
 8001c6e:	000a      	movs	r2, r1
 8001c70:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d100      	bne.n	8001c7c <HAL_DMA_IRQHandler+0x66>
 8001c7a:	e06a      	b.n	8001d52 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c80:	687a      	ldr	r2, [r7, #4]
 8001c82:	0010      	movs	r0, r2
 8001c84:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001c86:	e064      	b.n	8001d52 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c8c:	2202      	movs	r2, #2
 8001c8e:	409a      	lsls	r2, r3
 8001c90:	0013      	movs	r3, r2
 8001c92:	68fa      	ldr	r2, [r7, #12]
 8001c94:	4013      	ands	r3, r2
 8001c96:	d02b      	beq.n	8001cf0 <HAL_DMA_IRQHandler+0xda>
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	2202      	movs	r2, #2
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	d027      	beq.n	8001cf0 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2220      	movs	r2, #32
 8001ca8:	4013      	ands	r3, r2
 8001caa:	d10b      	bne.n	8001cc4 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	210a      	movs	r1, #10
 8001cb8:	438a      	bics	r2, r1
 8001cba:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2221      	movs	r2, #33	; 0x21
 8001cc0:	2101      	movs	r1, #1
 8001cc2:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ccc:	2102      	movs	r1, #2
 8001cce:	4091      	lsls	r1, r2
 8001cd0:	000a      	movs	r2, r1
 8001cd2:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2220      	movs	r2, #32
 8001cd8:	2100      	movs	r1, #0
 8001cda:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d036      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	0010      	movs	r0, r2
 8001cec:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8001cee:	e030      	b.n	8001d52 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf4:	2208      	movs	r2, #8
 8001cf6:	409a      	lsls	r2, r3
 8001cf8:	0013      	movs	r3, r2
 8001cfa:	68fa      	ldr	r2, [r7, #12]
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	d028      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x13c>
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	2208      	movs	r2, #8
 8001d04:	4013      	ands	r3, r2
 8001d06:	d024      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	210e      	movs	r1, #14
 8001d14:	438a      	bics	r2, r1
 8001d16:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d20:	2101      	movs	r1, #1
 8001d22:	4091      	lsls	r1, r2
 8001d24:	000a      	movs	r2, r1
 8001d26:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2221      	movs	r2, #33	; 0x21
 8001d32:	2101      	movs	r1, #1
 8001d34:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2220      	movs	r2, #32
 8001d3a:	2100      	movs	r1, #0
 8001d3c:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d005      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4a:	687a      	ldr	r2, [r7, #4]
 8001d4c:	0010      	movs	r0, r2
 8001d4e:	4798      	blx	r3
    }
   }
}  
 8001d50:	e7ff      	b.n	8001d52 <HAL_DMA_IRQHandler+0x13c>
 8001d52:	46c0      	nop			; (mov r8, r8)
 8001d54:	46bd      	mov	sp, r7
 8001d56:	b004      	add	sp, #16
 8001d58:	bd80      	pop	{r7, pc}
	...

08001d5c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a08      	ldr	r2, [pc, #32]	; (8001d8c <DMA_CalcBaseAndBitshift+0x30>)
 8001d6a:	4694      	mov	ip, r2
 8001d6c:	4463      	add	r3, ip
 8001d6e:	2114      	movs	r1, #20
 8001d70:	0018      	movs	r0, r3
 8001d72:	f7fe f9d3 	bl	800011c <__udivsi3>
 8001d76:	0003      	movs	r3, r0
 8001d78:	009a      	lsls	r2, r3, #2
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4a03      	ldr	r2, [pc, #12]	; (8001d90 <DMA_CalcBaseAndBitshift+0x34>)
 8001d82:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001d84:	46c0      	nop			; (mov r8, r8)
 8001d86:	46bd      	mov	sp, r7
 8001d88:	b002      	add	sp, #8
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	bffdfff8 	.word	0xbffdfff8
 8001d90:	40020000 	.word	0x40020000

08001d94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b086      	sub	sp, #24
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
 8001d9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001da2:	e14f      	b.n	8002044 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	2101      	movs	r1, #1
 8001daa:	697a      	ldr	r2, [r7, #20]
 8001dac:	4091      	lsls	r1, r2
 8001dae:	000a      	movs	r2, r1
 8001db0:	4013      	ands	r3, r2
 8001db2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d100      	bne.n	8001dbc <HAL_GPIO_Init+0x28>
 8001dba:	e140      	b.n	800203e <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	2203      	movs	r2, #3
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d005      	beq.n	8001dd4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	2203      	movs	r2, #3
 8001dce:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001dd0:	2b02      	cmp	r3, #2
 8001dd2:	d130      	bne.n	8001e36 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	005b      	lsls	r3, r3, #1
 8001dde:	2203      	movs	r2, #3
 8001de0:	409a      	lsls	r2, r3
 8001de2:	0013      	movs	r3, r2
 8001de4:	43da      	mvns	r2, r3
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	4013      	ands	r3, r2
 8001dea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	68da      	ldr	r2, [r3, #12]
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	005b      	lsls	r3, r3, #1
 8001df4:	409a      	lsls	r2, r3
 8001df6:	0013      	movs	r3, r2
 8001df8:	693a      	ldr	r2, [r7, #16]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	693a      	ldr	r2, [r7, #16]
 8001e02:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	409a      	lsls	r2, r3
 8001e10:	0013      	movs	r3, r2
 8001e12:	43da      	mvns	r2, r3
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	4013      	ands	r3, r2
 8001e18:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	091b      	lsrs	r3, r3, #4
 8001e20:	2201      	movs	r2, #1
 8001e22:	401a      	ands	r2, r3
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	409a      	lsls	r2, r3
 8001e28:	0013      	movs	r3, r2
 8001e2a:	693a      	ldr	r2, [r7, #16]
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	693a      	ldr	r2, [r7, #16]
 8001e34:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	2203      	movs	r2, #3
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	2b03      	cmp	r3, #3
 8001e40:	d017      	beq.n	8001e72 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	68db      	ldr	r3, [r3, #12]
 8001e46:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	005b      	lsls	r3, r3, #1
 8001e4c:	2203      	movs	r2, #3
 8001e4e:	409a      	lsls	r2, r3
 8001e50:	0013      	movs	r3, r2
 8001e52:	43da      	mvns	r2, r3
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	4013      	ands	r3, r2
 8001e58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	689a      	ldr	r2, [r3, #8]
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	005b      	lsls	r3, r3, #1
 8001e62:	409a      	lsls	r2, r3
 8001e64:	0013      	movs	r3, r2
 8001e66:	693a      	ldr	r2, [r7, #16]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	693a      	ldr	r2, [r7, #16]
 8001e70:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	2203      	movs	r2, #3
 8001e78:	4013      	ands	r3, r2
 8001e7a:	2b02      	cmp	r3, #2
 8001e7c:	d123      	bne.n	8001ec6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	08da      	lsrs	r2, r3, #3
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	3208      	adds	r2, #8
 8001e86:	0092      	lsls	r2, r2, #2
 8001e88:	58d3      	ldr	r3, [r2, r3]
 8001e8a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	2207      	movs	r2, #7
 8001e90:	4013      	ands	r3, r2
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	220f      	movs	r2, #15
 8001e96:	409a      	lsls	r2, r3
 8001e98:	0013      	movs	r3, r2
 8001e9a:	43da      	mvns	r2, r3
 8001e9c:	693b      	ldr	r3, [r7, #16]
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	691a      	ldr	r2, [r3, #16]
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	2107      	movs	r1, #7
 8001eaa:	400b      	ands	r3, r1
 8001eac:	009b      	lsls	r3, r3, #2
 8001eae:	409a      	lsls	r2, r3
 8001eb0:	0013      	movs	r3, r2
 8001eb2:	693a      	ldr	r2, [r7, #16]
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	08da      	lsrs	r2, r3, #3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	3208      	adds	r2, #8
 8001ec0:	0092      	lsls	r2, r2, #2
 8001ec2:	6939      	ldr	r1, [r7, #16]
 8001ec4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	005b      	lsls	r3, r3, #1
 8001ed0:	2203      	movs	r2, #3
 8001ed2:	409a      	lsls	r2, r3
 8001ed4:	0013      	movs	r3, r2
 8001ed6:	43da      	mvns	r2, r3
 8001ed8:	693b      	ldr	r3, [r7, #16]
 8001eda:	4013      	ands	r3, r2
 8001edc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	2203      	movs	r2, #3
 8001ee4:	401a      	ands	r2, r3
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	005b      	lsls	r3, r3, #1
 8001eea:	409a      	lsls	r2, r3
 8001eec:	0013      	movs	r3, r2
 8001eee:	693a      	ldr	r2, [r7, #16]
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	693a      	ldr	r2, [r7, #16]
 8001ef8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	685a      	ldr	r2, [r3, #4]
 8001efe:	23c0      	movs	r3, #192	; 0xc0
 8001f00:	029b      	lsls	r3, r3, #10
 8001f02:	4013      	ands	r3, r2
 8001f04:	d100      	bne.n	8001f08 <HAL_GPIO_Init+0x174>
 8001f06:	e09a      	b.n	800203e <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f08:	4b54      	ldr	r3, [pc, #336]	; (800205c <HAL_GPIO_Init+0x2c8>)
 8001f0a:	699a      	ldr	r2, [r3, #24]
 8001f0c:	4b53      	ldr	r3, [pc, #332]	; (800205c <HAL_GPIO_Init+0x2c8>)
 8001f0e:	2101      	movs	r1, #1
 8001f10:	430a      	orrs	r2, r1
 8001f12:	619a      	str	r2, [r3, #24]
 8001f14:	4b51      	ldr	r3, [pc, #324]	; (800205c <HAL_GPIO_Init+0x2c8>)
 8001f16:	699b      	ldr	r3, [r3, #24]
 8001f18:	2201      	movs	r2, #1
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	60bb      	str	r3, [r7, #8]
 8001f1e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f20:	4a4f      	ldr	r2, [pc, #316]	; (8002060 <HAL_GPIO_Init+0x2cc>)
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	089b      	lsrs	r3, r3, #2
 8001f26:	3302      	adds	r3, #2
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	589b      	ldr	r3, [r3, r2]
 8001f2c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	2203      	movs	r2, #3
 8001f32:	4013      	ands	r3, r2
 8001f34:	009b      	lsls	r3, r3, #2
 8001f36:	220f      	movs	r2, #15
 8001f38:	409a      	lsls	r2, r3
 8001f3a:	0013      	movs	r3, r2
 8001f3c:	43da      	mvns	r2, r3
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	4013      	ands	r3, r2
 8001f42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f44:	687a      	ldr	r2, [r7, #4]
 8001f46:	2390      	movs	r3, #144	; 0x90
 8001f48:	05db      	lsls	r3, r3, #23
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	d013      	beq.n	8001f76 <HAL_GPIO_Init+0x1e2>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4a44      	ldr	r2, [pc, #272]	; (8002064 <HAL_GPIO_Init+0x2d0>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d00d      	beq.n	8001f72 <HAL_GPIO_Init+0x1de>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	4a43      	ldr	r2, [pc, #268]	; (8002068 <HAL_GPIO_Init+0x2d4>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d007      	beq.n	8001f6e <HAL_GPIO_Init+0x1da>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	4a42      	ldr	r2, [pc, #264]	; (800206c <HAL_GPIO_Init+0x2d8>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d101      	bne.n	8001f6a <HAL_GPIO_Init+0x1d6>
 8001f66:	2303      	movs	r3, #3
 8001f68:	e006      	b.n	8001f78 <HAL_GPIO_Init+0x1e4>
 8001f6a:	2305      	movs	r3, #5
 8001f6c:	e004      	b.n	8001f78 <HAL_GPIO_Init+0x1e4>
 8001f6e:	2302      	movs	r3, #2
 8001f70:	e002      	b.n	8001f78 <HAL_GPIO_Init+0x1e4>
 8001f72:	2301      	movs	r3, #1
 8001f74:	e000      	b.n	8001f78 <HAL_GPIO_Init+0x1e4>
 8001f76:	2300      	movs	r3, #0
 8001f78:	697a      	ldr	r2, [r7, #20]
 8001f7a:	2103      	movs	r1, #3
 8001f7c:	400a      	ands	r2, r1
 8001f7e:	0092      	lsls	r2, r2, #2
 8001f80:	4093      	lsls	r3, r2
 8001f82:	693a      	ldr	r2, [r7, #16]
 8001f84:	4313      	orrs	r3, r2
 8001f86:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f88:	4935      	ldr	r1, [pc, #212]	; (8002060 <HAL_GPIO_Init+0x2cc>)
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	089b      	lsrs	r3, r3, #2
 8001f8e:	3302      	adds	r3, #2
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	693a      	ldr	r2, [r7, #16]
 8001f94:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f96:	4b36      	ldr	r3, [pc, #216]	; (8002070 <HAL_GPIO_Init+0x2dc>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	43da      	mvns	r2, r3
 8001fa0:	693b      	ldr	r3, [r7, #16]
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	685a      	ldr	r2, [r3, #4]
 8001faa:	2380      	movs	r3, #128	; 0x80
 8001fac:	025b      	lsls	r3, r3, #9
 8001fae:	4013      	ands	r3, r2
 8001fb0:	d003      	beq.n	8001fba <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001fba:	4b2d      	ldr	r3, [pc, #180]	; (8002070 <HAL_GPIO_Init+0x2dc>)
 8001fbc:	693a      	ldr	r2, [r7, #16]
 8001fbe:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001fc0:	4b2b      	ldr	r3, [pc, #172]	; (8002070 <HAL_GPIO_Init+0x2dc>)
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	43da      	mvns	r2, r3
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	4013      	ands	r3, r2
 8001fce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	685a      	ldr	r2, [r3, #4]
 8001fd4:	2380      	movs	r3, #128	; 0x80
 8001fd6:	029b      	lsls	r3, r3, #10
 8001fd8:	4013      	ands	r3, r2
 8001fda:	d003      	beq.n	8001fe4 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001fdc:	693a      	ldr	r2, [r7, #16]
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001fe4:	4b22      	ldr	r3, [pc, #136]	; (8002070 <HAL_GPIO_Init+0x2dc>)
 8001fe6:	693a      	ldr	r2, [r7, #16]
 8001fe8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fea:	4b21      	ldr	r3, [pc, #132]	; (8002070 <HAL_GPIO_Init+0x2dc>)
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	43da      	mvns	r2, r3
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	685a      	ldr	r2, [r3, #4]
 8001ffe:	2380      	movs	r3, #128	; 0x80
 8002000:	035b      	lsls	r3, r3, #13
 8002002:	4013      	ands	r3, r2
 8002004:	d003      	beq.n	800200e <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8002006:	693a      	ldr	r2, [r7, #16]
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	4313      	orrs	r3, r2
 800200c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800200e:	4b18      	ldr	r3, [pc, #96]	; (8002070 <HAL_GPIO_Init+0x2dc>)
 8002010:	693a      	ldr	r2, [r7, #16]
 8002012:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002014:	4b16      	ldr	r3, [pc, #88]	; (8002070 <HAL_GPIO_Init+0x2dc>)
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	43da      	mvns	r2, r3
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	4013      	ands	r3, r2
 8002022:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	685a      	ldr	r2, [r3, #4]
 8002028:	2380      	movs	r3, #128	; 0x80
 800202a:	039b      	lsls	r3, r3, #14
 800202c:	4013      	ands	r3, r2
 800202e:	d003      	beq.n	8002038 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8002030:	693a      	ldr	r2, [r7, #16]
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	4313      	orrs	r3, r2
 8002036:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002038:	4b0d      	ldr	r3, [pc, #52]	; (8002070 <HAL_GPIO_Init+0x2dc>)
 800203a:	693a      	ldr	r2, [r7, #16]
 800203c:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	3301      	adds	r3, #1
 8002042:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	40da      	lsrs	r2, r3
 800204c:	1e13      	subs	r3, r2, #0
 800204e:	d000      	beq.n	8002052 <HAL_GPIO_Init+0x2be>
 8002050:	e6a8      	b.n	8001da4 <HAL_GPIO_Init+0x10>
  } 
}
 8002052:	46c0      	nop			; (mov r8, r8)
 8002054:	46c0      	nop			; (mov r8, r8)
 8002056:	46bd      	mov	sp, r7
 8002058:	b006      	add	sp, #24
 800205a:	bd80      	pop	{r7, pc}
 800205c:	40021000 	.word	0x40021000
 8002060:	40010000 	.word	0x40010000
 8002064:	48000400 	.word	0x48000400
 8002068:	48000800 	.word	0x48000800
 800206c:	48000c00 	.word	0x48000c00
 8002070:	40010400 	.word	0x40010400

08002074 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	0008      	movs	r0, r1
 800207e:	0011      	movs	r1, r2
 8002080:	1cbb      	adds	r3, r7, #2
 8002082:	1c02      	adds	r2, r0, #0
 8002084:	801a      	strh	r2, [r3, #0]
 8002086:	1c7b      	adds	r3, r7, #1
 8002088:	1c0a      	adds	r2, r1, #0
 800208a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800208c:	1c7b      	adds	r3, r7, #1
 800208e:	781b      	ldrb	r3, [r3, #0]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d004      	beq.n	800209e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002094:	1cbb      	adds	r3, r7, #2
 8002096:	881a      	ldrh	r2, [r3, #0]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800209c:	e003      	b.n	80020a6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800209e:	1cbb      	adds	r3, r7, #2
 80020a0:	881a      	ldrh	r2, [r3, #0]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80020a6:	46c0      	nop			; (mov r8, r8)
 80020a8:	46bd      	mov	sp, r7
 80020aa:	b002      	add	sp, #8
 80020ac:	bd80      	pop	{r7, pc}

080020ae <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80020ae:	b580      	push	{r7, lr}
 80020b0:	b084      	sub	sp, #16
 80020b2:	af00      	add	r7, sp, #0
 80020b4:	6078      	str	r0, [r7, #4]
 80020b6:	000a      	movs	r2, r1
 80020b8:	1cbb      	adds	r3, r7, #2
 80020ba:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	695b      	ldr	r3, [r3, #20]
 80020c0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80020c2:	1cbb      	adds	r3, r7, #2
 80020c4:	881b      	ldrh	r3, [r3, #0]
 80020c6:	68fa      	ldr	r2, [r7, #12]
 80020c8:	4013      	ands	r3, r2
 80020ca:	041a      	lsls	r2, r3, #16
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	43db      	mvns	r3, r3
 80020d0:	1cb9      	adds	r1, r7, #2
 80020d2:	8809      	ldrh	r1, [r1, #0]
 80020d4:	400b      	ands	r3, r1
 80020d6:	431a      	orrs	r2, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	619a      	str	r2, [r3, #24]
}
 80020dc:	46c0      	nop			; (mov r8, r8)
 80020de:	46bd      	mov	sp, r7
 80020e0:	b004      	add	sp, #16
 80020e2:	bd80      	pop	{r7, pc}

080020e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	0002      	movs	r2, r0
 80020ec:	1dbb      	adds	r3, r7, #6
 80020ee:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80020f0:	4b09      	ldr	r3, [pc, #36]	; (8002118 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80020f2:	695b      	ldr	r3, [r3, #20]
 80020f4:	1dba      	adds	r2, r7, #6
 80020f6:	8812      	ldrh	r2, [r2, #0]
 80020f8:	4013      	ands	r3, r2
 80020fa:	d008      	beq.n	800210e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80020fc:	4b06      	ldr	r3, [pc, #24]	; (8002118 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80020fe:	1dba      	adds	r2, r7, #6
 8002100:	8812      	ldrh	r2, [r2, #0]
 8002102:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002104:	1dbb      	adds	r3, r7, #6
 8002106:	881b      	ldrh	r3, [r3, #0]
 8002108:	0018      	movs	r0, r3
 800210a:	f000 f807 	bl	800211c <HAL_GPIO_EXTI_Callback>
  }
}
 800210e:	46c0      	nop			; (mov r8, r8)
 8002110:	46bd      	mov	sp, r7
 8002112:	b002      	add	sp, #8
 8002114:	bd80      	pop	{r7, pc}
 8002116:	46c0      	nop			; (mov r8, r8)
 8002118:	40010400 	.word	0x40010400

0800211c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	0002      	movs	r2, r0
 8002124:	1dbb      	adds	r3, r7, #6
 8002126:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
            the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 8002128:	46c0      	nop			; (mov r8, r8)
 800212a:	46bd      	mov	sp, r7
 800212c:	b002      	add	sp, #8
 800212e:	bd80      	pop	{r7, pc}

08002130 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b088      	sub	sp, #32
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d101      	bne.n	8002142 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e301      	b.n	8002746 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	2201      	movs	r2, #1
 8002148:	4013      	ands	r3, r2
 800214a:	d100      	bne.n	800214e <HAL_RCC_OscConfig+0x1e>
 800214c:	e08d      	b.n	800226a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800214e:	4bc3      	ldr	r3, [pc, #780]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	220c      	movs	r2, #12
 8002154:	4013      	ands	r3, r2
 8002156:	2b04      	cmp	r3, #4
 8002158:	d00e      	beq.n	8002178 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800215a:	4bc0      	ldr	r3, [pc, #768]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	220c      	movs	r2, #12
 8002160:	4013      	ands	r3, r2
 8002162:	2b08      	cmp	r3, #8
 8002164:	d116      	bne.n	8002194 <HAL_RCC_OscConfig+0x64>
 8002166:	4bbd      	ldr	r3, [pc, #756]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 8002168:	685a      	ldr	r2, [r3, #4]
 800216a:	2380      	movs	r3, #128	; 0x80
 800216c:	025b      	lsls	r3, r3, #9
 800216e:	401a      	ands	r2, r3
 8002170:	2380      	movs	r3, #128	; 0x80
 8002172:	025b      	lsls	r3, r3, #9
 8002174:	429a      	cmp	r2, r3
 8002176:	d10d      	bne.n	8002194 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002178:	4bb8      	ldr	r3, [pc, #736]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	2380      	movs	r3, #128	; 0x80
 800217e:	029b      	lsls	r3, r3, #10
 8002180:	4013      	ands	r3, r2
 8002182:	d100      	bne.n	8002186 <HAL_RCC_OscConfig+0x56>
 8002184:	e070      	b.n	8002268 <HAL_RCC_OscConfig+0x138>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d000      	beq.n	8002190 <HAL_RCC_OscConfig+0x60>
 800218e:	e06b      	b.n	8002268 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e2d8      	b.n	8002746 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	2b01      	cmp	r3, #1
 800219a:	d107      	bne.n	80021ac <HAL_RCC_OscConfig+0x7c>
 800219c:	4baf      	ldr	r3, [pc, #700]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	4bae      	ldr	r3, [pc, #696]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 80021a2:	2180      	movs	r1, #128	; 0x80
 80021a4:	0249      	lsls	r1, r1, #9
 80021a6:	430a      	orrs	r2, r1
 80021a8:	601a      	str	r2, [r3, #0]
 80021aa:	e02f      	b.n	800220c <HAL_RCC_OscConfig+0xdc>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d10c      	bne.n	80021ce <HAL_RCC_OscConfig+0x9e>
 80021b4:	4ba9      	ldr	r3, [pc, #676]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	4ba8      	ldr	r3, [pc, #672]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 80021ba:	49a9      	ldr	r1, [pc, #676]	; (8002460 <HAL_RCC_OscConfig+0x330>)
 80021bc:	400a      	ands	r2, r1
 80021be:	601a      	str	r2, [r3, #0]
 80021c0:	4ba6      	ldr	r3, [pc, #664]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	4ba5      	ldr	r3, [pc, #660]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 80021c6:	49a7      	ldr	r1, [pc, #668]	; (8002464 <HAL_RCC_OscConfig+0x334>)
 80021c8:	400a      	ands	r2, r1
 80021ca:	601a      	str	r2, [r3, #0]
 80021cc:	e01e      	b.n	800220c <HAL_RCC_OscConfig+0xdc>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	2b05      	cmp	r3, #5
 80021d4:	d10e      	bne.n	80021f4 <HAL_RCC_OscConfig+0xc4>
 80021d6:	4ba1      	ldr	r3, [pc, #644]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	4ba0      	ldr	r3, [pc, #640]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 80021dc:	2180      	movs	r1, #128	; 0x80
 80021de:	02c9      	lsls	r1, r1, #11
 80021e0:	430a      	orrs	r2, r1
 80021e2:	601a      	str	r2, [r3, #0]
 80021e4:	4b9d      	ldr	r3, [pc, #628]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	4b9c      	ldr	r3, [pc, #624]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 80021ea:	2180      	movs	r1, #128	; 0x80
 80021ec:	0249      	lsls	r1, r1, #9
 80021ee:	430a      	orrs	r2, r1
 80021f0:	601a      	str	r2, [r3, #0]
 80021f2:	e00b      	b.n	800220c <HAL_RCC_OscConfig+0xdc>
 80021f4:	4b99      	ldr	r3, [pc, #612]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	4b98      	ldr	r3, [pc, #608]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 80021fa:	4999      	ldr	r1, [pc, #612]	; (8002460 <HAL_RCC_OscConfig+0x330>)
 80021fc:	400a      	ands	r2, r1
 80021fe:	601a      	str	r2, [r3, #0]
 8002200:	4b96      	ldr	r3, [pc, #600]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	4b95      	ldr	r3, [pc, #596]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 8002206:	4997      	ldr	r1, [pc, #604]	; (8002464 <HAL_RCC_OscConfig+0x334>)
 8002208:	400a      	ands	r2, r1
 800220a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d014      	beq.n	800223e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002214:	f7fe fd96 	bl	8000d44 <HAL_GetTick>
 8002218:	0003      	movs	r3, r0
 800221a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800221c:	e008      	b.n	8002230 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800221e:	f7fe fd91 	bl	8000d44 <HAL_GetTick>
 8002222:	0002      	movs	r2, r0
 8002224:	69bb      	ldr	r3, [r7, #24]
 8002226:	1ad3      	subs	r3, r2, r3
 8002228:	2b64      	cmp	r3, #100	; 0x64
 800222a:	d901      	bls.n	8002230 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 800222c:	2303      	movs	r3, #3
 800222e:	e28a      	b.n	8002746 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002230:	4b8a      	ldr	r3, [pc, #552]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	2380      	movs	r3, #128	; 0x80
 8002236:	029b      	lsls	r3, r3, #10
 8002238:	4013      	ands	r3, r2
 800223a:	d0f0      	beq.n	800221e <HAL_RCC_OscConfig+0xee>
 800223c:	e015      	b.n	800226a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800223e:	f7fe fd81 	bl	8000d44 <HAL_GetTick>
 8002242:	0003      	movs	r3, r0
 8002244:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002246:	e008      	b.n	800225a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002248:	f7fe fd7c 	bl	8000d44 <HAL_GetTick>
 800224c:	0002      	movs	r2, r0
 800224e:	69bb      	ldr	r3, [r7, #24]
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	2b64      	cmp	r3, #100	; 0x64
 8002254:	d901      	bls.n	800225a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8002256:	2303      	movs	r3, #3
 8002258:	e275      	b.n	8002746 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800225a:	4b80      	ldr	r3, [pc, #512]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	2380      	movs	r3, #128	; 0x80
 8002260:	029b      	lsls	r3, r3, #10
 8002262:	4013      	ands	r3, r2
 8002264:	d1f0      	bne.n	8002248 <HAL_RCC_OscConfig+0x118>
 8002266:	e000      	b.n	800226a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002268:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2202      	movs	r2, #2
 8002270:	4013      	ands	r3, r2
 8002272:	d100      	bne.n	8002276 <HAL_RCC_OscConfig+0x146>
 8002274:	e069      	b.n	800234a <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002276:	4b79      	ldr	r3, [pc, #484]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	220c      	movs	r2, #12
 800227c:	4013      	ands	r3, r2
 800227e:	d00b      	beq.n	8002298 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002280:	4b76      	ldr	r3, [pc, #472]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	220c      	movs	r2, #12
 8002286:	4013      	ands	r3, r2
 8002288:	2b08      	cmp	r3, #8
 800228a:	d11c      	bne.n	80022c6 <HAL_RCC_OscConfig+0x196>
 800228c:	4b73      	ldr	r3, [pc, #460]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 800228e:	685a      	ldr	r2, [r3, #4]
 8002290:	2380      	movs	r3, #128	; 0x80
 8002292:	025b      	lsls	r3, r3, #9
 8002294:	4013      	ands	r3, r2
 8002296:	d116      	bne.n	80022c6 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002298:	4b70      	ldr	r3, [pc, #448]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	2202      	movs	r2, #2
 800229e:	4013      	ands	r3, r2
 80022a0:	d005      	beq.n	80022ae <HAL_RCC_OscConfig+0x17e>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d001      	beq.n	80022ae <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e24b      	b.n	8002746 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022ae:	4b6b      	ldr	r3, [pc, #428]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	22f8      	movs	r2, #248	; 0xf8
 80022b4:	4393      	bics	r3, r2
 80022b6:	0019      	movs	r1, r3
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	691b      	ldr	r3, [r3, #16]
 80022bc:	00da      	lsls	r2, r3, #3
 80022be:	4b67      	ldr	r3, [pc, #412]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 80022c0:	430a      	orrs	r2, r1
 80022c2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022c4:	e041      	b.n	800234a <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	68db      	ldr	r3, [r3, #12]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d024      	beq.n	8002318 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022ce:	4b63      	ldr	r3, [pc, #396]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	4b62      	ldr	r3, [pc, #392]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 80022d4:	2101      	movs	r1, #1
 80022d6:	430a      	orrs	r2, r1
 80022d8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022da:	f7fe fd33 	bl	8000d44 <HAL_GetTick>
 80022de:	0003      	movs	r3, r0
 80022e0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022e2:	e008      	b.n	80022f6 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022e4:	f7fe fd2e 	bl	8000d44 <HAL_GetTick>
 80022e8:	0002      	movs	r2, r0
 80022ea:	69bb      	ldr	r3, [r7, #24]
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	2b02      	cmp	r3, #2
 80022f0:	d901      	bls.n	80022f6 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80022f2:	2303      	movs	r3, #3
 80022f4:	e227      	b.n	8002746 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022f6:	4b59      	ldr	r3, [pc, #356]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	2202      	movs	r2, #2
 80022fc:	4013      	ands	r3, r2
 80022fe:	d0f1      	beq.n	80022e4 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002300:	4b56      	ldr	r3, [pc, #344]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	22f8      	movs	r2, #248	; 0xf8
 8002306:	4393      	bics	r3, r2
 8002308:	0019      	movs	r1, r3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	691b      	ldr	r3, [r3, #16]
 800230e:	00da      	lsls	r2, r3, #3
 8002310:	4b52      	ldr	r3, [pc, #328]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 8002312:	430a      	orrs	r2, r1
 8002314:	601a      	str	r2, [r3, #0]
 8002316:	e018      	b.n	800234a <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002318:	4b50      	ldr	r3, [pc, #320]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	4b4f      	ldr	r3, [pc, #316]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 800231e:	2101      	movs	r1, #1
 8002320:	438a      	bics	r2, r1
 8002322:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002324:	f7fe fd0e 	bl	8000d44 <HAL_GetTick>
 8002328:	0003      	movs	r3, r0
 800232a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800232c:	e008      	b.n	8002340 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800232e:	f7fe fd09 	bl	8000d44 <HAL_GetTick>
 8002332:	0002      	movs	r2, r0
 8002334:	69bb      	ldr	r3, [r7, #24]
 8002336:	1ad3      	subs	r3, r2, r3
 8002338:	2b02      	cmp	r3, #2
 800233a:	d901      	bls.n	8002340 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 800233c:	2303      	movs	r3, #3
 800233e:	e202      	b.n	8002746 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002340:	4b46      	ldr	r3, [pc, #280]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2202      	movs	r2, #2
 8002346:	4013      	ands	r3, r2
 8002348:	d1f1      	bne.n	800232e <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	2208      	movs	r2, #8
 8002350:	4013      	ands	r3, r2
 8002352:	d036      	beq.n	80023c2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	69db      	ldr	r3, [r3, #28]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d019      	beq.n	8002390 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800235c:	4b3f      	ldr	r3, [pc, #252]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 800235e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002360:	4b3e      	ldr	r3, [pc, #248]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 8002362:	2101      	movs	r1, #1
 8002364:	430a      	orrs	r2, r1
 8002366:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002368:	f7fe fcec 	bl	8000d44 <HAL_GetTick>
 800236c:	0003      	movs	r3, r0
 800236e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002370:	e008      	b.n	8002384 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002372:	f7fe fce7 	bl	8000d44 <HAL_GetTick>
 8002376:	0002      	movs	r2, r0
 8002378:	69bb      	ldr	r3, [r7, #24]
 800237a:	1ad3      	subs	r3, r2, r3
 800237c:	2b02      	cmp	r3, #2
 800237e:	d901      	bls.n	8002384 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8002380:	2303      	movs	r3, #3
 8002382:	e1e0      	b.n	8002746 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002384:	4b35      	ldr	r3, [pc, #212]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 8002386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002388:	2202      	movs	r2, #2
 800238a:	4013      	ands	r3, r2
 800238c:	d0f1      	beq.n	8002372 <HAL_RCC_OscConfig+0x242>
 800238e:	e018      	b.n	80023c2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002390:	4b32      	ldr	r3, [pc, #200]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 8002392:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002394:	4b31      	ldr	r3, [pc, #196]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 8002396:	2101      	movs	r1, #1
 8002398:	438a      	bics	r2, r1
 800239a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800239c:	f7fe fcd2 	bl	8000d44 <HAL_GetTick>
 80023a0:	0003      	movs	r3, r0
 80023a2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023a4:	e008      	b.n	80023b8 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023a6:	f7fe fccd 	bl	8000d44 <HAL_GetTick>
 80023aa:	0002      	movs	r2, r0
 80023ac:	69bb      	ldr	r3, [r7, #24]
 80023ae:	1ad3      	subs	r3, r2, r3
 80023b0:	2b02      	cmp	r3, #2
 80023b2:	d901      	bls.n	80023b8 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80023b4:	2303      	movs	r3, #3
 80023b6:	e1c6      	b.n	8002746 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023b8:	4b28      	ldr	r3, [pc, #160]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 80023ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023bc:	2202      	movs	r2, #2
 80023be:	4013      	ands	r3, r2
 80023c0:	d1f1      	bne.n	80023a6 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	2204      	movs	r2, #4
 80023c8:	4013      	ands	r3, r2
 80023ca:	d100      	bne.n	80023ce <HAL_RCC_OscConfig+0x29e>
 80023cc:	e0b4      	b.n	8002538 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023ce:	201f      	movs	r0, #31
 80023d0:	183b      	adds	r3, r7, r0
 80023d2:	2200      	movs	r2, #0
 80023d4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023d6:	4b21      	ldr	r3, [pc, #132]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 80023d8:	69da      	ldr	r2, [r3, #28]
 80023da:	2380      	movs	r3, #128	; 0x80
 80023dc:	055b      	lsls	r3, r3, #21
 80023de:	4013      	ands	r3, r2
 80023e0:	d110      	bne.n	8002404 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023e2:	4b1e      	ldr	r3, [pc, #120]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 80023e4:	69da      	ldr	r2, [r3, #28]
 80023e6:	4b1d      	ldr	r3, [pc, #116]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 80023e8:	2180      	movs	r1, #128	; 0x80
 80023ea:	0549      	lsls	r1, r1, #21
 80023ec:	430a      	orrs	r2, r1
 80023ee:	61da      	str	r2, [r3, #28]
 80023f0:	4b1a      	ldr	r3, [pc, #104]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 80023f2:	69da      	ldr	r2, [r3, #28]
 80023f4:	2380      	movs	r3, #128	; 0x80
 80023f6:	055b      	lsls	r3, r3, #21
 80023f8:	4013      	ands	r3, r2
 80023fa:	60fb      	str	r3, [r7, #12]
 80023fc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80023fe:	183b      	adds	r3, r7, r0
 8002400:	2201      	movs	r2, #1
 8002402:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002404:	4b18      	ldr	r3, [pc, #96]	; (8002468 <HAL_RCC_OscConfig+0x338>)
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	2380      	movs	r3, #128	; 0x80
 800240a:	005b      	lsls	r3, r3, #1
 800240c:	4013      	ands	r3, r2
 800240e:	d11a      	bne.n	8002446 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002410:	4b15      	ldr	r3, [pc, #84]	; (8002468 <HAL_RCC_OscConfig+0x338>)
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	4b14      	ldr	r3, [pc, #80]	; (8002468 <HAL_RCC_OscConfig+0x338>)
 8002416:	2180      	movs	r1, #128	; 0x80
 8002418:	0049      	lsls	r1, r1, #1
 800241a:	430a      	orrs	r2, r1
 800241c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800241e:	f7fe fc91 	bl	8000d44 <HAL_GetTick>
 8002422:	0003      	movs	r3, r0
 8002424:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002426:	e008      	b.n	800243a <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002428:	f7fe fc8c 	bl	8000d44 <HAL_GetTick>
 800242c:	0002      	movs	r2, r0
 800242e:	69bb      	ldr	r3, [r7, #24]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	2b64      	cmp	r3, #100	; 0x64
 8002434:	d901      	bls.n	800243a <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8002436:	2303      	movs	r3, #3
 8002438:	e185      	b.n	8002746 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800243a:	4b0b      	ldr	r3, [pc, #44]	; (8002468 <HAL_RCC_OscConfig+0x338>)
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	2380      	movs	r3, #128	; 0x80
 8002440:	005b      	lsls	r3, r3, #1
 8002442:	4013      	ands	r3, r2
 8002444:	d0f0      	beq.n	8002428 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	2b01      	cmp	r3, #1
 800244c:	d10e      	bne.n	800246c <HAL_RCC_OscConfig+0x33c>
 800244e:	4b03      	ldr	r3, [pc, #12]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 8002450:	6a1a      	ldr	r2, [r3, #32]
 8002452:	4b02      	ldr	r3, [pc, #8]	; (800245c <HAL_RCC_OscConfig+0x32c>)
 8002454:	2101      	movs	r1, #1
 8002456:	430a      	orrs	r2, r1
 8002458:	621a      	str	r2, [r3, #32]
 800245a:	e035      	b.n	80024c8 <HAL_RCC_OscConfig+0x398>
 800245c:	40021000 	.word	0x40021000
 8002460:	fffeffff 	.word	0xfffeffff
 8002464:	fffbffff 	.word	0xfffbffff
 8002468:	40007000 	.word	0x40007000
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d10c      	bne.n	800248e <HAL_RCC_OscConfig+0x35e>
 8002474:	4bb6      	ldr	r3, [pc, #728]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 8002476:	6a1a      	ldr	r2, [r3, #32]
 8002478:	4bb5      	ldr	r3, [pc, #724]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 800247a:	2101      	movs	r1, #1
 800247c:	438a      	bics	r2, r1
 800247e:	621a      	str	r2, [r3, #32]
 8002480:	4bb3      	ldr	r3, [pc, #716]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 8002482:	6a1a      	ldr	r2, [r3, #32]
 8002484:	4bb2      	ldr	r3, [pc, #712]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 8002486:	2104      	movs	r1, #4
 8002488:	438a      	bics	r2, r1
 800248a:	621a      	str	r2, [r3, #32]
 800248c:	e01c      	b.n	80024c8 <HAL_RCC_OscConfig+0x398>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	2b05      	cmp	r3, #5
 8002494:	d10c      	bne.n	80024b0 <HAL_RCC_OscConfig+0x380>
 8002496:	4bae      	ldr	r3, [pc, #696]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 8002498:	6a1a      	ldr	r2, [r3, #32]
 800249a:	4bad      	ldr	r3, [pc, #692]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 800249c:	2104      	movs	r1, #4
 800249e:	430a      	orrs	r2, r1
 80024a0:	621a      	str	r2, [r3, #32]
 80024a2:	4bab      	ldr	r3, [pc, #684]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 80024a4:	6a1a      	ldr	r2, [r3, #32]
 80024a6:	4baa      	ldr	r3, [pc, #680]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 80024a8:	2101      	movs	r1, #1
 80024aa:	430a      	orrs	r2, r1
 80024ac:	621a      	str	r2, [r3, #32]
 80024ae:	e00b      	b.n	80024c8 <HAL_RCC_OscConfig+0x398>
 80024b0:	4ba7      	ldr	r3, [pc, #668]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 80024b2:	6a1a      	ldr	r2, [r3, #32]
 80024b4:	4ba6      	ldr	r3, [pc, #664]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 80024b6:	2101      	movs	r1, #1
 80024b8:	438a      	bics	r2, r1
 80024ba:	621a      	str	r2, [r3, #32]
 80024bc:	4ba4      	ldr	r3, [pc, #656]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 80024be:	6a1a      	ldr	r2, [r3, #32]
 80024c0:	4ba3      	ldr	r3, [pc, #652]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 80024c2:	2104      	movs	r1, #4
 80024c4:	438a      	bics	r2, r1
 80024c6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d014      	beq.n	80024fa <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024d0:	f7fe fc38 	bl	8000d44 <HAL_GetTick>
 80024d4:	0003      	movs	r3, r0
 80024d6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024d8:	e009      	b.n	80024ee <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024da:	f7fe fc33 	bl	8000d44 <HAL_GetTick>
 80024de:	0002      	movs	r2, r0
 80024e0:	69bb      	ldr	r3, [r7, #24]
 80024e2:	1ad3      	subs	r3, r2, r3
 80024e4:	4a9b      	ldr	r2, [pc, #620]	; (8002754 <HAL_RCC_OscConfig+0x624>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d901      	bls.n	80024ee <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80024ea:	2303      	movs	r3, #3
 80024ec:	e12b      	b.n	8002746 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024ee:	4b98      	ldr	r3, [pc, #608]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 80024f0:	6a1b      	ldr	r3, [r3, #32]
 80024f2:	2202      	movs	r2, #2
 80024f4:	4013      	ands	r3, r2
 80024f6:	d0f0      	beq.n	80024da <HAL_RCC_OscConfig+0x3aa>
 80024f8:	e013      	b.n	8002522 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024fa:	f7fe fc23 	bl	8000d44 <HAL_GetTick>
 80024fe:	0003      	movs	r3, r0
 8002500:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002502:	e009      	b.n	8002518 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002504:	f7fe fc1e 	bl	8000d44 <HAL_GetTick>
 8002508:	0002      	movs	r2, r0
 800250a:	69bb      	ldr	r3, [r7, #24]
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	4a91      	ldr	r2, [pc, #580]	; (8002754 <HAL_RCC_OscConfig+0x624>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d901      	bls.n	8002518 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	e116      	b.n	8002746 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002518:	4b8d      	ldr	r3, [pc, #564]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 800251a:	6a1b      	ldr	r3, [r3, #32]
 800251c:	2202      	movs	r2, #2
 800251e:	4013      	ands	r3, r2
 8002520:	d1f0      	bne.n	8002504 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002522:	231f      	movs	r3, #31
 8002524:	18fb      	adds	r3, r7, r3
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	2b01      	cmp	r3, #1
 800252a:	d105      	bne.n	8002538 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800252c:	4b88      	ldr	r3, [pc, #544]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 800252e:	69da      	ldr	r2, [r3, #28]
 8002530:	4b87      	ldr	r3, [pc, #540]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 8002532:	4989      	ldr	r1, [pc, #548]	; (8002758 <HAL_RCC_OscConfig+0x628>)
 8002534:	400a      	ands	r2, r1
 8002536:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	2210      	movs	r2, #16
 800253e:	4013      	ands	r3, r2
 8002540:	d063      	beq.n	800260a <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	695b      	ldr	r3, [r3, #20]
 8002546:	2b01      	cmp	r3, #1
 8002548:	d12a      	bne.n	80025a0 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800254a:	4b81      	ldr	r3, [pc, #516]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 800254c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800254e:	4b80      	ldr	r3, [pc, #512]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 8002550:	2104      	movs	r1, #4
 8002552:	430a      	orrs	r2, r1
 8002554:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002556:	4b7e      	ldr	r3, [pc, #504]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 8002558:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800255a:	4b7d      	ldr	r3, [pc, #500]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 800255c:	2101      	movs	r1, #1
 800255e:	430a      	orrs	r2, r1
 8002560:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002562:	f7fe fbef 	bl	8000d44 <HAL_GetTick>
 8002566:	0003      	movs	r3, r0
 8002568:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800256a:	e008      	b.n	800257e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800256c:	f7fe fbea 	bl	8000d44 <HAL_GetTick>
 8002570:	0002      	movs	r2, r0
 8002572:	69bb      	ldr	r3, [r7, #24]
 8002574:	1ad3      	subs	r3, r2, r3
 8002576:	2b02      	cmp	r3, #2
 8002578:	d901      	bls.n	800257e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800257a:	2303      	movs	r3, #3
 800257c:	e0e3      	b.n	8002746 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800257e:	4b74      	ldr	r3, [pc, #464]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 8002580:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002582:	2202      	movs	r2, #2
 8002584:	4013      	ands	r3, r2
 8002586:	d0f1      	beq.n	800256c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002588:	4b71      	ldr	r3, [pc, #452]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 800258a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800258c:	22f8      	movs	r2, #248	; 0xf8
 800258e:	4393      	bics	r3, r2
 8002590:	0019      	movs	r1, r3
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	699b      	ldr	r3, [r3, #24]
 8002596:	00da      	lsls	r2, r3, #3
 8002598:	4b6d      	ldr	r3, [pc, #436]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 800259a:	430a      	orrs	r2, r1
 800259c:	635a      	str	r2, [r3, #52]	; 0x34
 800259e:	e034      	b.n	800260a <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	695b      	ldr	r3, [r3, #20]
 80025a4:	3305      	adds	r3, #5
 80025a6:	d111      	bne.n	80025cc <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80025a8:	4b69      	ldr	r3, [pc, #420]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 80025aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025ac:	4b68      	ldr	r3, [pc, #416]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 80025ae:	2104      	movs	r1, #4
 80025b0:	438a      	bics	r2, r1
 80025b2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80025b4:	4b66      	ldr	r3, [pc, #408]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 80025b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025b8:	22f8      	movs	r2, #248	; 0xf8
 80025ba:	4393      	bics	r3, r2
 80025bc:	0019      	movs	r1, r3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	699b      	ldr	r3, [r3, #24]
 80025c2:	00da      	lsls	r2, r3, #3
 80025c4:	4b62      	ldr	r3, [pc, #392]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 80025c6:	430a      	orrs	r2, r1
 80025c8:	635a      	str	r2, [r3, #52]	; 0x34
 80025ca:	e01e      	b.n	800260a <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80025cc:	4b60      	ldr	r3, [pc, #384]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 80025ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025d0:	4b5f      	ldr	r3, [pc, #380]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 80025d2:	2104      	movs	r1, #4
 80025d4:	430a      	orrs	r2, r1
 80025d6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80025d8:	4b5d      	ldr	r3, [pc, #372]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 80025da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025dc:	4b5c      	ldr	r3, [pc, #368]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 80025de:	2101      	movs	r1, #1
 80025e0:	438a      	bics	r2, r1
 80025e2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025e4:	f7fe fbae 	bl	8000d44 <HAL_GetTick>
 80025e8:	0003      	movs	r3, r0
 80025ea:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80025ec:	e008      	b.n	8002600 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80025ee:	f7fe fba9 	bl	8000d44 <HAL_GetTick>
 80025f2:	0002      	movs	r2, r0
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	1ad3      	subs	r3, r2, r3
 80025f8:	2b02      	cmp	r3, #2
 80025fa:	d901      	bls.n	8002600 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80025fc:	2303      	movs	r3, #3
 80025fe:	e0a2      	b.n	8002746 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002600:	4b53      	ldr	r3, [pc, #332]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 8002602:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002604:	2202      	movs	r2, #2
 8002606:	4013      	ands	r3, r2
 8002608:	d1f1      	bne.n	80025ee <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a1b      	ldr	r3, [r3, #32]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d100      	bne.n	8002614 <HAL_RCC_OscConfig+0x4e4>
 8002612:	e097      	b.n	8002744 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002614:	4b4e      	ldr	r3, [pc, #312]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	220c      	movs	r2, #12
 800261a:	4013      	ands	r3, r2
 800261c:	2b08      	cmp	r3, #8
 800261e:	d100      	bne.n	8002622 <HAL_RCC_OscConfig+0x4f2>
 8002620:	e06b      	b.n	80026fa <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6a1b      	ldr	r3, [r3, #32]
 8002626:	2b02      	cmp	r3, #2
 8002628:	d14c      	bne.n	80026c4 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800262a:	4b49      	ldr	r3, [pc, #292]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	4b48      	ldr	r3, [pc, #288]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 8002630:	494a      	ldr	r1, [pc, #296]	; (800275c <HAL_RCC_OscConfig+0x62c>)
 8002632:	400a      	ands	r2, r1
 8002634:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002636:	f7fe fb85 	bl	8000d44 <HAL_GetTick>
 800263a:	0003      	movs	r3, r0
 800263c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800263e:	e008      	b.n	8002652 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002640:	f7fe fb80 	bl	8000d44 <HAL_GetTick>
 8002644:	0002      	movs	r2, r0
 8002646:	69bb      	ldr	r3, [r7, #24]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	2b02      	cmp	r3, #2
 800264c:	d901      	bls.n	8002652 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	e079      	b.n	8002746 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002652:	4b3f      	ldr	r3, [pc, #252]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	2380      	movs	r3, #128	; 0x80
 8002658:	049b      	lsls	r3, r3, #18
 800265a:	4013      	ands	r3, r2
 800265c:	d1f0      	bne.n	8002640 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800265e:	4b3c      	ldr	r3, [pc, #240]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 8002660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002662:	220f      	movs	r2, #15
 8002664:	4393      	bics	r3, r2
 8002666:	0019      	movs	r1, r3
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800266c:	4b38      	ldr	r3, [pc, #224]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 800266e:	430a      	orrs	r2, r1
 8002670:	62da      	str	r2, [r3, #44]	; 0x2c
 8002672:	4b37      	ldr	r3, [pc, #220]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	4a3a      	ldr	r2, [pc, #232]	; (8002760 <HAL_RCC_OscConfig+0x630>)
 8002678:	4013      	ands	r3, r2
 800267a:	0019      	movs	r1, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002684:	431a      	orrs	r2, r3
 8002686:	4b32      	ldr	r3, [pc, #200]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 8002688:	430a      	orrs	r2, r1
 800268a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800268c:	4b30      	ldr	r3, [pc, #192]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	4b2f      	ldr	r3, [pc, #188]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 8002692:	2180      	movs	r1, #128	; 0x80
 8002694:	0449      	lsls	r1, r1, #17
 8002696:	430a      	orrs	r2, r1
 8002698:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800269a:	f7fe fb53 	bl	8000d44 <HAL_GetTick>
 800269e:	0003      	movs	r3, r0
 80026a0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026a2:	e008      	b.n	80026b6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026a4:	f7fe fb4e 	bl	8000d44 <HAL_GetTick>
 80026a8:	0002      	movs	r2, r0
 80026aa:	69bb      	ldr	r3, [r7, #24]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d901      	bls.n	80026b6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e047      	b.n	8002746 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026b6:	4b26      	ldr	r3, [pc, #152]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	2380      	movs	r3, #128	; 0x80
 80026bc:	049b      	lsls	r3, r3, #18
 80026be:	4013      	ands	r3, r2
 80026c0:	d0f0      	beq.n	80026a4 <HAL_RCC_OscConfig+0x574>
 80026c2:	e03f      	b.n	8002744 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026c4:	4b22      	ldr	r3, [pc, #136]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	4b21      	ldr	r3, [pc, #132]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 80026ca:	4924      	ldr	r1, [pc, #144]	; (800275c <HAL_RCC_OscConfig+0x62c>)
 80026cc:	400a      	ands	r2, r1
 80026ce:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026d0:	f7fe fb38 	bl	8000d44 <HAL_GetTick>
 80026d4:	0003      	movs	r3, r0
 80026d6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026d8:	e008      	b.n	80026ec <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026da:	f7fe fb33 	bl	8000d44 <HAL_GetTick>
 80026de:	0002      	movs	r2, r0
 80026e0:	69bb      	ldr	r3, [r7, #24]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	2b02      	cmp	r3, #2
 80026e6:	d901      	bls.n	80026ec <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80026e8:	2303      	movs	r3, #3
 80026ea:	e02c      	b.n	8002746 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026ec:	4b18      	ldr	r3, [pc, #96]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	2380      	movs	r3, #128	; 0x80
 80026f2:	049b      	lsls	r3, r3, #18
 80026f4:	4013      	ands	r3, r2
 80026f6:	d1f0      	bne.n	80026da <HAL_RCC_OscConfig+0x5aa>
 80026f8:	e024      	b.n	8002744 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6a1b      	ldr	r3, [r3, #32]
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d101      	bne.n	8002706 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e01f      	b.n	8002746 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002706:	4b12      	ldr	r3, [pc, #72]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800270c:	4b10      	ldr	r3, [pc, #64]	; (8002750 <HAL_RCC_OscConfig+0x620>)
 800270e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002710:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002712:	697a      	ldr	r2, [r7, #20]
 8002714:	2380      	movs	r3, #128	; 0x80
 8002716:	025b      	lsls	r3, r3, #9
 8002718:	401a      	ands	r2, r3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800271e:	429a      	cmp	r2, r3
 8002720:	d10e      	bne.n	8002740 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	220f      	movs	r2, #15
 8002726:	401a      	ands	r2, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800272c:	429a      	cmp	r2, r3
 800272e:	d107      	bne.n	8002740 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002730:	697a      	ldr	r2, [r7, #20]
 8002732:	23f0      	movs	r3, #240	; 0xf0
 8002734:	039b      	lsls	r3, r3, #14
 8002736:	401a      	ands	r2, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800273c:	429a      	cmp	r2, r3
 800273e:	d001      	beq.n	8002744 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	e000      	b.n	8002746 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002744:	2300      	movs	r3, #0
}
 8002746:	0018      	movs	r0, r3
 8002748:	46bd      	mov	sp, r7
 800274a:	b008      	add	sp, #32
 800274c:	bd80      	pop	{r7, pc}
 800274e:	46c0      	nop			; (mov r8, r8)
 8002750:	40021000 	.word	0x40021000
 8002754:	00001388 	.word	0x00001388
 8002758:	efffffff 	.word	0xefffffff
 800275c:	feffffff 	.word	0xfeffffff
 8002760:	ffc2ffff 	.word	0xffc2ffff

08002764 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d101      	bne.n	8002778 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002774:	2301      	movs	r3, #1
 8002776:	e0b3      	b.n	80028e0 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002778:	4b5b      	ldr	r3, [pc, #364]	; (80028e8 <HAL_RCC_ClockConfig+0x184>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2201      	movs	r2, #1
 800277e:	4013      	ands	r3, r2
 8002780:	683a      	ldr	r2, [r7, #0]
 8002782:	429a      	cmp	r2, r3
 8002784:	d911      	bls.n	80027aa <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002786:	4b58      	ldr	r3, [pc, #352]	; (80028e8 <HAL_RCC_ClockConfig+0x184>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	2201      	movs	r2, #1
 800278c:	4393      	bics	r3, r2
 800278e:	0019      	movs	r1, r3
 8002790:	4b55      	ldr	r3, [pc, #340]	; (80028e8 <HAL_RCC_ClockConfig+0x184>)
 8002792:	683a      	ldr	r2, [r7, #0]
 8002794:	430a      	orrs	r2, r1
 8002796:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002798:	4b53      	ldr	r3, [pc, #332]	; (80028e8 <HAL_RCC_ClockConfig+0x184>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2201      	movs	r2, #1
 800279e:	4013      	ands	r3, r2
 80027a0:	683a      	ldr	r2, [r7, #0]
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d001      	beq.n	80027aa <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e09a      	b.n	80028e0 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2202      	movs	r2, #2
 80027b0:	4013      	ands	r3, r2
 80027b2:	d015      	beq.n	80027e0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2204      	movs	r2, #4
 80027ba:	4013      	ands	r3, r2
 80027bc:	d006      	beq.n	80027cc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80027be:	4b4b      	ldr	r3, [pc, #300]	; (80028ec <HAL_RCC_ClockConfig+0x188>)
 80027c0:	685a      	ldr	r2, [r3, #4]
 80027c2:	4b4a      	ldr	r3, [pc, #296]	; (80028ec <HAL_RCC_ClockConfig+0x188>)
 80027c4:	21e0      	movs	r1, #224	; 0xe0
 80027c6:	00c9      	lsls	r1, r1, #3
 80027c8:	430a      	orrs	r2, r1
 80027ca:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027cc:	4b47      	ldr	r3, [pc, #284]	; (80028ec <HAL_RCC_ClockConfig+0x188>)
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	22f0      	movs	r2, #240	; 0xf0
 80027d2:	4393      	bics	r3, r2
 80027d4:	0019      	movs	r1, r3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	689a      	ldr	r2, [r3, #8]
 80027da:	4b44      	ldr	r3, [pc, #272]	; (80028ec <HAL_RCC_ClockConfig+0x188>)
 80027dc:	430a      	orrs	r2, r1
 80027de:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	2201      	movs	r2, #1
 80027e6:	4013      	ands	r3, r2
 80027e8:	d040      	beq.n	800286c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d107      	bne.n	8002802 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027f2:	4b3e      	ldr	r3, [pc, #248]	; (80028ec <HAL_RCC_ClockConfig+0x188>)
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	2380      	movs	r3, #128	; 0x80
 80027f8:	029b      	lsls	r3, r3, #10
 80027fa:	4013      	ands	r3, r2
 80027fc:	d114      	bne.n	8002828 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e06e      	b.n	80028e0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	2b02      	cmp	r3, #2
 8002808:	d107      	bne.n	800281a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800280a:	4b38      	ldr	r3, [pc, #224]	; (80028ec <HAL_RCC_ClockConfig+0x188>)
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	2380      	movs	r3, #128	; 0x80
 8002810:	049b      	lsls	r3, r3, #18
 8002812:	4013      	ands	r3, r2
 8002814:	d108      	bne.n	8002828 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e062      	b.n	80028e0 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800281a:	4b34      	ldr	r3, [pc, #208]	; (80028ec <HAL_RCC_ClockConfig+0x188>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2202      	movs	r2, #2
 8002820:	4013      	ands	r3, r2
 8002822:	d101      	bne.n	8002828 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	e05b      	b.n	80028e0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002828:	4b30      	ldr	r3, [pc, #192]	; (80028ec <HAL_RCC_ClockConfig+0x188>)
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	2203      	movs	r2, #3
 800282e:	4393      	bics	r3, r2
 8002830:	0019      	movs	r1, r3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685a      	ldr	r2, [r3, #4]
 8002836:	4b2d      	ldr	r3, [pc, #180]	; (80028ec <HAL_RCC_ClockConfig+0x188>)
 8002838:	430a      	orrs	r2, r1
 800283a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800283c:	f7fe fa82 	bl	8000d44 <HAL_GetTick>
 8002840:	0003      	movs	r3, r0
 8002842:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002844:	e009      	b.n	800285a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002846:	f7fe fa7d 	bl	8000d44 <HAL_GetTick>
 800284a:	0002      	movs	r2, r0
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	1ad3      	subs	r3, r2, r3
 8002850:	4a27      	ldr	r2, [pc, #156]	; (80028f0 <HAL_RCC_ClockConfig+0x18c>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d901      	bls.n	800285a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e042      	b.n	80028e0 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800285a:	4b24      	ldr	r3, [pc, #144]	; (80028ec <HAL_RCC_ClockConfig+0x188>)
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	220c      	movs	r2, #12
 8002860:	401a      	ands	r2, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	429a      	cmp	r2, r3
 800286a:	d1ec      	bne.n	8002846 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800286c:	4b1e      	ldr	r3, [pc, #120]	; (80028e8 <HAL_RCC_ClockConfig+0x184>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2201      	movs	r2, #1
 8002872:	4013      	ands	r3, r2
 8002874:	683a      	ldr	r2, [r7, #0]
 8002876:	429a      	cmp	r2, r3
 8002878:	d211      	bcs.n	800289e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800287a:	4b1b      	ldr	r3, [pc, #108]	; (80028e8 <HAL_RCC_ClockConfig+0x184>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2201      	movs	r2, #1
 8002880:	4393      	bics	r3, r2
 8002882:	0019      	movs	r1, r3
 8002884:	4b18      	ldr	r3, [pc, #96]	; (80028e8 <HAL_RCC_ClockConfig+0x184>)
 8002886:	683a      	ldr	r2, [r7, #0]
 8002888:	430a      	orrs	r2, r1
 800288a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800288c:	4b16      	ldr	r3, [pc, #88]	; (80028e8 <HAL_RCC_ClockConfig+0x184>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	2201      	movs	r2, #1
 8002892:	4013      	ands	r3, r2
 8002894:	683a      	ldr	r2, [r7, #0]
 8002896:	429a      	cmp	r2, r3
 8002898:	d001      	beq.n	800289e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e020      	b.n	80028e0 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	2204      	movs	r2, #4
 80028a4:	4013      	ands	r3, r2
 80028a6:	d009      	beq.n	80028bc <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80028a8:	4b10      	ldr	r3, [pc, #64]	; (80028ec <HAL_RCC_ClockConfig+0x188>)
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	4a11      	ldr	r2, [pc, #68]	; (80028f4 <HAL_RCC_ClockConfig+0x190>)
 80028ae:	4013      	ands	r3, r2
 80028b0:	0019      	movs	r1, r3
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	68da      	ldr	r2, [r3, #12]
 80028b6:	4b0d      	ldr	r3, [pc, #52]	; (80028ec <HAL_RCC_ClockConfig+0x188>)
 80028b8:	430a      	orrs	r2, r1
 80028ba:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80028bc:	f000 f820 	bl	8002900 <HAL_RCC_GetSysClockFreq>
 80028c0:	0001      	movs	r1, r0
 80028c2:	4b0a      	ldr	r3, [pc, #40]	; (80028ec <HAL_RCC_ClockConfig+0x188>)
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	091b      	lsrs	r3, r3, #4
 80028c8:	220f      	movs	r2, #15
 80028ca:	4013      	ands	r3, r2
 80028cc:	4a0a      	ldr	r2, [pc, #40]	; (80028f8 <HAL_RCC_ClockConfig+0x194>)
 80028ce:	5cd3      	ldrb	r3, [r2, r3]
 80028d0:	000a      	movs	r2, r1
 80028d2:	40da      	lsrs	r2, r3
 80028d4:	4b09      	ldr	r3, [pc, #36]	; (80028fc <HAL_RCC_ClockConfig+0x198>)
 80028d6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80028d8:	2000      	movs	r0, #0
 80028da:	f7fe f9ed 	bl	8000cb8 <HAL_InitTick>
  
  return HAL_OK;
 80028de:	2300      	movs	r3, #0
}
 80028e0:	0018      	movs	r0, r3
 80028e2:	46bd      	mov	sp, r7
 80028e4:	b004      	add	sp, #16
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	40022000 	.word	0x40022000
 80028ec:	40021000 	.word	0x40021000
 80028f0:	00001388 	.word	0x00001388
 80028f4:	fffff8ff 	.word	0xfffff8ff
 80028f8:	08004ffc 	.word	0x08004ffc
 80028fc:	20000004 	.word	0x20000004

08002900 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002900:	b590      	push	{r4, r7, lr}
 8002902:	b08f      	sub	sp, #60	; 0x3c
 8002904:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002906:	2314      	movs	r3, #20
 8002908:	18fb      	adds	r3, r7, r3
 800290a:	4a2b      	ldr	r2, [pc, #172]	; (80029b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800290c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800290e:	c313      	stmia	r3!, {r0, r1, r4}
 8002910:	6812      	ldr	r2, [r2, #0]
 8002912:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002914:	1d3b      	adds	r3, r7, #4
 8002916:	4a29      	ldr	r2, [pc, #164]	; (80029bc <HAL_RCC_GetSysClockFreq+0xbc>)
 8002918:	ca13      	ldmia	r2!, {r0, r1, r4}
 800291a:	c313      	stmia	r3!, {r0, r1, r4}
 800291c:	6812      	ldr	r2, [r2, #0]
 800291e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002920:	2300      	movs	r3, #0
 8002922:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002924:	2300      	movs	r3, #0
 8002926:	62bb      	str	r3, [r7, #40]	; 0x28
 8002928:	2300      	movs	r3, #0
 800292a:	637b      	str	r3, [r7, #52]	; 0x34
 800292c:	2300      	movs	r3, #0
 800292e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002930:	2300      	movs	r3, #0
 8002932:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002934:	4b22      	ldr	r3, [pc, #136]	; (80029c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800293a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800293c:	220c      	movs	r2, #12
 800293e:	4013      	ands	r3, r2
 8002940:	2b04      	cmp	r3, #4
 8002942:	d002      	beq.n	800294a <HAL_RCC_GetSysClockFreq+0x4a>
 8002944:	2b08      	cmp	r3, #8
 8002946:	d003      	beq.n	8002950 <HAL_RCC_GetSysClockFreq+0x50>
 8002948:	e02d      	b.n	80029a6 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800294a:	4b1e      	ldr	r3, [pc, #120]	; (80029c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800294c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800294e:	e02d      	b.n	80029ac <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002950:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002952:	0c9b      	lsrs	r3, r3, #18
 8002954:	220f      	movs	r2, #15
 8002956:	4013      	ands	r3, r2
 8002958:	2214      	movs	r2, #20
 800295a:	18ba      	adds	r2, r7, r2
 800295c:	5cd3      	ldrb	r3, [r2, r3]
 800295e:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002960:	4b17      	ldr	r3, [pc, #92]	; (80029c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002964:	220f      	movs	r2, #15
 8002966:	4013      	ands	r3, r2
 8002968:	1d3a      	adds	r2, r7, #4
 800296a:	5cd3      	ldrb	r3, [r2, r3]
 800296c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800296e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002970:	2380      	movs	r3, #128	; 0x80
 8002972:	025b      	lsls	r3, r3, #9
 8002974:	4013      	ands	r3, r2
 8002976:	d009      	beq.n	800298c <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002978:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800297a:	4812      	ldr	r0, [pc, #72]	; (80029c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800297c:	f7fd fbce 	bl	800011c <__udivsi3>
 8002980:	0003      	movs	r3, r0
 8002982:	001a      	movs	r2, r3
 8002984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002986:	4353      	muls	r3, r2
 8002988:	637b      	str	r3, [r7, #52]	; 0x34
 800298a:	e009      	b.n	80029a0 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800298c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800298e:	000a      	movs	r2, r1
 8002990:	0152      	lsls	r2, r2, #5
 8002992:	1a52      	subs	r2, r2, r1
 8002994:	0193      	lsls	r3, r2, #6
 8002996:	1a9b      	subs	r3, r3, r2
 8002998:	00db      	lsls	r3, r3, #3
 800299a:	185b      	adds	r3, r3, r1
 800299c:	021b      	lsls	r3, r3, #8
 800299e:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 80029a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029a2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80029a4:	e002      	b.n	80029ac <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80029a6:	4b07      	ldr	r3, [pc, #28]	; (80029c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 80029a8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80029aa:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80029ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80029ae:	0018      	movs	r0, r3
 80029b0:	46bd      	mov	sp, r7
 80029b2:	b00f      	add	sp, #60	; 0x3c
 80029b4:	bd90      	pop	{r4, r7, pc}
 80029b6:	46c0      	nop			; (mov r8, r8)
 80029b8:	08004fdc 	.word	0x08004fdc
 80029bc:	08004fec 	.word	0x08004fec
 80029c0:	40021000 	.word	0x40021000
 80029c4:	007a1200 	.word	0x007a1200

080029c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029cc:	4b02      	ldr	r3, [pc, #8]	; (80029d8 <HAL_RCC_GetHCLKFreq+0x10>)
 80029ce:	681b      	ldr	r3, [r3, #0]
}
 80029d0:	0018      	movs	r0, r3
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	46c0      	nop			; (mov r8, r8)
 80029d8:	20000004 	.word	0x20000004

080029dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80029e0:	f7ff fff2 	bl	80029c8 <HAL_RCC_GetHCLKFreq>
 80029e4:	0001      	movs	r1, r0
 80029e6:	4b06      	ldr	r3, [pc, #24]	; (8002a00 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	0a1b      	lsrs	r3, r3, #8
 80029ec:	2207      	movs	r2, #7
 80029ee:	4013      	ands	r3, r2
 80029f0:	4a04      	ldr	r2, [pc, #16]	; (8002a04 <HAL_RCC_GetPCLK1Freq+0x28>)
 80029f2:	5cd3      	ldrb	r3, [r2, r3]
 80029f4:	40d9      	lsrs	r1, r3
 80029f6:	000b      	movs	r3, r1
}    
 80029f8:	0018      	movs	r0, r3
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	46c0      	nop			; (mov r8, r8)
 8002a00:	40021000 	.word	0x40021000
 8002a04:	0800500c 	.word	0x0800500c

08002a08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b082      	sub	sp, #8
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d101      	bne.n	8002a1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e042      	b.n	8002aa0 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	223d      	movs	r2, #61	; 0x3d
 8002a1e:	5c9b      	ldrb	r3, [r3, r2]
 8002a20:	b2db      	uxtb	r3, r3
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d107      	bne.n	8002a36 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	223c      	movs	r2, #60	; 0x3c
 8002a2a:	2100      	movs	r1, #0
 8002a2c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	0018      	movs	r0, r3
 8002a32:	f7fd ffa3 	bl	800097c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	223d      	movs	r2, #61	; 0x3d
 8002a3a:	2102      	movs	r1, #2
 8002a3c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	3304      	adds	r3, #4
 8002a46:	0019      	movs	r1, r3
 8002a48:	0010      	movs	r0, r2
 8002a4a:	f000 fad7 	bl	8002ffc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2246      	movs	r2, #70	; 0x46
 8002a52:	2101      	movs	r1, #1
 8002a54:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	223e      	movs	r2, #62	; 0x3e
 8002a5a:	2101      	movs	r1, #1
 8002a5c:	5499      	strb	r1, [r3, r2]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	223f      	movs	r2, #63	; 0x3f
 8002a62:	2101      	movs	r1, #1
 8002a64:	5499      	strb	r1, [r3, r2]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2240      	movs	r2, #64	; 0x40
 8002a6a:	2101      	movs	r1, #1
 8002a6c:	5499      	strb	r1, [r3, r2]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2241      	movs	r2, #65	; 0x41
 8002a72:	2101      	movs	r1, #1
 8002a74:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2242      	movs	r2, #66	; 0x42
 8002a7a:	2101      	movs	r1, #1
 8002a7c:	5499      	strb	r1, [r3, r2]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2243      	movs	r2, #67	; 0x43
 8002a82:	2101      	movs	r1, #1
 8002a84:	5499      	strb	r1, [r3, r2]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2244      	movs	r2, #68	; 0x44
 8002a8a:	2101      	movs	r1, #1
 8002a8c:	5499      	strb	r1, [r3, r2]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2245      	movs	r2, #69	; 0x45
 8002a92:	2101      	movs	r1, #1
 8002a94:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	223d      	movs	r2, #61	; 0x3d
 8002a9a:	2101      	movs	r1, #1
 8002a9c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a9e:	2300      	movs	r3, #0
}
 8002aa0:	0018      	movs	r0, r3
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	b002      	add	sp, #8
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b082      	sub	sp, #8
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d101      	bne.n	8002aba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e042      	b.n	8002b40 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	223d      	movs	r2, #61	; 0x3d
 8002abe:	5c9b      	ldrb	r3, [r3, r2]
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d107      	bne.n	8002ad6 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	223c      	movs	r2, #60	; 0x3c
 8002aca:	2100      	movs	r1, #0
 8002acc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	0018      	movs	r0, r3
 8002ad2:	f000 f839 	bl	8002b48 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	223d      	movs	r2, #61	; 0x3d
 8002ada:	2102      	movs	r1, #2
 8002adc:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	3304      	adds	r3, #4
 8002ae6:	0019      	movs	r1, r3
 8002ae8:	0010      	movs	r0, r2
 8002aea:	f000 fa87 	bl	8002ffc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2246      	movs	r2, #70	; 0x46
 8002af2:	2101      	movs	r1, #1
 8002af4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	223e      	movs	r2, #62	; 0x3e
 8002afa:	2101      	movs	r1, #1
 8002afc:	5499      	strb	r1, [r3, r2]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	223f      	movs	r2, #63	; 0x3f
 8002b02:	2101      	movs	r1, #1
 8002b04:	5499      	strb	r1, [r3, r2]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2240      	movs	r2, #64	; 0x40
 8002b0a:	2101      	movs	r1, #1
 8002b0c:	5499      	strb	r1, [r3, r2]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2241      	movs	r2, #65	; 0x41
 8002b12:	2101      	movs	r1, #1
 8002b14:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2242      	movs	r2, #66	; 0x42
 8002b1a:	2101      	movs	r1, #1
 8002b1c:	5499      	strb	r1, [r3, r2]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2243      	movs	r2, #67	; 0x43
 8002b22:	2101      	movs	r1, #1
 8002b24:	5499      	strb	r1, [r3, r2]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2244      	movs	r2, #68	; 0x44
 8002b2a:	2101      	movs	r1, #1
 8002b2c:	5499      	strb	r1, [r3, r2]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2245      	movs	r2, #69	; 0x45
 8002b32:	2101      	movs	r1, #1
 8002b34:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	223d      	movs	r2, #61	; 0x3d
 8002b3a:	2101      	movs	r1, #1
 8002b3c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b3e:	2300      	movs	r3, #0
}
 8002b40:	0018      	movs	r0, r3
 8002b42:	46bd      	mov	sp, r7
 8002b44:	b002      	add	sp, #8
 8002b46:	bd80      	pop	{r7, pc}

08002b48 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002b50:	46c0      	nop			; (mov r8, r8)
 8002b52:	46bd      	mov	sp, r7
 8002b54:	b002      	add	sp, #8
 8002b56:	bd80      	pop	{r7, pc}

08002b58 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b084      	sub	sp, #16
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d108      	bne.n	8002b7a <HAL_TIM_PWM_Start+0x22>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	223e      	movs	r2, #62	; 0x3e
 8002b6c:	5c9b      	ldrb	r3, [r3, r2]
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	3b01      	subs	r3, #1
 8002b72:	1e5a      	subs	r2, r3, #1
 8002b74:	4193      	sbcs	r3, r2
 8002b76:	b2db      	uxtb	r3, r3
 8002b78:	e01f      	b.n	8002bba <HAL_TIM_PWM_Start+0x62>
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	2b04      	cmp	r3, #4
 8002b7e:	d108      	bne.n	8002b92 <HAL_TIM_PWM_Start+0x3a>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	223f      	movs	r2, #63	; 0x3f
 8002b84:	5c9b      	ldrb	r3, [r3, r2]
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	3b01      	subs	r3, #1
 8002b8a:	1e5a      	subs	r2, r3, #1
 8002b8c:	4193      	sbcs	r3, r2
 8002b8e:	b2db      	uxtb	r3, r3
 8002b90:	e013      	b.n	8002bba <HAL_TIM_PWM_Start+0x62>
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	2b08      	cmp	r3, #8
 8002b96:	d108      	bne.n	8002baa <HAL_TIM_PWM_Start+0x52>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2240      	movs	r2, #64	; 0x40
 8002b9c:	5c9b      	ldrb	r3, [r3, r2]
 8002b9e:	b2db      	uxtb	r3, r3
 8002ba0:	3b01      	subs	r3, #1
 8002ba2:	1e5a      	subs	r2, r3, #1
 8002ba4:	4193      	sbcs	r3, r2
 8002ba6:	b2db      	uxtb	r3, r3
 8002ba8:	e007      	b.n	8002bba <HAL_TIM_PWM_Start+0x62>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2241      	movs	r2, #65	; 0x41
 8002bae:	5c9b      	ldrb	r3, [r3, r2]
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	3b01      	subs	r3, #1
 8002bb4:	1e5a      	subs	r2, r3, #1
 8002bb6:	4193      	sbcs	r3, r2
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d001      	beq.n	8002bc2 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e074      	b.n	8002cac <HAL_TIM_PWM_Start+0x154>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d104      	bne.n	8002bd2 <HAL_TIM_PWM_Start+0x7a>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	223e      	movs	r2, #62	; 0x3e
 8002bcc:	2102      	movs	r1, #2
 8002bce:	5499      	strb	r1, [r3, r2]
 8002bd0:	e013      	b.n	8002bfa <HAL_TIM_PWM_Start+0xa2>
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	2b04      	cmp	r3, #4
 8002bd6:	d104      	bne.n	8002be2 <HAL_TIM_PWM_Start+0x8a>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	223f      	movs	r2, #63	; 0x3f
 8002bdc:	2102      	movs	r1, #2
 8002bde:	5499      	strb	r1, [r3, r2]
 8002be0:	e00b      	b.n	8002bfa <HAL_TIM_PWM_Start+0xa2>
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	2b08      	cmp	r3, #8
 8002be6:	d104      	bne.n	8002bf2 <HAL_TIM_PWM_Start+0x9a>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2240      	movs	r2, #64	; 0x40
 8002bec:	2102      	movs	r1, #2
 8002bee:	5499      	strb	r1, [r3, r2]
 8002bf0:	e003      	b.n	8002bfa <HAL_TIM_PWM_Start+0xa2>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2241      	movs	r2, #65	; 0x41
 8002bf6:	2102      	movs	r1, #2
 8002bf8:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	6839      	ldr	r1, [r7, #0]
 8002c00:	2201      	movs	r2, #1
 8002c02:	0018      	movs	r0, r3
 8002c04:	f000 fd10 	bl	8003628 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a29      	ldr	r2, [pc, #164]	; (8002cb4 <HAL_TIM_PWM_Start+0x15c>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d00e      	beq.n	8002c30 <HAL_TIM_PWM_Start+0xd8>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a28      	ldr	r2, [pc, #160]	; (8002cb8 <HAL_TIM_PWM_Start+0x160>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d009      	beq.n	8002c30 <HAL_TIM_PWM_Start+0xd8>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a26      	ldr	r2, [pc, #152]	; (8002cbc <HAL_TIM_PWM_Start+0x164>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d004      	beq.n	8002c30 <HAL_TIM_PWM_Start+0xd8>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a25      	ldr	r2, [pc, #148]	; (8002cc0 <HAL_TIM_PWM_Start+0x168>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d101      	bne.n	8002c34 <HAL_TIM_PWM_Start+0xdc>
 8002c30:	2301      	movs	r3, #1
 8002c32:	e000      	b.n	8002c36 <HAL_TIM_PWM_Start+0xde>
 8002c34:	2300      	movs	r3, #0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d008      	beq.n	8002c4c <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	2180      	movs	r1, #128	; 0x80
 8002c46:	0209      	lsls	r1, r1, #8
 8002c48:	430a      	orrs	r2, r1
 8002c4a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a18      	ldr	r2, [pc, #96]	; (8002cb4 <HAL_TIM_PWM_Start+0x15c>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d00f      	beq.n	8002c76 <HAL_TIM_PWM_Start+0x11e>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	2380      	movs	r3, #128	; 0x80
 8002c5c:	05db      	lsls	r3, r3, #23
 8002c5e:	429a      	cmp	r2, r3
 8002c60:	d009      	beq.n	8002c76 <HAL_TIM_PWM_Start+0x11e>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a17      	ldr	r2, [pc, #92]	; (8002cc4 <HAL_TIM_PWM_Start+0x16c>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d004      	beq.n	8002c76 <HAL_TIM_PWM_Start+0x11e>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a11      	ldr	r2, [pc, #68]	; (8002cb8 <HAL_TIM_PWM_Start+0x160>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d111      	bne.n	8002c9a <HAL_TIM_PWM_Start+0x142>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	2207      	movs	r2, #7
 8002c7e:	4013      	ands	r3, r2
 8002c80:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2b06      	cmp	r3, #6
 8002c86:	d010      	beq.n	8002caa <HAL_TIM_PWM_Start+0x152>
    {
      __HAL_TIM_ENABLE(htim);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	2101      	movs	r1, #1
 8002c94:	430a      	orrs	r2, r1
 8002c96:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c98:	e007      	b.n	8002caa <HAL_TIM_PWM_Start+0x152>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2101      	movs	r1, #1
 8002ca6:	430a      	orrs	r2, r1
 8002ca8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002caa:	2300      	movs	r3, #0
}
 8002cac:	0018      	movs	r0, r3
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	b004      	add	sp, #16
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	40012c00 	.word	0x40012c00
 8002cb8:	40014000 	.word	0x40014000
 8002cbc:	40014400 	.word	0x40014400
 8002cc0:	40014800 	.word	0x40014800
 8002cc4:	40000400 	.word	0x40000400

08002cc8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b086      	sub	sp, #24
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	60f8      	str	r0, [r7, #12]
 8002cd0:	60b9      	str	r1, [r7, #8]
 8002cd2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cd4:	2317      	movs	r3, #23
 8002cd6:	18fb      	adds	r3, r7, r3
 8002cd8:	2200      	movs	r2, #0
 8002cda:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	223c      	movs	r2, #60	; 0x3c
 8002ce0:	5c9b      	ldrb	r3, [r3, r2]
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d101      	bne.n	8002cea <HAL_TIM_PWM_ConfigChannel+0x22>
 8002ce6:	2302      	movs	r3, #2
 8002ce8:	e0ad      	b.n	8002e46 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	223c      	movs	r2, #60	; 0x3c
 8002cee:	2101      	movs	r1, #1
 8002cf0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2b0c      	cmp	r3, #12
 8002cf6:	d100      	bne.n	8002cfa <HAL_TIM_PWM_ConfigChannel+0x32>
 8002cf8:	e076      	b.n	8002de8 <HAL_TIM_PWM_ConfigChannel+0x120>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2b0c      	cmp	r3, #12
 8002cfe:	d900      	bls.n	8002d02 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8002d00:	e095      	b.n	8002e2e <HAL_TIM_PWM_ConfigChannel+0x166>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2b08      	cmp	r3, #8
 8002d06:	d04e      	beq.n	8002da6 <HAL_TIM_PWM_ConfigChannel+0xde>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2b08      	cmp	r3, #8
 8002d0c:	d900      	bls.n	8002d10 <HAL_TIM_PWM_ConfigChannel+0x48>
 8002d0e:	e08e      	b.n	8002e2e <HAL_TIM_PWM_ConfigChannel+0x166>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d003      	beq.n	8002d1e <HAL_TIM_PWM_ConfigChannel+0x56>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2b04      	cmp	r3, #4
 8002d1a:	d021      	beq.n	8002d60 <HAL_TIM_PWM_ConfigChannel+0x98>
 8002d1c:	e087      	b.n	8002e2e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	68ba      	ldr	r2, [r7, #8]
 8002d24:	0011      	movs	r1, r2
 8002d26:	0018      	movs	r0, r3
 8002d28:	f000 f9e8 	bl	80030fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	699a      	ldr	r2, [r3, #24]
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	2108      	movs	r1, #8
 8002d38:	430a      	orrs	r2, r1
 8002d3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	699a      	ldr	r2, [r3, #24]
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	2104      	movs	r1, #4
 8002d48:	438a      	bics	r2, r1
 8002d4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	6999      	ldr	r1, [r3, #24]
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	691a      	ldr	r2, [r3, #16]
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	430a      	orrs	r2, r1
 8002d5c:	619a      	str	r2, [r3, #24]
      break;
 8002d5e:	e06b      	b.n	8002e38 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	68ba      	ldr	r2, [r7, #8]
 8002d66:	0011      	movs	r1, r2
 8002d68:	0018      	movs	r0, r3
 8002d6a:	f000 fa4f 	bl	800320c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	699a      	ldr	r2, [r3, #24]
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	2180      	movs	r1, #128	; 0x80
 8002d7a:	0109      	lsls	r1, r1, #4
 8002d7c:	430a      	orrs	r2, r1
 8002d7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	699a      	ldr	r2, [r3, #24]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4931      	ldr	r1, [pc, #196]	; (8002e50 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002d8c:	400a      	ands	r2, r1
 8002d8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	6999      	ldr	r1, [r3, #24]
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	691b      	ldr	r3, [r3, #16]
 8002d9a:	021a      	lsls	r2, r3, #8
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	430a      	orrs	r2, r1
 8002da2:	619a      	str	r2, [r3, #24]
      break;
 8002da4:	e048      	b.n	8002e38 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	68ba      	ldr	r2, [r7, #8]
 8002dac:	0011      	movs	r1, r2
 8002dae:	0018      	movs	r0, r3
 8002db0:	f000 fab0 	bl	8003314 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	69da      	ldr	r2, [r3, #28]
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	2108      	movs	r1, #8
 8002dc0:	430a      	orrs	r2, r1
 8002dc2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	69da      	ldr	r2, [r3, #28]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	2104      	movs	r1, #4
 8002dd0:	438a      	bics	r2, r1
 8002dd2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	69d9      	ldr	r1, [r3, #28]
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	691a      	ldr	r2, [r3, #16]
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	430a      	orrs	r2, r1
 8002de4:	61da      	str	r2, [r3, #28]
      break;
 8002de6:	e027      	b.n	8002e38 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	68ba      	ldr	r2, [r7, #8]
 8002dee:	0011      	movs	r1, r2
 8002df0:	0018      	movs	r0, r3
 8002df2:	f000 fb15 	bl	8003420 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	69da      	ldr	r2, [r3, #28]
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	2180      	movs	r1, #128	; 0x80
 8002e02:	0109      	lsls	r1, r1, #4
 8002e04:	430a      	orrs	r2, r1
 8002e06:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	69da      	ldr	r2, [r3, #28]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	490f      	ldr	r1, [pc, #60]	; (8002e50 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002e14:	400a      	ands	r2, r1
 8002e16:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	69d9      	ldr	r1, [r3, #28]
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	691b      	ldr	r3, [r3, #16]
 8002e22:	021a      	lsls	r2, r3, #8
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	61da      	str	r2, [r3, #28]
      break;
 8002e2c:	e004      	b.n	8002e38 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8002e2e:	2317      	movs	r3, #23
 8002e30:	18fb      	adds	r3, r7, r3
 8002e32:	2201      	movs	r2, #1
 8002e34:	701a      	strb	r2, [r3, #0]
      break;
 8002e36:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	223c      	movs	r2, #60	; 0x3c
 8002e3c:	2100      	movs	r1, #0
 8002e3e:	5499      	strb	r1, [r3, r2]

  return status;
 8002e40:	2317      	movs	r3, #23
 8002e42:	18fb      	adds	r3, r7, r3
 8002e44:	781b      	ldrb	r3, [r3, #0]
}
 8002e46:	0018      	movs	r0, r3
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	b006      	add	sp, #24
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	46c0      	nop			; (mov r8, r8)
 8002e50:	fffffbff 	.word	0xfffffbff

08002e54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e5e:	230f      	movs	r3, #15
 8002e60:	18fb      	adds	r3, r7, r3
 8002e62:	2200      	movs	r2, #0
 8002e64:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	223c      	movs	r2, #60	; 0x3c
 8002e6a:	5c9b      	ldrb	r3, [r3, r2]
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d101      	bne.n	8002e74 <HAL_TIM_ConfigClockSource+0x20>
 8002e70:	2302      	movs	r3, #2
 8002e72:	e0bc      	b.n	8002fee <HAL_TIM_ConfigClockSource+0x19a>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	223c      	movs	r2, #60	; 0x3c
 8002e78:	2101      	movs	r1, #1
 8002e7a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	223d      	movs	r2, #61	; 0x3d
 8002e80:	2102      	movs	r1, #2
 8002e82:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	2277      	movs	r2, #119	; 0x77
 8002e90:	4393      	bics	r3, r2
 8002e92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	4a58      	ldr	r2, [pc, #352]	; (8002ff8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002e98:	4013      	ands	r3, r2
 8002e9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	68ba      	ldr	r2, [r7, #8]
 8002ea2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	2280      	movs	r2, #128	; 0x80
 8002eaa:	0192      	lsls	r2, r2, #6
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d040      	beq.n	8002f32 <HAL_TIM_ConfigClockSource+0xde>
 8002eb0:	2280      	movs	r2, #128	; 0x80
 8002eb2:	0192      	lsls	r2, r2, #6
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d900      	bls.n	8002eba <HAL_TIM_ConfigClockSource+0x66>
 8002eb8:	e088      	b.n	8002fcc <HAL_TIM_ConfigClockSource+0x178>
 8002eba:	2280      	movs	r2, #128	; 0x80
 8002ebc:	0152      	lsls	r2, r2, #5
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d100      	bne.n	8002ec4 <HAL_TIM_ConfigClockSource+0x70>
 8002ec2:	e088      	b.n	8002fd6 <HAL_TIM_ConfigClockSource+0x182>
 8002ec4:	2280      	movs	r2, #128	; 0x80
 8002ec6:	0152      	lsls	r2, r2, #5
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d900      	bls.n	8002ece <HAL_TIM_ConfigClockSource+0x7a>
 8002ecc:	e07e      	b.n	8002fcc <HAL_TIM_ConfigClockSource+0x178>
 8002ece:	2b70      	cmp	r3, #112	; 0x70
 8002ed0:	d018      	beq.n	8002f04 <HAL_TIM_ConfigClockSource+0xb0>
 8002ed2:	d900      	bls.n	8002ed6 <HAL_TIM_ConfigClockSource+0x82>
 8002ed4:	e07a      	b.n	8002fcc <HAL_TIM_ConfigClockSource+0x178>
 8002ed6:	2b60      	cmp	r3, #96	; 0x60
 8002ed8:	d04f      	beq.n	8002f7a <HAL_TIM_ConfigClockSource+0x126>
 8002eda:	d900      	bls.n	8002ede <HAL_TIM_ConfigClockSource+0x8a>
 8002edc:	e076      	b.n	8002fcc <HAL_TIM_ConfigClockSource+0x178>
 8002ede:	2b50      	cmp	r3, #80	; 0x50
 8002ee0:	d03b      	beq.n	8002f5a <HAL_TIM_ConfigClockSource+0x106>
 8002ee2:	d900      	bls.n	8002ee6 <HAL_TIM_ConfigClockSource+0x92>
 8002ee4:	e072      	b.n	8002fcc <HAL_TIM_ConfigClockSource+0x178>
 8002ee6:	2b40      	cmp	r3, #64	; 0x40
 8002ee8:	d057      	beq.n	8002f9a <HAL_TIM_ConfigClockSource+0x146>
 8002eea:	d900      	bls.n	8002eee <HAL_TIM_ConfigClockSource+0x9a>
 8002eec:	e06e      	b.n	8002fcc <HAL_TIM_ConfigClockSource+0x178>
 8002eee:	2b30      	cmp	r3, #48	; 0x30
 8002ef0:	d063      	beq.n	8002fba <HAL_TIM_ConfigClockSource+0x166>
 8002ef2:	d86b      	bhi.n	8002fcc <HAL_TIM_ConfigClockSource+0x178>
 8002ef4:	2b20      	cmp	r3, #32
 8002ef6:	d060      	beq.n	8002fba <HAL_TIM_ConfigClockSource+0x166>
 8002ef8:	d868      	bhi.n	8002fcc <HAL_TIM_ConfigClockSource+0x178>
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d05d      	beq.n	8002fba <HAL_TIM_ConfigClockSource+0x166>
 8002efe:	2b10      	cmp	r3, #16
 8002f00:	d05b      	beq.n	8002fba <HAL_TIM_ConfigClockSource+0x166>
 8002f02:	e063      	b.n	8002fcc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6818      	ldr	r0, [r3, #0]
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	6899      	ldr	r1, [r3, #8]
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	685a      	ldr	r2, [r3, #4]
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	f000 fb68 	bl	80035e8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	2277      	movs	r2, #119	; 0x77
 8002f24:	4313      	orrs	r3, r2
 8002f26:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	68ba      	ldr	r2, [r7, #8]
 8002f2e:	609a      	str	r2, [r3, #8]
      break;
 8002f30:	e052      	b.n	8002fd8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6818      	ldr	r0, [r3, #0]
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	6899      	ldr	r1, [r3, #8]
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	685a      	ldr	r2, [r3, #4]
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	68db      	ldr	r3, [r3, #12]
 8002f42:	f000 fb51 	bl	80035e8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	689a      	ldr	r2, [r3, #8]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2180      	movs	r1, #128	; 0x80
 8002f52:	01c9      	lsls	r1, r1, #7
 8002f54:	430a      	orrs	r2, r1
 8002f56:	609a      	str	r2, [r3, #8]
      break;
 8002f58:	e03e      	b.n	8002fd8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6818      	ldr	r0, [r3, #0]
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	6859      	ldr	r1, [r3, #4]
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	68db      	ldr	r3, [r3, #12]
 8002f66:	001a      	movs	r2, r3
 8002f68:	f000 fac4 	bl	80034f4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2150      	movs	r1, #80	; 0x50
 8002f72:	0018      	movs	r0, r3
 8002f74:	f000 fb1e 	bl	80035b4 <TIM_ITRx_SetConfig>
      break;
 8002f78:	e02e      	b.n	8002fd8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6818      	ldr	r0, [r3, #0]
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	6859      	ldr	r1, [r3, #4]
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	68db      	ldr	r3, [r3, #12]
 8002f86:	001a      	movs	r2, r3
 8002f88:	f000 fae2 	bl	8003550 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	2160      	movs	r1, #96	; 0x60
 8002f92:	0018      	movs	r0, r3
 8002f94:	f000 fb0e 	bl	80035b4 <TIM_ITRx_SetConfig>
      break;
 8002f98:	e01e      	b.n	8002fd8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6818      	ldr	r0, [r3, #0]
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	6859      	ldr	r1, [r3, #4]
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	68db      	ldr	r3, [r3, #12]
 8002fa6:	001a      	movs	r2, r3
 8002fa8:	f000 faa4 	bl	80034f4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	2140      	movs	r1, #64	; 0x40
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	f000 fafe 	bl	80035b4 <TIM_ITRx_SetConfig>
      break;
 8002fb8:	e00e      	b.n	8002fd8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	0019      	movs	r1, r3
 8002fc4:	0010      	movs	r0, r2
 8002fc6:	f000 faf5 	bl	80035b4 <TIM_ITRx_SetConfig>
      break;
 8002fca:	e005      	b.n	8002fd8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002fcc:	230f      	movs	r3, #15
 8002fce:	18fb      	adds	r3, r7, r3
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	701a      	strb	r2, [r3, #0]
      break;
 8002fd4:	e000      	b.n	8002fd8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002fd6:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	223d      	movs	r2, #61	; 0x3d
 8002fdc:	2101      	movs	r1, #1
 8002fde:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	223c      	movs	r2, #60	; 0x3c
 8002fe4:	2100      	movs	r1, #0
 8002fe6:	5499      	strb	r1, [r3, r2]

  return status;
 8002fe8:	230f      	movs	r3, #15
 8002fea:	18fb      	adds	r3, r7, r3
 8002fec:	781b      	ldrb	r3, [r3, #0]
}
 8002fee:	0018      	movs	r0, r3
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	b004      	add	sp, #16
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	46c0      	nop			; (mov r8, r8)
 8002ff8:	ffff00ff 	.word	0xffff00ff

08002ffc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	4a34      	ldr	r2, [pc, #208]	; (80030e0 <TIM_Base_SetConfig+0xe4>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d008      	beq.n	8003026 <TIM_Base_SetConfig+0x2a>
 8003014:	687a      	ldr	r2, [r7, #4]
 8003016:	2380      	movs	r3, #128	; 0x80
 8003018:	05db      	lsls	r3, r3, #23
 800301a:	429a      	cmp	r2, r3
 800301c:	d003      	beq.n	8003026 <TIM_Base_SetConfig+0x2a>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4a30      	ldr	r2, [pc, #192]	; (80030e4 <TIM_Base_SetConfig+0xe8>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d108      	bne.n	8003038 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2270      	movs	r2, #112	; 0x70
 800302a:	4393      	bics	r3, r2
 800302c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	68fa      	ldr	r2, [r7, #12]
 8003034:	4313      	orrs	r3, r2
 8003036:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	4a29      	ldr	r2, [pc, #164]	; (80030e0 <TIM_Base_SetConfig+0xe4>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d018      	beq.n	8003072 <TIM_Base_SetConfig+0x76>
 8003040:	687a      	ldr	r2, [r7, #4]
 8003042:	2380      	movs	r3, #128	; 0x80
 8003044:	05db      	lsls	r3, r3, #23
 8003046:	429a      	cmp	r2, r3
 8003048:	d013      	beq.n	8003072 <TIM_Base_SetConfig+0x76>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4a25      	ldr	r2, [pc, #148]	; (80030e4 <TIM_Base_SetConfig+0xe8>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d00f      	beq.n	8003072 <TIM_Base_SetConfig+0x76>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4a24      	ldr	r2, [pc, #144]	; (80030e8 <TIM_Base_SetConfig+0xec>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d00b      	beq.n	8003072 <TIM_Base_SetConfig+0x76>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	4a23      	ldr	r2, [pc, #140]	; (80030ec <TIM_Base_SetConfig+0xf0>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d007      	beq.n	8003072 <TIM_Base_SetConfig+0x76>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a22      	ldr	r2, [pc, #136]	; (80030f0 <TIM_Base_SetConfig+0xf4>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d003      	beq.n	8003072 <TIM_Base_SetConfig+0x76>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a21      	ldr	r2, [pc, #132]	; (80030f4 <TIM_Base_SetConfig+0xf8>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d108      	bne.n	8003084 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	4a20      	ldr	r2, [pc, #128]	; (80030f8 <TIM_Base_SetConfig+0xfc>)
 8003076:	4013      	ands	r3, r2
 8003078:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	68db      	ldr	r3, [r3, #12]
 800307e:	68fa      	ldr	r2, [r7, #12]
 8003080:	4313      	orrs	r3, r2
 8003082:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2280      	movs	r2, #128	; 0x80
 8003088:	4393      	bics	r3, r2
 800308a:	001a      	movs	r2, r3
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	695b      	ldr	r3, [r3, #20]
 8003090:	4313      	orrs	r3, r2
 8003092:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	68fa      	ldr	r2, [r7, #12]
 8003098:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	689a      	ldr	r2, [r3, #8]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4a0c      	ldr	r2, [pc, #48]	; (80030e0 <TIM_Base_SetConfig+0xe4>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d00b      	beq.n	80030ca <TIM_Base_SetConfig+0xce>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	4a0d      	ldr	r2, [pc, #52]	; (80030ec <TIM_Base_SetConfig+0xf0>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d007      	beq.n	80030ca <TIM_Base_SetConfig+0xce>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	4a0c      	ldr	r2, [pc, #48]	; (80030f0 <TIM_Base_SetConfig+0xf4>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d003      	beq.n	80030ca <TIM_Base_SetConfig+0xce>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	4a0b      	ldr	r2, [pc, #44]	; (80030f4 <TIM_Base_SetConfig+0xf8>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d103      	bne.n	80030d2 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	691a      	ldr	r2, [r3, #16]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2201      	movs	r2, #1
 80030d6:	615a      	str	r2, [r3, #20]
}
 80030d8:	46c0      	nop			; (mov r8, r8)
 80030da:	46bd      	mov	sp, r7
 80030dc:	b004      	add	sp, #16
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	40012c00 	.word	0x40012c00
 80030e4:	40000400 	.word	0x40000400
 80030e8:	40002000 	.word	0x40002000
 80030ec:	40014000 	.word	0x40014000
 80030f0:	40014400 	.word	0x40014400
 80030f4:	40014800 	.word	0x40014800
 80030f8:	fffffcff 	.word	0xfffffcff

080030fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b086      	sub	sp, #24
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
 8003104:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6a1b      	ldr	r3, [r3, #32]
 800310a:	2201      	movs	r2, #1
 800310c:	4393      	bics	r3, r2
 800310e:	001a      	movs	r2, r3
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6a1b      	ldr	r3, [r3, #32]
 8003118:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	699b      	ldr	r3, [r3, #24]
 8003124:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2270      	movs	r2, #112	; 0x70
 800312a:	4393      	bics	r3, r2
 800312c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	2203      	movs	r2, #3
 8003132:	4393      	bics	r3, r2
 8003134:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	68fa      	ldr	r2, [r7, #12]
 800313c:	4313      	orrs	r3, r2
 800313e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	2202      	movs	r2, #2
 8003144:	4393      	bics	r3, r2
 8003146:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	697a      	ldr	r2, [r7, #20]
 800314e:	4313      	orrs	r3, r2
 8003150:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4a27      	ldr	r2, [pc, #156]	; (80031f4 <TIM_OC1_SetConfig+0xf8>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d00b      	beq.n	8003172 <TIM_OC1_SetConfig+0x76>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	4a26      	ldr	r2, [pc, #152]	; (80031f8 <TIM_OC1_SetConfig+0xfc>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d007      	beq.n	8003172 <TIM_OC1_SetConfig+0x76>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4a25      	ldr	r2, [pc, #148]	; (80031fc <TIM_OC1_SetConfig+0x100>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d003      	beq.n	8003172 <TIM_OC1_SetConfig+0x76>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	4a24      	ldr	r2, [pc, #144]	; (8003200 <TIM_OC1_SetConfig+0x104>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d10c      	bne.n	800318c <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	2208      	movs	r2, #8
 8003176:	4393      	bics	r3, r2
 8003178:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	68db      	ldr	r3, [r3, #12]
 800317e:	697a      	ldr	r2, [r7, #20]
 8003180:	4313      	orrs	r3, r2
 8003182:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	2204      	movs	r2, #4
 8003188:	4393      	bics	r3, r2
 800318a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	4a19      	ldr	r2, [pc, #100]	; (80031f4 <TIM_OC1_SetConfig+0xf8>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d00b      	beq.n	80031ac <TIM_OC1_SetConfig+0xb0>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	4a18      	ldr	r2, [pc, #96]	; (80031f8 <TIM_OC1_SetConfig+0xfc>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d007      	beq.n	80031ac <TIM_OC1_SetConfig+0xb0>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	4a17      	ldr	r2, [pc, #92]	; (80031fc <TIM_OC1_SetConfig+0x100>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d003      	beq.n	80031ac <TIM_OC1_SetConfig+0xb0>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	4a16      	ldr	r2, [pc, #88]	; (8003200 <TIM_OC1_SetConfig+0x104>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d111      	bne.n	80031d0 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	4a15      	ldr	r2, [pc, #84]	; (8003204 <TIM_OC1_SetConfig+0x108>)
 80031b0:	4013      	ands	r3, r2
 80031b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	4a14      	ldr	r2, [pc, #80]	; (8003208 <TIM_OC1_SetConfig+0x10c>)
 80031b8:	4013      	ands	r3, r2
 80031ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	695b      	ldr	r3, [r3, #20]
 80031c0:	693a      	ldr	r2, [r7, #16]
 80031c2:	4313      	orrs	r3, r2
 80031c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	699b      	ldr	r3, [r3, #24]
 80031ca:	693a      	ldr	r2, [r7, #16]
 80031cc:	4313      	orrs	r3, r2
 80031ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	693a      	ldr	r2, [r7, #16]
 80031d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	68fa      	ldr	r2, [r7, #12]
 80031da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	685a      	ldr	r2, [r3, #4]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	697a      	ldr	r2, [r7, #20]
 80031e8:	621a      	str	r2, [r3, #32]
}
 80031ea:	46c0      	nop			; (mov r8, r8)
 80031ec:	46bd      	mov	sp, r7
 80031ee:	b006      	add	sp, #24
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	46c0      	nop			; (mov r8, r8)
 80031f4:	40012c00 	.word	0x40012c00
 80031f8:	40014000 	.word	0x40014000
 80031fc:	40014400 	.word	0x40014400
 8003200:	40014800 	.word	0x40014800
 8003204:	fffffeff 	.word	0xfffffeff
 8003208:	fffffdff 	.word	0xfffffdff

0800320c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b086      	sub	sp, #24
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
 8003214:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6a1b      	ldr	r3, [r3, #32]
 800321a:	2210      	movs	r2, #16
 800321c:	4393      	bics	r3, r2
 800321e:	001a      	movs	r2, r3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6a1b      	ldr	r3, [r3, #32]
 8003228:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	699b      	ldr	r3, [r3, #24]
 8003234:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	4a2e      	ldr	r2, [pc, #184]	; (80032f4 <TIM_OC2_SetConfig+0xe8>)
 800323a:	4013      	ands	r3, r2
 800323c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	4a2d      	ldr	r2, [pc, #180]	; (80032f8 <TIM_OC2_SetConfig+0xec>)
 8003242:	4013      	ands	r3, r2
 8003244:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	021b      	lsls	r3, r3, #8
 800324c:	68fa      	ldr	r2, [r7, #12]
 800324e:	4313      	orrs	r3, r2
 8003250:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	2220      	movs	r2, #32
 8003256:	4393      	bics	r3, r2
 8003258:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	011b      	lsls	r3, r3, #4
 8003260:	697a      	ldr	r2, [r7, #20]
 8003262:	4313      	orrs	r3, r2
 8003264:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4a24      	ldr	r2, [pc, #144]	; (80032fc <TIM_OC2_SetConfig+0xf0>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d10d      	bne.n	800328a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	2280      	movs	r2, #128	; 0x80
 8003272:	4393      	bics	r3, r2
 8003274:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	011b      	lsls	r3, r3, #4
 800327c:	697a      	ldr	r2, [r7, #20]
 800327e:	4313      	orrs	r3, r2
 8003280:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003282:	697b      	ldr	r3, [r7, #20]
 8003284:	2240      	movs	r2, #64	; 0x40
 8003286:	4393      	bics	r3, r2
 8003288:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a1b      	ldr	r2, [pc, #108]	; (80032fc <TIM_OC2_SetConfig+0xf0>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d00b      	beq.n	80032aa <TIM_OC2_SetConfig+0x9e>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a1a      	ldr	r2, [pc, #104]	; (8003300 <TIM_OC2_SetConfig+0xf4>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d007      	beq.n	80032aa <TIM_OC2_SetConfig+0x9e>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4a19      	ldr	r2, [pc, #100]	; (8003304 <TIM_OC2_SetConfig+0xf8>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d003      	beq.n	80032aa <TIM_OC2_SetConfig+0x9e>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4a18      	ldr	r2, [pc, #96]	; (8003308 <TIM_OC2_SetConfig+0xfc>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d113      	bne.n	80032d2 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	4a17      	ldr	r2, [pc, #92]	; (800330c <TIM_OC2_SetConfig+0x100>)
 80032ae:	4013      	ands	r3, r2
 80032b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	4a16      	ldr	r2, [pc, #88]	; (8003310 <TIM_OC2_SetConfig+0x104>)
 80032b6:	4013      	ands	r3, r2
 80032b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	695b      	ldr	r3, [r3, #20]
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	693a      	ldr	r2, [r7, #16]
 80032c2:	4313      	orrs	r3, r2
 80032c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	699b      	ldr	r3, [r3, #24]
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	693a      	ldr	r2, [r7, #16]
 80032ce:	4313      	orrs	r3, r2
 80032d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	693a      	ldr	r2, [r7, #16]
 80032d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	68fa      	ldr	r2, [r7, #12]
 80032dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	685a      	ldr	r2, [r3, #4]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	697a      	ldr	r2, [r7, #20]
 80032ea:	621a      	str	r2, [r3, #32]
}
 80032ec:	46c0      	nop			; (mov r8, r8)
 80032ee:	46bd      	mov	sp, r7
 80032f0:	b006      	add	sp, #24
 80032f2:	bd80      	pop	{r7, pc}
 80032f4:	ffff8fff 	.word	0xffff8fff
 80032f8:	fffffcff 	.word	0xfffffcff
 80032fc:	40012c00 	.word	0x40012c00
 8003300:	40014000 	.word	0x40014000
 8003304:	40014400 	.word	0x40014400
 8003308:	40014800 	.word	0x40014800
 800330c:	fffffbff 	.word	0xfffffbff
 8003310:	fffff7ff 	.word	0xfffff7ff

08003314 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b086      	sub	sp, #24
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6a1b      	ldr	r3, [r3, #32]
 8003322:	4a35      	ldr	r2, [pc, #212]	; (80033f8 <TIM_OC3_SetConfig+0xe4>)
 8003324:	401a      	ands	r2, r3
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6a1b      	ldr	r3, [r3, #32]
 800332e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	69db      	ldr	r3, [r3, #28]
 800333a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2270      	movs	r2, #112	; 0x70
 8003340:	4393      	bics	r3, r2
 8003342:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2203      	movs	r2, #3
 8003348:	4393      	bics	r3, r2
 800334a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	68fa      	ldr	r2, [r7, #12]
 8003352:	4313      	orrs	r3, r2
 8003354:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	4a28      	ldr	r2, [pc, #160]	; (80033fc <TIM_OC3_SetConfig+0xe8>)
 800335a:	4013      	ands	r3, r2
 800335c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	021b      	lsls	r3, r3, #8
 8003364:	697a      	ldr	r2, [r7, #20]
 8003366:	4313      	orrs	r3, r2
 8003368:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	4a24      	ldr	r2, [pc, #144]	; (8003400 <TIM_OC3_SetConfig+0xec>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d10d      	bne.n	800338e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	4a23      	ldr	r2, [pc, #140]	; (8003404 <TIM_OC3_SetConfig+0xf0>)
 8003376:	4013      	ands	r3, r2
 8003378:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	68db      	ldr	r3, [r3, #12]
 800337e:	021b      	lsls	r3, r3, #8
 8003380:	697a      	ldr	r2, [r7, #20]
 8003382:	4313      	orrs	r3, r2
 8003384:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	4a1f      	ldr	r2, [pc, #124]	; (8003408 <TIM_OC3_SetConfig+0xf4>)
 800338a:	4013      	ands	r3, r2
 800338c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	4a1b      	ldr	r2, [pc, #108]	; (8003400 <TIM_OC3_SetConfig+0xec>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d00b      	beq.n	80033ae <TIM_OC3_SetConfig+0x9a>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a1c      	ldr	r2, [pc, #112]	; (800340c <TIM_OC3_SetConfig+0xf8>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d007      	beq.n	80033ae <TIM_OC3_SetConfig+0x9a>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4a1b      	ldr	r2, [pc, #108]	; (8003410 <TIM_OC3_SetConfig+0xfc>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d003      	beq.n	80033ae <TIM_OC3_SetConfig+0x9a>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a1a      	ldr	r2, [pc, #104]	; (8003414 <TIM_OC3_SetConfig+0x100>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d113      	bne.n	80033d6 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	4a19      	ldr	r2, [pc, #100]	; (8003418 <TIM_OC3_SetConfig+0x104>)
 80033b2:	4013      	ands	r3, r2
 80033b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	4a18      	ldr	r2, [pc, #96]	; (800341c <TIM_OC3_SetConfig+0x108>)
 80033ba:	4013      	ands	r3, r2
 80033bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	695b      	ldr	r3, [r3, #20]
 80033c2:	011b      	lsls	r3, r3, #4
 80033c4:	693a      	ldr	r2, [r7, #16]
 80033c6:	4313      	orrs	r3, r2
 80033c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	699b      	ldr	r3, [r3, #24]
 80033ce:	011b      	lsls	r3, r3, #4
 80033d0:	693a      	ldr	r2, [r7, #16]
 80033d2:	4313      	orrs	r3, r2
 80033d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	693a      	ldr	r2, [r7, #16]
 80033da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	68fa      	ldr	r2, [r7, #12]
 80033e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	685a      	ldr	r2, [r3, #4]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	697a      	ldr	r2, [r7, #20]
 80033ee:	621a      	str	r2, [r3, #32]
}
 80033f0:	46c0      	nop			; (mov r8, r8)
 80033f2:	46bd      	mov	sp, r7
 80033f4:	b006      	add	sp, #24
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	fffffeff 	.word	0xfffffeff
 80033fc:	fffffdff 	.word	0xfffffdff
 8003400:	40012c00 	.word	0x40012c00
 8003404:	fffff7ff 	.word	0xfffff7ff
 8003408:	fffffbff 	.word	0xfffffbff
 800340c:	40014000 	.word	0x40014000
 8003410:	40014400 	.word	0x40014400
 8003414:	40014800 	.word	0x40014800
 8003418:	ffffefff 	.word	0xffffefff
 800341c:	ffffdfff 	.word	0xffffdfff

08003420 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b086      	sub	sp, #24
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
 8003428:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6a1b      	ldr	r3, [r3, #32]
 800342e:	4a28      	ldr	r2, [pc, #160]	; (80034d0 <TIM_OC4_SetConfig+0xb0>)
 8003430:	401a      	ands	r2, r3
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a1b      	ldr	r3, [r3, #32]
 800343a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	69db      	ldr	r3, [r3, #28]
 8003446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	4a22      	ldr	r2, [pc, #136]	; (80034d4 <TIM_OC4_SetConfig+0xb4>)
 800344c:	4013      	ands	r3, r2
 800344e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	4a21      	ldr	r2, [pc, #132]	; (80034d8 <TIM_OC4_SetConfig+0xb8>)
 8003454:	4013      	ands	r3, r2
 8003456:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	021b      	lsls	r3, r3, #8
 800345e:	68fa      	ldr	r2, [r7, #12]
 8003460:	4313      	orrs	r3, r2
 8003462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	4a1d      	ldr	r2, [pc, #116]	; (80034dc <TIM_OC4_SetConfig+0xbc>)
 8003468:	4013      	ands	r3, r2
 800346a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	031b      	lsls	r3, r3, #12
 8003472:	693a      	ldr	r2, [r7, #16]
 8003474:	4313      	orrs	r3, r2
 8003476:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	4a19      	ldr	r2, [pc, #100]	; (80034e0 <TIM_OC4_SetConfig+0xc0>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d00b      	beq.n	8003498 <TIM_OC4_SetConfig+0x78>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	4a18      	ldr	r2, [pc, #96]	; (80034e4 <TIM_OC4_SetConfig+0xc4>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d007      	beq.n	8003498 <TIM_OC4_SetConfig+0x78>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	4a17      	ldr	r2, [pc, #92]	; (80034e8 <TIM_OC4_SetConfig+0xc8>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d003      	beq.n	8003498 <TIM_OC4_SetConfig+0x78>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	4a16      	ldr	r2, [pc, #88]	; (80034ec <TIM_OC4_SetConfig+0xcc>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d109      	bne.n	80034ac <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	4a15      	ldr	r2, [pc, #84]	; (80034f0 <TIM_OC4_SetConfig+0xd0>)
 800349c:	4013      	ands	r3, r2
 800349e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	695b      	ldr	r3, [r3, #20]
 80034a4:	019b      	lsls	r3, r3, #6
 80034a6:	697a      	ldr	r2, [r7, #20]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	697a      	ldr	r2, [r7, #20]
 80034b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	68fa      	ldr	r2, [r7, #12]
 80034b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	685a      	ldr	r2, [r3, #4]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	693a      	ldr	r2, [r7, #16]
 80034c4:	621a      	str	r2, [r3, #32]
}
 80034c6:	46c0      	nop			; (mov r8, r8)
 80034c8:	46bd      	mov	sp, r7
 80034ca:	b006      	add	sp, #24
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	46c0      	nop			; (mov r8, r8)
 80034d0:	ffffefff 	.word	0xffffefff
 80034d4:	ffff8fff 	.word	0xffff8fff
 80034d8:	fffffcff 	.word	0xfffffcff
 80034dc:	ffffdfff 	.word	0xffffdfff
 80034e0:	40012c00 	.word	0x40012c00
 80034e4:	40014000 	.word	0x40014000
 80034e8:	40014400 	.word	0x40014400
 80034ec:	40014800 	.word	0x40014800
 80034f0:	ffffbfff 	.word	0xffffbfff

080034f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b086      	sub	sp, #24
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	60f8      	str	r0, [r7, #12]
 80034fc:	60b9      	str	r1, [r7, #8]
 80034fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6a1b      	ldr	r3, [r3, #32]
 8003504:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	6a1b      	ldr	r3, [r3, #32]
 800350a:	2201      	movs	r2, #1
 800350c:	4393      	bics	r3, r2
 800350e:	001a      	movs	r2, r3
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	699b      	ldr	r3, [r3, #24]
 8003518:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	22f0      	movs	r2, #240	; 0xf0
 800351e:	4393      	bics	r3, r2
 8003520:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	011b      	lsls	r3, r3, #4
 8003526:	693a      	ldr	r2, [r7, #16]
 8003528:	4313      	orrs	r3, r2
 800352a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	220a      	movs	r2, #10
 8003530:	4393      	bics	r3, r2
 8003532:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003534:	697a      	ldr	r2, [r7, #20]
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	4313      	orrs	r3, r2
 800353a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	693a      	ldr	r2, [r7, #16]
 8003540:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	697a      	ldr	r2, [r7, #20]
 8003546:	621a      	str	r2, [r3, #32]
}
 8003548:	46c0      	nop			; (mov r8, r8)
 800354a:	46bd      	mov	sp, r7
 800354c:	b006      	add	sp, #24
 800354e:	bd80      	pop	{r7, pc}

08003550 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b086      	sub	sp, #24
 8003554:	af00      	add	r7, sp, #0
 8003556:	60f8      	str	r0, [r7, #12]
 8003558:	60b9      	str	r1, [r7, #8]
 800355a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6a1b      	ldr	r3, [r3, #32]
 8003560:	2210      	movs	r2, #16
 8003562:	4393      	bics	r3, r2
 8003564:	001a      	movs	r2, r3
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	699b      	ldr	r3, [r3, #24]
 800356e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	6a1b      	ldr	r3, [r3, #32]
 8003574:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	4a0d      	ldr	r2, [pc, #52]	; (80035b0 <TIM_TI2_ConfigInputStage+0x60>)
 800357a:	4013      	ands	r3, r2
 800357c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	031b      	lsls	r3, r3, #12
 8003582:	697a      	ldr	r2, [r7, #20]
 8003584:	4313      	orrs	r3, r2
 8003586:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	22a0      	movs	r2, #160	; 0xa0
 800358c:	4393      	bics	r3, r2
 800358e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	011b      	lsls	r3, r3, #4
 8003594:	693a      	ldr	r2, [r7, #16]
 8003596:	4313      	orrs	r3, r2
 8003598:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	697a      	ldr	r2, [r7, #20]
 800359e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	693a      	ldr	r2, [r7, #16]
 80035a4:	621a      	str	r2, [r3, #32]
}
 80035a6:	46c0      	nop			; (mov r8, r8)
 80035a8:	46bd      	mov	sp, r7
 80035aa:	b006      	add	sp, #24
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	46c0      	nop			; (mov r8, r8)
 80035b0:	ffff0fff 	.word	0xffff0fff

080035b4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b084      	sub	sp, #16
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
 80035bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2270      	movs	r2, #112	; 0x70
 80035c8:	4393      	bics	r3, r2
 80035ca:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80035cc:	683a      	ldr	r2, [r7, #0]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	2207      	movs	r2, #7
 80035d4:	4313      	orrs	r3, r2
 80035d6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	68fa      	ldr	r2, [r7, #12]
 80035dc:	609a      	str	r2, [r3, #8]
}
 80035de:	46c0      	nop			; (mov r8, r8)
 80035e0:	46bd      	mov	sp, r7
 80035e2:	b004      	add	sp, #16
 80035e4:	bd80      	pop	{r7, pc}
	...

080035e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b086      	sub	sp, #24
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	60f8      	str	r0, [r7, #12]
 80035f0:	60b9      	str	r1, [r7, #8]
 80035f2:	607a      	str	r2, [r7, #4]
 80035f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	4a09      	ldr	r2, [pc, #36]	; (8003624 <TIM_ETR_SetConfig+0x3c>)
 8003600:	4013      	ands	r3, r2
 8003602:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	021a      	lsls	r2, r3, #8
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	431a      	orrs	r2, r3
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	4313      	orrs	r3, r2
 8003610:	697a      	ldr	r2, [r7, #20]
 8003612:	4313      	orrs	r3, r2
 8003614:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	697a      	ldr	r2, [r7, #20]
 800361a:	609a      	str	r2, [r3, #8]
}
 800361c:	46c0      	nop			; (mov r8, r8)
 800361e:	46bd      	mov	sp, r7
 8003620:	b006      	add	sp, #24
 8003622:	bd80      	pop	{r7, pc}
 8003624:	ffff00ff 	.word	0xffff00ff

08003628 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b086      	sub	sp, #24
 800362c:	af00      	add	r7, sp, #0
 800362e:	60f8      	str	r0, [r7, #12]
 8003630:	60b9      	str	r1, [r7, #8]
 8003632:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	221f      	movs	r2, #31
 8003638:	4013      	ands	r3, r2
 800363a:	2201      	movs	r2, #1
 800363c:	409a      	lsls	r2, r3
 800363e:	0013      	movs	r3, r2
 8003640:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	6a1b      	ldr	r3, [r3, #32]
 8003646:	697a      	ldr	r2, [r7, #20]
 8003648:	43d2      	mvns	r2, r2
 800364a:	401a      	ands	r2, r3
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	6a1a      	ldr	r2, [r3, #32]
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	211f      	movs	r1, #31
 8003658:	400b      	ands	r3, r1
 800365a:	6879      	ldr	r1, [r7, #4]
 800365c:	4099      	lsls	r1, r3
 800365e:	000b      	movs	r3, r1
 8003660:	431a      	orrs	r2, r3
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	621a      	str	r2, [r3, #32]
}
 8003666:	46c0      	nop			; (mov r8, r8)
 8003668:	46bd      	mov	sp, r7
 800366a:	b006      	add	sp, #24
 800366c:	bd80      	pop	{r7, pc}
	...

08003670 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b084      	sub	sp, #16
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
 8003678:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	223c      	movs	r2, #60	; 0x3c
 800367e:	5c9b      	ldrb	r3, [r3, r2]
 8003680:	2b01      	cmp	r3, #1
 8003682:	d101      	bne.n	8003688 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003684:	2302      	movs	r3, #2
 8003686:	e047      	b.n	8003718 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	223c      	movs	r2, #60	; 0x3c
 800368c:	2101      	movs	r1, #1
 800368e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	223d      	movs	r2, #61	; 0x3d
 8003694:	2102      	movs	r1, #2
 8003696:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2270      	movs	r2, #112	; 0x70
 80036ac:	4393      	bics	r3, r2
 80036ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68fa      	ldr	r2, [r7, #12]
 80036b6:	4313      	orrs	r3, r2
 80036b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	68fa      	ldr	r2, [r7, #12]
 80036c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a16      	ldr	r2, [pc, #88]	; (8003720 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d00f      	beq.n	80036ec <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	2380      	movs	r3, #128	; 0x80
 80036d2:	05db      	lsls	r3, r3, #23
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d009      	beq.n	80036ec <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a11      	ldr	r2, [pc, #68]	; (8003724 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d004      	beq.n	80036ec <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a10      	ldr	r2, [pc, #64]	; (8003728 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d10c      	bne.n	8003706 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	2280      	movs	r2, #128	; 0x80
 80036f0:	4393      	bics	r3, r2
 80036f2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	68ba      	ldr	r2, [r7, #8]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	68ba      	ldr	r2, [r7, #8]
 8003704:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	223d      	movs	r2, #61	; 0x3d
 800370a:	2101      	movs	r1, #1
 800370c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	223c      	movs	r2, #60	; 0x3c
 8003712:	2100      	movs	r1, #0
 8003714:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003716:	2300      	movs	r3, #0
}
 8003718:	0018      	movs	r0, r3
 800371a:	46bd      	mov	sp, r7
 800371c:	b004      	add	sp, #16
 800371e:	bd80      	pop	{r7, pc}
 8003720:	40012c00 	.word	0x40012c00
 8003724:	40000400 	.word	0x40000400
 8003728:	40014000 	.word	0x40014000

0800372c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b082      	sub	sp, #8
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d101      	bne.n	800373e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e044      	b.n	80037c8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003742:	2b00      	cmp	r3, #0
 8003744:	d107      	bne.n	8003756 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2274      	movs	r2, #116	; 0x74
 800374a:	2100      	movs	r1, #0
 800374c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	0018      	movs	r0, r3
 8003752:	f7fd f971 	bl	8000a38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2224      	movs	r2, #36	; 0x24
 800375a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	2101      	movs	r1, #1
 8003768:	438a      	bics	r2, r1
 800376a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	0018      	movs	r0, r3
 8003770:	f000 fbce 	bl	8003f10 <UART_SetConfig>
 8003774:	0003      	movs	r3, r0
 8003776:	2b01      	cmp	r3, #1
 8003778:	d101      	bne.n	800377e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e024      	b.n	80037c8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003782:	2b00      	cmp	r3, #0
 8003784:	d003      	beq.n	800378e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	0018      	movs	r0, r3
 800378a:	f000 fd01 	bl	8004190 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	685a      	ldr	r2, [r3, #4]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	490d      	ldr	r1, [pc, #52]	; (80037d0 <HAL_UART_Init+0xa4>)
 800379a:	400a      	ands	r2, r1
 800379c:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	689a      	ldr	r2, [r3, #8]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	212a      	movs	r1, #42	; 0x2a
 80037aa:	438a      	bics	r2, r1
 80037ac:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	2101      	movs	r1, #1
 80037ba:	430a      	orrs	r2, r1
 80037bc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	0018      	movs	r0, r3
 80037c2:	f000 fd99 	bl	80042f8 <UART_CheckIdleState>
 80037c6:	0003      	movs	r3, r0
}
 80037c8:	0018      	movs	r0, r3
 80037ca:	46bd      	mov	sp, r7
 80037cc:	b002      	add	sp, #8
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	ffffb7ff 	.word	0xffffb7ff

080037d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b08a      	sub	sp, #40	; 0x28
 80037d8:	af02      	add	r7, sp, #8
 80037da:	60f8      	str	r0, [r7, #12]
 80037dc:	60b9      	str	r1, [r7, #8]
 80037de:	603b      	str	r3, [r7, #0]
 80037e0:	1dbb      	adds	r3, r7, #6
 80037e2:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80037e8:	2b20      	cmp	r3, #32
 80037ea:	d000      	beq.n	80037ee <HAL_UART_Transmit+0x1a>
 80037ec:	e096      	b.n	800391c <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d003      	beq.n	80037fc <HAL_UART_Transmit+0x28>
 80037f4:	1dbb      	adds	r3, r7, #6
 80037f6:	881b      	ldrh	r3, [r3, #0]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d101      	bne.n	8003800 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e08e      	b.n	800391e <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	689a      	ldr	r2, [r3, #8]
 8003804:	2380      	movs	r3, #128	; 0x80
 8003806:	015b      	lsls	r3, r3, #5
 8003808:	429a      	cmp	r2, r3
 800380a:	d109      	bne.n	8003820 <HAL_UART_Transmit+0x4c>
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	691b      	ldr	r3, [r3, #16]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d105      	bne.n	8003820 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	2201      	movs	r2, #1
 8003818:	4013      	ands	r3, r2
 800381a:	d001      	beq.n	8003820 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	e07e      	b.n	800391e <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2274      	movs	r2, #116	; 0x74
 8003824:	5c9b      	ldrb	r3, [r3, r2]
 8003826:	2b01      	cmp	r3, #1
 8003828:	d101      	bne.n	800382e <HAL_UART_Transmit+0x5a>
 800382a:	2302      	movs	r3, #2
 800382c:	e077      	b.n	800391e <HAL_UART_Transmit+0x14a>
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2274      	movs	r2, #116	; 0x74
 8003832:	2101      	movs	r1, #1
 8003834:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2280      	movs	r2, #128	; 0x80
 800383a:	2100      	movs	r1, #0
 800383c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2221      	movs	r2, #33	; 0x21
 8003842:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003844:	f7fd fa7e 	bl	8000d44 <HAL_GetTick>
 8003848:	0003      	movs	r3, r0
 800384a:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	1dba      	adds	r2, r7, #6
 8003850:	2150      	movs	r1, #80	; 0x50
 8003852:	8812      	ldrh	r2, [r2, #0]
 8003854:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	1dba      	adds	r2, r7, #6
 800385a:	2152      	movs	r1, #82	; 0x52
 800385c:	8812      	ldrh	r2, [r2, #0]
 800385e:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	689a      	ldr	r2, [r3, #8]
 8003864:	2380      	movs	r3, #128	; 0x80
 8003866:	015b      	lsls	r3, r3, #5
 8003868:	429a      	cmp	r2, r3
 800386a:	d108      	bne.n	800387e <HAL_UART_Transmit+0xaa>
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	691b      	ldr	r3, [r3, #16]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d104      	bne.n	800387e <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8003874:	2300      	movs	r3, #0
 8003876:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	61bb      	str	r3, [r7, #24]
 800387c:	e003      	b.n	8003886 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003882:	2300      	movs	r3, #0
 8003884:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2274      	movs	r2, #116	; 0x74
 800388a:	2100      	movs	r1, #0
 800388c:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800388e:	e02d      	b.n	80038ec <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003890:	697a      	ldr	r2, [r7, #20]
 8003892:	68f8      	ldr	r0, [r7, #12]
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	9300      	str	r3, [sp, #0]
 8003898:	0013      	movs	r3, r2
 800389a:	2200      	movs	r2, #0
 800389c:	2180      	movs	r1, #128	; 0x80
 800389e:	f000 fd73 	bl	8004388 <UART_WaitOnFlagUntilTimeout>
 80038a2:	1e03      	subs	r3, r0, #0
 80038a4:	d001      	beq.n	80038aa <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e039      	b.n	800391e <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d10b      	bne.n	80038c8 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80038b0:	69bb      	ldr	r3, [r7, #24]
 80038b2:	881a      	ldrh	r2, [r3, #0]
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	05d2      	lsls	r2, r2, #23
 80038ba:	0dd2      	lsrs	r2, r2, #23
 80038bc:	b292      	uxth	r2, r2
 80038be:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80038c0:	69bb      	ldr	r3, [r7, #24]
 80038c2:	3302      	adds	r3, #2
 80038c4:	61bb      	str	r3, [r7, #24]
 80038c6:	e008      	b.n	80038da <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	781a      	ldrb	r2, [r3, #0]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	b292      	uxth	r2, r2
 80038d2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	3301      	adds	r3, #1
 80038d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2252      	movs	r2, #82	; 0x52
 80038de:	5a9b      	ldrh	r3, [r3, r2]
 80038e0:	b29b      	uxth	r3, r3
 80038e2:	3b01      	subs	r3, #1
 80038e4:	b299      	uxth	r1, r3
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2252      	movs	r2, #82	; 0x52
 80038ea:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2252      	movs	r2, #82	; 0x52
 80038f0:	5a9b      	ldrh	r3, [r3, r2]
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d1cb      	bne.n	8003890 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80038f8:	697a      	ldr	r2, [r7, #20]
 80038fa:	68f8      	ldr	r0, [r7, #12]
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	9300      	str	r3, [sp, #0]
 8003900:	0013      	movs	r3, r2
 8003902:	2200      	movs	r2, #0
 8003904:	2140      	movs	r1, #64	; 0x40
 8003906:	f000 fd3f 	bl	8004388 <UART_WaitOnFlagUntilTimeout>
 800390a:	1e03      	subs	r3, r0, #0
 800390c:	d001      	beq.n	8003912 <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e005      	b.n	800391e <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2220      	movs	r2, #32
 8003916:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003918:	2300      	movs	r3, #0
 800391a:	e000      	b.n	800391e <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800391c:	2302      	movs	r3, #2
  }
}
 800391e:	0018      	movs	r0, r3
 8003920:	46bd      	mov	sp, r7
 8003922:	b008      	add	sp, #32
 8003924:	bd80      	pop	{r7, pc}
	...

08003928 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003928:	b590      	push	{r4, r7, lr}
 800392a:	b0ab      	sub	sp, #172	; 0xac
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	69db      	ldr	r3, [r3, #28]
 8003936:	22a4      	movs	r2, #164	; 0xa4
 8003938:	18b9      	adds	r1, r7, r2
 800393a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	20a0      	movs	r0, #160	; 0xa0
 8003944:	1839      	adds	r1, r7, r0
 8003946:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	219c      	movs	r1, #156	; 0x9c
 8003950:	1879      	adds	r1, r7, r1
 8003952:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003954:	0011      	movs	r1, r2
 8003956:	18bb      	adds	r3, r7, r2
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a99      	ldr	r2, [pc, #612]	; (8003bc0 <HAL_UART_IRQHandler+0x298>)
 800395c:	4013      	ands	r3, r2
 800395e:	2298      	movs	r2, #152	; 0x98
 8003960:	18bc      	adds	r4, r7, r2
 8003962:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8003964:	18bb      	adds	r3, r7, r2
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d114      	bne.n	8003996 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800396c:	187b      	adds	r3, r7, r1
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	2220      	movs	r2, #32
 8003972:	4013      	ands	r3, r2
 8003974:	d00f      	beq.n	8003996 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003976:	183b      	adds	r3, r7, r0
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	2220      	movs	r2, #32
 800397c:	4013      	ands	r3, r2
 800397e:	d00a      	beq.n	8003996 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003984:	2b00      	cmp	r3, #0
 8003986:	d100      	bne.n	800398a <HAL_UART_IRQHandler+0x62>
 8003988:	e296      	b.n	8003eb8 <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	0010      	movs	r0, r2
 8003992:	4798      	blx	r3
      }
      return;
 8003994:	e290      	b.n	8003eb8 <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003996:	2398      	movs	r3, #152	; 0x98
 8003998:	18fb      	adds	r3, r7, r3
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d100      	bne.n	80039a2 <HAL_UART_IRQHandler+0x7a>
 80039a0:	e114      	b.n	8003bcc <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80039a2:	239c      	movs	r3, #156	; 0x9c
 80039a4:	18fb      	adds	r3, r7, r3
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	2201      	movs	r2, #1
 80039aa:	4013      	ands	r3, r2
 80039ac:	d106      	bne.n	80039bc <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80039ae:	23a0      	movs	r3, #160	; 0xa0
 80039b0:	18fb      	adds	r3, r7, r3
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a83      	ldr	r2, [pc, #524]	; (8003bc4 <HAL_UART_IRQHandler+0x29c>)
 80039b6:	4013      	ands	r3, r2
 80039b8:	d100      	bne.n	80039bc <HAL_UART_IRQHandler+0x94>
 80039ba:	e107      	b.n	8003bcc <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80039bc:	23a4      	movs	r3, #164	; 0xa4
 80039be:	18fb      	adds	r3, r7, r3
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	2201      	movs	r2, #1
 80039c4:	4013      	ands	r3, r2
 80039c6:	d012      	beq.n	80039ee <HAL_UART_IRQHandler+0xc6>
 80039c8:	23a0      	movs	r3, #160	; 0xa0
 80039ca:	18fb      	adds	r3, r7, r3
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	2380      	movs	r3, #128	; 0x80
 80039d0:	005b      	lsls	r3, r3, #1
 80039d2:	4013      	ands	r3, r2
 80039d4:	d00b      	beq.n	80039ee <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2201      	movs	r2, #1
 80039dc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2280      	movs	r2, #128	; 0x80
 80039e2:	589b      	ldr	r3, [r3, r2]
 80039e4:	2201      	movs	r2, #1
 80039e6:	431a      	orrs	r2, r3
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2180      	movs	r1, #128	; 0x80
 80039ec:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80039ee:	23a4      	movs	r3, #164	; 0xa4
 80039f0:	18fb      	adds	r3, r7, r3
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	2202      	movs	r2, #2
 80039f6:	4013      	ands	r3, r2
 80039f8:	d011      	beq.n	8003a1e <HAL_UART_IRQHandler+0xf6>
 80039fa:	239c      	movs	r3, #156	; 0x9c
 80039fc:	18fb      	adds	r3, r7, r3
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	2201      	movs	r2, #1
 8003a02:	4013      	ands	r3, r2
 8003a04:	d00b      	beq.n	8003a1e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	2202      	movs	r2, #2
 8003a0c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2280      	movs	r2, #128	; 0x80
 8003a12:	589b      	ldr	r3, [r3, r2]
 8003a14:	2204      	movs	r2, #4
 8003a16:	431a      	orrs	r2, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2180      	movs	r1, #128	; 0x80
 8003a1c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003a1e:	23a4      	movs	r3, #164	; 0xa4
 8003a20:	18fb      	adds	r3, r7, r3
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	2204      	movs	r2, #4
 8003a26:	4013      	ands	r3, r2
 8003a28:	d011      	beq.n	8003a4e <HAL_UART_IRQHandler+0x126>
 8003a2a:	239c      	movs	r3, #156	; 0x9c
 8003a2c:	18fb      	adds	r3, r7, r3
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2201      	movs	r2, #1
 8003a32:	4013      	ands	r3, r2
 8003a34:	d00b      	beq.n	8003a4e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	2204      	movs	r2, #4
 8003a3c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2280      	movs	r2, #128	; 0x80
 8003a42:	589b      	ldr	r3, [r3, r2]
 8003a44:	2202      	movs	r2, #2
 8003a46:	431a      	orrs	r2, r3
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2180      	movs	r1, #128	; 0x80
 8003a4c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003a4e:	23a4      	movs	r3, #164	; 0xa4
 8003a50:	18fb      	adds	r3, r7, r3
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	2208      	movs	r2, #8
 8003a56:	4013      	ands	r3, r2
 8003a58:	d017      	beq.n	8003a8a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003a5a:	23a0      	movs	r3, #160	; 0xa0
 8003a5c:	18fb      	adds	r3, r7, r3
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	2220      	movs	r2, #32
 8003a62:	4013      	ands	r3, r2
 8003a64:	d105      	bne.n	8003a72 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003a66:	239c      	movs	r3, #156	; 0x9c
 8003a68:	18fb      	adds	r3, r7, r3
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003a70:	d00b      	beq.n	8003a8a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	2208      	movs	r2, #8
 8003a78:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2280      	movs	r2, #128	; 0x80
 8003a7e:	589b      	ldr	r3, [r3, r2]
 8003a80:	2208      	movs	r2, #8
 8003a82:	431a      	orrs	r2, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2180      	movs	r1, #128	; 0x80
 8003a88:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003a8a:	23a4      	movs	r3, #164	; 0xa4
 8003a8c:	18fb      	adds	r3, r7, r3
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	2380      	movs	r3, #128	; 0x80
 8003a92:	011b      	lsls	r3, r3, #4
 8003a94:	4013      	ands	r3, r2
 8003a96:	d013      	beq.n	8003ac0 <HAL_UART_IRQHandler+0x198>
 8003a98:	23a0      	movs	r3, #160	; 0xa0
 8003a9a:	18fb      	adds	r3, r7, r3
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	2380      	movs	r3, #128	; 0x80
 8003aa0:	04db      	lsls	r3, r3, #19
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	d00c      	beq.n	8003ac0 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	2280      	movs	r2, #128	; 0x80
 8003aac:	0112      	lsls	r2, r2, #4
 8003aae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2280      	movs	r2, #128	; 0x80
 8003ab4:	589b      	ldr	r3, [r3, r2]
 8003ab6:	2220      	movs	r2, #32
 8003ab8:	431a      	orrs	r2, r3
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2180      	movs	r1, #128	; 0x80
 8003abe:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2280      	movs	r2, #128	; 0x80
 8003ac4:	589b      	ldr	r3, [r3, r2]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d100      	bne.n	8003acc <HAL_UART_IRQHandler+0x1a4>
 8003aca:	e1f7      	b.n	8003ebc <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003acc:	23a4      	movs	r3, #164	; 0xa4
 8003ace:	18fb      	adds	r3, r7, r3
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	2220      	movs	r2, #32
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	d00e      	beq.n	8003af6 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003ad8:	23a0      	movs	r3, #160	; 0xa0
 8003ada:	18fb      	adds	r3, r7, r3
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	2220      	movs	r2, #32
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	d008      	beq.n	8003af6 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d004      	beq.n	8003af6 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003af0:	687a      	ldr	r2, [r7, #4]
 8003af2:	0010      	movs	r0, r2
 8003af4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2280      	movs	r2, #128	; 0x80
 8003afa:	589b      	ldr	r3, [r3, r2]
 8003afc:	2194      	movs	r1, #148	; 0x94
 8003afe:	187a      	adds	r2, r7, r1
 8003b00:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	2240      	movs	r2, #64	; 0x40
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	2b40      	cmp	r3, #64	; 0x40
 8003b0e:	d004      	beq.n	8003b1a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003b10:	187b      	adds	r3, r7, r1
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	2228      	movs	r2, #40	; 0x28
 8003b16:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003b18:	d047      	beq.n	8003baa <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	0018      	movs	r0, r3
 8003b1e:	f000 fcf7 	bl	8004510 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	2240      	movs	r2, #64	; 0x40
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	2b40      	cmp	r3, #64	; 0x40
 8003b2e:	d137      	bne.n	8003ba0 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b30:	f3ef 8310 	mrs	r3, PRIMASK
 8003b34:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8003b36:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b38:	2090      	movs	r0, #144	; 0x90
 8003b3a:	183a      	adds	r2, r7, r0
 8003b3c:	6013      	str	r3, [r2, #0]
 8003b3e:	2301      	movs	r3, #1
 8003b40:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b42:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003b44:	f383 8810 	msr	PRIMASK, r3
}
 8003b48:	46c0      	nop			; (mov r8, r8)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	689a      	ldr	r2, [r3, #8]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	2140      	movs	r1, #64	; 0x40
 8003b56:	438a      	bics	r2, r1
 8003b58:	609a      	str	r2, [r3, #8]
 8003b5a:	183b      	adds	r3, r7, r0
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b60:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003b62:	f383 8810 	msr	PRIMASK, r3
}
 8003b66:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d012      	beq.n	8003b96 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b74:	4a14      	ldr	r2, [pc, #80]	; (8003bc8 <HAL_UART_IRQHandler+0x2a0>)
 8003b76:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b7c:	0018      	movs	r0, r3
 8003b7e:	f7fe f805 	bl	8001b8c <HAL_DMA_Abort_IT>
 8003b82:	1e03      	subs	r3, r0, #0
 8003b84:	d01a      	beq.n	8003bbc <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b8a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b90:	0018      	movs	r0, r3
 8003b92:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b94:	e012      	b.n	8003bbc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	0018      	movs	r0, r3
 8003b9a:	f000 f9a5 	bl	8003ee8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b9e:	e00d      	b.n	8003bbc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	0018      	movs	r0, r3
 8003ba4:	f000 f9a0 	bl	8003ee8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ba8:	e008      	b.n	8003bbc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	0018      	movs	r0, r3
 8003bae:	f000 f99b 	bl	8003ee8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2280      	movs	r2, #128	; 0x80
 8003bb6:	2100      	movs	r1, #0
 8003bb8:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003bba:	e17f      	b.n	8003ebc <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bbc:	46c0      	nop			; (mov r8, r8)
    return;
 8003bbe:	e17d      	b.n	8003ebc <HAL_UART_IRQHandler+0x594>
 8003bc0:	0000080f 	.word	0x0000080f
 8003bc4:	04000120 	.word	0x04000120
 8003bc8:	080045d5 	.word	0x080045d5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bd0:	2b01      	cmp	r3, #1
 8003bd2:	d000      	beq.n	8003bd6 <HAL_UART_IRQHandler+0x2ae>
 8003bd4:	e131      	b.n	8003e3a <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003bd6:	23a4      	movs	r3, #164	; 0xa4
 8003bd8:	18fb      	adds	r3, r7, r3
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	2210      	movs	r2, #16
 8003bde:	4013      	ands	r3, r2
 8003be0:	d100      	bne.n	8003be4 <HAL_UART_IRQHandler+0x2bc>
 8003be2:	e12a      	b.n	8003e3a <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003be4:	23a0      	movs	r3, #160	; 0xa0
 8003be6:	18fb      	adds	r3, r7, r3
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	2210      	movs	r2, #16
 8003bec:	4013      	ands	r3, r2
 8003bee:	d100      	bne.n	8003bf2 <HAL_UART_IRQHandler+0x2ca>
 8003bf0:	e123      	b.n	8003e3a <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	2210      	movs	r2, #16
 8003bf8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	2240      	movs	r2, #64	; 0x40
 8003c02:	4013      	ands	r3, r2
 8003c04:	2b40      	cmp	r3, #64	; 0x40
 8003c06:	d000      	beq.n	8003c0a <HAL_UART_IRQHandler+0x2e2>
 8003c08:	e09b      	b.n	8003d42 <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	685a      	ldr	r2, [r3, #4]
 8003c12:	217e      	movs	r1, #126	; 0x7e
 8003c14:	187b      	adds	r3, r7, r1
 8003c16:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003c18:	187b      	adds	r3, r7, r1
 8003c1a:	881b      	ldrh	r3, [r3, #0]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d100      	bne.n	8003c22 <HAL_UART_IRQHandler+0x2fa>
 8003c20:	e14e      	b.n	8003ec0 <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2258      	movs	r2, #88	; 0x58
 8003c26:	5a9b      	ldrh	r3, [r3, r2]
 8003c28:	187a      	adds	r2, r7, r1
 8003c2a:	8812      	ldrh	r2, [r2, #0]
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d300      	bcc.n	8003c32 <HAL_UART_IRQHandler+0x30a>
 8003c30:	e146      	b.n	8003ec0 <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	187a      	adds	r2, r7, r1
 8003c36:	215a      	movs	r1, #90	; 0x5a
 8003c38:	8812      	ldrh	r2, [r2, #0]
 8003c3a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c40:	699b      	ldr	r3, [r3, #24]
 8003c42:	2b20      	cmp	r3, #32
 8003c44:	d06e      	beq.n	8003d24 <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c46:	f3ef 8310 	mrs	r3, PRIMASK
 8003c4a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003c4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003c4e:	67bb      	str	r3, [r7, #120]	; 0x78
 8003c50:	2301      	movs	r3, #1
 8003c52:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c56:	f383 8810 	msr	PRIMASK, r3
}
 8003c5a:	46c0      	nop			; (mov r8, r8)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	499a      	ldr	r1, [pc, #616]	; (8003ed0 <HAL_UART_IRQHandler+0x5a8>)
 8003c68:	400a      	ands	r2, r1
 8003c6a:	601a      	str	r2, [r3, #0]
 8003c6c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003c6e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c72:	f383 8810 	msr	PRIMASK, r3
}
 8003c76:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c78:	f3ef 8310 	mrs	r3, PRIMASK
 8003c7c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8003c7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c80:	677b      	str	r3, [r7, #116]	; 0x74
 8003c82:	2301      	movs	r3, #1
 8003c84:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c88:	f383 8810 	msr	PRIMASK, r3
}
 8003c8c:	46c0      	nop			; (mov r8, r8)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	689a      	ldr	r2, [r3, #8]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	2101      	movs	r1, #1
 8003c9a:	438a      	bics	r2, r1
 8003c9c:	609a      	str	r2, [r3, #8]
 8003c9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ca0:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ca2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ca4:	f383 8810 	msr	PRIMASK, r3
}
 8003ca8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003caa:	f3ef 8310 	mrs	r3, PRIMASK
 8003cae:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8003cb0:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003cb2:	673b      	str	r3, [r7, #112]	; 0x70
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cb8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003cba:	f383 8810 	msr	PRIMASK, r3
}
 8003cbe:	46c0      	nop			; (mov r8, r8)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	689a      	ldr	r2, [r3, #8]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	2140      	movs	r1, #64	; 0x40
 8003ccc:	438a      	bics	r2, r1
 8003cce:	609a      	str	r2, [r3, #8]
 8003cd0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003cd2:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cd4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003cd6:	f383 8810 	msr	PRIMASK, r3
}
 8003cda:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2220      	movs	r2, #32
 8003ce0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ce8:	f3ef 8310 	mrs	r3, PRIMASK
 8003cec:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8003cee:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cf0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cf6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003cf8:	f383 8810 	msr	PRIMASK, r3
}
 8003cfc:	46c0      	nop			; (mov r8, r8)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	2110      	movs	r1, #16
 8003d0a:	438a      	bics	r2, r1
 8003d0c:	601a      	str	r2, [r3, #0]
 8003d0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d10:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d12:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d14:	f383 8810 	msr	PRIMASK, r3
}
 8003d18:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d1e:	0018      	movs	r0, r3
 8003d20:	f7fd fefc 	bl	8001b1c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2258      	movs	r2, #88	; 0x58
 8003d28:	5a9a      	ldrh	r2, [r3, r2]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	215a      	movs	r1, #90	; 0x5a
 8003d2e:	5a5b      	ldrh	r3, [r3, r1]
 8003d30:	b29b      	uxth	r3, r3
 8003d32:	1ad3      	subs	r3, r2, r3
 8003d34:	b29a      	uxth	r2, r3
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	0011      	movs	r1, r2
 8003d3a:	0018      	movs	r0, r3
 8003d3c:	f000 f8dc 	bl	8003ef8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003d40:	e0be      	b.n	8003ec0 <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2258      	movs	r2, #88	; 0x58
 8003d46:	5a99      	ldrh	r1, [r3, r2]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	225a      	movs	r2, #90	; 0x5a
 8003d4c:	5a9b      	ldrh	r3, [r3, r2]
 8003d4e:	b29a      	uxth	r2, r3
 8003d50:	208e      	movs	r0, #142	; 0x8e
 8003d52:	183b      	adds	r3, r7, r0
 8003d54:	1a8a      	subs	r2, r1, r2
 8003d56:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	225a      	movs	r2, #90	; 0x5a
 8003d5c:	5a9b      	ldrh	r3, [r3, r2]
 8003d5e:	b29b      	uxth	r3, r3
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d100      	bne.n	8003d66 <HAL_UART_IRQHandler+0x43e>
 8003d64:	e0ae      	b.n	8003ec4 <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 8003d66:	183b      	adds	r3, r7, r0
 8003d68:	881b      	ldrh	r3, [r3, #0]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d100      	bne.n	8003d70 <HAL_UART_IRQHandler+0x448>
 8003d6e:	e0a9      	b.n	8003ec4 <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d70:	f3ef 8310 	mrs	r3, PRIMASK
 8003d74:	60fb      	str	r3, [r7, #12]
  return(result);
 8003d76:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d78:	2488      	movs	r4, #136	; 0x88
 8003d7a:	193a      	adds	r2, r7, r4
 8003d7c:	6013      	str	r3, [r2, #0]
 8003d7e:	2301      	movs	r3, #1
 8003d80:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	f383 8810 	msr	PRIMASK, r3
}
 8003d88:	46c0      	nop			; (mov r8, r8)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	494f      	ldr	r1, [pc, #316]	; (8003ed4 <HAL_UART_IRQHandler+0x5ac>)
 8003d96:	400a      	ands	r2, r1
 8003d98:	601a      	str	r2, [r3, #0]
 8003d9a:	193b      	adds	r3, r7, r4
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	f383 8810 	msr	PRIMASK, r3
}
 8003da6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003da8:	f3ef 8310 	mrs	r3, PRIMASK
 8003dac:	61bb      	str	r3, [r7, #24]
  return(result);
 8003dae:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003db0:	2484      	movs	r4, #132	; 0x84
 8003db2:	193a      	adds	r2, r7, r4
 8003db4:	6013      	str	r3, [r2, #0]
 8003db6:	2301      	movs	r3, #1
 8003db8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	f383 8810 	msr	PRIMASK, r3
}
 8003dc0:	46c0      	nop			; (mov r8, r8)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	689a      	ldr	r2, [r3, #8]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2101      	movs	r1, #1
 8003dce:	438a      	bics	r2, r1
 8003dd0:	609a      	str	r2, [r3, #8]
 8003dd2:	193b      	adds	r3, r7, r4
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dd8:	6a3b      	ldr	r3, [r7, #32]
 8003dda:	f383 8810 	msr	PRIMASK, r3
}
 8003dde:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2220      	movs	r2, #32
 8003de4:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2200      	movs	r2, #0
 8003dea:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003df2:	f3ef 8310 	mrs	r3, PRIMASK
 8003df6:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dfa:	2480      	movs	r4, #128	; 0x80
 8003dfc:	193a      	adds	r2, r7, r4
 8003dfe:	6013      	str	r3, [r2, #0]
 8003e00:	2301      	movs	r3, #1
 8003e02:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e06:	f383 8810 	msr	PRIMASK, r3
}
 8003e0a:	46c0      	nop			; (mov r8, r8)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	2110      	movs	r1, #16
 8003e18:	438a      	bics	r2, r1
 8003e1a:	601a      	str	r2, [r3, #0]
 8003e1c:	193b      	adds	r3, r7, r4
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e24:	f383 8810 	msr	PRIMASK, r3
}
 8003e28:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003e2a:	183b      	adds	r3, r7, r0
 8003e2c:	881a      	ldrh	r2, [r3, #0]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	0011      	movs	r1, r2
 8003e32:	0018      	movs	r0, r3
 8003e34:	f000 f860 	bl	8003ef8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003e38:	e044      	b.n	8003ec4 <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003e3a:	23a4      	movs	r3, #164	; 0xa4
 8003e3c:	18fb      	adds	r3, r7, r3
 8003e3e:	681a      	ldr	r2, [r3, #0]
 8003e40:	2380      	movs	r3, #128	; 0x80
 8003e42:	035b      	lsls	r3, r3, #13
 8003e44:	4013      	ands	r3, r2
 8003e46:	d010      	beq.n	8003e6a <HAL_UART_IRQHandler+0x542>
 8003e48:	239c      	movs	r3, #156	; 0x9c
 8003e4a:	18fb      	adds	r3, r7, r3
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	2380      	movs	r3, #128	; 0x80
 8003e50:	03db      	lsls	r3, r3, #15
 8003e52:	4013      	ands	r3, r2
 8003e54:	d009      	beq.n	8003e6a <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	2280      	movs	r2, #128	; 0x80
 8003e5c:	0352      	lsls	r2, r2, #13
 8003e5e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	0018      	movs	r0, r3
 8003e64:	f000 fbf8 	bl	8004658 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003e68:	e02f      	b.n	8003eca <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003e6a:	23a4      	movs	r3, #164	; 0xa4
 8003e6c:	18fb      	adds	r3, r7, r3
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	2280      	movs	r2, #128	; 0x80
 8003e72:	4013      	ands	r3, r2
 8003e74:	d00f      	beq.n	8003e96 <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003e76:	23a0      	movs	r3, #160	; 0xa0
 8003e78:	18fb      	adds	r3, r7, r3
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	2280      	movs	r2, #128	; 0x80
 8003e7e:	4013      	ands	r3, r2
 8003e80:	d009      	beq.n	8003e96 <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d01e      	beq.n	8003ec8 <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	0010      	movs	r0, r2
 8003e92:	4798      	blx	r3
    }
    return;
 8003e94:	e018      	b.n	8003ec8 <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003e96:	23a4      	movs	r3, #164	; 0xa4
 8003e98:	18fb      	adds	r3, r7, r3
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	2240      	movs	r2, #64	; 0x40
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	d013      	beq.n	8003eca <HAL_UART_IRQHandler+0x5a2>
 8003ea2:	23a0      	movs	r3, #160	; 0xa0
 8003ea4:	18fb      	adds	r3, r7, r3
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	2240      	movs	r2, #64	; 0x40
 8003eaa:	4013      	ands	r3, r2
 8003eac:	d00d      	beq.n	8003eca <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	0018      	movs	r0, r3
 8003eb2:	f000 fba6 	bl	8004602 <UART_EndTransmit_IT>
    return;
 8003eb6:	e008      	b.n	8003eca <HAL_UART_IRQHandler+0x5a2>
      return;
 8003eb8:	46c0      	nop			; (mov r8, r8)
 8003eba:	e006      	b.n	8003eca <HAL_UART_IRQHandler+0x5a2>
    return;
 8003ebc:	46c0      	nop			; (mov r8, r8)
 8003ebe:	e004      	b.n	8003eca <HAL_UART_IRQHandler+0x5a2>
      return;
 8003ec0:	46c0      	nop			; (mov r8, r8)
 8003ec2:	e002      	b.n	8003eca <HAL_UART_IRQHandler+0x5a2>
      return;
 8003ec4:	46c0      	nop			; (mov r8, r8)
 8003ec6:	e000      	b.n	8003eca <HAL_UART_IRQHandler+0x5a2>
    return;
 8003ec8:	46c0      	nop			; (mov r8, r8)
  }

}
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	b02b      	add	sp, #172	; 0xac
 8003ece:	bd90      	pop	{r4, r7, pc}
 8003ed0:	fffffeff 	.word	0xfffffeff
 8003ed4:	fffffedf 	.word	0xfffffedf

08003ed8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b082      	sub	sp, #8
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003ee0:	46c0      	nop			; (mov r8, r8)
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	b002      	add	sp, #8
 8003ee6:	bd80      	pop	{r7, pc}

08003ee8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b082      	sub	sp, #8
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003ef0:	46c0      	nop			; (mov r8, r8)
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	b002      	add	sp, #8
 8003ef6:	bd80      	pop	{r7, pc}

08003ef8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b082      	sub	sp, #8
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	000a      	movs	r2, r1
 8003f02:	1cbb      	adds	r3, r7, #2
 8003f04:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003f06:	46c0      	nop			; (mov r8, r8)
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	b002      	add	sp, #8
 8003f0c:	bd80      	pop	{r7, pc}
	...

08003f10 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b088      	sub	sp, #32
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003f18:	231e      	movs	r3, #30
 8003f1a:	18fb      	adds	r3, r7, r3
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	689a      	ldr	r2, [r3, #8]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	691b      	ldr	r3, [r3, #16]
 8003f28:	431a      	orrs	r2, r3
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	695b      	ldr	r3, [r3, #20]
 8003f2e:	431a      	orrs	r2, r3
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	69db      	ldr	r3, [r3, #28]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a8d      	ldr	r2, [pc, #564]	; (8004174 <UART_SetConfig+0x264>)
 8003f40:	4013      	ands	r3, r2
 8003f42:	0019      	movs	r1, r3
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	697a      	ldr	r2, [r7, #20]
 8003f4a:	430a      	orrs	r2, r1
 8003f4c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	4a88      	ldr	r2, [pc, #544]	; (8004178 <UART_SetConfig+0x268>)
 8003f56:	4013      	ands	r3, r2
 8003f58:	0019      	movs	r1, r3
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	68da      	ldr	r2, [r3, #12]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	430a      	orrs	r2, r1
 8003f64:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	699b      	ldr	r3, [r3, #24]
 8003f6a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6a1b      	ldr	r3, [r3, #32]
 8003f70:	697a      	ldr	r2, [r7, #20]
 8003f72:	4313      	orrs	r3, r2
 8003f74:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	4a7f      	ldr	r2, [pc, #508]	; (800417c <UART_SetConfig+0x26c>)
 8003f7e:	4013      	ands	r3, r2
 8003f80:	0019      	movs	r1, r3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	697a      	ldr	r2, [r7, #20]
 8003f88:	430a      	orrs	r2, r1
 8003f8a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a7b      	ldr	r2, [pc, #492]	; (8004180 <UART_SetConfig+0x270>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d127      	bne.n	8003fe6 <UART_SetConfig+0xd6>
 8003f96:	4b7b      	ldr	r3, [pc, #492]	; (8004184 <UART_SetConfig+0x274>)
 8003f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f9a:	2203      	movs	r2, #3
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	2b03      	cmp	r3, #3
 8003fa0:	d00d      	beq.n	8003fbe <UART_SetConfig+0xae>
 8003fa2:	d81b      	bhi.n	8003fdc <UART_SetConfig+0xcc>
 8003fa4:	2b02      	cmp	r3, #2
 8003fa6:	d014      	beq.n	8003fd2 <UART_SetConfig+0xc2>
 8003fa8:	d818      	bhi.n	8003fdc <UART_SetConfig+0xcc>
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d002      	beq.n	8003fb4 <UART_SetConfig+0xa4>
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d00a      	beq.n	8003fc8 <UART_SetConfig+0xb8>
 8003fb2:	e013      	b.n	8003fdc <UART_SetConfig+0xcc>
 8003fb4:	231f      	movs	r3, #31
 8003fb6:	18fb      	adds	r3, r7, r3
 8003fb8:	2200      	movs	r2, #0
 8003fba:	701a      	strb	r2, [r3, #0]
 8003fbc:	e021      	b.n	8004002 <UART_SetConfig+0xf2>
 8003fbe:	231f      	movs	r3, #31
 8003fc0:	18fb      	adds	r3, r7, r3
 8003fc2:	2202      	movs	r2, #2
 8003fc4:	701a      	strb	r2, [r3, #0]
 8003fc6:	e01c      	b.n	8004002 <UART_SetConfig+0xf2>
 8003fc8:	231f      	movs	r3, #31
 8003fca:	18fb      	adds	r3, r7, r3
 8003fcc:	2204      	movs	r2, #4
 8003fce:	701a      	strb	r2, [r3, #0]
 8003fd0:	e017      	b.n	8004002 <UART_SetConfig+0xf2>
 8003fd2:	231f      	movs	r3, #31
 8003fd4:	18fb      	adds	r3, r7, r3
 8003fd6:	2208      	movs	r2, #8
 8003fd8:	701a      	strb	r2, [r3, #0]
 8003fda:	e012      	b.n	8004002 <UART_SetConfig+0xf2>
 8003fdc:	231f      	movs	r3, #31
 8003fde:	18fb      	adds	r3, r7, r3
 8003fe0:	2210      	movs	r2, #16
 8003fe2:	701a      	strb	r2, [r3, #0]
 8003fe4:	e00d      	b.n	8004002 <UART_SetConfig+0xf2>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a67      	ldr	r2, [pc, #412]	; (8004188 <UART_SetConfig+0x278>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d104      	bne.n	8003ffa <UART_SetConfig+0xea>
 8003ff0:	231f      	movs	r3, #31
 8003ff2:	18fb      	adds	r3, r7, r3
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	701a      	strb	r2, [r3, #0]
 8003ff8:	e003      	b.n	8004002 <UART_SetConfig+0xf2>
 8003ffa:	231f      	movs	r3, #31
 8003ffc:	18fb      	adds	r3, r7, r3
 8003ffe:	2210      	movs	r2, #16
 8004000:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	69da      	ldr	r2, [r3, #28]
 8004006:	2380      	movs	r3, #128	; 0x80
 8004008:	021b      	lsls	r3, r3, #8
 800400a:	429a      	cmp	r2, r3
 800400c:	d15d      	bne.n	80040ca <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 800400e:	231f      	movs	r3, #31
 8004010:	18fb      	adds	r3, r7, r3
 8004012:	781b      	ldrb	r3, [r3, #0]
 8004014:	2b08      	cmp	r3, #8
 8004016:	d015      	beq.n	8004044 <UART_SetConfig+0x134>
 8004018:	dc18      	bgt.n	800404c <UART_SetConfig+0x13c>
 800401a:	2b04      	cmp	r3, #4
 800401c:	d00d      	beq.n	800403a <UART_SetConfig+0x12a>
 800401e:	dc15      	bgt.n	800404c <UART_SetConfig+0x13c>
 8004020:	2b00      	cmp	r3, #0
 8004022:	d002      	beq.n	800402a <UART_SetConfig+0x11a>
 8004024:	2b02      	cmp	r3, #2
 8004026:	d005      	beq.n	8004034 <UART_SetConfig+0x124>
 8004028:	e010      	b.n	800404c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800402a:	f7fe fcd7 	bl	80029dc <HAL_RCC_GetPCLK1Freq>
 800402e:	0003      	movs	r3, r0
 8004030:	61bb      	str	r3, [r7, #24]
        break;
 8004032:	e012      	b.n	800405a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004034:	4b55      	ldr	r3, [pc, #340]	; (800418c <UART_SetConfig+0x27c>)
 8004036:	61bb      	str	r3, [r7, #24]
        break;
 8004038:	e00f      	b.n	800405a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800403a:	f7fe fc61 	bl	8002900 <HAL_RCC_GetSysClockFreq>
 800403e:	0003      	movs	r3, r0
 8004040:	61bb      	str	r3, [r7, #24]
        break;
 8004042:	e00a      	b.n	800405a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004044:	2380      	movs	r3, #128	; 0x80
 8004046:	021b      	lsls	r3, r3, #8
 8004048:	61bb      	str	r3, [r7, #24]
        break;
 800404a:	e006      	b.n	800405a <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 800404c:	2300      	movs	r3, #0
 800404e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004050:	231e      	movs	r3, #30
 8004052:	18fb      	adds	r3, r7, r3
 8004054:	2201      	movs	r2, #1
 8004056:	701a      	strb	r2, [r3, #0]
        break;
 8004058:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800405a:	69bb      	ldr	r3, [r7, #24]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d100      	bne.n	8004062 <UART_SetConfig+0x152>
 8004060:	e07b      	b.n	800415a <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004062:	69bb      	ldr	r3, [r7, #24]
 8004064:	005a      	lsls	r2, r3, #1
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	085b      	lsrs	r3, r3, #1
 800406c:	18d2      	adds	r2, r2, r3
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	0019      	movs	r1, r3
 8004074:	0010      	movs	r0, r2
 8004076:	f7fc f851 	bl	800011c <__udivsi3>
 800407a:	0003      	movs	r3, r0
 800407c:	b29b      	uxth	r3, r3
 800407e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	2b0f      	cmp	r3, #15
 8004084:	d91c      	bls.n	80040c0 <UART_SetConfig+0x1b0>
 8004086:	693a      	ldr	r2, [r7, #16]
 8004088:	2380      	movs	r3, #128	; 0x80
 800408a:	025b      	lsls	r3, r3, #9
 800408c:	429a      	cmp	r2, r3
 800408e:	d217      	bcs.n	80040c0 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	b29a      	uxth	r2, r3
 8004094:	200e      	movs	r0, #14
 8004096:	183b      	adds	r3, r7, r0
 8004098:	210f      	movs	r1, #15
 800409a:	438a      	bics	r2, r1
 800409c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	085b      	lsrs	r3, r3, #1
 80040a2:	b29b      	uxth	r3, r3
 80040a4:	2207      	movs	r2, #7
 80040a6:	4013      	ands	r3, r2
 80040a8:	b299      	uxth	r1, r3
 80040aa:	183b      	adds	r3, r7, r0
 80040ac:	183a      	adds	r2, r7, r0
 80040ae:	8812      	ldrh	r2, [r2, #0]
 80040b0:	430a      	orrs	r2, r1
 80040b2:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	183a      	adds	r2, r7, r0
 80040ba:	8812      	ldrh	r2, [r2, #0]
 80040bc:	60da      	str	r2, [r3, #12]
 80040be:	e04c      	b.n	800415a <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 80040c0:	231e      	movs	r3, #30
 80040c2:	18fb      	adds	r3, r7, r3
 80040c4:	2201      	movs	r2, #1
 80040c6:	701a      	strb	r2, [r3, #0]
 80040c8:	e047      	b.n	800415a <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 80040ca:	231f      	movs	r3, #31
 80040cc:	18fb      	adds	r3, r7, r3
 80040ce:	781b      	ldrb	r3, [r3, #0]
 80040d0:	2b08      	cmp	r3, #8
 80040d2:	d015      	beq.n	8004100 <UART_SetConfig+0x1f0>
 80040d4:	dc18      	bgt.n	8004108 <UART_SetConfig+0x1f8>
 80040d6:	2b04      	cmp	r3, #4
 80040d8:	d00d      	beq.n	80040f6 <UART_SetConfig+0x1e6>
 80040da:	dc15      	bgt.n	8004108 <UART_SetConfig+0x1f8>
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d002      	beq.n	80040e6 <UART_SetConfig+0x1d6>
 80040e0:	2b02      	cmp	r3, #2
 80040e2:	d005      	beq.n	80040f0 <UART_SetConfig+0x1e0>
 80040e4:	e010      	b.n	8004108 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040e6:	f7fe fc79 	bl	80029dc <HAL_RCC_GetPCLK1Freq>
 80040ea:	0003      	movs	r3, r0
 80040ec:	61bb      	str	r3, [r7, #24]
        break;
 80040ee:	e012      	b.n	8004116 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040f0:	4b26      	ldr	r3, [pc, #152]	; (800418c <UART_SetConfig+0x27c>)
 80040f2:	61bb      	str	r3, [r7, #24]
        break;
 80040f4:	e00f      	b.n	8004116 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040f6:	f7fe fc03 	bl	8002900 <HAL_RCC_GetSysClockFreq>
 80040fa:	0003      	movs	r3, r0
 80040fc:	61bb      	str	r3, [r7, #24]
        break;
 80040fe:	e00a      	b.n	8004116 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004100:	2380      	movs	r3, #128	; 0x80
 8004102:	021b      	lsls	r3, r3, #8
 8004104:	61bb      	str	r3, [r7, #24]
        break;
 8004106:	e006      	b.n	8004116 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8004108:	2300      	movs	r3, #0
 800410a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800410c:	231e      	movs	r3, #30
 800410e:	18fb      	adds	r3, r7, r3
 8004110:	2201      	movs	r2, #1
 8004112:	701a      	strb	r2, [r3, #0]
        break;
 8004114:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004116:	69bb      	ldr	r3, [r7, #24]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d01e      	beq.n	800415a <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	085a      	lsrs	r2, r3, #1
 8004122:	69bb      	ldr	r3, [r7, #24]
 8004124:	18d2      	adds	r2, r2, r3
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	0019      	movs	r1, r3
 800412c:	0010      	movs	r0, r2
 800412e:	f7fb fff5 	bl	800011c <__udivsi3>
 8004132:	0003      	movs	r3, r0
 8004134:	b29b      	uxth	r3, r3
 8004136:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	2b0f      	cmp	r3, #15
 800413c:	d909      	bls.n	8004152 <UART_SetConfig+0x242>
 800413e:	693a      	ldr	r2, [r7, #16]
 8004140:	2380      	movs	r3, #128	; 0x80
 8004142:	025b      	lsls	r3, r3, #9
 8004144:	429a      	cmp	r2, r3
 8004146:	d204      	bcs.n	8004152 <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	693a      	ldr	r2, [r7, #16]
 800414e:	60da      	str	r2, [r3, #12]
 8004150:	e003      	b.n	800415a <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8004152:	231e      	movs	r3, #30
 8004154:	18fb      	adds	r3, r7, r3
 8004156:	2201      	movs	r2, #1
 8004158:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2200      	movs	r2, #0
 800415e:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2200      	movs	r2, #0
 8004164:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004166:	231e      	movs	r3, #30
 8004168:	18fb      	adds	r3, r7, r3
 800416a:	781b      	ldrb	r3, [r3, #0]
}
 800416c:	0018      	movs	r0, r3
 800416e:	46bd      	mov	sp, r7
 8004170:	b008      	add	sp, #32
 8004172:	bd80      	pop	{r7, pc}
 8004174:	ffff69f3 	.word	0xffff69f3
 8004178:	ffffcfff 	.word	0xffffcfff
 800417c:	fffff4ff 	.word	0xfffff4ff
 8004180:	40013800 	.word	0x40013800
 8004184:	40021000 	.word	0x40021000
 8004188:	40004400 	.word	0x40004400
 800418c:	007a1200 	.word	0x007a1200

08004190 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b082      	sub	sp, #8
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800419c:	2201      	movs	r2, #1
 800419e:	4013      	ands	r3, r2
 80041a0:	d00b      	beq.n	80041ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	4a4a      	ldr	r2, [pc, #296]	; (80042d4 <UART_AdvFeatureConfig+0x144>)
 80041aa:	4013      	ands	r3, r2
 80041ac:	0019      	movs	r1, r3
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	430a      	orrs	r2, r1
 80041b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041be:	2202      	movs	r2, #2
 80041c0:	4013      	ands	r3, r2
 80041c2:	d00b      	beq.n	80041dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	4a43      	ldr	r2, [pc, #268]	; (80042d8 <UART_AdvFeatureConfig+0x148>)
 80041cc:	4013      	ands	r3, r2
 80041ce:	0019      	movs	r1, r3
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	430a      	orrs	r2, r1
 80041da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041e0:	2204      	movs	r2, #4
 80041e2:	4013      	ands	r3, r2
 80041e4:	d00b      	beq.n	80041fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	4a3b      	ldr	r2, [pc, #236]	; (80042dc <UART_AdvFeatureConfig+0x14c>)
 80041ee:	4013      	ands	r3, r2
 80041f0:	0019      	movs	r1, r3
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	430a      	orrs	r2, r1
 80041fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004202:	2208      	movs	r2, #8
 8004204:	4013      	ands	r3, r2
 8004206:	d00b      	beq.n	8004220 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	4a34      	ldr	r2, [pc, #208]	; (80042e0 <UART_AdvFeatureConfig+0x150>)
 8004210:	4013      	ands	r3, r2
 8004212:	0019      	movs	r1, r3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	430a      	orrs	r2, r1
 800421e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004224:	2210      	movs	r2, #16
 8004226:	4013      	ands	r3, r2
 8004228:	d00b      	beq.n	8004242 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	4a2c      	ldr	r2, [pc, #176]	; (80042e4 <UART_AdvFeatureConfig+0x154>)
 8004232:	4013      	ands	r3, r2
 8004234:	0019      	movs	r1, r3
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	430a      	orrs	r2, r1
 8004240:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004246:	2220      	movs	r2, #32
 8004248:	4013      	ands	r3, r2
 800424a:	d00b      	beq.n	8004264 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	4a25      	ldr	r2, [pc, #148]	; (80042e8 <UART_AdvFeatureConfig+0x158>)
 8004254:	4013      	ands	r3, r2
 8004256:	0019      	movs	r1, r3
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	430a      	orrs	r2, r1
 8004262:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004268:	2240      	movs	r2, #64	; 0x40
 800426a:	4013      	ands	r3, r2
 800426c:	d01d      	beq.n	80042aa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	4a1d      	ldr	r2, [pc, #116]	; (80042ec <UART_AdvFeatureConfig+0x15c>)
 8004276:	4013      	ands	r3, r2
 8004278:	0019      	movs	r1, r3
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	430a      	orrs	r2, r1
 8004284:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800428a:	2380      	movs	r3, #128	; 0x80
 800428c:	035b      	lsls	r3, r3, #13
 800428e:	429a      	cmp	r2, r3
 8004290:	d10b      	bne.n	80042aa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	4a15      	ldr	r2, [pc, #84]	; (80042f0 <UART_AdvFeatureConfig+0x160>)
 800429a:	4013      	ands	r3, r2
 800429c:	0019      	movs	r1, r3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	430a      	orrs	r2, r1
 80042a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ae:	2280      	movs	r2, #128	; 0x80
 80042b0:	4013      	ands	r3, r2
 80042b2:	d00b      	beq.n	80042cc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	4a0e      	ldr	r2, [pc, #56]	; (80042f4 <UART_AdvFeatureConfig+0x164>)
 80042bc:	4013      	ands	r3, r2
 80042be:	0019      	movs	r1, r3
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	430a      	orrs	r2, r1
 80042ca:	605a      	str	r2, [r3, #4]
  }
}
 80042cc:	46c0      	nop			; (mov r8, r8)
 80042ce:	46bd      	mov	sp, r7
 80042d0:	b002      	add	sp, #8
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	fffdffff 	.word	0xfffdffff
 80042d8:	fffeffff 	.word	0xfffeffff
 80042dc:	fffbffff 	.word	0xfffbffff
 80042e0:	ffff7fff 	.word	0xffff7fff
 80042e4:	ffffefff 	.word	0xffffefff
 80042e8:	ffffdfff 	.word	0xffffdfff
 80042ec:	ffefffff 	.word	0xffefffff
 80042f0:	ff9fffff 	.word	0xff9fffff
 80042f4:	fff7ffff 	.word	0xfff7ffff

080042f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af02      	add	r7, sp, #8
 80042fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2280      	movs	r2, #128	; 0x80
 8004304:	2100      	movs	r1, #0
 8004306:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004308:	f7fc fd1c 	bl	8000d44 <HAL_GetTick>
 800430c:	0003      	movs	r3, r0
 800430e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	2208      	movs	r2, #8
 8004318:	4013      	ands	r3, r2
 800431a:	2b08      	cmp	r3, #8
 800431c:	d10c      	bne.n	8004338 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2280      	movs	r2, #128	; 0x80
 8004322:	0391      	lsls	r1, r2, #14
 8004324:	6878      	ldr	r0, [r7, #4]
 8004326:	4a17      	ldr	r2, [pc, #92]	; (8004384 <UART_CheckIdleState+0x8c>)
 8004328:	9200      	str	r2, [sp, #0]
 800432a:	2200      	movs	r2, #0
 800432c:	f000 f82c 	bl	8004388 <UART_WaitOnFlagUntilTimeout>
 8004330:	1e03      	subs	r3, r0, #0
 8004332:	d001      	beq.n	8004338 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004334:	2303      	movs	r3, #3
 8004336:	e021      	b.n	800437c <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	2204      	movs	r2, #4
 8004340:	4013      	ands	r3, r2
 8004342:	2b04      	cmp	r3, #4
 8004344:	d10c      	bne.n	8004360 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2280      	movs	r2, #128	; 0x80
 800434a:	03d1      	lsls	r1, r2, #15
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	4a0d      	ldr	r2, [pc, #52]	; (8004384 <UART_CheckIdleState+0x8c>)
 8004350:	9200      	str	r2, [sp, #0]
 8004352:	2200      	movs	r2, #0
 8004354:	f000 f818 	bl	8004388 <UART_WaitOnFlagUntilTimeout>
 8004358:	1e03      	subs	r3, r0, #0
 800435a:	d001      	beq.n	8004360 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800435c:	2303      	movs	r3, #3
 800435e:	e00d      	b.n	800437c <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2220      	movs	r2, #32
 8004364:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2220      	movs	r2, #32
 800436a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2274      	movs	r2, #116	; 0x74
 8004376:	2100      	movs	r1, #0
 8004378:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800437a:	2300      	movs	r3, #0
}
 800437c:	0018      	movs	r0, r3
 800437e:	46bd      	mov	sp, r7
 8004380:	b004      	add	sp, #16
 8004382:	bd80      	pop	{r7, pc}
 8004384:	01ffffff 	.word	0x01ffffff

08004388 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b094      	sub	sp, #80	; 0x50
 800438c:	af00      	add	r7, sp, #0
 800438e:	60f8      	str	r0, [r7, #12]
 8004390:	60b9      	str	r1, [r7, #8]
 8004392:	603b      	str	r3, [r7, #0]
 8004394:	1dfb      	adds	r3, r7, #7
 8004396:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004398:	e0a3      	b.n	80044e2 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800439a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800439c:	3301      	adds	r3, #1
 800439e:	d100      	bne.n	80043a2 <UART_WaitOnFlagUntilTimeout+0x1a>
 80043a0:	e09f      	b.n	80044e2 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043a2:	f7fc fccf 	bl	8000d44 <HAL_GetTick>
 80043a6:	0002      	movs	r2, r0
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80043ae:	429a      	cmp	r2, r3
 80043b0:	d302      	bcc.n	80043b8 <UART_WaitOnFlagUntilTimeout+0x30>
 80043b2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d13d      	bne.n	8004434 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043b8:	f3ef 8310 	mrs	r3, PRIMASK
 80043bc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80043be:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80043c0:	647b      	str	r3, [r7, #68]	; 0x44
 80043c2:	2301      	movs	r3, #1
 80043c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043c8:	f383 8810 	msr	PRIMASK, r3
}
 80043cc:	46c0      	nop			; (mov r8, r8)
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	494c      	ldr	r1, [pc, #304]	; (800450c <UART_WaitOnFlagUntilTimeout+0x184>)
 80043da:	400a      	ands	r2, r1
 80043dc:	601a      	str	r2, [r3, #0]
 80043de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80043e0:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043e4:	f383 8810 	msr	PRIMASK, r3
}
 80043e8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043ea:	f3ef 8310 	mrs	r3, PRIMASK
 80043ee:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80043f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043f2:	643b      	str	r3, [r7, #64]	; 0x40
 80043f4:	2301      	movs	r3, #1
 80043f6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043fa:	f383 8810 	msr	PRIMASK, r3
}
 80043fe:	46c0      	nop			; (mov r8, r8)
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	689a      	ldr	r2, [r3, #8]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	2101      	movs	r1, #1
 800440c:	438a      	bics	r2, r1
 800440e:	609a      	str	r2, [r3, #8]
 8004410:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004412:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004414:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004416:	f383 8810 	msr	PRIMASK, r3
}
 800441a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2220      	movs	r2, #32
 8004420:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2220      	movs	r2, #32
 8004426:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2274      	movs	r2, #116	; 0x74
 800442c:	2100      	movs	r1, #0
 800442e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004430:	2303      	movs	r3, #3
 8004432:	e067      	b.n	8004504 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	2204      	movs	r2, #4
 800443c:	4013      	ands	r3, r2
 800443e:	d050      	beq.n	80044e2 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	69da      	ldr	r2, [r3, #28]
 8004446:	2380      	movs	r3, #128	; 0x80
 8004448:	011b      	lsls	r3, r3, #4
 800444a:	401a      	ands	r2, r3
 800444c:	2380      	movs	r3, #128	; 0x80
 800444e:	011b      	lsls	r3, r3, #4
 8004450:	429a      	cmp	r2, r3
 8004452:	d146      	bne.n	80044e2 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	2280      	movs	r2, #128	; 0x80
 800445a:	0112      	lsls	r2, r2, #4
 800445c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800445e:	f3ef 8310 	mrs	r3, PRIMASK
 8004462:	613b      	str	r3, [r7, #16]
  return(result);
 8004464:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004466:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004468:	2301      	movs	r3, #1
 800446a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	f383 8810 	msr	PRIMASK, r3
}
 8004472:	46c0      	nop			; (mov r8, r8)
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4923      	ldr	r1, [pc, #140]	; (800450c <UART_WaitOnFlagUntilTimeout+0x184>)
 8004480:	400a      	ands	r2, r1
 8004482:	601a      	str	r2, [r3, #0]
 8004484:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004486:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004488:	69bb      	ldr	r3, [r7, #24]
 800448a:	f383 8810 	msr	PRIMASK, r3
}
 800448e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004490:	f3ef 8310 	mrs	r3, PRIMASK
 8004494:	61fb      	str	r3, [r7, #28]
  return(result);
 8004496:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004498:	64bb      	str	r3, [r7, #72]	; 0x48
 800449a:	2301      	movs	r3, #1
 800449c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800449e:	6a3b      	ldr	r3, [r7, #32]
 80044a0:	f383 8810 	msr	PRIMASK, r3
}
 80044a4:	46c0      	nop			; (mov r8, r8)
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	689a      	ldr	r2, [r3, #8]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2101      	movs	r1, #1
 80044b2:	438a      	bics	r2, r1
 80044b4:	609a      	str	r2, [r3, #8]
 80044b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044b8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044bc:	f383 8810 	msr	PRIMASK, r3
}
 80044c0:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2220      	movs	r2, #32
 80044c6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	2220      	movs	r2, #32
 80044cc:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2280      	movs	r2, #128	; 0x80
 80044d2:	2120      	movs	r1, #32
 80044d4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2274      	movs	r2, #116	; 0x74
 80044da:	2100      	movs	r1, #0
 80044dc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80044de:	2303      	movs	r3, #3
 80044e0:	e010      	b.n	8004504 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	69db      	ldr	r3, [r3, #28]
 80044e8:	68ba      	ldr	r2, [r7, #8]
 80044ea:	4013      	ands	r3, r2
 80044ec:	68ba      	ldr	r2, [r7, #8]
 80044ee:	1ad3      	subs	r3, r2, r3
 80044f0:	425a      	negs	r2, r3
 80044f2:	4153      	adcs	r3, r2
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	001a      	movs	r2, r3
 80044f8:	1dfb      	adds	r3, r7, #7
 80044fa:	781b      	ldrb	r3, [r3, #0]
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d100      	bne.n	8004502 <UART_WaitOnFlagUntilTimeout+0x17a>
 8004500:	e74b      	b.n	800439a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004502:	2300      	movs	r3, #0
}
 8004504:	0018      	movs	r0, r3
 8004506:	46bd      	mov	sp, r7
 8004508:	b014      	add	sp, #80	; 0x50
 800450a:	bd80      	pop	{r7, pc}
 800450c:	fffffe5f 	.word	0xfffffe5f

08004510 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b08e      	sub	sp, #56	; 0x38
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004518:	f3ef 8310 	mrs	r3, PRIMASK
 800451c:	617b      	str	r3, [r7, #20]
  return(result);
 800451e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004520:	637b      	str	r3, [r7, #52]	; 0x34
 8004522:	2301      	movs	r3, #1
 8004524:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004526:	69bb      	ldr	r3, [r7, #24]
 8004528:	f383 8810 	msr	PRIMASK, r3
}
 800452c:	46c0      	nop			; (mov r8, r8)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4925      	ldr	r1, [pc, #148]	; (80045d0 <UART_EndRxTransfer+0xc0>)
 800453a:	400a      	ands	r2, r1
 800453c:	601a      	str	r2, [r3, #0]
 800453e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004540:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	f383 8810 	msr	PRIMASK, r3
}
 8004548:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800454a:	f3ef 8310 	mrs	r3, PRIMASK
 800454e:	623b      	str	r3, [r7, #32]
  return(result);
 8004550:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004552:	633b      	str	r3, [r7, #48]	; 0x30
 8004554:	2301      	movs	r3, #1
 8004556:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800455a:	f383 8810 	msr	PRIMASK, r3
}
 800455e:	46c0      	nop			; (mov r8, r8)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	689a      	ldr	r2, [r3, #8]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	2101      	movs	r1, #1
 800456c:	438a      	bics	r2, r1
 800456e:	609a      	str	r2, [r3, #8]
 8004570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004572:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004576:	f383 8810 	msr	PRIMASK, r3
}
 800457a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004580:	2b01      	cmp	r3, #1
 8004582:	d118      	bne.n	80045b6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004584:	f3ef 8310 	mrs	r3, PRIMASK
 8004588:	60bb      	str	r3, [r7, #8]
  return(result);
 800458a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800458c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800458e:	2301      	movs	r3, #1
 8004590:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	f383 8810 	msr	PRIMASK, r3
}
 8004598:	46c0      	nop			; (mov r8, r8)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	2110      	movs	r1, #16
 80045a6:	438a      	bics	r2, r1
 80045a8:	601a      	str	r2, [r3, #0]
 80045aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045ac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	f383 8810 	msr	PRIMASK, r3
}
 80045b4:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2220      	movs	r2, #32
 80045ba:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2200      	movs	r2, #0
 80045c0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	665a      	str	r2, [r3, #100]	; 0x64
}
 80045c8:	46c0      	nop			; (mov r8, r8)
 80045ca:	46bd      	mov	sp, r7
 80045cc:	b00e      	add	sp, #56	; 0x38
 80045ce:	bd80      	pop	{r7, pc}
 80045d0:	fffffedf 	.word	0xfffffedf

080045d4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b084      	sub	sp, #16
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	225a      	movs	r2, #90	; 0x5a
 80045e6:	2100      	movs	r1, #0
 80045e8:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2252      	movs	r2, #82	; 0x52
 80045ee:	2100      	movs	r1, #0
 80045f0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	0018      	movs	r0, r3
 80045f6:	f7ff fc77 	bl	8003ee8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80045fa:	46c0      	nop			; (mov r8, r8)
 80045fc:	46bd      	mov	sp, r7
 80045fe:	b004      	add	sp, #16
 8004600:	bd80      	pop	{r7, pc}

08004602 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004602:	b580      	push	{r7, lr}
 8004604:	b086      	sub	sp, #24
 8004606:	af00      	add	r7, sp, #0
 8004608:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800460a:	f3ef 8310 	mrs	r3, PRIMASK
 800460e:	60bb      	str	r3, [r7, #8]
  return(result);
 8004610:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004612:	617b      	str	r3, [r7, #20]
 8004614:	2301      	movs	r3, #1
 8004616:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	f383 8810 	msr	PRIMASK, r3
}
 800461e:	46c0      	nop			; (mov r8, r8)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	2140      	movs	r1, #64	; 0x40
 800462c:	438a      	bics	r2, r1
 800462e:	601a      	str	r2, [r3, #0]
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	f383 8810 	msr	PRIMASK, r3
}
 800463a:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2220      	movs	r2, #32
 8004640:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2200      	movs	r2, #0
 8004646:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	0018      	movs	r0, r3
 800464c:	f7ff fc44 	bl	8003ed8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004650:	46c0      	nop			; (mov r8, r8)
 8004652:	46bd      	mov	sp, r7
 8004654:	b006      	add	sp, #24
 8004656:	bd80      	pop	{r7, pc}

08004658 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b082      	sub	sp, #8
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004660:	46c0      	nop			; (mov r8, r8)
 8004662:	46bd      	mov	sp, r7
 8004664:	b002      	add	sp, #8
 8004666:	bd80      	pop	{r7, pc}

08004668 <__errno>:
 8004668:	4b01      	ldr	r3, [pc, #4]	; (8004670 <__errno+0x8>)
 800466a:	6818      	ldr	r0, [r3, #0]
 800466c:	4770      	bx	lr
 800466e:	46c0      	nop			; (mov r8, r8)
 8004670:	20000010 	.word	0x20000010

08004674 <__libc_init_array>:
 8004674:	b570      	push	{r4, r5, r6, lr}
 8004676:	2600      	movs	r6, #0
 8004678:	4d0c      	ldr	r5, [pc, #48]	; (80046ac <__libc_init_array+0x38>)
 800467a:	4c0d      	ldr	r4, [pc, #52]	; (80046b0 <__libc_init_array+0x3c>)
 800467c:	1b64      	subs	r4, r4, r5
 800467e:	10a4      	asrs	r4, r4, #2
 8004680:	42a6      	cmp	r6, r4
 8004682:	d109      	bne.n	8004698 <__libc_init_array+0x24>
 8004684:	2600      	movs	r6, #0
 8004686:	f000 fc8b 	bl	8004fa0 <_init>
 800468a:	4d0a      	ldr	r5, [pc, #40]	; (80046b4 <__libc_init_array+0x40>)
 800468c:	4c0a      	ldr	r4, [pc, #40]	; (80046b8 <__libc_init_array+0x44>)
 800468e:	1b64      	subs	r4, r4, r5
 8004690:	10a4      	asrs	r4, r4, #2
 8004692:	42a6      	cmp	r6, r4
 8004694:	d105      	bne.n	80046a2 <__libc_init_array+0x2e>
 8004696:	bd70      	pop	{r4, r5, r6, pc}
 8004698:	00b3      	lsls	r3, r6, #2
 800469a:	58eb      	ldr	r3, [r5, r3]
 800469c:	4798      	blx	r3
 800469e:	3601      	adds	r6, #1
 80046a0:	e7ee      	b.n	8004680 <__libc_init_array+0xc>
 80046a2:	00b3      	lsls	r3, r6, #2
 80046a4:	58eb      	ldr	r3, [r5, r3]
 80046a6:	4798      	blx	r3
 80046a8:	3601      	adds	r6, #1
 80046aa:	e7f2      	b.n	8004692 <__libc_init_array+0x1e>
 80046ac:	08005048 	.word	0x08005048
 80046b0:	08005048 	.word	0x08005048
 80046b4:	08005048 	.word	0x08005048
 80046b8:	0800504c 	.word	0x0800504c

080046bc <memset>:
 80046bc:	0003      	movs	r3, r0
 80046be:	1882      	adds	r2, r0, r2
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d100      	bne.n	80046c6 <memset+0xa>
 80046c4:	4770      	bx	lr
 80046c6:	7019      	strb	r1, [r3, #0]
 80046c8:	3301      	adds	r3, #1
 80046ca:	e7f9      	b.n	80046c0 <memset+0x4>

080046cc <siprintf>:
 80046cc:	b40e      	push	{r1, r2, r3}
 80046ce:	b500      	push	{lr}
 80046d0:	490b      	ldr	r1, [pc, #44]	; (8004700 <siprintf+0x34>)
 80046d2:	b09c      	sub	sp, #112	; 0x70
 80046d4:	ab1d      	add	r3, sp, #116	; 0x74
 80046d6:	9002      	str	r0, [sp, #8]
 80046d8:	9006      	str	r0, [sp, #24]
 80046da:	9107      	str	r1, [sp, #28]
 80046dc:	9104      	str	r1, [sp, #16]
 80046de:	4809      	ldr	r0, [pc, #36]	; (8004704 <siprintf+0x38>)
 80046e0:	4909      	ldr	r1, [pc, #36]	; (8004708 <siprintf+0x3c>)
 80046e2:	cb04      	ldmia	r3!, {r2}
 80046e4:	9105      	str	r1, [sp, #20]
 80046e6:	6800      	ldr	r0, [r0, #0]
 80046e8:	a902      	add	r1, sp, #8
 80046ea:	9301      	str	r3, [sp, #4]
 80046ec:	f000 f870 	bl	80047d0 <_svfiprintf_r>
 80046f0:	2300      	movs	r3, #0
 80046f2:	9a02      	ldr	r2, [sp, #8]
 80046f4:	7013      	strb	r3, [r2, #0]
 80046f6:	b01c      	add	sp, #112	; 0x70
 80046f8:	bc08      	pop	{r3}
 80046fa:	b003      	add	sp, #12
 80046fc:	4718      	bx	r3
 80046fe:	46c0      	nop			; (mov r8, r8)
 8004700:	7fffffff 	.word	0x7fffffff
 8004704:	20000010 	.word	0x20000010
 8004708:	ffff0208 	.word	0xffff0208

0800470c <__ssputs_r>:
 800470c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800470e:	688e      	ldr	r6, [r1, #8]
 8004710:	b085      	sub	sp, #20
 8004712:	0007      	movs	r7, r0
 8004714:	000c      	movs	r4, r1
 8004716:	9203      	str	r2, [sp, #12]
 8004718:	9301      	str	r3, [sp, #4]
 800471a:	429e      	cmp	r6, r3
 800471c:	d83c      	bhi.n	8004798 <__ssputs_r+0x8c>
 800471e:	2390      	movs	r3, #144	; 0x90
 8004720:	898a      	ldrh	r2, [r1, #12]
 8004722:	00db      	lsls	r3, r3, #3
 8004724:	421a      	tst	r2, r3
 8004726:	d034      	beq.n	8004792 <__ssputs_r+0x86>
 8004728:	6909      	ldr	r1, [r1, #16]
 800472a:	6823      	ldr	r3, [r4, #0]
 800472c:	6960      	ldr	r0, [r4, #20]
 800472e:	1a5b      	subs	r3, r3, r1
 8004730:	9302      	str	r3, [sp, #8]
 8004732:	2303      	movs	r3, #3
 8004734:	4343      	muls	r3, r0
 8004736:	0fdd      	lsrs	r5, r3, #31
 8004738:	18ed      	adds	r5, r5, r3
 800473a:	9b01      	ldr	r3, [sp, #4]
 800473c:	9802      	ldr	r0, [sp, #8]
 800473e:	3301      	adds	r3, #1
 8004740:	181b      	adds	r3, r3, r0
 8004742:	106d      	asrs	r5, r5, #1
 8004744:	42ab      	cmp	r3, r5
 8004746:	d900      	bls.n	800474a <__ssputs_r+0x3e>
 8004748:	001d      	movs	r5, r3
 800474a:	0553      	lsls	r3, r2, #21
 800474c:	d532      	bpl.n	80047b4 <__ssputs_r+0xa8>
 800474e:	0029      	movs	r1, r5
 8004750:	0038      	movs	r0, r7
 8004752:	f000 fb53 	bl	8004dfc <_malloc_r>
 8004756:	1e06      	subs	r6, r0, #0
 8004758:	d109      	bne.n	800476e <__ssputs_r+0x62>
 800475a:	230c      	movs	r3, #12
 800475c:	603b      	str	r3, [r7, #0]
 800475e:	2340      	movs	r3, #64	; 0x40
 8004760:	2001      	movs	r0, #1
 8004762:	89a2      	ldrh	r2, [r4, #12]
 8004764:	4240      	negs	r0, r0
 8004766:	4313      	orrs	r3, r2
 8004768:	81a3      	strh	r3, [r4, #12]
 800476a:	b005      	add	sp, #20
 800476c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800476e:	9a02      	ldr	r2, [sp, #8]
 8004770:	6921      	ldr	r1, [r4, #16]
 8004772:	f000 faba 	bl	8004cea <memcpy>
 8004776:	89a3      	ldrh	r3, [r4, #12]
 8004778:	4a14      	ldr	r2, [pc, #80]	; (80047cc <__ssputs_r+0xc0>)
 800477a:	401a      	ands	r2, r3
 800477c:	2380      	movs	r3, #128	; 0x80
 800477e:	4313      	orrs	r3, r2
 8004780:	81a3      	strh	r3, [r4, #12]
 8004782:	9b02      	ldr	r3, [sp, #8]
 8004784:	6126      	str	r6, [r4, #16]
 8004786:	18f6      	adds	r6, r6, r3
 8004788:	6026      	str	r6, [r4, #0]
 800478a:	6165      	str	r5, [r4, #20]
 800478c:	9e01      	ldr	r6, [sp, #4]
 800478e:	1aed      	subs	r5, r5, r3
 8004790:	60a5      	str	r5, [r4, #8]
 8004792:	9b01      	ldr	r3, [sp, #4]
 8004794:	429e      	cmp	r6, r3
 8004796:	d900      	bls.n	800479a <__ssputs_r+0x8e>
 8004798:	9e01      	ldr	r6, [sp, #4]
 800479a:	0032      	movs	r2, r6
 800479c:	9903      	ldr	r1, [sp, #12]
 800479e:	6820      	ldr	r0, [r4, #0]
 80047a0:	f000 faac 	bl	8004cfc <memmove>
 80047a4:	68a3      	ldr	r3, [r4, #8]
 80047a6:	2000      	movs	r0, #0
 80047a8:	1b9b      	subs	r3, r3, r6
 80047aa:	60a3      	str	r3, [r4, #8]
 80047ac:	6823      	ldr	r3, [r4, #0]
 80047ae:	199e      	adds	r6, r3, r6
 80047b0:	6026      	str	r6, [r4, #0]
 80047b2:	e7da      	b.n	800476a <__ssputs_r+0x5e>
 80047b4:	002a      	movs	r2, r5
 80047b6:	0038      	movs	r0, r7
 80047b8:	f000 fb96 	bl	8004ee8 <_realloc_r>
 80047bc:	1e06      	subs	r6, r0, #0
 80047be:	d1e0      	bne.n	8004782 <__ssputs_r+0x76>
 80047c0:	0038      	movs	r0, r7
 80047c2:	6921      	ldr	r1, [r4, #16]
 80047c4:	f000 faae 	bl	8004d24 <_free_r>
 80047c8:	e7c7      	b.n	800475a <__ssputs_r+0x4e>
 80047ca:	46c0      	nop			; (mov r8, r8)
 80047cc:	fffffb7f 	.word	0xfffffb7f

080047d0 <_svfiprintf_r>:
 80047d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047d2:	b0a1      	sub	sp, #132	; 0x84
 80047d4:	9003      	str	r0, [sp, #12]
 80047d6:	001d      	movs	r5, r3
 80047d8:	898b      	ldrh	r3, [r1, #12]
 80047da:	000f      	movs	r7, r1
 80047dc:	0016      	movs	r6, r2
 80047de:	061b      	lsls	r3, r3, #24
 80047e0:	d511      	bpl.n	8004806 <_svfiprintf_r+0x36>
 80047e2:	690b      	ldr	r3, [r1, #16]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d10e      	bne.n	8004806 <_svfiprintf_r+0x36>
 80047e8:	2140      	movs	r1, #64	; 0x40
 80047ea:	f000 fb07 	bl	8004dfc <_malloc_r>
 80047ee:	6038      	str	r0, [r7, #0]
 80047f0:	6138      	str	r0, [r7, #16]
 80047f2:	2800      	cmp	r0, #0
 80047f4:	d105      	bne.n	8004802 <_svfiprintf_r+0x32>
 80047f6:	230c      	movs	r3, #12
 80047f8:	9a03      	ldr	r2, [sp, #12]
 80047fa:	3801      	subs	r0, #1
 80047fc:	6013      	str	r3, [r2, #0]
 80047fe:	b021      	add	sp, #132	; 0x84
 8004800:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004802:	2340      	movs	r3, #64	; 0x40
 8004804:	617b      	str	r3, [r7, #20]
 8004806:	2300      	movs	r3, #0
 8004808:	ac08      	add	r4, sp, #32
 800480a:	6163      	str	r3, [r4, #20]
 800480c:	3320      	adds	r3, #32
 800480e:	7663      	strb	r3, [r4, #25]
 8004810:	3310      	adds	r3, #16
 8004812:	76a3      	strb	r3, [r4, #26]
 8004814:	9507      	str	r5, [sp, #28]
 8004816:	0035      	movs	r5, r6
 8004818:	782b      	ldrb	r3, [r5, #0]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d001      	beq.n	8004822 <_svfiprintf_r+0x52>
 800481e:	2b25      	cmp	r3, #37	; 0x25
 8004820:	d147      	bne.n	80048b2 <_svfiprintf_r+0xe2>
 8004822:	1bab      	subs	r3, r5, r6
 8004824:	9305      	str	r3, [sp, #20]
 8004826:	42b5      	cmp	r5, r6
 8004828:	d00c      	beq.n	8004844 <_svfiprintf_r+0x74>
 800482a:	0032      	movs	r2, r6
 800482c:	0039      	movs	r1, r7
 800482e:	9803      	ldr	r0, [sp, #12]
 8004830:	f7ff ff6c 	bl	800470c <__ssputs_r>
 8004834:	1c43      	adds	r3, r0, #1
 8004836:	d100      	bne.n	800483a <_svfiprintf_r+0x6a>
 8004838:	e0ae      	b.n	8004998 <_svfiprintf_r+0x1c8>
 800483a:	6962      	ldr	r2, [r4, #20]
 800483c:	9b05      	ldr	r3, [sp, #20]
 800483e:	4694      	mov	ip, r2
 8004840:	4463      	add	r3, ip
 8004842:	6163      	str	r3, [r4, #20]
 8004844:	782b      	ldrb	r3, [r5, #0]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d100      	bne.n	800484c <_svfiprintf_r+0x7c>
 800484a:	e0a5      	b.n	8004998 <_svfiprintf_r+0x1c8>
 800484c:	2201      	movs	r2, #1
 800484e:	2300      	movs	r3, #0
 8004850:	4252      	negs	r2, r2
 8004852:	6062      	str	r2, [r4, #4]
 8004854:	a904      	add	r1, sp, #16
 8004856:	3254      	adds	r2, #84	; 0x54
 8004858:	1852      	adds	r2, r2, r1
 800485a:	1c6e      	adds	r6, r5, #1
 800485c:	6023      	str	r3, [r4, #0]
 800485e:	60e3      	str	r3, [r4, #12]
 8004860:	60a3      	str	r3, [r4, #8]
 8004862:	7013      	strb	r3, [r2, #0]
 8004864:	65a3      	str	r3, [r4, #88]	; 0x58
 8004866:	2205      	movs	r2, #5
 8004868:	7831      	ldrb	r1, [r6, #0]
 800486a:	4854      	ldr	r0, [pc, #336]	; (80049bc <_svfiprintf_r+0x1ec>)
 800486c:	f000 fa32 	bl	8004cd4 <memchr>
 8004870:	1c75      	adds	r5, r6, #1
 8004872:	2800      	cmp	r0, #0
 8004874:	d11f      	bne.n	80048b6 <_svfiprintf_r+0xe6>
 8004876:	6822      	ldr	r2, [r4, #0]
 8004878:	06d3      	lsls	r3, r2, #27
 800487a:	d504      	bpl.n	8004886 <_svfiprintf_r+0xb6>
 800487c:	2353      	movs	r3, #83	; 0x53
 800487e:	a904      	add	r1, sp, #16
 8004880:	185b      	adds	r3, r3, r1
 8004882:	2120      	movs	r1, #32
 8004884:	7019      	strb	r1, [r3, #0]
 8004886:	0713      	lsls	r3, r2, #28
 8004888:	d504      	bpl.n	8004894 <_svfiprintf_r+0xc4>
 800488a:	2353      	movs	r3, #83	; 0x53
 800488c:	a904      	add	r1, sp, #16
 800488e:	185b      	adds	r3, r3, r1
 8004890:	212b      	movs	r1, #43	; 0x2b
 8004892:	7019      	strb	r1, [r3, #0]
 8004894:	7833      	ldrb	r3, [r6, #0]
 8004896:	2b2a      	cmp	r3, #42	; 0x2a
 8004898:	d016      	beq.n	80048c8 <_svfiprintf_r+0xf8>
 800489a:	0035      	movs	r5, r6
 800489c:	2100      	movs	r1, #0
 800489e:	200a      	movs	r0, #10
 80048a0:	68e3      	ldr	r3, [r4, #12]
 80048a2:	782a      	ldrb	r2, [r5, #0]
 80048a4:	1c6e      	adds	r6, r5, #1
 80048a6:	3a30      	subs	r2, #48	; 0x30
 80048a8:	2a09      	cmp	r2, #9
 80048aa:	d94e      	bls.n	800494a <_svfiprintf_r+0x17a>
 80048ac:	2900      	cmp	r1, #0
 80048ae:	d111      	bne.n	80048d4 <_svfiprintf_r+0x104>
 80048b0:	e017      	b.n	80048e2 <_svfiprintf_r+0x112>
 80048b2:	3501      	adds	r5, #1
 80048b4:	e7b0      	b.n	8004818 <_svfiprintf_r+0x48>
 80048b6:	4b41      	ldr	r3, [pc, #260]	; (80049bc <_svfiprintf_r+0x1ec>)
 80048b8:	6822      	ldr	r2, [r4, #0]
 80048ba:	1ac0      	subs	r0, r0, r3
 80048bc:	2301      	movs	r3, #1
 80048be:	4083      	lsls	r3, r0
 80048c0:	4313      	orrs	r3, r2
 80048c2:	002e      	movs	r6, r5
 80048c4:	6023      	str	r3, [r4, #0]
 80048c6:	e7ce      	b.n	8004866 <_svfiprintf_r+0x96>
 80048c8:	9b07      	ldr	r3, [sp, #28]
 80048ca:	1d19      	adds	r1, r3, #4
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	9107      	str	r1, [sp, #28]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	db01      	blt.n	80048d8 <_svfiprintf_r+0x108>
 80048d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80048d6:	e004      	b.n	80048e2 <_svfiprintf_r+0x112>
 80048d8:	425b      	negs	r3, r3
 80048da:	60e3      	str	r3, [r4, #12]
 80048dc:	2302      	movs	r3, #2
 80048de:	4313      	orrs	r3, r2
 80048e0:	6023      	str	r3, [r4, #0]
 80048e2:	782b      	ldrb	r3, [r5, #0]
 80048e4:	2b2e      	cmp	r3, #46	; 0x2e
 80048e6:	d10a      	bne.n	80048fe <_svfiprintf_r+0x12e>
 80048e8:	786b      	ldrb	r3, [r5, #1]
 80048ea:	2b2a      	cmp	r3, #42	; 0x2a
 80048ec:	d135      	bne.n	800495a <_svfiprintf_r+0x18a>
 80048ee:	9b07      	ldr	r3, [sp, #28]
 80048f0:	3502      	adds	r5, #2
 80048f2:	1d1a      	adds	r2, r3, #4
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	9207      	str	r2, [sp, #28]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	db2b      	blt.n	8004954 <_svfiprintf_r+0x184>
 80048fc:	9309      	str	r3, [sp, #36]	; 0x24
 80048fe:	4e30      	ldr	r6, [pc, #192]	; (80049c0 <_svfiprintf_r+0x1f0>)
 8004900:	2203      	movs	r2, #3
 8004902:	0030      	movs	r0, r6
 8004904:	7829      	ldrb	r1, [r5, #0]
 8004906:	f000 f9e5 	bl	8004cd4 <memchr>
 800490a:	2800      	cmp	r0, #0
 800490c:	d006      	beq.n	800491c <_svfiprintf_r+0x14c>
 800490e:	2340      	movs	r3, #64	; 0x40
 8004910:	1b80      	subs	r0, r0, r6
 8004912:	4083      	lsls	r3, r0
 8004914:	6822      	ldr	r2, [r4, #0]
 8004916:	3501      	adds	r5, #1
 8004918:	4313      	orrs	r3, r2
 800491a:	6023      	str	r3, [r4, #0]
 800491c:	7829      	ldrb	r1, [r5, #0]
 800491e:	2206      	movs	r2, #6
 8004920:	4828      	ldr	r0, [pc, #160]	; (80049c4 <_svfiprintf_r+0x1f4>)
 8004922:	1c6e      	adds	r6, r5, #1
 8004924:	7621      	strb	r1, [r4, #24]
 8004926:	f000 f9d5 	bl	8004cd4 <memchr>
 800492a:	2800      	cmp	r0, #0
 800492c:	d03c      	beq.n	80049a8 <_svfiprintf_r+0x1d8>
 800492e:	4b26      	ldr	r3, [pc, #152]	; (80049c8 <_svfiprintf_r+0x1f8>)
 8004930:	2b00      	cmp	r3, #0
 8004932:	d125      	bne.n	8004980 <_svfiprintf_r+0x1b0>
 8004934:	2207      	movs	r2, #7
 8004936:	9b07      	ldr	r3, [sp, #28]
 8004938:	3307      	adds	r3, #7
 800493a:	4393      	bics	r3, r2
 800493c:	3308      	adds	r3, #8
 800493e:	9307      	str	r3, [sp, #28]
 8004940:	6963      	ldr	r3, [r4, #20]
 8004942:	9a04      	ldr	r2, [sp, #16]
 8004944:	189b      	adds	r3, r3, r2
 8004946:	6163      	str	r3, [r4, #20]
 8004948:	e765      	b.n	8004816 <_svfiprintf_r+0x46>
 800494a:	4343      	muls	r3, r0
 800494c:	0035      	movs	r5, r6
 800494e:	2101      	movs	r1, #1
 8004950:	189b      	adds	r3, r3, r2
 8004952:	e7a6      	b.n	80048a2 <_svfiprintf_r+0xd2>
 8004954:	2301      	movs	r3, #1
 8004956:	425b      	negs	r3, r3
 8004958:	e7d0      	b.n	80048fc <_svfiprintf_r+0x12c>
 800495a:	2300      	movs	r3, #0
 800495c:	200a      	movs	r0, #10
 800495e:	001a      	movs	r2, r3
 8004960:	3501      	adds	r5, #1
 8004962:	6063      	str	r3, [r4, #4]
 8004964:	7829      	ldrb	r1, [r5, #0]
 8004966:	1c6e      	adds	r6, r5, #1
 8004968:	3930      	subs	r1, #48	; 0x30
 800496a:	2909      	cmp	r1, #9
 800496c:	d903      	bls.n	8004976 <_svfiprintf_r+0x1a6>
 800496e:	2b00      	cmp	r3, #0
 8004970:	d0c5      	beq.n	80048fe <_svfiprintf_r+0x12e>
 8004972:	9209      	str	r2, [sp, #36]	; 0x24
 8004974:	e7c3      	b.n	80048fe <_svfiprintf_r+0x12e>
 8004976:	4342      	muls	r2, r0
 8004978:	0035      	movs	r5, r6
 800497a:	2301      	movs	r3, #1
 800497c:	1852      	adds	r2, r2, r1
 800497e:	e7f1      	b.n	8004964 <_svfiprintf_r+0x194>
 8004980:	ab07      	add	r3, sp, #28
 8004982:	9300      	str	r3, [sp, #0]
 8004984:	003a      	movs	r2, r7
 8004986:	0021      	movs	r1, r4
 8004988:	4b10      	ldr	r3, [pc, #64]	; (80049cc <_svfiprintf_r+0x1fc>)
 800498a:	9803      	ldr	r0, [sp, #12]
 800498c:	e000      	b.n	8004990 <_svfiprintf_r+0x1c0>
 800498e:	bf00      	nop
 8004990:	9004      	str	r0, [sp, #16]
 8004992:	9b04      	ldr	r3, [sp, #16]
 8004994:	3301      	adds	r3, #1
 8004996:	d1d3      	bne.n	8004940 <_svfiprintf_r+0x170>
 8004998:	89bb      	ldrh	r3, [r7, #12]
 800499a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800499c:	065b      	lsls	r3, r3, #25
 800499e:	d400      	bmi.n	80049a2 <_svfiprintf_r+0x1d2>
 80049a0:	e72d      	b.n	80047fe <_svfiprintf_r+0x2e>
 80049a2:	2001      	movs	r0, #1
 80049a4:	4240      	negs	r0, r0
 80049a6:	e72a      	b.n	80047fe <_svfiprintf_r+0x2e>
 80049a8:	ab07      	add	r3, sp, #28
 80049aa:	9300      	str	r3, [sp, #0]
 80049ac:	003a      	movs	r2, r7
 80049ae:	0021      	movs	r1, r4
 80049b0:	4b06      	ldr	r3, [pc, #24]	; (80049cc <_svfiprintf_r+0x1fc>)
 80049b2:	9803      	ldr	r0, [sp, #12]
 80049b4:	f000 f87c 	bl	8004ab0 <_printf_i>
 80049b8:	e7ea      	b.n	8004990 <_svfiprintf_r+0x1c0>
 80049ba:	46c0      	nop			; (mov r8, r8)
 80049bc:	08005014 	.word	0x08005014
 80049c0:	0800501a 	.word	0x0800501a
 80049c4:	0800501e 	.word	0x0800501e
 80049c8:	00000000 	.word	0x00000000
 80049cc:	0800470d 	.word	0x0800470d

080049d0 <_printf_common>:
 80049d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80049d2:	0015      	movs	r5, r2
 80049d4:	9301      	str	r3, [sp, #4]
 80049d6:	688a      	ldr	r2, [r1, #8]
 80049d8:	690b      	ldr	r3, [r1, #16]
 80049da:	000c      	movs	r4, r1
 80049dc:	9000      	str	r0, [sp, #0]
 80049de:	4293      	cmp	r3, r2
 80049e0:	da00      	bge.n	80049e4 <_printf_common+0x14>
 80049e2:	0013      	movs	r3, r2
 80049e4:	0022      	movs	r2, r4
 80049e6:	602b      	str	r3, [r5, #0]
 80049e8:	3243      	adds	r2, #67	; 0x43
 80049ea:	7812      	ldrb	r2, [r2, #0]
 80049ec:	2a00      	cmp	r2, #0
 80049ee:	d001      	beq.n	80049f4 <_printf_common+0x24>
 80049f0:	3301      	adds	r3, #1
 80049f2:	602b      	str	r3, [r5, #0]
 80049f4:	6823      	ldr	r3, [r4, #0]
 80049f6:	069b      	lsls	r3, r3, #26
 80049f8:	d502      	bpl.n	8004a00 <_printf_common+0x30>
 80049fa:	682b      	ldr	r3, [r5, #0]
 80049fc:	3302      	adds	r3, #2
 80049fe:	602b      	str	r3, [r5, #0]
 8004a00:	6822      	ldr	r2, [r4, #0]
 8004a02:	2306      	movs	r3, #6
 8004a04:	0017      	movs	r7, r2
 8004a06:	401f      	ands	r7, r3
 8004a08:	421a      	tst	r2, r3
 8004a0a:	d027      	beq.n	8004a5c <_printf_common+0x8c>
 8004a0c:	0023      	movs	r3, r4
 8004a0e:	3343      	adds	r3, #67	; 0x43
 8004a10:	781b      	ldrb	r3, [r3, #0]
 8004a12:	1e5a      	subs	r2, r3, #1
 8004a14:	4193      	sbcs	r3, r2
 8004a16:	6822      	ldr	r2, [r4, #0]
 8004a18:	0692      	lsls	r2, r2, #26
 8004a1a:	d430      	bmi.n	8004a7e <_printf_common+0xae>
 8004a1c:	0022      	movs	r2, r4
 8004a1e:	9901      	ldr	r1, [sp, #4]
 8004a20:	9800      	ldr	r0, [sp, #0]
 8004a22:	9e08      	ldr	r6, [sp, #32]
 8004a24:	3243      	adds	r2, #67	; 0x43
 8004a26:	47b0      	blx	r6
 8004a28:	1c43      	adds	r3, r0, #1
 8004a2a:	d025      	beq.n	8004a78 <_printf_common+0xa8>
 8004a2c:	2306      	movs	r3, #6
 8004a2e:	6820      	ldr	r0, [r4, #0]
 8004a30:	682a      	ldr	r2, [r5, #0]
 8004a32:	68e1      	ldr	r1, [r4, #12]
 8004a34:	2500      	movs	r5, #0
 8004a36:	4003      	ands	r3, r0
 8004a38:	2b04      	cmp	r3, #4
 8004a3a:	d103      	bne.n	8004a44 <_printf_common+0x74>
 8004a3c:	1a8d      	subs	r5, r1, r2
 8004a3e:	43eb      	mvns	r3, r5
 8004a40:	17db      	asrs	r3, r3, #31
 8004a42:	401d      	ands	r5, r3
 8004a44:	68a3      	ldr	r3, [r4, #8]
 8004a46:	6922      	ldr	r2, [r4, #16]
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	dd01      	ble.n	8004a50 <_printf_common+0x80>
 8004a4c:	1a9b      	subs	r3, r3, r2
 8004a4e:	18ed      	adds	r5, r5, r3
 8004a50:	2700      	movs	r7, #0
 8004a52:	42bd      	cmp	r5, r7
 8004a54:	d120      	bne.n	8004a98 <_printf_common+0xc8>
 8004a56:	2000      	movs	r0, #0
 8004a58:	e010      	b.n	8004a7c <_printf_common+0xac>
 8004a5a:	3701      	adds	r7, #1
 8004a5c:	68e3      	ldr	r3, [r4, #12]
 8004a5e:	682a      	ldr	r2, [r5, #0]
 8004a60:	1a9b      	subs	r3, r3, r2
 8004a62:	42bb      	cmp	r3, r7
 8004a64:	ddd2      	ble.n	8004a0c <_printf_common+0x3c>
 8004a66:	0022      	movs	r2, r4
 8004a68:	2301      	movs	r3, #1
 8004a6a:	9901      	ldr	r1, [sp, #4]
 8004a6c:	9800      	ldr	r0, [sp, #0]
 8004a6e:	9e08      	ldr	r6, [sp, #32]
 8004a70:	3219      	adds	r2, #25
 8004a72:	47b0      	blx	r6
 8004a74:	1c43      	adds	r3, r0, #1
 8004a76:	d1f0      	bne.n	8004a5a <_printf_common+0x8a>
 8004a78:	2001      	movs	r0, #1
 8004a7a:	4240      	negs	r0, r0
 8004a7c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004a7e:	2030      	movs	r0, #48	; 0x30
 8004a80:	18e1      	adds	r1, r4, r3
 8004a82:	3143      	adds	r1, #67	; 0x43
 8004a84:	7008      	strb	r0, [r1, #0]
 8004a86:	0021      	movs	r1, r4
 8004a88:	1c5a      	adds	r2, r3, #1
 8004a8a:	3145      	adds	r1, #69	; 0x45
 8004a8c:	7809      	ldrb	r1, [r1, #0]
 8004a8e:	18a2      	adds	r2, r4, r2
 8004a90:	3243      	adds	r2, #67	; 0x43
 8004a92:	3302      	adds	r3, #2
 8004a94:	7011      	strb	r1, [r2, #0]
 8004a96:	e7c1      	b.n	8004a1c <_printf_common+0x4c>
 8004a98:	0022      	movs	r2, r4
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	9901      	ldr	r1, [sp, #4]
 8004a9e:	9800      	ldr	r0, [sp, #0]
 8004aa0:	9e08      	ldr	r6, [sp, #32]
 8004aa2:	321a      	adds	r2, #26
 8004aa4:	47b0      	blx	r6
 8004aa6:	1c43      	adds	r3, r0, #1
 8004aa8:	d0e6      	beq.n	8004a78 <_printf_common+0xa8>
 8004aaa:	3701      	adds	r7, #1
 8004aac:	e7d1      	b.n	8004a52 <_printf_common+0x82>
	...

08004ab0 <_printf_i>:
 8004ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ab2:	b08b      	sub	sp, #44	; 0x2c
 8004ab4:	9206      	str	r2, [sp, #24]
 8004ab6:	000a      	movs	r2, r1
 8004ab8:	3243      	adds	r2, #67	; 0x43
 8004aba:	9307      	str	r3, [sp, #28]
 8004abc:	9005      	str	r0, [sp, #20]
 8004abe:	9204      	str	r2, [sp, #16]
 8004ac0:	7e0a      	ldrb	r2, [r1, #24]
 8004ac2:	000c      	movs	r4, r1
 8004ac4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004ac6:	2a78      	cmp	r2, #120	; 0x78
 8004ac8:	d807      	bhi.n	8004ada <_printf_i+0x2a>
 8004aca:	2a62      	cmp	r2, #98	; 0x62
 8004acc:	d809      	bhi.n	8004ae2 <_printf_i+0x32>
 8004ace:	2a00      	cmp	r2, #0
 8004ad0:	d100      	bne.n	8004ad4 <_printf_i+0x24>
 8004ad2:	e0c1      	b.n	8004c58 <_printf_i+0x1a8>
 8004ad4:	2a58      	cmp	r2, #88	; 0x58
 8004ad6:	d100      	bne.n	8004ada <_printf_i+0x2a>
 8004ad8:	e08c      	b.n	8004bf4 <_printf_i+0x144>
 8004ada:	0026      	movs	r6, r4
 8004adc:	3642      	adds	r6, #66	; 0x42
 8004ade:	7032      	strb	r2, [r6, #0]
 8004ae0:	e022      	b.n	8004b28 <_printf_i+0x78>
 8004ae2:	0010      	movs	r0, r2
 8004ae4:	3863      	subs	r0, #99	; 0x63
 8004ae6:	2815      	cmp	r0, #21
 8004ae8:	d8f7      	bhi.n	8004ada <_printf_i+0x2a>
 8004aea:	f7fb fb0d 	bl	8000108 <__gnu_thumb1_case_shi>
 8004aee:	0016      	.short	0x0016
 8004af0:	fff6001f 	.word	0xfff6001f
 8004af4:	fff6fff6 	.word	0xfff6fff6
 8004af8:	001ffff6 	.word	0x001ffff6
 8004afc:	fff6fff6 	.word	0xfff6fff6
 8004b00:	fff6fff6 	.word	0xfff6fff6
 8004b04:	003600a8 	.word	0x003600a8
 8004b08:	fff6009a 	.word	0xfff6009a
 8004b0c:	00b9fff6 	.word	0x00b9fff6
 8004b10:	0036fff6 	.word	0x0036fff6
 8004b14:	fff6fff6 	.word	0xfff6fff6
 8004b18:	009e      	.short	0x009e
 8004b1a:	0026      	movs	r6, r4
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	3642      	adds	r6, #66	; 0x42
 8004b20:	1d11      	adds	r1, r2, #4
 8004b22:	6019      	str	r1, [r3, #0]
 8004b24:	6813      	ldr	r3, [r2, #0]
 8004b26:	7033      	strb	r3, [r6, #0]
 8004b28:	2301      	movs	r3, #1
 8004b2a:	e0a7      	b.n	8004c7c <_printf_i+0x1cc>
 8004b2c:	6808      	ldr	r0, [r1, #0]
 8004b2e:	6819      	ldr	r1, [r3, #0]
 8004b30:	1d0a      	adds	r2, r1, #4
 8004b32:	0605      	lsls	r5, r0, #24
 8004b34:	d50b      	bpl.n	8004b4e <_printf_i+0x9e>
 8004b36:	680d      	ldr	r5, [r1, #0]
 8004b38:	601a      	str	r2, [r3, #0]
 8004b3a:	2d00      	cmp	r5, #0
 8004b3c:	da03      	bge.n	8004b46 <_printf_i+0x96>
 8004b3e:	232d      	movs	r3, #45	; 0x2d
 8004b40:	9a04      	ldr	r2, [sp, #16]
 8004b42:	426d      	negs	r5, r5
 8004b44:	7013      	strb	r3, [r2, #0]
 8004b46:	4b61      	ldr	r3, [pc, #388]	; (8004ccc <_printf_i+0x21c>)
 8004b48:	270a      	movs	r7, #10
 8004b4a:	9303      	str	r3, [sp, #12]
 8004b4c:	e01b      	b.n	8004b86 <_printf_i+0xd6>
 8004b4e:	680d      	ldr	r5, [r1, #0]
 8004b50:	601a      	str	r2, [r3, #0]
 8004b52:	0641      	lsls	r1, r0, #25
 8004b54:	d5f1      	bpl.n	8004b3a <_printf_i+0x8a>
 8004b56:	b22d      	sxth	r5, r5
 8004b58:	e7ef      	b.n	8004b3a <_printf_i+0x8a>
 8004b5a:	680d      	ldr	r5, [r1, #0]
 8004b5c:	6819      	ldr	r1, [r3, #0]
 8004b5e:	1d08      	adds	r0, r1, #4
 8004b60:	6018      	str	r0, [r3, #0]
 8004b62:	062e      	lsls	r6, r5, #24
 8004b64:	d501      	bpl.n	8004b6a <_printf_i+0xba>
 8004b66:	680d      	ldr	r5, [r1, #0]
 8004b68:	e003      	b.n	8004b72 <_printf_i+0xc2>
 8004b6a:	066d      	lsls	r5, r5, #25
 8004b6c:	d5fb      	bpl.n	8004b66 <_printf_i+0xb6>
 8004b6e:	680d      	ldr	r5, [r1, #0]
 8004b70:	b2ad      	uxth	r5, r5
 8004b72:	4b56      	ldr	r3, [pc, #344]	; (8004ccc <_printf_i+0x21c>)
 8004b74:	2708      	movs	r7, #8
 8004b76:	9303      	str	r3, [sp, #12]
 8004b78:	2a6f      	cmp	r2, #111	; 0x6f
 8004b7a:	d000      	beq.n	8004b7e <_printf_i+0xce>
 8004b7c:	3702      	adds	r7, #2
 8004b7e:	0023      	movs	r3, r4
 8004b80:	2200      	movs	r2, #0
 8004b82:	3343      	adds	r3, #67	; 0x43
 8004b84:	701a      	strb	r2, [r3, #0]
 8004b86:	6863      	ldr	r3, [r4, #4]
 8004b88:	60a3      	str	r3, [r4, #8]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	db03      	blt.n	8004b96 <_printf_i+0xe6>
 8004b8e:	2204      	movs	r2, #4
 8004b90:	6821      	ldr	r1, [r4, #0]
 8004b92:	4391      	bics	r1, r2
 8004b94:	6021      	str	r1, [r4, #0]
 8004b96:	2d00      	cmp	r5, #0
 8004b98:	d102      	bne.n	8004ba0 <_printf_i+0xf0>
 8004b9a:	9e04      	ldr	r6, [sp, #16]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d00c      	beq.n	8004bba <_printf_i+0x10a>
 8004ba0:	9e04      	ldr	r6, [sp, #16]
 8004ba2:	0028      	movs	r0, r5
 8004ba4:	0039      	movs	r1, r7
 8004ba6:	f7fb fb3f 	bl	8000228 <__aeabi_uidivmod>
 8004baa:	9b03      	ldr	r3, [sp, #12]
 8004bac:	3e01      	subs	r6, #1
 8004bae:	5c5b      	ldrb	r3, [r3, r1]
 8004bb0:	7033      	strb	r3, [r6, #0]
 8004bb2:	002b      	movs	r3, r5
 8004bb4:	0005      	movs	r5, r0
 8004bb6:	429f      	cmp	r7, r3
 8004bb8:	d9f3      	bls.n	8004ba2 <_printf_i+0xf2>
 8004bba:	2f08      	cmp	r7, #8
 8004bbc:	d109      	bne.n	8004bd2 <_printf_i+0x122>
 8004bbe:	6823      	ldr	r3, [r4, #0]
 8004bc0:	07db      	lsls	r3, r3, #31
 8004bc2:	d506      	bpl.n	8004bd2 <_printf_i+0x122>
 8004bc4:	6863      	ldr	r3, [r4, #4]
 8004bc6:	6922      	ldr	r2, [r4, #16]
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	dc02      	bgt.n	8004bd2 <_printf_i+0x122>
 8004bcc:	2330      	movs	r3, #48	; 0x30
 8004bce:	3e01      	subs	r6, #1
 8004bd0:	7033      	strb	r3, [r6, #0]
 8004bd2:	9b04      	ldr	r3, [sp, #16]
 8004bd4:	1b9b      	subs	r3, r3, r6
 8004bd6:	6123      	str	r3, [r4, #16]
 8004bd8:	9b07      	ldr	r3, [sp, #28]
 8004bda:	0021      	movs	r1, r4
 8004bdc:	9300      	str	r3, [sp, #0]
 8004bde:	9805      	ldr	r0, [sp, #20]
 8004be0:	9b06      	ldr	r3, [sp, #24]
 8004be2:	aa09      	add	r2, sp, #36	; 0x24
 8004be4:	f7ff fef4 	bl	80049d0 <_printf_common>
 8004be8:	1c43      	adds	r3, r0, #1
 8004bea:	d14c      	bne.n	8004c86 <_printf_i+0x1d6>
 8004bec:	2001      	movs	r0, #1
 8004bee:	4240      	negs	r0, r0
 8004bf0:	b00b      	add	sp, #44	; 0x2c
 8004bf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004bf4:	3145      	adds	r1, #69	; 0x45
 8004bf6:	700a      	strb	r2, [r1, #0]
 8004bf8:	4a34      	ldr	r2, [pc, #208]	; (8004ccc <_printf_i+0x21c>)
 8004bfa:	9203      	str	r2, [sp, #12]
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	6821      	ldr	r1, [r4, #0]
 8004c00:	ca20      	ldmia	r2!, {r5}
 8004c02:	601a      	str	r2, [r3, #0]
 8004c04:	0608      	lsls	r0, r1, #24
 8004c06:	d516      	bpl.n	8004c36 <_printf_i+0x186>
 8004c08:	07cb      	lsls	r3, r1, #31
 8004c0a:	d502      	bpl.n	8004c12 <_printf_i+0x162>
 8004c0c:	2320      	movs	r3, #32
 8004c0e:	4319      	orrs	r1, r3
 8004c10:	6021      	str	r1, [r4, #0]
 8004c12:	2710      	movs	r7, #16
 8004c14:	2d00      	cmp	r5, #0
 8004c16:	d1b2      	bne.n	8004b7e <_printf_i+0xce>
 8004c18:	2320      	movs	r3, #32
 8004c1a:	6822      	ldr	r2, [r4, #0]
 8004c1c:	439a      	bics	r2, r3
 8004c1e:	6022      	str	r2, [r4, #0]
 8004c20:	e7ad      	b.n	8004b7e <_printf_i+0xce>
 8004c22:	2220      	movs	r2, #32
 8004c24:	6809      	ldr	r1, [r1, #0]
 8004c26:	430a      	orrs	r2, r1
 8004c28:	6022      	str	r2, [r4, #0]
 8004c2a:	0022      	movs	r2, r4
 8004c2c:	2178      	movs	r1, #120	; 0x78
 8004c2e:	3245      	adds	r2, #69	; 0x45
 8004c30:	7011      	strb	r1, [r2, #0]
 8004c32:	4a27      	ldr	r2, [pc, #156]	; (8004cd0 <_printf_i+0x220>)
 8004c34:	e7e1      	b.n	8004bfa <_printf_i+0x14a>
 8004c36:	0648      	lsls	r0, r1, #25
 8004c38:	d5e6      	bpl.n	8004c08 <_printf_i+0x158>
 8004c3a:	b2ad      	uxth	r5, r5
 8004c3c:	e7e4      	b.n	8004c08 <_printf_i+0x158>
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	680d      	ldr	r5, [r1, #0]
 8004c42:	1d10      	adds	r0, r2, #4
 8004c44:	6949      	ldr	r1, [r1, #20]
 8004c46:	6018      	str	r0, [r3, #0]
 8004c48:	6813      	ldr	r3, [r2, #0]
 8004c4a:	062e      	lsls	r6, r5, #24
 8004c4c:	d501      	bpl.n	8004c52 <_printf_i+0x1a2>
 8004c4e:	6019      	str	r1, [r3, #0]
 8004c50:	e002      	b.n	8004c58 <_printf_i+0x1a8>
 8004c52:	066d      	lsls	r5, r5, #25
 8004c54:	d5fb      	bpl.n	8004c4e <_printf_i+0x19e>
 8004c56:	8019      	strh	r1, [r3, #0]
 8004c58:	2300      	movs	r3, #0
 8004c5a:	9e04      	ldr	r6, [sp, #16]
 8004c5c:	6123      	str	r3, [r4, #16]
 8004c5e:	e7bb      	b.n	8004bd8 <_printf_i+0x128>
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	1d11      	adds	r1, r2, #4
 8004c64:	6019      	str	r1, [r3, #0]
 8004c66:	6816      	ldr	r6, [r2, #0]
 8004c68:	2100      	movs	r1, #0
 8004c6a:	0030      	movs	r0, r6
 8004c6c:	6862      	ldr	r2, [r4, #4]
 8004c6e:	f000 f831 	bl	8004cd4 <memchr>
 8004c72:	2800      	cmp	r0, #0
 8004c74:	d001      	beq.n	8004c7a <_printf_i+0x1ca>
 8004c76:	1b80      	subs	r0, r0, r6
 8004c78:	6060      	str	r0, [r4, #4]
 8004c7a:	6863      	ldr	r3, [r4, #4]
 8004c7c:	6123      	str	r3, [r4, #16]
 8004c7e:	2300      	movs	r3, #0
 8004c80:	9a04      	ldr	r2, [sp, #16]
 8004c82:	7013      	strb	r3, [r2, #0]
 8004c84:	e7a8      	b.n	8004bd8 <_printf_i+0x128>
 8004c86:	6923      	ldr	r3, [r4, #16]
 8004c88:	0032      	movs	r2, r6
 8004c8a:	9906      	ldr	r1, [sp, #24]
 8004c8c:	9805      	ldr	r0, [sp, #20]
 8004c8e:	9d07      	ldr	r5, [sp, #28]
 8004c90:	47a8      	blx	r5
 8004c92:	1c43      	adds	r3, r0, #1
 8004c94:	d0aa      	beq.n	8004bec <_printf_i+0x13c>
 8004c96:	6823      	ldr	r3, [r4, #0]
 8004c98:	079b      	lsls	r3, r3, #30
 8004c9a:	d415      	bmi.n	8004cc8 <_printf_i+0x218>
 8004c9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c9e:	68e0      	ldr	r0, [r4, #12]
 8004ca0:	4298      	cmp	r0, r3
 8004ca2:	daa5      	bge.n	8004bf0 <_printf_i+0x140>
 8004ca4:	0018      	movs	r0, r3
 8004ca6:	e7a3      	b.n	8004bf0 <_printf_i+0x140>
 8004ca8:	0022      	movs	r2, r4
 8004caa:	2301      	movs	r3, #1
 8004cac:	9906      	ldr	r1, [sp, #24]
 8004cae:	9805      	ldr	r0, [sp, #20]
 8004cb0:	9e07      	ldr	r6, [sp, #28]
 8004cb2:	3219      	adds	r2, #25
 8004cb4:	47b0      	blx	r6
 8004cb6:	1c43      	adds	r3, r0, #1
 8004cb8:	d098      	beq.n	8004bec <_printf_i+0x13c>
 8004cba:	3501      	adds	r5, #1
 8004cbc:	68e3      	ldr	r3, [r4, #12]
 8004cbe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004cc0:	1a9b      	subs	r3, r3, r2
 8004cc2:	42ab      	cmp	r3, r5
 8004cc4:	dcf0      	bgt.n	8004ca8 <_printf_i+0x1f8>
 8004cc6:	e7e9      	b.n	8004c9c <_printf_i+0x1ec>
 8004cc8:	2500      	movs	r5, #0
 8004cca:	e7f7      	b.n	8004cbc <_printf_i+0x20c>
 8004ccc:	08005025 	.word	0x08005025
 8004cd0:	08005036 	.word	0x08005036

08004cd4 <memchr>:
 8004cd4:	b2c9      	uxtb	r1, r1
 8004cd6:	1882      	adds	r2, r0, r2
 8004cd8:	4290      	cmp	r0, r2
 8004cda:	d101      	bne.n	8004ce0 <memchr+0xc>
 8004cdc:	2000      	movs	r0, #0
 8004cde:	4770      	bx	lr
 8004ce0:	7803      	ldrb	r3, [r0, #0]
 8004ce2:	428b      	cmp	r3, r1
 8004ce4:	d0fb      	beq.n	8004cde <memchr+0xa>
 8004ce6:	3001      	adds	r0, #1
 8004ce8:	e7f6      	b.n	8004cd8 <memchr+0x4>

08004cea <memcpy>:
 8004cea:	2300      	movs	r3, #0
 8004cec:	b510      	push	{r4, lr}
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d100      	bne.n	8004cf4 <memcpy+0xa>
 8004cf2:	bd10      	pop	{r4, pc}
 8004cf4:	5ccc      	ldrb	r4, [r1, r3]
 8004cf6:	54c4      	strb	r4, [r0, r3]
 8004cf8:	3301      	adds	r3, #1
 8004cfa:	e7f8      	b.n	8004cee <memcpy+0x4>

08004cfc <memmove>:
 8004cfc:	b510      	push	{r4, lr}
 8004cfe:	4288      	cmp	r0, r1
 8004d00:	d902      	bls.n	8004d08 <memmove+0xc>
 8004d02:	188b      	adds	r3, r1, r2
 8004d04:	4298      	cmp	r0, r3
 8004d06:	d303      	bcc.n	8004d10 <memmove+0x14>
 8004d08:	2300      	movs	r3, #0
 8004d0a:	e007      	b.n	8004d1c <memmove+0x20>
 8004d0c:	5c8b      	ldrb	r3, [r1, r2]
 8004d0e:	5483      	strb	r3, [r0, r2]
 8004d10:	3a01      	subs	r2, #1
 8004d12:	d2fb      	bcs.n	8004d0c <memmove+0x10>
 8004d14:	bd10      	pop	{r4, pc}
 8004d16:	5ccc      	ldrb	r4, [r1, r3]
 8004d18:	54c4      	strb	r4, [r0, r3]
 8004d1a:	3301      	adds	r3, #1
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d1fa      	bne.n	8004d16 <memmove+0x1a>
 8004d20:	e7f8      	b.n	8004d14 <memmove+0x18>
	...

08004d24 <_free_r>:
 8004d24:	b570      	push	{r4, r5, r6, lr}
 8004d26:	0005      	movs	r5, r0
 8004d28:	2900      	cmp	r1, #0
 8004d2a:	d010      	beq.n	8004d4e <_free_r+0x2a>
 8004d2c:	1f0c      	subs	r4, r1, #4
 8004d2e:	6823      	ldr	r3, [r4, #0]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	da00      	bge.n	8004d36 <_free_r+0x12>
 8004d34:	18e4      	adds	r4, r4, r3
 8004d36:	0028      	movs	r0, r5
 8004d38:	f000 f918 	bl	8004f6c <__malloc_lock>
 8004d3c:	4a1d      	ldr	r2, [pc, #116]	; (8004db4 <_free_r+0x90>)
 8004d3e:	6813      	ldr	r3, [r2, #0]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d105      	bne.n	8004d50 <_free_r+0x2c>
 8004d44:	6063      	str	r3, [r4, #4]
 8004d46:	6014      	str	r4, [r2, #0]
 8004d48:	0028      	movs	r0, r5
 8004d4a:	f000 f917 	bl	8004f7c <__malloc_unlock>
 8004d4e:	bd70      	pop	{r4, r5, r6, pc}
 8004d50:	42a3      	cmp	r3, r4
 8004d52:	d908      	bls.n	8004d66 <_free_r+0x42>
 8004d54:	6821      	ldr	r1, [r4, #0]
 8004d56:	1860      	adds	r0, r4, r1
 8004d58:	4283      	cmp	r3, r0
 8004d5a:	d1f3      	bne.n	8004d44 <_free_r+0x20>
 8004d5c:	6818      	ldr	r0, [r3, #0]
 8004d5e:	685b      	ldr	r3, [r3, #4]
 8004d60:	1841      	adds	r1, r0, r1
 8004d62:	6021      	str	r1, [r4, #0]
 8004d64:	e7ee      	b.n	8004d44 <_free_r+0x20>
 8004d66:	001a      	movs	r2, r3
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d001      	beq.n	8004d72 <_free_r+0x4e>
 8004d6e:	42a3      	cmp	r3, r4
 8004d70:	d9f9      	bls.n	8004d66 <_free_r+0x42>
 8004d72:	6811      	ldr	r1, [r2, #0]
 8004d74:	1850      	adds	r0, r2, r1
 8004d76:	42a0      	cmp	r0, r4
 8004d78:	d10b      	bne.n	8004d92 <_free_r+0x6e>
 8004d7a:	6820      	ldr	r0, [r4, #0]
 8004d7c:	1809      	adds	r1, r1, r0
 8004d7e:	1850      	adds	r0, r2, r1
 8004d80:	6011      	str	r1, [r2, #0]
 8004d82:	4283      	cmp	r3, r0
 8004d84:	d1e0      	bne.n	8004d48 <_free_r+0x24>
 8004d86:	6818      	ldr	r0, [r3, #0]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	1841      	adds	r1, r0, r1
 8004d8c:	6011      	str	r1, [r2, #0]
 8004d8e:	6053      	str	r3, [r2, #4]
 8004d90:	e7da      	b.n	8004d48 <_free_r+0x24>
 8004d92:	42a0      	cmp	r0, r4
 8004d94:	d902      	bls.n	8004d9c <_free_r+0x78>
 8004d96:	230c      	movs	r3, #12
 8004d98:	602b      	str	r3, [r5, #0]
 8004d9a:	e7d5      	b.n	8004d48 <_free_r+0x24>
 8004d9c:	6821      	ldr	r1, [r4, #0]
 8004d9e:	1860      	adds	r0, r4, r1
 8004da0:	4283      	cmp	r3, r0
 8004da2:	d103      	bne.n	8004dac <_free_r+0x88>
 8004da4:	6818      	ldr	r0, [r3, #0]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	1841      	adds	r1, r0, r1
 8004daa:	6021      	str	r1, [r4, #0]
 8004dac:	6063      	str	r3, [r4, #4]
 8004dae:	6054      	str	r4, [r2, #4]
 8004db0:	e7ca      	b.n	8004d48 <_free_r+0x24>
 8004db2:	46c0      	nop			; (mov r8, r8)
 8004db4:	20000300 	.word	0x20000300

08004db8 <sbrk_aligned>:
 8004db8:	b570      	push	{r4, r5, r6, lr}
 8004dba:	4e0f      	ldr	r6, [pc, #60]	; (8004df8 <sbrk_aligned+0x40>)
 8004dbc:	000d      	movs	r5, r1
 8004dbe:	6831      	ldr	r1, [r6, #0]
 8004dc0:	0004      	movs	r4, r0
 8004dc2:	2900      	cmp	r1, #0
 8004dc4:	d102      	bne.n	8004dcc <sbrk_aligned+0x14>
 8004dc6:	f000 f8bf 	bl	8004f48 <_sbrk_r>
 8004dca:	6030      	str	r0, [r6, #0]
 8004dcc:	0029      	movs	r1, r5
 8004dce:	0020      	movs	r0, r4
 8004dd0:	f000 f8ba 	bl	8004f48 <_sbrk_r>
 8004dd4:	1c43      	adds	r3, r0, #1
 8004dd6:	d00a      	beq.n	8004dee <sbrk_aligned+0x36>
 8004dd8:	2303      	movs	r3, #3
 8004dda:	1cc5      	adds	r5, r0, #3
 8004ddc:	439d      	bics	r5, r3
 8004dde:	42a8      	cmp	r0, r5
 8004de0:	d007      	beq.n	8004df2 <sbrk_aligned+0x3a>
 8004de2:	1a29      	subs	r1, r5, r0
 8004de4:	0020      	movs	r0, r4
 8004de6:	f000 f8af 	bl	8004f48 <_sbrk_r>
 8004dea:	1c43      	adds	r3, r0, #1
 8004dec:	d101      	bne.n	8004df2 <sbrk_aligned+0x3a>
 8004dee:	2501      	movs	r5, #1
 8004df0:	426d      	negs	r5, r5
 8004df2:	0028      	movs	r0, r5
 8004df4:	bd70      	pop	{r4, r5, r6, pc}
 8004df6:	46c0      	nop			; (mov r8, r8)
 8004df8:	20000304 	.word	0x20000304

08004dfc <_malloc_r>:
 8004dfc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004dfe:	2203      	movs	r2, #3
 8004e00:	1ccb      	adds	r3, r1, #3
 8004e02:	4393      	bics	r3, r2
 8004e04:	3308      	adds	r3, #8
 8004e06:	0006      	movs	r6, r0
 8004e08:	001f      	movs	r7, r3
 8004e0a:	2b0c      	cmp	r3, #12
 8004e0c:	d232      	bcs.n	8004e74 <_malloc_r+0x78>
 8004e0e:	270c      	movs	r7, #12
 8004e10:	42b9      	cmp	r1, r7
 8004e12:	d831      	bhi.n	8004e78 <_malloc_r+0x7c>
 8004e14:	0030      	movs	r0, r6
 8004e16:	f000 f8a9 	bl	8004f6c <__malloc_lock>
 8004e1a:	4d32      	ldr	r5, [pc, #200]	; (8004ee4 <_malloc_r+0xe8>)
 8004e1c:	682b      	ldr	r3, [r5, #0]
 8004e1e:	001c      	movs	r4, r3
 8004e20:	2c00      	cmp	r4, #0
 8004e22:	d12e      	bne.n	8004e82 <_malloc_r+0x86>
 8004e24:	0039      	movs	r1, r7
 8004e26:	0030      	movs	r0, r6
 8004e28:	f7ff ffc6 	bl	8004db8 <sbrk_aligned>
 8004e2c:	0004      	movs	r4, r0
 8004e2e:	1c43      	adds	r3, r0, #1
 8004e30:	d11e      	bne.n	8004e70 <_malloc_r+0x74>
 8004e32:	682c      	ldr	r4, [r5, #0]
 8004e34:	0025      	movs	r5, r4
 8004e36:	2d00      	cmp	r5, #0
 8004e38:	d14a      	bne.n	8004ed0 <_malloc_r+0xd4>
 8004e3a:	6823      	ldr	r3, [r4, #0]
 8004e3c:	0029      	movs	r1, r5
 8004e3e:	18e3      	adds	r3, r4, r3
 8004e40:	0030      	movs	r0, r6
 8004e42:	9301      	str	r3, [sp, #4]
 8004e44:	f000 f880 	bl	8004f48 <_sbrk_r>
 8004e48:	9b01      	ldr	r3, [sp, #4]
 8004e4a:	4283      	cmp	r3, r0
 8004e4c:	d143      	bne.n	8004ed6 <_malloc_r+0xda>
 8004e4e:	6823      	ldr	r3, [r4, #0]
 8004e50:	3703      	adds	r7, #3
 8004e52:	1aff      	subs	r7, r7, r3
 8004e54:	2303      	movs	r3, #3
 8004e56:	439f      	bics	r7, r3
 8004e58:	3708      	adds	r7, #8
 8004e5a:	2f0c      	cmp	r7, #12
 8004e5c:	d200      	bcs.n	8004e60 <_malloc_r+0x64>
 8004e5e:	270c      	movs	r7, #12
 8004e60:	0039      	movs	r1, r7
 8004e62:	0030      	movs	r0, r6
 8004e64:	f7ff ffa8 	bl	8004db8 <sbrk_aligned>
 8004e68:	1c43      	adds	r3, r0, #1
 8004e6a:	d034      	beq.n	8004ed6 <_malloc_r+0xda>
 8004e6c:	6823      	ldr	r3, [r4, #0]
 8004e6e:	19df      	adds	r7, r3, r7
 8004e70:	6027      	str	r7, [r4, #0]
 8004e72:	e013      	b.n	8004e9c <_malloc_r+0xa0>
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	dacb      	bge.n	8004e10 <_malloc_r+0x14>
 8004e78:	230c      	movs	r3, #12
 8004e7a:	2500      	movs	r5, #0
 8004e7c:	6033      	str	r3, [r6, #0]
 8004e7e:	0028      	movs	r0, r5
 8004e80:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004e82:	6822      	ldr	r2, [r4, #0]
 8004e84:	1bd1      	subs	r1, r2, r7
 8004e86:	d420      	bmi.n	8004eca <_malloc_r+0xce>
 8004e88:	290b      	cmp	r1, #11
 8004e8a:	d917      	bls.n	8004ebc <_malloc_r+0xc0>
 8004e8c:	19e2      	adds	r2, r4, r7
 8004e8e:	6027      	str	r7, [r4, #0]
 8004e90:	42a3      	cmp	r3, r4
 8004e92:	d111      	bne.n	8004eb8 <_malloc_r+0xbc>
 8004e94:	602a      	str	r2, [r5, #0]
 8004e96:	6863      	ldr	r3, [r4, #4]
 8004e98:	6011      	str	r1, [r2, #0]
 8004e9a:	6053      	str	r3, [r2, #4]
 8004e9c:	0030      	movs	r0, r6
 8004e9e:	0025      	movs	r5, r4
 8004ea0:	f000 f86c 	bl	8004f7c <__malloc_unlock>
 8004ea4:	2207      	movs	r2, #7
 8004ea6:	350b      	adds	r5, #11
 8004ea8:	1d23      	adds	r3, r4, #4
 8004eaa:	4395      	bics	r5, r2
 8004eac:	1aea      	subs	r2, r5, r3
 8004eae:	429d      	cmp	r5, r3
 8004eb0:	d0e5      	beq.n	8004e7e <_malloc_r+0x82>
 8004eb2:	1b5b      	subs	r3, r3, r5
 8004eb4:	50a3      	str	r3, [r4, r2]
 8004eb6:	e7e2      	b.n	8004e7e <_malloc_r+0x82>
 8004eb8:	605a      	str	r2, [r3, #4]
 8004eba:	e7ec      	b.n	8004e96 <_malloc_r+0x9a>
 8004ebc:	6862      	ldr	r2, [r4, #4]
 8004ebe:	42a3      	cmp	r3, r4
 8004ec0:	d101      	bne.n	8004ec6 <_malloc_r+0xca>
 8004ec2:	602a      	str	r2, [r5, #0]
 8004ec4:	e7ea      	b.n	8004e9c <_malloc_r+0xa0>
 8004ec6:	605a      	str	r2, [r3, #4]
 8004ec8:	e7e8      	b.n	8004e9c <_malloc_r+0xa0>
 8004eca:	0023      	movs	r3, r4
 8004ecc:	6864      	ldr	r4, [r4, #4]
 8004ece:	e7a7      	b.n	8004e20 <_malloc_r+0x24>
 8004ed0:	002c      	movs	r4, r5
 8004ed2:	686d      	ldr	r5, [r5, #4]
 8004ed4:	e7af      	b.n	8004e36 <_malloc_r+0x3a>
 8004ed6:	230c      	movs	r3, #12
 8004ed8:	0030      	movs	r0, r6
 8004eda:	6033      	str	r3, [r6, #0]
 8004edc:	f000 f84e 	bl	8004f7c <__malloc_unlock>
 8004ee0:	e7cd      	b.n	8004e7e <_malloc_r+0x82>
 8004ee2:	46c0      	nop			; (mov r8, r8)
 8004ee4:	20000300 	.word	0x20000300

08004ee8 <_realloc_r>:
 8004ee8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004eea:	0007      	movs	r7, r0
 8004eec:	000e      	movs	r6, r1
 8004eee:	0014      	movs	r4, r2
 8004ef0:	2900      	cmp	r1, #0
 8004ef2:	d105      	bne.n	8004f00 <_realloc_r+0x18>
 8004ef4:	0011      	movs	r1, r2
 8004ef6:	f7ff ff81 	bl	8004dfc <_malloc_r>
 8004efa:	0005      	movs	r5, r0
 8004efc:	0028      	movs	r0, r5
 8004efe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004f00:	2a00      	cmp	r2, #0
 8004f02:	d103      	bne.n	8004f0c <_realloc_r+0x24>
 8004f04:	f7ff ff0e 	bl	8004d24 <_free_r>
 8004f08:	0025      	movs	r5, r4
 8004f0a:	e7f7      	b.n	8004efc <_realloc_r+0x14>
 8004f0c:	f000 f83e 	bl	8004f8c <_malloc_usable_size_r>
 8004f10:	9001      	str	r0, [sp, #4]
 8004f12:	4284      	cmp	r4, r0
 8004f14:	d803      	bhi.n	8004f1e <_realloc_r+0x36>
 8004f16:	0035      	movs	r5, r6
 8004f18:	0843      	lsrs	r3, r0, #1
 8004f1a:	42a3      	cmp	r3, r4
 8004f1c:	d3ee      	bcc.n	8004efc <_realloc_r+0x14>
 8004f1e:	0021      	movs	r1, r4
 8004f20:	0038      	movs	r0, r7
 8004f22:	f7ff ff6b 	bl	8004dfc <_malloc_r>
 8004f26:	1e05      	subs	r5, r0, #0
 8004f28:	d0e8      	beq.n	8004efc <_realloc_r+0x14>
 8004f2a:	9b01      	ldr	r3, [sp, #4]
 8004f2c:	0022      	movs	r2, r4
 8004f2e:	429c      	cmp	r4, r3
 8004f30:	d900      	bls.n	8004f34 <_realloc_r+0x4c>
 8004f32:	001a      	movs	r2, r3
 8004f34:	0031      	movs	r1, r6
 8004f36:	0028      	movs	r0, r5
 8004f38:	f7ff fed7 	bl	8004cea <memcpy>
 8004f3c:	0031      	movs	r1, r6
 8004f3e:	0038      	movs	r0, r7
 8004f40:	f7ff fef0 	bl	8004d24 <_free_r>
 8004f44:	e7da      	b.n	8004efc <_realloc_r+0x14>
	...

08004f48 <_sbrk_r>:
 8004f48:	2300      	movs	r3, #0
 8004f4a:	b570      	push	{r4, r5, r6, lr}
 8004f4c:	4d06      	ldr	r5, [pc, #24]	; (8004f68 <_sbrk_r+0x20>)
 8004f4e:	0004      	movs	r4, r0
 8004f50:	0008      	movs	r0, r1
 8004f52:	602b      	str	r3, [r5, #0]
 8004f54:	f7fb fe36 	bl	8000bc4 <_sbrk>
 8004f58:	1c43      	adds	r3, r0, #1
 8004f5a:	d103      	bne.n	8004f64 <_sbrk_r+0x1c>
 8004f5c:	682b      	ldr	r3, [r5, #0]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d000      	beq.n	8004f64 <_sbrk_r+0x1c>
 8004f62:	6023      	str	r3, [r4, #0]
 8004f64:	bd70      	pop	{r4, r5, r6, pc}
 8004f66:	46c0      	nop			; (mov r8, r8)
 8004f68:	20000308 	.word	0x20000308

08004f6c <__malloc_lock>:
 8004f6c:	b510      	push	{r4, lr}
 8004f6e:	4802      	ldr	r0, [pc, #8]	; (8004f78 <__malloc_lock+0xc>)
 8004f70:	f000 f814 	bl	8004f9c <__retarget_lock_acquire_recursive>
 8004f74:	bd10      	pop	{r4, pc}
 8004f76:	46c0      	nop			; (mov r8, r8)
 8004f78:	2000030c 	.word	0x2000030c

08004f7c <__malloc_unlock>:
 8004f7c:	b510      	push	{r4, lr}
 8004f7e:	4802      	ldr	r0, [pc, #8]	; (8004f88 <__malloc_unlock+0xc>)
 8004f80:	f000 f80d 	bl	8004f9e <__retarget_lock_release_recursive>
 8004f84:	bd10      	pop	{r4, pc}
 8004f86:	46c0      	nop			; (mov r8, r8)
 8004f88:	2000030c 	.word	0x2000030c

08004f8c <_malloc_usable_size_r>:
 8004f8c:	1f0b      	subs	r3, r1, #4
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	1f18      	subs	r0, r3, #4
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	da01      	bge.n	8004f9a <_malloc_usable_size_r+0xe>
 8004f96:	580b      	ldr	r3, [r1, r0]
 8004f98:	18c0      	adds	r0, r0, r3
 8004f9a:	4770      	bx	lr

08004f9c <__retarget_lock_acquire_recursive>:
 8004f9c:	4770      	bx	lr

08004f9e <__retarget_lock_release_recursive>:
 8004f9e:	4770      	bx	lr

08004fa0 <_init>:
 8004fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fa2:	46c0      	nop			; (mov r8, r8)
 8004fa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fa6:	bc08      	pop	{r3}
 8004fa8:	469e      	mov	lr, r3
 8004faa:	4770      	bx	lr

08004fac <_fini>:
 8004fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fae:	46c0      	nop			; (mov r8, r8)
 8004fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fb2:	bc08      	pop	{r3}
 8004fb4:	469e      	mov	lr, r3
 8004fb6:	4770      	bx	lr
