[INFO ODB-0227] LEF file: Nangate45/Nangate45_tech.lef, created 22 layers, 27 vias
[INFO ODB-0227] LEF file: Nangate45/Nangate45_stdcell.lef, created 135 library cells
[INFO ODB-0227] LEF file: array_tile.lef, created 1 library cells
[INFO IFP-0001] Added 3528 rows of 26000 site FreePDK45_38x28_10R_NP_162NW_34O.
[INFO ODB-0303] The initial 3528 rows (91728000 sites) were cut with 225 shapes for a total of 52263 rows (14219856 sites).
[INFO CTS-0050] Root buffer is BUF_X4.
[INFO CTS-0051] Sink buffer is BUF_X4.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    BUF_X4
[INFO CTS-0049] Characterization buffer is BUF_X4.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0011]  Clock net "clk" for macros has 225 sinks.
[INFO CTS-0011]  Clock net "clk_regs" for registers has 2250 sinks.
[INFO CTS-0008] TritonCTS found 2 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 225 placement blockages have been identified.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 225.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 20 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0204] A clustering solution was found from clustering size of 10 and clustering diameter of 100.
[INFO CTS-0205] Better solution may be possible if either -sink_clustering_size, -sink_clustering_max_diameter, or both options are omitted to enable automatic clustering.
[INFO CTS-0019]  Total number of sinks after clustering: 225.
[INFO CTS-0024]  Normalized sink region: [(1.43857, 44.2757), (661.439, 704.276)].
[INFO CTS-0025]     Width:  660.0000.
[INFO CTS-0026]     Height: 660.0000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 113
    Sub-region size: 330.0000 X 660.0000
[INFO CTS-0034]     Segment length (rounded): 166.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 57
    Sub-region size: 330.0000 X 330.0000
[INFO CTS-0034]     Segment length (rounded): 164.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 29
    Sub-region size: 165.0000 X 330.0000
[INFO CTS-0034]     Segment length (rounded): 82.
 Level 4
    Direction: Vertical
    Sinks per sub-region: 15
    Sub-region size: 165.0000 X 165.0000
[INFO CTS-0034]     Segment length (rounded): 82.
 Level 5
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 82.5000 X 165.0000
[INFO CTS-0034]     Segment length (rounded): 42.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 225.
[INFO CTS-0200] 225 placement blockages have been identified.
[INFO CTS-0027] Generating H-Tree topology for net clk_regs.
[INFO CTS-0028]  Total number of sinks: 2250.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 20 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0204] A clustering solution was found from clustering size of 10 and clustering diameter of 100.
[INFO CTS-0205] Better solution may be possible if either -sink_clustering_size, -sink_clustering_max_diameter, or both options are omitted to enable automatic clustering.
[INFO CTS-0019]  Total number of sinks after clustering: 227.
[INFO CTS-0024]  Normalized sink region: [(189.626, 2.21643), (661.055, 670.416)].
[INFO CTS-0025]     Width:  471.4286.
[INFO CTS-0026]     Height: 668.2000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 114
    Sub-region size: 471.4286 X 334.1000
[INFO CTS-0034]     Segment length (rounded): 168.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 57
    Sub-region size: 235.7143 X 334.1000
[INFO CTS-0034]     Segment length (rounded): 118.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 29
    Sub-region size: 235.7143 X 167.0500
[INFO CTS-0034]     Segment length (rounded): 84.
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 15
    Sub-region size: 117.8572 X 167.0500
[INFO CTS-0034]     Segment length (rounded): 58.
 Level 5
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 117.8572 X 83.5250
[INFO CTS-0034]     Segment length (rounded): 42.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 227.
[INFO CTS-0018]     Created 135 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 18.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 18.
[INFO CTS-0015]     Created 135 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 3:1, 5:3, 6:7, 7:3, 8:18..
[INFO CTS-0017]     Max level of the clock tree: 5.
[INFO CTS-0018]     Created 366 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 17.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 17.
[INFO CTS-0015]     Created 366 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 4:3, 5:9, 6:5, 7:4, 8:3, 9:4, 10:230..
[INFO CTS-0017]     Max level of the clock tree: 5.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 225
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9141.90 um
[INFO CTS-0102]  Path depth 18 - 18
[INFO CTS-0098] Clock net "clk_regs"
[INFO CTS-0099]  Sinks 2250
[INFO CTS-0100]  Leaf buffers 227
[INFO CTS-0101]  Average sink wire length 4903.60 um
[INFO CTS-0102]  Path depth 17 - 17
[INFO RSZ-0058] Using max wire length 693um.
[INFO RSZ-0047] Found 56 long wires.
[INFO RSZ-0048] Inserted 111 buffers in 56 nets.
Placement Analysis
---------------------------------
total displacement       3169.7 u
average displacement        1.0 u
max displacement           85.5 u
original HPWL          185797.2 u
legalized HPWL         186297.4 u
delta HPWL                    0 %

Clock clk
   1.30 source latency inst_7_9/clk ^
   0.00 source clock tree delay
  -1.13 target latency inst_8_9/clk ^
  -0.00 target clock tree delay
   0.00 CRPR
--------------
   0.17 setup skew

Startpoint: inst_1_1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: inst_2_1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.02    0.02 ^ wire7/Z (BUF_X8)
   0.06    0.08 ^ wire6/Z (BUF_X16)
   0.06    0.14 ^ wire5/Z (BUF_X16)
   0.06    0.20 ^ wire4/Z (BUF_X32)
   0.06    0.27 ^ wire3/Z (BUF_X32)
   0.06    0.33 ^ wire2/Z (BUF_X32)
   0.06    0.39 ^ wire1/Z (BUF_X32)
   0.07    0.46 ^ clkbuf_0_clk/Z (BUF_X4)
   0.04    0.50 ^ delaybuf_0_clk/Z (BUF_X4)
   0.03    0.53 ^ clkbuf_1_0_0_clk/Z (BUF_X4)
   0.03    0.57 ^ clkbuf_1_0_1_clk/Z (BUF_X4)
   0.03    0.60 ^ clkbuf_1_0_2_clk/Z (BUF_X4)
   0.03    0.63 ^ clkbuf_1_0_3_clk/Z (BUF_X4)
   0.04    0.67 ^ clkbuf_1_0_4_clk/Z (BUF_X4)
   0.03    0.71 ^ clkbuf_2_0_0_clk/Z (BUF_X4)
   0.03    0.74 ^ clkbuf_2_0_1_clk/Z (BUF_X4)
   0.03    0.77 ^ clkbuf_2_0_2_clk/Z (BUF_X4)
   0.03    0.81 ^ clkbuf_2_0_3_clk/Z (BUF_X4)
   0.04    0.84 ^ clkbuf_2_0_4_clk/Z (BUF_X4)
   0.03    0.88 ^ clkbuf_3_0_0_clk/Z (BUF_X4)
   0.03    0.91 ^ clkbuf_3_0_1_clk/Z (BUF_X4)
   0.04    0.95 ^ clkbuf_3_0_2_clk/Z (BUF_X4)
   0.03    0.98 ^ clkbuf_4_0_0_clk/Z (BUF_X4)
   0.03    1.01 ^ clkbuf_4_0_1_clk/Z (BUF_X4)
   0.05    1.06 ^ clkbuf_4_0_2_clk/Z (BUF_X4)
   0.04    1.10 ^ clkbuf_5_0_0_clk/Z (BUF_X4)
   0.03    1.13 ^ max_length8/Z (BUF_X8)
   0.04    1.16 ^ inst_1_1/clk (array_tile)
   0.21    1.38 ^ inst_1_1/e_out (array_tile)
   0.00    1.38 ^ inst_2_1/w_in (array_tile)
           1.38   data arrival time

   5.00    5.00   clock clk (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.02    5.02 ^ wire7/Z (BUF_X8)
   0.06    5.08 ^ wire6/Z (BUF_X16)
   0.06    5.14 ^ wire5/Z (BUF_X16)
   0.06    5.20 ^ wire4/Z (BUF_X32)
   0.06    5.27 ^ wire3/Z (BUF_X32)
   0.06    5.33 ^ wire2/Z (BUF_X32)
   0.06    5.39 ^ wire1/Z (BUF_X32)
   0.07    5.46 ^ clkbuf_0_clk/Z (BUF_X4)
   0.04    5.50 ^ delaybuf_0_clk/Z (BUF_X4)
   0.03    5.53 ^ clkbuf_1_0_0_clk/Z (BUF_X4)
   0.03    5.57 ^ clkbuf_1_0_1_clk/Z (BUF_X4)
   0.03    5.60 ^ clkbuf_1_0_2_clk/Z (BUF_X4)
   0.03    5.63 ^ clkbuf_1_0_3_clk/Z (BUF_X4)
   0.04    5.67 ^ clkbuf_1_0_4_clk/Z (BUF_X4)
   0.03    5.71 ^ clkbuf_2_0_0_clk/Z (BUF_X4)
   0.03    5.74 ^ clkbuf_2_0_1_clk/Z (BUF_X4)
   0.03    5.77 ^ clkbuf_2_0_2_clk/Z (BUF_X4)
   0.03    5.81 ^ clkbuf_2_0_3_clk/Z (BUF_X4)
   0.04    5.84 ^ clkbuf_2_0_4_clk/Z (BUF_X4)
   0.03    5.88 ^ clkbuf_3_0_0_clk/Z (BUF_X4)
   0.03    5.91 ^ clkbuf_3_0_1_clk/Z (BUF_X4)
   0.04    5.95 ^ clkbuf_3_0_2_clk/Z (BUF_X4)
   0.03    5.98 ^ clkbuf_4_0_0_clk/Z (BUF_X4)
   0.03    6.01 ^ clkbuf_4_0_1_clk/Z (BUF_X4)
   0.05    6.06 ^ clkbuf_4_0_2_clk/Z (BUF_X4)
   0.04    6.10 ^ clkbuf_5_1_0_clk/Z (BUF_X4)
   0.03    6.13 ^ max_length13/Z (BUF_X8)
   0.04    6.16 ^ inst_2_1/clk (array_tile)
   0.00    6.16   clock reconvergence pessimism
  -0.05    6.11   library setup time
           6.11   data required time
---------------------------------------------------------
           6.11   data required time
          -1.38   data arrival time
---------------------------------------------------------
           4.74   slack (MET)


Startpoint: inst_2_1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: inst_1_1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.02    0.02 ^ wire7/Z (BUF_X8)
   0.06    0.08 ^ wire6/Z (BUF_X16)
   0.06    0.14 ^ wire5/Z (BUF_X16)
   0.06    0.20 ^ wire4/Z (BUF_X32)
   0.06    0.27 ^ wire3/Z (BUF_X32)
   0.06    0.33 ^ wire2/Z (BUF_X32)
   0.06    0.39 ^ wire1/Z (BUF_X32)
   0.07    0.46 ^ clkbuf_0_clk/Z (BUF_X4)
   0.04    0.50 ^ delaybuf_0_clk/Z (BUF_X4)
   0.03    0.53 ^ clkbuf_1_0_0_clk/Z (BUF_X4)
   0.03    0.57 ^ clkbuf_1_0_1_clk/Z (BUF_X4)
   0.03    0.60 ^ clkbuf_1_0_2_clk/Z (BUF_X4)
   0.03    0.63 ^ clkbuf_1_0_3_clk/Z (BUF_X4)
   0.04    0.67 ^ clkbuf_1_0_4_clk/Z (BUF_X4)
   0.03    0.71 ^ clkbuf_2_0_0_clk/Z (BUF_X4)
   0.03    0.74 ^ clkbuf_2_0_1_clk/Z (BUF_X4)
   0.03    0.77 ^ clkbuf_2_0_2_clk/Z (BUF_X4)
   0.03    0.81 ^ clkbuf_2_0_3_clk/Z (BUF_X4)
   0.04    0.84 ^ clkbuf_2_0_4_clk/Z (BUF_X4)
   0.03    0.88 ^ clkbuf_3_0_0_clk/Z (BUF_X4)
   0.03    0.91 ^ clkbuf_3_0_1_clk/Z (BUF_X4)
   0.04    0.95 ^ clkbuf_3_0_2_clk/Z (BUF_X4)
   0.03    0.98 ^ clkbuf_4_0_0_clk/Z (BUF_X4)
   0.03    1.01 ^ clkbuf_4_0_1_clk/Z (BUF_X4)
   0.05    1.06 ^ clkbuf_4_0_2_clk/Z (BUF_X4)
   0.04    1.10 ^ clkbuf_5_1_0_clk/Z (BUF_X4)
   0.03    1.13 ^ max_length13/Z (BUF_X8)
   0.04    1.16 ^ inst_2_1/clk (array_tile)
   0.21    1.38 ^ inst_2_1/w_out (array_tile)
   0.00    1.38 ^ inst_1_1/e_in (array_tile)
           1.38   data arrival time

   5.00    5.00   clock clk (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.02    5.02 ^ wire7/Z (BUF_X8)
   0.06    5.08 ^ wire6/Z (BUF_X16)
   0.06    5.14 ^ wire5/Z (BUF_X16)
   0.06    5.20 ^ wire4/Z (BUF_X32)
   0.06    5.27 ^ wire3/Z (BUF_X32)
   0.06    5.33 ^ wire2/Z (BUF_X32)
   0.06    5.39 ^ wire1/Z (BUF_X32)
   0.07    5.46 ^ clkbuf_0_clk/Z (BUF_X4)
   0.04    5.50 ^ delaybuf_0_clk/Z (BUF_X4)
   0.03    5.53 ^ clkbuf_1_0_0_clk/Z (BUF_X4)
   0.03    5.57 ^ clkbuf_1_0_1_clk/Z (BUF_X4)
   0.03    5.60 ^ clkbuf_1_0_2_clk/Z (BUF_X4)
   0.03    5.63 ^ clkbuf_1_0_3_clk/Z (BUF_X4)
   0.04    5.67 ^ clkbuf_1_0_4_clk/Z (BUF_X4)
   0.03    5.71 ^ clkbuf_2_0_0_clk/Z (BUF_X4)
   0.03    5.74 ^ clkbuf_2_0_1_clk/Z (BUF_X4)
   0.03    5.77 ^ clkbuf_2_0_2_clk/Z (BUF_X4)
   0.03    5.81 ^ clkbuf_2_0_3_clk/Z (BUF_X4)
   0.04    5.84 ^ clkbuf_2_0_4_clk/Z (BUF_X4)
   0.03    5.88 ^ clkbuf_3_0_0_clk/Z (BUF_X4)
   0.03    5.91 ^ clkbuf_3_0_1_clk/Z (BUF_X4)
   0.04    5.95 ^ clkbuf_3_0_2_clk/Z (BUF_X4)
   0.03    5.98 ^ clkbuf_4_0_0_clk/Z (BUF_X4)
   0.03    6.01 ^ clkbuf_4_0_1_clk/Z (BUF_X4)
   0.05    6.06 ^ clkbuf_4_0_2_clk/Z (BUF_X4)
   0.04    6.10 ^ clkbuf_5_0_0_clk/Z (BUF_X4)
   0.03    6.13 ^ max_length8/Z (BUF_X8)
   0.04    6.16 ^ inst_1_1/clk (array_tile)
   0.00    6.16   clock reconvergence pessimism
  -0.05    6.11   library setup time
           6.11   data required time
---------------------------------------------------------
           6.11   data required time
          -1.38   data arrival time
---------------------------------------------------------
           4.74   slack (MET)


