Classic Timing Analyzer report for TA1
Thu Jun 04 12:25:47 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Setup: 'B[4]'
  8. Clock Setup: 'A[4]'
  9. Clock Hold: 'clock'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                               ; To                                                                                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.699 ns                         ; Bexp[4]                                                                                            ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 13.117 ns                        ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; C[0]                                                                                       ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 2.104 ns                         ; A[4]                                                                                               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                         ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 71.99 MHz ( period = 13.890 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock      ; clock    ; 0            ;
; Clock Setup: 'A[4]'          ; N/A                                      ; None          ; 333.22 MHz ( period = 3.001 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                         ; A[4]       ; A[4]     ; 0            ;
; Clock Setup: 'B[4]'          ; N/A                                      ; None          ; 333.22 MHz ( period = 3.001 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                         ; B[4]       ; B[4]     ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; full:inst|newUA:inst|inst15                                                                ; clock      ; clock    ; 224          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                    ;                                                                                            ;            ;          ; 224          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; B[4]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; A[4]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                         ; To                                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 71.99 MHz ( period = 13.890 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                           ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]         ; clock      ; clock    ; None                        ; None                      ; 1.348 ns                ;
; N/A                                     ; 73.81 MHz ( period = 13.548 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                           ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]         ; clock      ; clock    ; None                        ; None                      ; 1.177 ns                ;
; N/A                                     ; 76.21 MHz ( period = 13.122 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                           ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]         ; clock      ; clock    ; None                        ; None                      ; 0.966 ns                ;
; N/A                                     ; 78.74 MHz ( period = 12.700 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                           ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]         ; clock      ; clock    ; None                        ; None                      ; 0.755 ns                ;
; N/A                                     ; 78.90 MHz ( period = 12.674 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                            ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]         ; clock      ; clock    ; None                        ; None                      ; 0.744 ns                ;
; N/A                                     ; 80.36 MHz ( period = 12.444 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                           ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]         ; clock      ; clock    ; None                        ; None                      ; 0.631 ns                ;
; N/A                                     ; 81.04 MHz ( period = 12.340 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                           ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]         ; clock      ; clock    ; None                        ; None                      ; 0.577 ns                ;
; N/A                                     ; 81.85 MHz ( period = 12.218 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                           ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]         ; clock      ; clock    ; None                        ; None                      ; 0.518 ns                ;
; N/A                                     ; 81.86 MHz ( period = 12.216 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                           ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]         ; clock      ; clock    ; None                        ; None                      ; 0.517 ns                ;
; N/A                                     ; 81.91 MHz ( period = 12.208 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                           ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]         ; clock      ; clock    ; None                        ; None                      ; 0.511 ns                ;
; N/A                                     ; 123.95 MHz ( period = 8.068 ns )                    ; full:inst|newUA:inst|inst16                                                                                  ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                              ; clock      ; clock    ; None                        ; None                      ; 0.732 ns                ;
; N/A                                     ; 128.78 MHz ( period = 7.765 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|s.S000                                                          ; clock      ; clock    ; None                        ; None                      ; 2.172 ns                ;
; N/A                                     ; 128.78 MHz ( period = 7.765 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|s.S101                                                          ; clock      ; clock    ; None                        ; None                      ; 2.172 ns                ;
; N/A                                     ; 129.32 MHz ( period = 7.733 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                            ; full:inst|newUA:inst|UA_vhdl:inst9|s.S000                                                          ; clock      ; clock    ; None                        ; None                      ; 2.144 ns                ;
; N/A                                     ; 129.32 MHz ( period = 7.733 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                            ; full:inst|newUA:inst|UA_vhdl:inst9|s.S101                                                          ; clock      ; clock    ; None                        ; None                      ; 2.144 ns                ;
; N/A                                     ; 131.39 MHz ( period = 7.611 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|s.S000                                                          ; clock      ; clock    ; None                        ; None                      ; 2.022 ns                ;
; N/A                                     ; 131.39 MHz ( period = 7.611 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|s.S101                                                          ; clock      ; clock    ; None                        ; None                      ; 2.022 ns                ;
; N/A                                     ; 131.68 MHz ( period = 7.594 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|s.S000                                                          ; clock      ; clock    ; None                        ; None                      ; 2.001 ns                ;
; N/A                                     ; 131.68 MHz ( period = 7.594 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|s.S101                                                          ; clock      ; clock    ; None                        ; None                      ; 2.001 ns                ;
; N/A                                     ; 132.22 MHz ( period = 7.563 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|s.S000                                                          ; clock      ; clock    ; None                        ; None                      ; 1.974 ns                ;
; N/A                                     ; 132.22 MHz ( period = 7.563 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|s.S101                                                          ; clock      ; clock    ; None                        ; None                      ; 1.974 ns                ;
; N/A                                     ; 134.63 MHz ( period = 7.428 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|s.S000                                                          ; clock      ; clock    ; None                        ; None                      ; 1.835 ns                ;
; N/A                                     ; 134.63 MHz ( period = 7.428 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|s.S101                                                          ; clock      ; clock    ; None                        ; None                      ; 1.835 ns                ;
; N/A                                     ; 135.10 MHz ( period = 7.402 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|s.S000                                                          ; clock      ; clock    ; None                        ; None                      ; 1.813 ns                ;
; N/A                                     ; 135.10 MHz ( period = 7.402 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|s.S101                                                          ; clock      ; clock    ; None                        ; None                      ; 1.813 ns                ;
; N/A                                     ; 138.85 MHz ( period = 7.202 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|s.S000                                                          ; clock      ; clock    ; None                        ; None                      ; 1.613 ns                ;
; N/A                                     ; 138.85 MHz ( period = 7.202 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|s.S101                                                          ; clock      ; clock    ; None                        ; None                      ; 1.613 ns                ;
; N/A                                     ; 141.10 MHz ( period = 7.087 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|s.S000                                                          ; clock      ; clock    ; None                        ; None                      ; 1.496 ns                ;
; N/A                                     ; 141.10 MHz ( period = 7.087 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|s.S101                                                          ; clock      ; clock    ; None                        ; None                      ; 1.496 ns                ;
; N/A                                     ; 141.46 MHz ( period = 7.069 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|s.S000                                                          ; clock      ; clock    ; None                        ; None                      ; 1.476 ns                ;
; N/A                                     ; 141.46 MHz ( period = 7.069 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|s.S101                                                          ; clock      ; clock    ; None                        ; None                      ; 1.476 ns                ;
; N/A                                     ; 143.35 MHz ( period = 6.976 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                              ; clock      ; clock    ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 144.01 MHz ( period = 6.944 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                            ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                              ; clock      ; clock    ; None                        ; None                      ; 2.514 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]         ; clock      ; clock    ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]         ; clock      ; clock    ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]         ; clock      ; clock    ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]         ; clock      ; clock    ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]         ; clock      ; clock    ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]         ; clock      ; clock    ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; 146.58 MHz ( period = 6.822 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                              ; clock      ; clock    ; None                        ; None                      ; 2.392 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock      ; clock    ; None                        ; None                      ; 2.060 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock      ; clock    ; None                        ; None                      ; 2.060 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock      ; clock    ; None                        ; None                      ; 2.060 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock      ; clock    ; None                        ; None                      ; 2.060 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock      ; clock    ; None                        ; None                      ; 2.060 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock      ; clock    ; None                        ; None                      ; 2.060 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock      ; clock    ; None                        ; None                      ; 2.060 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock      ; clock    ; None                        ; None                      ; 2.060 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock      ; clock    ; None                        ; None                      ; 2.060 ns                ;
; N/A                                     ; 146.95 MHz ( period = 6.805 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                              ; clock      ; clock    ; None                        ; None                      ; 2.371 ns                ;
; N/A                                     ; 147.36 MHz ( period = 6.786 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]         ; clock      ; clock    ; None                        ; None                      ; 2.046 ns                ;
; N/A                                     ; 147.36 MHz ( period = 6.786 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]         ; clock      ; clock    ; None                        ; None                      ; 2.046 ns                ;
; N/A                                     ; 147.62 MHz ( period = 6.774 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                              ; clock      ; clock    ; None                        ; None                      ; 2.344 ns                ;
; N/A                                     ; 149.93 MHz ( period = 6.670 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                         ; clock      ; clock    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 149.93 MHz ( period = 6.670 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                         ; clock      ; clock    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 149.93 MHz ( period = 6.670 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                         ; clock      ; clock    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 149.93 MHz ( period = 6.670 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                         ; clock      ; clock    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 150.02 MHz ( period = 6.666 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.999 ns                ;
; N/A                                     ; 150.15 MHz ( period = 6.660 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.994 ns                ;
; N/A                                     ; 150.63 MHz ( period = 6.639 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                              ; clock      ; clock    ; None                        ; None                      ; 2.205 ns                ;
; N/A                                     ; 151.22 MHz ( period = 6.613 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                              ; clock      ; clock    ; None                        ; None                      ; 2.183 ns                ;
; N/A                                     ; 155.93 MHz ( period = 6.413 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                              ; clock      ; clock    ; None                        ; None                      ; 1.983 ns                ;
; N/A                                     ; 158.78 MHz ( period = 6.298 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                              ; clock      ; clock    ; None                        ; None                      ; 1.866 ns                ;
; N/A                                     ; 159.24 MHz ( period = 6.280 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                           ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                              ; clock      ; clock    ; None                        ; None                      ; 1.846 ns                ;
; N/A                                     ; 159.44 MHz ( period = 6.272 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock      ; clock    ; None                        ; None                      ; 1.791 ns                ;
; N/A                                     ; 159.44 MHz ( period = 6.272 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock      ; clock    ; None                        ; None                      ; 1.791 ns                ;
; N/A                                     ; 159.44 MHz ( period = 6.272 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock      ; clock    ; None                        ; None                      ; 1.791 ns                ;
; N/A                                     ; 159.44 MHz ( period = 6.272 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock      ; clock    ; None                        ; None                      ; 1.791 ns                ;
; N/A                                     ; 159.44 MHz ( period = 6.272 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                                        ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock      ; clock    ; None                        ; None                      ; 1.791 ns                ;
; N/A                                     ; 168.80 MHz ( period = 5.924 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                                    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock      ; clock    ; None                        ; None                      ; 1.617 ns                ;
; N/A                                     ; 168.80 MHz ( period = 5.924 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                                    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock      ; clock    ; None                        ; None                      ; 1.617 ns                ;
; N/A                                     ; 168.80 MHz ( period = 5.924 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                                    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock      ; clock    ; None                        ; None                      ; 1.617 ns                ;
; N/A                                     ; 168.80 MHz ( period = 5.924 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                                    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock      ; clock    ; None                        ; None                      ; 1.617 ns                ;
; N/A                                     ; 168.80 MHz ( period = 5.924 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                                    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock      ; clock    ; None                        ; None                      ; 1.617 ns                ;
; N/A                                     ; 168.80 MHz ( period = 5.924 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                                    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock      ; clock    ; None                        ; None                      ; 1.617 ns                ;
; N/A                                     ; 168.80 MHz ( period = 5.924 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                                    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock      ; clock    ; None                        ; None                      ; 1.617 ns                ;
; N/A                                     ; 168.80 MHz ( period = 5.924 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                                    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock      ; clock    ; None                        ; None                      ; 1.617 ns                ;
; N/A                                     ; 168.80 MHz ( period = 5.924 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                                    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock      ; clock    ; None                        ; None                      ; 1.617 ns                ;
; N/A                                     ; 182.52 MHz ( period = 5.479 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                            ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; clock      ; clock    ; None                        ; None                      ; 2.819 ns                ;
; N/A                                     ; 183.35 MHz ( period = 5.454 ns )                    ; full:inst|newUA:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; full:inst|newUA:inst|UA_vhdl:inst9|s.S010                                                          ; clock      ; clock    ; None                        ; None                      ; 0.986 ns                ;
; N/A                                     ; 183.35 MHz ( period = 5.454 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; clock      ; clock    ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 184.77 MHz ( period = 5.412 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; clock      ; clock    ; None                        ; None                      ; 2.752 ns                ;
; N/A                                     ; 185.46 MHz ( period = 5.392 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                            ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; clock      ; clock    ; None                        ; None                      ; 2.730 ns                ;
; N/A                                     ; 185.67 MHz ( period = 5.386 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                                    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock      ; clock    ; None                        ; None                      ; 1.348 ns                ;
; N/A                                     ; 185.67 MHz ( period = 5.386 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                                    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock      ; clock    ; None                        ; None                      ; 1.348 ns                ;
; N/A                                     ; 185.67 MHz ( period = 5.386 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                                    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock      ; clock    ; None                        ; None                      ; 1.348 ns                ;
; N/A                                     ; 185.67 MHz ( period = 5.386 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                                    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock      ; clock    ; None                        ; None                      ; 1.348 ns                ;
; N/A                                     ; 185.67 MHz ( period = 5.386 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                                    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock      ; clock    ; None                        ; None                      ; 1.348 ns                ;
; N/A                                     ; 186.15 MHz ( period = 5.372 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; clock      ; clock    ; None                        ; None                      ; 2.712 ns                ;
; N/A                                     ; 186.32 MHz ( period = 5.367 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; clock      ; clock    ; None                        ; None                      ; 2.705 ns                ;
; N/A                                     ; 186.78 MHz ( period = 5.354 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; clock      ; clock    ; None                        ; None                      ; 2.694 ns                ;
; N/A                                     ; 187.34 MHz ( period = 5.338 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                            ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; clock      ; clock    ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 187.79 MHz ( period = 5.325 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; clock      ; clock    ; None                        ; None                      ; 2.663 ns                ;
; N/A                                     ; 187.79 MHz ( period = 5.325 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; clock      ; clock    ; None                        ; None                      ; 2.663 ns                ;
; N/A                                     ; 188.22 MHz ( period = 5.313 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; clock      ; clock    ; None                        ; None                      ; 2.651 ns                ;
; N/A                                     ; 189.11 MHz ( period = 5.288 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; clock      ; clock    ; None                        ; None                      ; 2.626 ns                ;
; N/A                                     ; 189.21 MHz ( period = 5.285 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; clock      ; clock    ; None                        ; None                      ; 2.623 ns                ;
; N/A                                     ; 189.68 MHz ( period = 5.272 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; clock      ; clock    ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; 189.86 MHz ( period = 5.267 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; clock      ; clock    ; None                        ; None                      ; 2.605 ns                ;
; N/A                                     ; 190.01 MHz ( period = 5.263 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                            ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; clock      ; clock    ; None                        ; None                      ; 2.605 ns                ;
; N/A                                     ; 190.66 MHz ( period = 5.245 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; clock      ; clock    ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; 190.73 MHz ( period = 5.243 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; clock      ; clock    ; None                        ; None                      ; 2.581 ns                ;
; N/A                                     ; 190.91 MHz ( period = 5.238 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; clock      ; clock    ; None                        ; None                      ; 2.580 ns                ;
; N/A                                     ; 191.24 MHz ( period = 5.229 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; clock      ; clock    ; None                        ; None                      ; 2.567 ns                ;
; N/A                                     ; 191.39 MHz ( period = 5.225 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                            ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; clock      ; clock    ; None                        ; None                      ; 2.567 ns                ;
; N/A                                     ; 191.53 MHz ( period = 5.221 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                            ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; clock      ; clock    ; None                        ; None                      ; 2.559 ns                ;
; N/A                                     ; 192.31 MHz ( period = 5.200 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; clock      ; clock    ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 192.46 MHz ( period = 5.196 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; clock      ; clock    ; None                        ; None                      ; 2.538 ns                ;
; N/A                                     ; 193.42 MHz ( period = 5.170 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; clock      ; clock    ; None                        ; None                      ; 2.508 ns                ;
; N/A                                     ; 193.72 MHz ( period = 5.162 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; clock      ; clock    ; None                        ; None                      ; 2.500 ns                ;
; N/A                                     ; 193.87 MHz ( period = 5.158 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; clock      ; clock    ; None                        ; None                      ; 2.500 ns                ;
; N/A                                     ; 193.95 MHz ( period = 5.156 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; clock      ; clock    ; None                        ; None                      ; 2.498 ns                ;
; N/A                                     ; 194.63 MHz ( period = 5.138 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; clock      ; clock    ; None                        ; None                      ; 2.480 ns                ;
; N/A                                     ; 195.35 MHz ( period = 5.119 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; clock      ; clock    ; None                        ; None                      ; 2.457 ns                ;
; N/A                                     ; 195.39 MHz ( period = 5.118 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; clock      ; clock    ; None                        ; None                      ; 2.460 ns                ;
; N/A                                     ; 195.50 MHz ( period = 5.115 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                            ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; clock      ; clock    ; None                        ; None                      ; 2.457 ns                ;
; N/A                                     ; 195.92 MHz ( period = 5.104 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; clock      ; clock    ; None                        ; None                      ; 2.444 ns                ;
; N/A                                     ; 195.96 MHz ( period = 5.103 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                            ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; clock      ; clock    ; None                        ; None                      ; 2.441 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; clock      ; clock    ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 196.46 MHz ( period = 5.090 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; clock      ; clock    ; None                        ; None                      ; 2.432 ns                ;
; N/A                                     ; 196.70 MHz ( period = 5.084 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; clock      ; clock    ; None                        ; None                      ; 2.420 ns                ;
; N/A                                     ; 196.93 MHz ( period = 5.078 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; clock      ; clock    ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; 197.20 MHz ( period = 5.071 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; clock      ; clock    ; None                        ; None                      ; 2.409 ns                ;
; N/A                                     ; 197.20 MHz ( period = 5.071 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                            ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; clock      ; clock    ; None                        ; None                      ; 2.409 ns                ;
; N/A                                     ; 197.36 MHz ( period = 5.067 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; clock      ; clock    ; None                        ; None                      ; 2.407 ns                ;
; N/A                                     ; 198.10 MHz ( period = 5.048 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; clock      ; clock    ; None                        ; None                      ; 2.390 ns                ;
; N/A                                     ; 198.22 MHz ( period = 5.045 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                            ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; clock      ; clock    ; None                        ; None                      ; 2.387 ns                ;
; N/A                                     ; 199.20 MHz ( period = 5.020 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; clock      ; clock    ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 199.24 MHz ( period = 5.019 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; clock      ; clock    ; None                        ; None                      ; 2.353 ns                ;
; N/A                                     ; 199.48 MHz ( period = 5.013 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; clock      ; clock    ; None                        ; None                      ; 2.347 ns                ;
; N/A                                     ; 199.60 MHz ( period = 5.010 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; clock      ; clock    ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; 199.68 MHz ( period = 5.008 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; clock      ; clock    ; None                        ; None                      ; 2.350 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; clock      ; clock    ; None                        ; None                      ; 2.339 ns                ;
; N/A                                     ; 200.40 MHz ( period = 4.990 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; clock      ; clock    ; None                        ; None                      ; 2.332 ns                ;
; N/A                                     ; 200.84 MHz ( period = 4.979 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; clock      ; clock    ; None                        ; None                      ; 2.313 ns                ;
; N/A                                     ; 200.88 MHz ( period = 4.978 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; clock      ; clock    ; None                        ; None                      ; 2.320 ns                ;
; N/A                                     ; 201.01 MHz ( period = 4.975 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; clock      ; clock    ; None                        ; None                      ; 2.313 ns                ;
; N/A                                     ; 201.09 MHz ( period = 4.973 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; clock      ; clock    ; None                        ; None                      ; 2.307 ns                ;
; N/A                                     ; 201.73 MHz ( period = 4.957 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; clock      ; clock    ; None                        ; None                      ; 2.297 ns                ;
; N/A                                     ; 202.51 MHz ( period = 4.938 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; clock      ; clock    ; None                        ; None                      ; 2.280 ns                ;
; N/A                                     ; 203.25 MHz ( period = 4.920 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; clock      ; clock    ; None                        ; None                      ; 2.262 ns                ;
; N/A                                     ; 203.87 MHz ( period = 4.905 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; clock      ; clock    ; None                        ; None                      ; 2.239 ns                ;
; N/A                                     ; 204.12 MHz ( period = 4.899 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; clock      ; clock    ; None                        ; None                      ; 2.233 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; clock      ; clock    ; None                        ; None                      ; 2.226 ns                ;
; N/A                                     ; 204.88 MHz ( period = 4.881 ns )                    ; full:inst|newUA:inst|lpm_counter1:inst14|lpm_counter:lpm_counter_component|cntr_csh:auto_generated|safe_q[2] ; full:inst|newUA:inst|UA_vhdl:inst9|s.S100                                                          ; clock      ; clock    ; None                        ; None                      ; 0.420 ns                ;
; N/A                                     ; 207.99 MHz ( period = 4.808 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; clock      ; clock    ; None                        ; None                      ; 2.144 ns                ;
; N/A                                     ; 207.99 MHz ( period = 4.808 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S100                                                                    ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]         ; clock      ; clock    ; None                        ; None                      ; 2.211 ns                ;
; N/A                                     ; 207.99 MHz ( period = 4.808 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S100                                                                    ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]         ; clock      ; clock    ; None                        ; None                      ; 2.211 ns                ;
; N/A                                     ; 207.99 MHz ( period = 4.808 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S100                                                                    ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]         ; clock      ; clock    ; None                        ; None                      ; 2.211 ns                ;
; N/A                                     ; 207.99 MHz ( period = 4.808 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S100                                                                    ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]         ; clock      ; clock    ; None                        ; None                      ; 2.211 ns                ;
; N/A                                     ; 207.99 MHz ( period = 4.808 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S100                                                                    ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]         ; clock      ; clock    ; None                        ; None                      ; 2.211 ns                ;
; N/A                                     ; 207.99 MHz ( period = 4.808 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S100                                                                    ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]         ; clock      ; clock    ; None                        ; None                      ; 2.211 ns                ;
; N/A                                     ; 209.73 MHz ( period = 4.768 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; clock      ; clock    ; None                        ; None                      ; 2.104 ns                ;
; N/A                                     ; 209.86 MHz ( period = 4.765 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; clock      ; clock    ; None                        ; None                      ; 2.099 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; clock      ; clock    ; None                        ; None                      ; 2.093 ns                ;
; N/A                                     ; 210.44 MHz ( period = 4.752 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; clock      ; clock    ; None                        ; None                      ; 2.090 ns                ;
; N/A                                     ; 210.61 MHz ( period = 4.748 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; clock      ; clock    ; None                        ; None                      ; 2.086 ns                ;
; N/A                                     ; 211.28 MHz ( period = 4.733 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; clock      ; clock    ; None                        ; None                      ; 2.067 ns                ;
; N/A                                     ; 211.55 MHz ( period = 4.727 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; clock      ; clock    ; None                        ; None                      ; 2.061 ns                ;
; N/A                                     ; 212.31 MHz ( period = 4.710 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; clock      ; clock    ; None                        ; None                      ; 2.048 ns                ;
; N/A                                     ; 212.59 MHz ( period = 4.704 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S100                                                                    ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]         ; clock      ; clock    ; None                        ; None                      ; 2.157 ns                ;
; N/A                                     ; 212.59 MHz ( period = 4.704 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S100                                                                    ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]         ; clock      ; clock    ; None                        ; None                      ; 2.157 ns                ;
; N/A                                     ; 213.04 MHz ( period = 4.694 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; clock      ; clock    ; None                        ; None                      ; 2.030 ns                ;
; N/A                                     ; 213.95 MHz ( period = 4.674 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; clock      ; clock    ; None                        ; None                      ; 2.012 ns                ;
; N/A                                     ; 214.13 MHz ( period = 4.670 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; clock      ; clock    ; None                        ; None                      ; 2.008 ns                ;
; N/A                                     ; 215.05 MHz ( period = 4.650 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; clock      ; clock    ; None                        ; None                      ; 1.988 ns                ;
; N/A                                     ; 217.96 MHz ( period = 4.588 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S100                                                                    ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                         ; clock      ; clock    ; None                        ; None                      ; 2.111 ns                ;
; N/A                                     ; 217.96 MHz ( period = 4.588 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S100                                                                    ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                         ; clock      ; clock    ; None                        ; None                      ; 2.111 ns                ;
; N/A                                     ; 217.96 MHz ( period = 4.588 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S100                                                                    ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                         ; clock      ; clock    ; None                        ; None                      ; 2.111 ns                ;
; N/A                                     ; 217.96 MHz ( period = 4.588 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S100                                                                    ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                         ; clock      ; clock    ; None                        ; None                      ; 2.111 ns                ;
; N/A                                     ; 218.15 MHz ( period = 4.584 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S100                                                                    ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                         ; clock      ; clock    ; None                        ; None                      ; 2.110 ns                ;
; N/A                                     ; 218.44 MHz ( period = 4.578 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S100                                                                    ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                         ; clock      ; clock    ; None                        ; None                      ; 2.105 ns                ;
; N/A                                     ; 218.53 MHz ( period = 4.576 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; clock      ; clock    ; None                        ; None                      ; 1.914 ns                ;
; N/A                                     ; 219.15 MHz ( period = 4.563 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; clock      ; clock    ; None                        ; None                      ; 1.899 ns                ;
; N/A                                     ; 219.59 MHz ( period = 4.554 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; clock      ; clock    ; None                        ; None                      ; 1.890 ns                ;
; N/A                                     ; 220.36 MHz ( period = 4.538 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; clock      ; clock    ; None                        ; None                      ; 1.876 ns                ;
; N/A                                     ; 220.56 MHz ( period = 4.534 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; clock      ; clock    ; None                        ; None                      ; 1.872 ns                ;
; N/A                                     ; 220.75 MHz ( period = 4.530 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; clock      ; clock    ; None                        ; None                      ; 1.868 ns                ;
; N/A                                     ; 221.14 MHz ( period = 4.522 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; clock      ; clock    ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 222.12 MHz ( period = 4.502 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; clock      ; clock    ; None                        ; None                      ; 1.840 ns                ;
; N/A                                     ; 222.32 MHz ( period = 4.498 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; clock      ; clock    ; None                        ; None                      ; 1.832 ns                ;
; N/A                                     ; 222.32 MHz ( period = 4.498 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; clock      ; clock    ; None                        ; None                      ; 1.836 ns                ;
; N/A                                     ; 223.46 MHz ( period = 4.475 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; clock      ; clock    ; None                        ; None                      ; 1.811 ns                ;
; N/A                                     ; 224.22 MHz ( period = 4.460 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; clock      ; clock    ; None                        ; None                      ; 1.798 ns                ;
; N/A                                     ; 224.32 MHz ( period = 4.458 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; clock      ; clock    ; None                        ; None                      ; 1.792 ns                ;
; N/A                                     ; 226.76 MHz ( period = 4.410 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; clock      ; clock    ; None                        ; None                      ; 1.744 ns                ;
; N/A                                     ; 227.48 MHz ( period = 4.396 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; clock      ; clock    ; None                        ; None                      ; 1.734 ns                ;
; N/A                                     ; 228.10 MHz ( period = 4.384 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; clock      ; clock    ; None                        ; None                      ; 1.718 ns                ;
; N/A                                     ; 228.83 MHz ( period = 4.370 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; clock      ; clock    ; None                        ; None                      ; 1.704 ns                ;
; N/A                                     ; 230.04 MHz ( period = 4.347 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; clock      ; clock    ; None                        ; None                      ; 1.685 ns                ;
; N/A                                     ; 232.77 MHz ( period = 4.296 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; clock      ; clock    ; None                        ; None                      ; 1.630 ns                ;
; N/A                                     ; 234.80 MHz ( period = 4.259 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; clock      ; clock    ; None                        ; None                      ; 1.597 ns                ;
; N/A                                     ; 235.63 MHz ( period = 4.244 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; clock      ; clock    ; None                        ; None                      ; 1.578 ns                ;
; N/A                                     ; 237.42 MHz ( period = 4.212 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; clock      ; clock    ; None                        ; None                      ; 1.546 ns                ;
; N/A                                     ; 240.62 MHz ( period = 4.156 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; clock      ; clock    ; None                        ; None                      ; 1.490 ns                ;
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; clock      ; clock    ; None                        ; None                      ; 1.467 ns                ;
; N/A                                     ; 242.48 MHz ( period = 4.124 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; clock      ; clock    ; None                        ; None                      ; 1.458 ns                ;
; N/A                                     ; 243.25 MHz ( period = 4.111 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; clock      ; clock    ; None                        ; None                      ; 1.449 ns                ;
; N/A                                     ; 247.46 MHz ( period = 4.041 ns )                    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                           ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; clock      ; clock    ; None                        ; None                      ; 1.379 ns                ;
; N/A                                     ; 247.77 MHz ( period = 4.036 ns )                    ; full:inst|newUA:inst|UA_vhdl:inst9|s.S010                                                                    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock      ; clock    ; None                        ; None                      ; 1.832 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                              ;                                                                                                    ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'B[4]'                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                               ; To                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 333.22 MHz ( period = 3.001 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.819 ns                ;
; N/A   ; 336.02 MHz ( period = 2.976 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.794 ns                ;
; N/A   ; 340.83 MHz ( period = 2.934 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.752 ns                ;
; N/A   ; 343.17 MHz ( period = 2.914 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.730 ns                ;
; N/A   ; 345.54 MHz ( period = 2.894 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.712 ns                ;
; N/A   ; 346.14 MHz ( period = 2.889 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.705 ns                ;
; N/A   ; 347.71 MHz ( period = 2.876 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.694 ns                ;
; N/A   ; 349.65 MHz ( period = 2.860 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.676 ns                ;
; N/A   ; 351.25 MHz ( period = 2.847 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.663 ns                ;
; N/A   ; 351.25 MHz ( period = 2.847 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.663 ns                ;
; N/A   ; 352.73 MHz ( period = 2.835 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.651 ns                ;
; N/A   ; 355.87 MHz ( period = 2.810 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.626 ns                ;
; N/A   ; 356.25 MHz ( period = 2.807 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.623 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.610 ns                ;
; N/A   ; 358.55 MHz ( period = 2.789 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.605 ns                ;
; N/A   ; 359.07 MHz ( period = 2.785 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.605 ns                ;
; N/A   ; 361.40 MHz ( period = 2.767 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.583 ns                ;
; N/A   ; 361.66 MHz ( period = 2.765 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.581 ns                ;
; N/A   ; 362.32 MHz ( period = 2.760 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 363.50 MHz ( period = 2.751 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.567 ns                ;
; N/A   ; 364.03 MHz ( period = 2.747 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.567 ns                ;
; N/A   ; 364.56 MHz ( period = 2.743 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; B[4]       ; B[4]     ; None                        ; None                      ; 2.559 ns                ;
; N/A   ; 367.38 MHz ( period = 2.722 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.542 ns                ;
; N/A   ; 367.92 MHz ( period = 2.718 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.538 ns                ;
; N/A   ; 371.47 MHz ( period = 2.692 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.508 ns                ;
; N/A   ; 372.58 MHz ( period = 2.684 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.500 ns                ;
; N/A   ; 373.13 MHz ( period = 2.680 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.500 ns                ;
; N/A   ; 373.41 MHz ( period = 2.678 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.498 ns                ;
; N/A   ; 375.94 MHz ( period = 2.660 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.480 ns                ;
; N/A   ; 378.64 MHz ( period = 2.641 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 378.79 MHz ( period = 2.640 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.460 ns                ;
; N/A   ; 379.22 MHz ( period = 2.637 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 380.81 MHz ( period = 2.626 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.444 ns                ;
; N/A   ; 380.95 MHz ( period = 2.625 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.441 ns                ;
; N/A   ; 381.39 MHz ( period = 2.622 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.442 ns                ;
; N/A   ; 382.85 MHz ( period = 2.612 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.432 ns                ;
; N/A   ; 383.73 MHz ( period = 2.606 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.420 ns                ;
; N/A   ; 384.62 MHz ( period = 2.600 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.414 ns                ;
; N/A   ; 385.65 MHz ( period = 2.593 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.409 ns                ;
; N/A   ; 385.65 MHz ( period = 2.593 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.409 ns                ;
; N/A   ; 386.25 MHz ( period = 2.589 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.407 ns                ;
; N/A   ; 389.11 MHz ( period = 2.570 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.390 ns                ;
; N/A   ; 389.56 MHz ( period = 2.567 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.387 ns                ;
; N/A   ; 393.39 MHz ( period = 2.542 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.362 ns                ;
; N/A   ; 393.55 MHz ( period = 2.541 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.353 ns                ;
; N/A   ; 394.48 MHz ( period = 2.535 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.347 ns                ;
; N/A   ; 394.94 MHz ( period = 2.532 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.348 ns                ;
; N/A   ; 395.26 MHz ( period = 2.530 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.350 ns                ;
; N/A   ; 396.35 MHz ( period = 2.523 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.339 ns                ;
; N/A   ; 398.09 MHz ( period = 2.512 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.332 ns                ;
; N/A   ; 399.84 MHz ( period = 2.501 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.313 ns                ;
; N/A   ; 400.00 MHz ( period = 2.500 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.320 ns                ;
; N/A   ; 400.48 MHz ( period = 2.497 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.313 ns                ;
; N/A   ; 400.80 MHz ( period = 2.495 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.307 ns                ;
; N/A   ; 403.39 MHz ( period = 2.479 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.297 ns                ;
; N/A   ; 406.50 MHz ( period = 2.460 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.280 ns                ;
; N/A   ; 409.50 MHz ( period = 2.442 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.262 ns                ;
; N/A   ; 412.03 MHz ( period = 2.427 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; B[4]       ; B[4]     ; None                        ; None                      ; 2.239 ns                ;
; N/A   ; 413.05 MHz ( period = 2.421 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; B[4]       ; B[4]     ; None                        ; None                      ; 2.233 ns                ;
; N/A   ; 415.28 MHz ( period = 2.408 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.226 ns                ;
; N/A   ; 429.18 MHz ( period = 2.330 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.144 ns                ;
; N/A   ; 436.68 MHz ( period = 2.290 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.104 ns                ;
; N/A   ; 437.25 MHz ( period = 2.287 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.099 ns                ;
; N/A   ; 438.40 MHz ( period = 2.281 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.093 ns                ;
; N/A   ; 439.75 MHz ( period = 2.274 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; B[4]       ; B[4]     ; None                        ; None                      ; 2.090 ns                ;
; N/A   ; 440.53 MHz ( period = 2.270 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.086 ns                ;
; N/A   ; 443.46 MHz ( period = 2.255 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.067 ns                ;
; N/A   ; 444.64 MHz ( period = 2.249 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; B[4]       ; B[4]     ; None                        ; None                      ; 2.061 ns                ;
; N/A   ; 448.03 MHz ( period = 2.232 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; B[4]       ; B[4]     ; None                        ; None                      ; 2.048 ns                ;
; N/A   ; 451.26 MHz ( period = 2.216 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; B[4]       ; B[4]     ; None                        ; None                      ; 2.030 ns                ;
; N/A   ; 455.37 MHz ( period = 2.196 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; B[4]       ; B[4]     ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; 456.20 MHz ( period = 2.192 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; B[4]       ; B[4]     ; None                        ; None                      ; 2.008 ns                ;
; N/A   ; 460.41 MHz ( period = 2.172 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.988 ns                ;
; N/A   ; 476.64 MHz ( period = 2.098 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.914 ns                ;
; N/A   ; 479.62 MHz ( period = 2.085 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.899 ns                ;
; N/A   ; 481.70 MHz ( period = 2.076 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.890 ns                ;
; N/A   ; 485.44 MHz ( period = 2.060 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.876 ns                ;
; N/A   ; 486.38 MHz ( period = 2.056 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.872 ns                ;
; N/A   ; 487.33 MHz ( period = 2.052 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.868 ns                ;
; N/A   ; 489.24 MHz ( period = 2.044 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.858 ns                ;
; N/A   ; 494.07 MHz ( period = 2.024 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.840 ns                ;
; N/A   ; 495.05 MHz ( period = 2.020 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; 495.05 MHz ( period = 2.020 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.836 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.811 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.792 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; B[4]       ; B[4]     ; None                        ; None                      ; 1.718 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.704 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.685 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; B[4]       ; B[4]     ; None                        ; None                      ; 1.630 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.597 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.578 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.546 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.490 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.467 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.458 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.449 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; B[4]       ; B[4]     ; None                        ; None                      ; 1.379 ns                ;
+-------+------------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'A[4]'                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                               ; To                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 333.22 MHz ( period = 3.001 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.819 ns                ;
; N/A   ; 336.02 MHz ( period = 2.976 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.794 ns                ;
; N/A   ; 340.83 MHz ( period = 2.934 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.752 ns                ;
; N/A   ; 343.17 MHz ( period = 2.914 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.730 ns                ;
; N/A   ; 345.54 MHz ( period = 2.894 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.712 ns                ;
; N/A   ; 346.14 MHz ( period = 2.889 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.705 ns                ;
; N/A   ; 347.71 MHz ( period = 2.876 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.694 ns                ;
; N/A   ; 349.65 MHz ( period = 2.860 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.676 ns                ;
; N/A   ; 351.25 MHz ( period = 2.847 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.663 ns                ;
; N/A   ; 351.25 MHz ( period = 2.847 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.663 ns                ;
; N/A   ; 352.73 MHz ( period = 2.835 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.651 ns                ;
; N/A   ; 355.87 MHz ( period = 2.810 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.626 ns                ;
; N/A   ; 356.25 MHz ( period = 2.807 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.623 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.610 ns                ;
; N/A   ; 358.55 MHz ( period = 2.789 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.605 ns                ;
; N/A   ; 359.07 MHz ( period = 2.785 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.605 ns                ;
; N/A   ; 361.40 MHz ( period = 2.767 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.583 ns                ;
; N/A   ; 361.66 MHz ( period = 2.765 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.581 ns                ;
; N/A   ; 362.32 MHz ( period = 2.760 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 363.50 MHz ( period = 2.751 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.567 ns                ;
; N/A   ; 364.03 MHz ( period = 2.747 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.567 ns                ;
; N/A   ; 364.56 MHz ( period = 2.743 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; A[4]       ; A[4]     ; None                        ; None                      ; 2.559 ns                ;
; N/A   ; 367.38 MHz ( period = 2.722 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.542 ns                ;
; N/A   ; 367.92 MHz ( period = 2.718 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.538 ns                ;
; N/A   ; 371.47 MHz ( period = 2.692 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.508 ns                ;
; N/A   ; 372.58 MHz ( period = 2.684 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.500 ns                ;
; N/A   ; 373.13 MHz ( period = 2.680 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.500 ns                ;
; N/A   ; 373.41 MHz ( period = 2.678 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.498 ns                ;
; N/A   ; 375.94 MHz ( period = 2.660 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.480 ns                ;
; N/A   ; 378.64 MHz ( period = 2.641 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 378.79 MHz ( period = 2.640 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.460 ns                ;
; N/A   ; 379.22 MHz ( period = 2.637 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 380.81 MHz ( period = 2.626 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.444 ns                ;
; N/A   ; 380.95 MHz ( period = 2.625 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.441 ns                ;
; N/A   ; 381.39 MHz ( period = 2.622 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.442 ns                ;
; N/A   ; 382.85 MHz ( period = 2.612 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.432 ns                ;
; N/A   ; 383.73 MHz ( period = 2.606 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.420 ns                ;
; N/A   ; 384.62 MHz ( period = 2.600 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.414 ns                ;
; N/A   ; 385.65 MHz ( period = 2.593 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.409 ns                ;
; N/A   ; 385.65 MHz ( period = 2.593 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.409 ns                ;
; N/A   ; 386.25 MHz ( period = 2.589 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.407 ns                ;
; N/A   ; 389.11 MHz ( period = 2.570 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.390 ns                ;
; N/A   ; 389.56 MHz ( period = 2.567 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.387 ns                ;
; N/A   ; 393.39 MHz ( period = 2.542 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.362 ns                ;
; N/A   ; 393.55 MHz ( period = 2.541 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.353 ns                ;
; N/A   ; 394.48 MHz ( period = 2.535 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.347 ns                ;
; N/A   ; 394.94 MHz ( period = 2.532 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.348 ns                ;
; N/A   ; 395.26 MHz ( period = 2.530 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.350 ns                ;
; N/A   ; 396.35 MHz ( period = 2.523 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.339 ns                ;
; N/A   ; 398.09 MHz ( period = 2.512 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.332 ns                ;
; N/A   ; 399.84 MHz ( period = 2.501 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.313 ns                ;
; N/A   ; 400.00 MHz ( period = 2.500 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.320 ns                ;
; N/A   ; 400.48 MHz ( period = 2.497 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.313 ns                ;
; N/A   ; 400.80 MHz ( period = 2.495 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.307 ns                ;
; N/A   ; 403.39 MHz ( period = 2.479 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.297 ns                ;
; N/A   ; 406.50 MHz ( period = 2.460 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.280 ns                ;
; N/A   ; 409.50 MHz ( period = 2.442 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.262 ns                ;
; N/A   ; 412.03 MHz ( period = 2.427 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; A[4]       ; A[4]     ; None                        ; None                      ; 2.239 ns                ;
; N/A   ; 413.05 MHz ( period = 2.421 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; A[4]       ; A[4]     ; None                        ; None                      ; 2.233 ns                ;
; N/A   ; 415.28 MHz ( period = 2.408 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.226 ns                ;
; N/A   ; 429.18 MHz ( period = 2.330 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.144 ns                ;
; N/A   ; 436.68 MHz ( period = 2.290 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.104 ns                ;
; N/A   ; 437.25 MHz ( period = 2.287 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.099 ns                ;
; N/A   ; 438.40 MHz ( period = 2.281 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.093 ns                ;
; N/A   ; 439.75 MHz ( period = 2.274 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; A[4]       ; A[4]     ; None                        ; None                      ; 2.090 ns                ;
; N/A   ; 440.53 MHz ( period = 2.270 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.086 ns                ;
; N/A   ; 443.46 MHz ( period = 2.255 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.067 ns                ;
; N/A   ; 444.64 MHz ( period = 2.249 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; A[4]       ; A[4]     ; None                        ; None                      ; 2.061 ns                ;
; N/A   ; 448.03 MHz ( period = 2.232 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; A[4]       ; A[4]     ; None                        ; None                      ; 2.048 ns                ;
; N/A   ; 451.26 MHz ( period = 2.216 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; A[4]       ; A[4]     ; None                        ; None                      ; 2.030 ns                ;
; N/A   ; 455.37 MHz ( period = 2.196 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; A[4]       ; A[4]     ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; 456.20 MHz ( period = 2.192 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; A[4]       ; A[4]     ; None                        ; None                      ; 2.008 ns                ;
; N/A   ; 460.41 MHz ( period = 2.172 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.988 ns                ;
; N/A   ; 476.64 MHz ( period = 2.098 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.914 ns                ;
; N/A   ; 479.62 MHz ( period = 2.085 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.899 ns                ;
; N/A   ; 481.70 MHz ( period = 2.076 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.890 ns                ;
; N/A   ; 485.44 MHz ( period = 2.060 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.876 ns                ;
; N/A   ; 486.38 MHz ( period = 2.056 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.872 ns                ;
; N/A   ; 487.33 MHz ( period = 2.052 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.868 ns                ;
; N/A   ; 489.24 MHz ( period = 2.044 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.858 ns                ;
; N/A   ; 494.07 MHz ( period = 2.024 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.840 ns                ;
; N/A   ; 495.05 MHz ( period = 2.020 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; 495.05 MHz ( period = 2.020 ns )               ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.836 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.811 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.792 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; A[4]       ; A[4]     ; None                        ; None                      ; 1.718 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.704 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.685 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; A[4]       ; A[4]     ; None                        ; None                      ; 1.630 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.597 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.578 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.546 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.490 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.467 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.458 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.449 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; A[4]       ; A[4]     ; None                        ; None                      ; 1.379 ns                ;
+-------+------------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                                                             ;
+------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                               ; To                                                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; full:inst|newUA:inst|inst15                        ; clock      ; clock    ; None                       ; None                       ; 0.526 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 1.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 1.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 1.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 1.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 2.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 2.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 2.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 2.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 2.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 2.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 2.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 2.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 2.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 2.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.152 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 2.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 2.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 2.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 2.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 2.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 2.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 2.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 2.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 2.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 2.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 2.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 2.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 2.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                          ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 1.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 2.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 2.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 2.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 2.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 2.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 2.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 2.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 2.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 2.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 2.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 2.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 2.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 2.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 2.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 2.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 2.380 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 2.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 2.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 2.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 2.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 2.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 2.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 2.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 2.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 2.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 2.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 2.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 2.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 2.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 2.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 2.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 2.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 2.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 2.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 2.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                          ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 1.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 2.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 2.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 2.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 2.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 2.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 2.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 2.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                              ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 1.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 2.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 2.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 2.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 2.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 2.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 2.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 2.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                          ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 1.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                          ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 1.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 2.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                          ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 1.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                          ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 1.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 2.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                          ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 1.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                          ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 1.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                          ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 1.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                          ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 1.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 2.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 2.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 2.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 2.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 2.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 2.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 2.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 2.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                              ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 1.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 2.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 2.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                              ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 1.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                              ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 1.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                              ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 1.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                              ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 1.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                              ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 1.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                              ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 1.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                              ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 1.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                              ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 1.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 1.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 1.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 1.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 1.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 1.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 1.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 1.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 1.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 1.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 1.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 1.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 1.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 1.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 1.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 1.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|newUA:inst|UA_vhdl:inst9|s.S000                                                          ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001          ; clock      ; clock    ; None                       ; None                       ; 0.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 1.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 1.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 1.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 1.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 1.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 1.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 1.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 1.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 1.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 1.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 1.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 1.836 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 1.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 1.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 1.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 1.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 1.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|newUA:inst|UA_vhdl:inst9|s.S010                                                          ; full:inst|newUA:inst|UA_vhdl:inst9|s.S011          ; clock      ; clock    ; None                       ; None                       ; 0.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 1.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 1.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 1.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5 ; clock      ; clock    ; None                       ; None                       ; 1.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 1.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 1.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 1.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 1.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 1.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 1.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|newUA:inst|UA_vhdl:inst9|s.S010                                                          ; full:inst|newUA:inst|UA_vhdl:inst9|br              ; clock      ; clock    ; None                       ; None                       ; 0.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 1.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 1.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 1.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 1.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 1.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 1.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 1.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 1.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6 ; clock      ; clock    ; None                       ; None                       ; 1.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 1.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 2.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 2.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9 ; clock      ; clock    ; None                       ; None                       ; 2.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 2.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 2.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8 ; clock      ; clock    ; None                       ; None                       ; 2.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 2.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1 ; clock      ; clock    ; None                       ; None                       ; 2.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7 ; clock      ; clock    ; None                       ; None                       ; 2.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 2.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 2.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 2.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2 ; clock      ; clock    ; None                       ; None                       ; 2.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 2.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst  ; clock      ; clock    ; None                       ; None                       ; 2.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 2.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3 ; clock      ; clock    ; None                       ; None                       ; 2.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4 ; clock      ; clock    ; None                       ; None                       ; 2.126 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                ;                                                    ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                         ;
+-------+--------------+------------+---------+----------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                                                                                                 ; To Clock ;
+-------+--------------+------------+---------+----------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.699 ns   ; Bexp[4] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                         ; clock    ;
; N/A   ; None         ; 5.646 ns   ; Bexp[2] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                         ; clock    ;
; N/A   ; None         ; 5.627 ns   ; Bexp[4] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                         ; clock    ;
; N/A   ; None         ; 5.606 ns   ; Aexp[0] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                         ; clock    ;
; N/A   ; None         ; 5.534 ns   ; Aexp[0] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                         ; clock    ;
; N/A   ; None         ; 5.423 ns   ; Bexp[0] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                         ; clock    ;
; N/A   ; None         ; 5.421 ns   ; Bexp[4] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                         ; clock    ;
; N/A   ; None         ; 5.352 ns   ; Bexp[2] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                         ; clock    ;
; N/A   ; None         ; 5.351 ns   ; Bexp[0] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                         ; clock    ;
; N/A   ; None         ; 5.328 ns   ; Aexp[0] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                         ; clock    ;
; N/A   ; None         ; 5.244 ns   ; Bexp[4] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                         ; clock    ;
; N/A   ; None         ; 5.223 ns   ; Bexp[2] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                         ; clock    ;
; N/A   ; None         ; 5.203 ns   ; Aexp[2] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                         ; clock    ;
; N/A   ; None         ; 5.191 ns   ; Bexp[2] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                         ; clock    ;
; N/A   ; None         ; 5.151 ns   ; Aexp[0] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                         ; clock    ;
; N/A   ; None         ; 5.145 ns   ; Bexp[0] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                         ; clock    ;
; N/A   ; None         ; 5.103 ns   ; Aexp[4] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                         ; clock    ;
; N/A   ; None         ; 5.060 ns   ; Bexp[4] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                         ; clock    ;
; N/A   ; None         ; 5.031 ns   ; Aexp[4] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                         ; clock    ;
; N/A   ; None         ; 5.010 ns   ; Aexp[1] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                         ; clock    ;
; N/A   ; None         ; 4.968 ns   ; Bexp[0] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                         ; clock    ;
; N/A   ; None         ; 4.967 ns   ; Aexp[0] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                         ; clock    ;
; N/A   ; None         ; 4.938 ns   ; Aexp[1] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                         ; clock    ;
; N/A   ; None         ; 4.909 ns   ; Aexp[2] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                         ; clock    ;
; N/A   ; None         ; 4.876 ns   ; Bexp[4] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                         ; clock    ;
; N/A   ; None         ; 4.849 ns   ; Bexp[1] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                         ; clock    ;
; N/A   ; None         ; 4.825 ns   ; Aexp[4] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                         ; clock    ;
; N/A   ; None         ; 4.786 ns   ; Aexp[2] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                         ; clock    ;
; N/A   ; None         ; 4.784 ns   ; Bexp[0] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                         ; clock    ;
; N/A   ; None         ; 4.777 ns   ; Aexp[0] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                         ; clock    ;
; N/A   ; None         ; 4.777 ns   ; Bexp[1] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                         ; clock    ;
; N/A   ; None         ; 4.751 ns   ; Aexp[3] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                         ; clock    ;
; N/A   ; None         ; 4.748 ns   ; Aexp[2] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                         ; clock    ;
; N/A   ; None         ; 4.732 ns   ; Aexp[1] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                         ; clock    ;
; N/A   ; None         ; 4.648 ns   ; Bexp[3] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                         ; clock    ;
; N/A   ; None         ; 4.648 ns   ; Aexp[4] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                         ; clock    ;
; N/A   ; None         ; 4.588 ns   ; Bexp[0] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                         ; clock    ;
; N/A   ; None         ; 4.571 ns   ; Bexp[1] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                         ; clock    ;
; N/A   ; None         ; 4.555 ns   ; Aexp[1] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                         ; clock    ;
; N/A   ; None         ; 4.491 ns   ; Bexp[2] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                         ; clock    ;
; N/A   ; None         ; 4.464 ns   ; Aexp[4] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                         ; clock    ;
; N/A   ; None         ; 4.457 ns   ; Aexp[3] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                         ; clock    ;
; N/A   ; None         ; 4.394 ns   ; Bexp[1] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                         ; clock    ;
; N/A   ; None         ; 4.371 ns   ; Aexp[1] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                         ; clock    ;
; N/A   ; None         ; 4.354 ns   ; Bexp[3] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                         ; clock    ;
; N/A   ; None         ; 4.349 ns   ; Bexp[2] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                         ; clock    ;
; N/A   ; None         ; 4.296 ns   ; Aexp[3] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                         ; clock    ;
; N/A   ; None         ; 4.282 ns   ; Aexp[4] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                         ; clock    ;
; N/A   ; None         ; 4.210 ns   ; Bexp[1] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                         ; clock    ;
; N/A   ; None         ; 4.193 ns   ; Bexp[3] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                         ; clock    ;
; N/A   ; None         ; 4.050 ns   ; Aexp[3] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                         ; clock    ;
; N/A   ; None         ; 4.048 ns   ; Aexp[2] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                         ; clock    ;
; N/A   ; None         ; 3.991 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A   ; None         ; 3.991 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A   ; None         ; 3.990 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A   ; None         ; 3.990 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A   ; None         ; 3.954 ns   ; Bexp[3] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                         ; clock    ;
; N/A   ; None         ; 3.906 ns   ; Aexp[2] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                         ; clock    ;
; N/A   ; None         ; 3.816 ns   ; Aexp[1] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                         ; clock    ;
; N/A   ; None         ; 3.743 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A   ; None         ; 3.649 ns   ; Bexp[1] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                         ; clock    ;
; N/A   ; None         ; 3.624 ns   ; Aexp[3] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                         ; clock    ;
; N/A   ; None         ; 3.601 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A   ; None         ; 3.601 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A   ; None         ; 3.600 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A   ; None         ; 3.600 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A   ; None         ; 3.528 ns   ; Bexp[3] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                         ; clock    ;
; N/A   ; None         ; 3.505 ns   ; start   ; full:inst|newUA:inst|UA_vhdl:inst9|s.S000                                                          ; clock    ;
; N/A   ; None         ; 3.482 ns   ; Aexp[3] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                         ; clock    ;
; N/A   ; None         ; 3.386 ns   ; Bexp[3] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                         ; clock    ;
; N/A   ; None         ; 3.353 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A   ; None         ; 3.215 ns   ; A[1]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A   ; None         ; 3.214 ns   ; A[1]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A   ; None         ; 3.175 ns   ; B[0]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A   ; None         ; 3.174 ns   ; B[3]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A   ; None         ; 3.166 ns   ; B[3]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A   ; None         ; 3.160 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A   ; None         ; 3.154 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A   ; None         ; 3.075 ns   ; B[1]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A   ; None         ; 3.075 ns   ; B[1]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A   ; None         ; 3.028 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A   ; None         ; 3.028 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A   ; None         ; 3.027 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A   ; None         ; 3.021 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A   ; None         ; 3.021 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A   ; None         ; 3.020 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A   ; None         ; 3.018 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A   ; None         ; 3.018 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A   ; None         ; 2.973 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A   ; None         ; 2.948 ns   ; A[0]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A   ; None         ; 2.945 ns   ; B[2]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A   ; None         ; 2.942 ns   ; B[2]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A   ; None         ; 2.918 ns   ; B[0]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A   ; None         ; 2.893 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A   ; None         ; 2.872 ns   ; A[3]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A   ; None         ; 2.868 ns   ; A[3]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A   ; None         ; 2.686 ns   ; A[2]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A   ; None         ; 2.684 ns   ; A[2]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A   ; None         ; 2.635 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A   ; None         ; 2.634 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A   ; None         ; 2.631 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A   ; None         ; 2.629 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A   ; None         ; 2.628 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A   ; None         ; 2.627 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A   ; None         ; 2.621 ns   ; clock   ; full:inst|newUA:inst|inst8                                                                         ; clock    ;
; N/A   ; None         ; 2.585 ns   ; A[0]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A   ; None         ; 2.344 ns   ; start   ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                          ; clock    ;
; N/A   ; None         ; 1.314 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; clock    ;
; N/A   ; None         ; 1.307 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; clock    ;
; N/A   ; None         ; 1.307 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; clock    ;
; N/A   ; None         ; 1.307 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; clock    ;
; N/A   ; None         ; 1.307 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; clock    ;
; N/A   ; None         ; 1.184 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; B[4]     ;
; N/A   ; None         ; 1.177 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; B[4]     ;
; N/A   ; None         ; 1.177 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; B[4]     ;
; N/A   ; None         ; 1.177 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; B[4]     ;
; N/A   ; None         ; 1.177 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; B[4]     ;
; N/A   ; None         ; 1.166 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; clock    ;
; N/A   ; None         ; 1.166 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; clock    ;
; N/A   ; None         ; 1.164 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; clock    ;
; N/A   ; None         ; 1.159 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; clock    ;
; N/A   ; None         ; 1.045 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; A[4]     ;
; N/A   ; None         ; 1.038 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; A[4]     ;
; N/A   ; None         ; 1.038 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; A[4]     ;
; N/A   ; None         ; 1.038 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; A[4]     ;
; N/A   ; None         ; 1.038 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; A[4]     ;
; N/A   ; None         ; 1.036 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; B[4]     ;
; N/A   ; None         ; 1.036 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; B[4]     ;
; N/A   ; None         ; 1.034 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; B[4]     ;
; N/A   ; None         ; 1.029 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; B[4]     ;
; N/A   ; None         ; 1.003 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; clock    ;
; N/A   ; None         ; 0.924 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; clock    ;
; N/A   ; None         ; 0.917 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; clock    ;
; N/A   ; None         ; 0.917 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; clock    ;
; N/A   ; None         ; 0.917 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; clock    ;
; N/A   ; None         ; 0.917 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; clock    ;
; N/A   ; None         ; 0.897 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; A[4]     ;
; N/A   ; None         ; 0.897 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; A[4]     ;
; N/A   ; None         ; 0.895 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; A[4]     ;
; N/A   ; None         ; 0.890 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; A[4]     ;
; N/A   ; None         ; 0.873 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; B[4]     ;
; N/A   ; None         ; 0.794 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; B[4]     ;
; N/A   ; None         ; 0.787 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; B[4]     ;
; N/A   ; None         ; 0.787 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; B[4]     ;
; N/A   ; None         ; 0.787 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; B[4]     ;
; N/A   ; None         ; 0.787 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; B[4]     ;
; N/A   ; None         ; 0.776 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; clock    ;
; N/A   ; None         ; 0.776 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; clock    ;
; N/A   ; None         ; 0.774 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; clock    ;
; N/A   ; None         ; 0.769 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; clock    ;
; N/A   ; None         ; 0.734 ns   ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; A[4]     ;
; N/A   ; None         ; 0.655 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; A[4]     ;
; N/A   ; None         ; 0.648 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; A[4]     ;
; N/A   ; None         ; 0.648 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; A[4]     ;
; N/A   ; None         ; 0.648 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; A[4]     ;
; N/A   ; None         ; 0.648 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; A[4]     ;
; N/A   ; None         ; 0.646 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; B[4]     ;
; N/A   ; None         ; 0.646 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; B[4]     ;
; N/A   ; None         ; 0.644 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; B[4]     ;
; N/A   ; None         ; 0.639 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; B[4]     ;
; N/A   ; None         ; 0.613 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; clock    ;
; N/A   ; None         ; 0.507 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; A[4]     ;
; N/A   ; None         ; 0.507 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; A[4]     ;
; N/A   ; None         ; 0.505 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; A[4]     ;
; N/A   ; None         ; 0.500 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; A[4]     ;
; N/A   ; None         ; 0.483 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; B[4]     ;
; N/A   ; None         ; 0.344 ns   ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; A[4]     ;
+-------+--------------+------------+---------+----------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                   ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                       ; To      ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------+---------+------------+
; N/A   ; None         ; 13.117 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[0]    ; clock      ;
; N/A   ; None         ; 13.034 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[0]    ; clock      ;
; N/A   ; None         ; 12.754 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[7]    ; clock      ;
; N/A   ; None         ; 12.718 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[5]    ; clock      ;
; N/A   ; None         ; 12.709 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[3]    ; clock      ;
; N/A   ; None         ; 12.701 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[1]    ; clock      ;
; N/A   ; None         ; 12.640 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[6]    ; clock      ;
; N/A   ; None         ; 12.638 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[5]    ; clock      ;
; N/A   ; None         ; 12.632 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[3]    ; clock      ;
; N/A   ; None         ; 12.618 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[1]    ; clock      ;
; N/A   ; None         ; 12.591 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[7]    ; clock      ;
; N/A   ; None         ; 12.353 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[6]    ; clock      ;
; N/A   ; None         ; 12.335 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[8]    ; clock      ;
; N/A   ; None         ; 12.164 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[8]    ; clock      ;
; N/A   ; None         ; 12.005 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[4]    ; clock      ;
; N/A   ; None         ; 11.959 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[2]    ; clock      ;
; N/A   ; None         ; 11.925 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[4]    ; clock      ;
; N/A   ; None         ; 11.882 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[2]    ; clock      ;
; N/A   ; None         ; 10.908 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[0]    ; A[4]       ;
; N/A   ; None         ; 10.825 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[0]    ; A[4]       ;
; N/A   ; None         ; 10.769 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[0]    ; B[4]       ;
; N/A   ; None         ; 10.686 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[0]    ; B[4]       ;
; N/A   ; None         ; 10.545 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[7]    ; A[4]       ;
; N/A   ; None         ; 10.509 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[5]    ; A[4]       ;
; N/A   ; None         ; 10.500 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[3]    ; A[4]       ;
; N/A   ; None         ; 10.492 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[1]    ; A[4]       ;
; N/A   ; None         ; 10.431 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[6]    ; A[4]       ;
; N/A   ; None         ; 10.429 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[5]    ; A[4]       ;
; N/A   ; None         ; 10.423 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[3]    ; A[4]       ;
; N/A   ; None         ; 10.409 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[1]    ; A[4]       ;
; N/A   ; None         ; 10.406 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[7]    ; B[4]       ;
; N/A   ; None         ; 10.382 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[7]    ; A[4]       ;
; N/A   ; None         ; 10.370 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[5]    ; B[4]       ;
; N/A   ; None         ; 10.361 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[3]    ; B[4]       ;
; N/A   ; None         ; 10.353 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[1]    ; B[4]       ;
; N/A   ; None         ; 10.292 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[6]    ; B[4]       ;
; N/A   ; None         ; 10.290 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[5]    ; B[4]       ;
; N/A   ; None         ; 10.284 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[3]    ; B[4]       ;
; N/A   ; None         ; 10.270 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[1]    ; B[4]       ;
; N/A   ; None         ; 10.243 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[7]    ; B[4]       ;
; N/A   ; None         ; 10.144 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[6]    ; A[4]       ;
; N/A   ; None         ; 10.126 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[8]    ; A[4]       ;
; N/A   ; None         ; 10.005 ns  ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[6]    ; B[4]       ;
; N/A   ; None         ; 9.987 ns   ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[8]    ; B[4]       ;
; N/A   ; None         ; 9.955 ns   ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[8]    ; A[4]       ;
; N/A   ; None         ; 9.816 ns   ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[8]    ; B[4]       ;
; N/A   ; None         ; 9.796 ns   ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[4]    ; A[4]       ;
; N/A   ; None         ; 9.750 ns   ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[2]    ; A[4]       ;
; N/A   ; None         ; 9.716 ns   ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[4]    ; A[4]       ;
; N/A   ; None         ; 9.673 ns   ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[2]    ; A[4]       ;
; N/A   ; None         ; 9.657 ns   ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[4]    ; B[4]       ;
; N/A   ; None         ; 9.611 ns   ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                         ; C[2]    ; B[4]       ;
; N/A   ; None         ; 9.577 ns   ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[4]    ; B[4]       ;
; N/A   ; None         ; 9.534 ns   ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                         ; C[2]    ; B[4]       ;
; N/A   ; None         ; 7.788 ns   ; full:inst|newUA:inst|UA_vhdl:inst9|br                                                      ; Done    ; clock      ;
; N/A   ; None         ; 7.181 ns   ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; C[0]    ; clock      ;
; N/A   ; None         ; 7.062 ns   ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                 ; Cexp[1] ; clock      ;
; N/A   ; None         ; 7.027 ns   ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                 ; Cexp[3] ; clock      ;
; N/A   ; None         ; 7.020 ns   ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; C[7]    ; clock      ;
; N/A   ; None         ; 6.819 ns   ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; C[5]    ; clock      ;
; N/A   ; None         ; 6.785 ns   ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                 ; Cexp[1] ; clock      ;
; N/A   ; None         ; 6.721 ns   ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; C[6]    ; clock      ;
; N/A   ; None         ; 6.714 ns   ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                 ; Cexp[3] ; clock      ;
; N/A   ; None         ; 6.668 ns   ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; C[1]    ; clock      ;
; N/A   ; None         ; 6.540 ns   ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; C[3]    ; clock      ;
; N/A   ; None         ; 6.489 ns   ; full:inst|newUA:inst|UA_vhdl:inst9|s.S000                                                  ; Done    ; clock      ;
; N/A   ; None         ; 6.356 ns   ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                 ; Cexp[4] ; clock      ;
; N/A   ; None         ; 6.308 ns   ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                 ; Cexp[2] ; clock      ;
; N/A   ; None         ; 6.223 ns   ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                 ; Cexp[2] ; clock      ;
; N/A   ; None         ; 6.074 ns   ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; C[4]    ; clock      ;
; N/A   ; None         ; 6.002 ns   ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                 ; Cexp[0] ; clock      ;
; N/A   ; None         ; 5.982 ns   ; full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; C[2]    ; clock      ;
; N/A   ; None         ; 5.687 ns   ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                 ; Cexp[0] ; clock      ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------+---------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                ;
+---------------+-------------+-----------+---------+----------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                                                                                                 ; To Clock ;
+---------------+-------------+-----------+---------+----------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 2.104 ns  ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; clock    ;
; N/A           ; None        ; 1.948 ns  ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; clock    ;
; N/A           ; None        ; 1.943 ns  ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; clock    ;
; N/A           ; None        ; 1.941 ns  ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; clock    ;
; N/A           ; None        ; 1.941 ns  ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; clock    ;
; N/A           ; None        ; 1.800 ns  ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; clock    ;
; N/A           ; None        ; 1.800 ns  ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; clock    ;
; N/A           ; None        ; 1.800 ns  ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; clock    ;
; N/A           ; None        ; 1.800 ns  ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; clock    ;
; N/A           ; None        ; 1.793 ns  ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; clock    ;
; N/A           ; None        ; 1.714 ns  ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; clock    ;
; N/A           ; None        ; 1.558 ns  ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; clock    ;
; N/A           ; None        ; 1.553 ns  ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; clock    ;
; N/A           ; None        ; 1.551 ns  ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; clock    ;
; N/A           ; None        ; 1.551 ns  ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; clock    ;
; N/A           ; None        ; 1.410 ns  ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; clock    ;
; N/A           ; None        ; 1.410 ns  ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; clock    ;
; N/A           ; None        ; 1.410 ns  ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; clock    ;
; N/A           ; None        ; 1.410 ns  ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; clock    ;
; N/A           ; None        ; 1.403 ns  ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; clock    ;
; N/A           ; None        ; -0.105 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; A[4]     ;
; N/A           ; None        ; -0.244 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; B[4]     ;
; N/A           ; None        ; -0.261 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; A[4]     ;
; N/A           ; None        ; -0.266 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; A[4]     ;
; N/A           ; None        ; -0.268 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; A[4]     ;
; N/A           ; None        ; -0.268 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; A[4]     ;
; N/A           ; None        ; -0.400 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; B[4]     ;
; N/A           ; None        ; -0.405 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; B[4]     ;
; N/A           ; None        ; -0.407 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; B[4]     ;
; N/A           ; None        ; -0.407 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; B[4]     ;
; N/A           ; None        ; -0.409 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; A[4]     ;
; N/A           ; None        ; -0.409 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; A[4]     ;
; N/A           ; None        ; -0.409 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; A[4]     ;
; N/A           ; None        ; -0.409 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; A[4]     ;
; N/A           ; None        ; -0.416 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; A[4]     ;
; N/A           ; None        ; -0.495 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; A[4]     ;
; N/A           ; None        ; -0.548 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; B[4]     ;
; N/A           ; None        ; -0.548 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; B[4]     ;
; N/A           ; None        ; -0.548 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; B[4]     ;
; N/A           ; None        ; -0.548 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; B[4]     ;
; N/A           ; None        ; -0.555 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; B[4]     ;
; N/A           ; None        ; -0.634 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst2                                                 ; B[4]     ;
; N/A           ; None        ; -0.651 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; A[4]     ;
; N/A           ; None        ; -0.656 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; A[4]     ;
; N/A           ; None        ; -0.658 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; A[4]     ;
; N/A           ; None        ; -0.658 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; A[4]     ;
; N/A           ; None        ; -0.790 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst                                                  ; B[4]     ;
; N/A           ; None        ; -0.795 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst1                                                 ; B[4]     ;
; N/A           ; None        ; -0.797 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst4                                                 ; B[4]     ;
; N/A           ; None        ; -0.797 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst3                                                 ; B[4]     ;
; N/A           ; None        ; -0.799 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; A[4]     ;
; N/A           ; None        ; -0.799 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; A[4]     ;
; N/A           ; None        ; -0.799 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; A[4]     ;
; N/A           ; None        ; -0.799 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; A[4]     ;
; N/A           ; None        ; -0.806 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; A[4]     ;
; N/A           ; None        ; -0.938 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst9                                                 ; B[4]     ;
; N/A           ; None        ; -0.938 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst6                                                 ; B[4]     ;
; N/A           ; None        ; -0.938 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst8                                                 ; B[4]     ;
; N/A           ; None        ; -0.938 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst7                                                 ; B[4]     ;
; N/A           ; None        ; -0.945 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|reg:inst6|inst5                                                 ; B[4]     ;
; N/A           ; None        ; -2.105 ns ; start   ; full:inst|newUA:inst|UA_vhdl:inst9|s.S001                                                          ; clock    ;
; N/A           ; None        ; -2.346 ns ; A[0]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A           ; None        ; -2.382 ns ; clock   ; full:inst|newUA:inst|inst8                                                                         ; clock    ;
; N/A           ; None        ; -2.388 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A           ; None        ; -2.389 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A           ; None        ; -2.390 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A           ; None        ; -2.392 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A           ; None        ; -2.395 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A           ; None        ; -2.396 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A           ; None        ; -2.445 ns ; A[2]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A           ; None        ; -2.447 ns ; A[2]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A           ; None        ; -2.629 ns ; A[3]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A           ; None        ; -2.633 ns ; A[3]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A           ; None        ; -2.654 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A           ; None        ; -2.679 ns ; B[0]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A           ; None        ; -2.703 ns ; B[2]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A           ; None        ; -2.706 ns ; B[2]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A           ; None        ; -2.709 ns ; A[0]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A           ; None        ; -2.734 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clock    ;
; N/A           ; None        ; -2.779 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock    ;
; N/A           ; None        ; -2.779 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A           ; None        ; -2.781 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A           ; None        ; -2.782 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A           ; None        ; -2.782 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A           ; None        ; -2.788 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A           ; None        ; -2.789 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A           ; None        ; -2.789 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A           ; None        ; -2.836 ns ; B[1]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A           ; None        ; -2.836 ns ; B[1]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A           ; None        ; -2.915 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clock    ;
; N/A           ; None        ; -2.921 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock    ;
; N/A           ; None        ; -2.927 ns ; B[3]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock    ;
; N/A           ; None        ; -2.935 ns ; B[3]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clock    ;
; N/A           ; None        ; -2.936 ns ; B[0]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock    ;
; N/A           ; None        ; -2.975 ns ; A[1]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clock    ;
; N/A           ; None        ; -2.976 ns ; A[1]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock    ;
; N/A           ; None        ; -3.071 ns ; Aexp[4] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                         ; clock    ;
; N/A           ; None        ; -3.114 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A           ; None        ; -3.147 ns ; Bexp[3] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                         ; clock    ;
; N/A           ; None        ; -3.213 ns ; Aexp[4] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                         ; clock    ;
; N/A           ; None        ; -3.243 ns ; Aexp[3] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                         ; clock    ;
; N/A           ; None        ; -3.256 ns ; Aexp[4] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                         ; clock    ;
; N/A           ; None        ; -3.266 ns ; start   ; full:inst|newUA:inst|UA_vhdl:inst9|s.S000                                                          ; clock    ;
; N/A           ; None        ; -3.268 ns ; Bexp[1] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                         ; clock    ;
; N/A           ; None        ; -3.289 ns ; Bexp[3] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                         ; clock    ;
; N/A           ; None        ; -3.332 ns ; Bexp[3] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                         ; clock    ;
; N/A           ; None        ; -3.361 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A           ; None        ; -3.361 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A           ; None        ; -3.362 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A           ; None        ; -3.362 ns ; A[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A           ; None        ; -3.385 ns ; Aexp[3] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                         ; clock    ;
; N/A           ; None        ; -3.410 ns ; Bexp[1] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                         ; clock    ;
; N/A           ; None        ; -3.428 ns ; Aexp[3] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                         ; clock    ;
; N/A           ; None        ; -3.433 ns ; Aexp[4] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                         ; clock    ;
; N/A           ; None        ; -3.435 ns ; Aexp[1] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                         ; clock    ;
; N/A           ; None        ; -3.453 ns ; Bexp[1] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                         ; clock    ;
; N/A           ; None        ; -3.504 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock    ;
; N/A           ; None        ; -3.509 ns ; Bexp[3] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                         ; clock    ;
; N/A           ; None        ; -3.577 ns ; Aexp[1] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                         ; clock    ;
; N/A           ; None        ; -3.605 ns ; Aexp[3] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                         ; clock    ;
; N/A           ; None        ; -3.620 ns ; Aexp[1] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                         ; clock    ;
; N/A           ; None        ; -3.630 ns ; Bexp[1] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                         ; clock    ;
; N/A           ; None        ; -3.639 ns ; Aexp[4] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                         ; clock    ;
; N/A           ; None        ; -3.667 ns ; Aexp[2] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                         ; clock    ;
; N/A           ; None        ; -3.711 ns ; Aexp[4] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                         ; clock    ;
; N/A           ; None        ; -3.715 ns ; Bexp[3] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                         ; clock    ;
; N/A           ; None        ; -3.751 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock    ;
; N/A           ; None        ; -3.751 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock    ;
; N/A           ; None        ; -3.752 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock    ;
; N/A           ; None        ; -3.752 ns ; B[4]    ; full:inst|normMain:inst1|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock    ;
; N/A           ; None        ; -3.787 ns ; Bexp[3] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                         ; clock    ;
; N/A           ; None        ; -3.797 ns ; Aexp[1] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                         ; clock    ;
; N/A           ; None        ; -3.809 ns ; Aexp[2] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                         ; clock    ;
; N/A           ; None        ; -3.811 ns ; Aexp[3] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                         ; clock    ;
; N/A           ; None        ; -3.820 ns ; Bexp[0] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                         ; clock    ;
; N/A           ; None        ; -3.830 ns ; Bexp[4] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                         ; clock    ;
; N/A           ; None        ; -3.836 ns ; Bexp[1] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                         ; clock    ;
; N/A           ; None        ; -3.852 ns ; Aexp[2] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                         ; clock    ;
; N/A           ; None        ; -3.883 ns ; Aexp[3] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                         ; clock    ;
; N/A           ; None        ; -3.908 ns ; Bexp[1] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                         ; clock    ;
; N/A           ; None        ; -3.962 ns ; Bexp[0] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                         ; clock    ;
; N/A           ; None        ; -3.972 ns ; Bexp[4] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                         ; clock    ;
; N/A           ; None        ; -4.003 ns ; Aexp[0] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                         ; clock    ;
; N/A           ; None        ; -4.003 ns ; Aexp[1] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                         ; clock    ;
; N/A           ; None        ; -4.005 ns ; Bexp[0] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                         ; clock    ;
; N/A           ; None        ; -4.015 ns ; Bexp[4] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                         ; clock    ;
; N/A           ; None        ; -4.029 ns ; Aexp[2] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                         ; clock    ;
; N/A           ; None        ; -4.075 ns ; Aexp[1] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                         ; clock    ;
; N/A           ; None        ; -4.110 ns ; Bexp[2] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                         ; clock    ;
; N/A           ; None        ; -4.145 ns ; Aexp[0] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                         ; clock    ;
; N/A           ; None        ; -4.182 ns ; Bexp[0] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                         ; clock    ;
; N/A           ; None        ; -4.188 ns ; Aexp[0] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                         ; clock    ;
; N/A           ; None        ; -4.192 ns ; Bexp[4] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                         ; clock    ;
; N/A           ; None        ; -4.235 ns ; Aexp[2] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                         ; clock    ;
; N/A           ; None        ; -4.252 ns ; Bexp[2] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                         ; clock    ;
; N/A           ; None        ; -4.295 ns ; Bexp[2] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                         ; clock    ;
; N/A           ; None        ; -4.307 ns ; Aexp[2] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                         ; clock    ;
; N/A           ; None        ; -4.365 ns ; Aexp[0] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                         ; clock    ;
; N/A           ; None        ; -4.388 ns ; Bexp[0] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                         ; clock    ;
; N/A           ; None        ; -4.398 ns ; Bexp[4] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                         ; clock    ;
; N/A           ; None        ; -4.460 ns ; Bexp[0] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                         ; clock    ;
; N/A           ; None        ; -4.470 ns ; Bexp[4] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                         ; clock    ;
; N/A           ; None        ; -4.472 ns ; Bexp[2] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                         ; clock    ;
; N/A           ; None        ; -4.571 ns ; Aexp[0] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                         ; clock    ;
; N/A           ; None        ; -4.643 ns ; Aexp[0] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                         ; clock    ;
; N/A           ; None        ; -4.678 ns ; Bexp[2] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                         ; clock    ;
; N/A           ; None        ; -4.750 ns ; Bexp[2] ; full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                         ; clock    ;
+---------------+-------------+-----------+---------+----------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Jun 04 12:25:46 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TA1 -c TA1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
    Info: Assuming node "B[4]" is an undefined clock
    Info: Assuming node "A[4]" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "full:inst|newUA:inst|inst8" as buffer
    Info: Detected gated clock "full:inst|normMain:inst1|main:inst|inst22~0" as buffer
    Info: Detected ripple clock "full:inst|newUA:inst|UA_vhdl:inst9|s.S011" as buffer
    Info: Detected gated clock "full:inst|normMain:inst1|main:inst|inst22~1" as buffer
    Info: Detected gated clock "full:inst|normMain:inst1|main:inst|inst2" as buffer
    Info: Detected ripple clock "full:inst|newUA:inst|UA_vhdl:inst9|s.S001" as buffer
    Info: Detected ripple clock "full:inst|newUA:inst|UA_vhdl:inst9|br" as buffer
Info: Clock "clock" has Internal fmax of 71.99 MHz between source register "full:inst|normMain:inst1|main:inst|reg:inst6|inst8" and destination register "full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]" (period= 13.89 ns)
    Info: + Longest register to register delay is 1.348 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y16_N25; Fanout = 11; REG Node = 'full:inst|normMain:inst1|main:inst|reg:inst6|inst8'
        Info: 2: + IC(0.551 ns) + CELL(0.225 ns) = 0.776 ns; Loc. = LCCOMB_X30_Y17_N2; Fanout = 3; COMB Node = 'full:inst|normMantiss:inst3|inst3'
        Info: 3: + IC(0.364 ns) + CELL(0.053 ns) = 1.193 ns; Loc. = LCCOMB_X30_Y17_N8; Fanout = 1; COMB Node = 'full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|_~7'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.348 ns; Loc. = LCFF_X30_Y17_N9; Fanout = 2; REG Node = 'full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]'
        Info: Total cell delay = 0.433 ns ( 32.12 % )
        Info: Total interconnect delay = 0.915 ns ( 67.88 % )
    Info: - Smallest clock skew is -5.413 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.470 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X30_Y17_N9; Fanout = 2; REG Node = 'full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]'
            Info: Total cell delay = 1.472 ns ( 59.60 % )
            Info: Total interconnect delay = 0.998 ns ( 40.40 % )
        Info: - Longest clock path from clock "clock" to source register is 7.883 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(2.161 ns) + CELL(0.712 ns) = 3.727 ns; Loc. = LCFF_X31_Y20_N27; Fanout = 4; REG Node = 'full:inst|newUA:inst|UA_vhdl:inst9|s.S001'
            Info: 3: + IC(0.276 ns) + CELL(0.228 ns) = 4.231 ns; Loc. = LCCOMB_X31_Y20_N0; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|inst22~0'
            Info: 4: + IC(0.203 ns) + CELL(0.053 ns) = 4.487 ns; Loc. = LCCOMB_X31_Y20_N12; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|inst22~1'
            Info: 5: + IC(0.850 ns) + CELL(0.053 ns) = 5.390 ns; Loc. = LCCOMB_X21_Y20_N24; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|inst2'
            Info: 6: + IC(1.220 ns) + CELL(0.000 ns) = 6.610 ns; Loc. = CLKCTRL_G14; Fanout = 10; COMB Node = 'full:inst|normMain:inst1|main:inst|inst2~clkctrl'
            Info: 7: + IC(0.655 ns) + CELL(0.618 ns) = 7.883 ns; Loc. = LCFF_X30_Y16_N25; Fanout = 11; REG Node = 'full:inst|normMain:inst1|main:inst|reg:inst6|inst8'
            Info: Total cell delay = 2.518 ns ( 31.94 % )
            Info: Total interconnect delay = 5.365 ns ( 68.06 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "B[4]" has Internal fmax of 333.22 MHz between source register "full:inst|normMain:inst1|main:inst|reg:inst6|inst" and destination register "full:inst|normMain:inst1|main:inst|reg:inst6|inst5" (period= 3.001 ns)
    Info: + Longest register to register delay is 2.819 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y17_N1; Fanout = 5; REG Node = 'full:inst|normMain:inst1|main:inst|reg:inst6|inst'
        Info: 2: + IC(0.220 ns) + CELL(0.309 ns) = 0.529 ns; Loc. = LCCOMB_X30_Y17_N16; Fanout = 2; COMB Node = 'full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.564 ns; Loc. = LCCOMB_X30_Y17_N18; Fanout = 2; COMB Node = 'full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.599 ns; Loc. = LCCOMB_X30_Y17_N20; Fanout = 2; COMB Node = 'full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.634 ns; Loc. = LCCOMB_X30_Y17_N22; Fanout = 2; COMB Node = 'full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14'
        Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 0.759 ns; Loc. = LCCOMB_X30_Y17_N24; Fanout = 2; COMB Node = 'full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17'
        Info: 7: + IC(0.598 ns) + CELL(0.350 ns) = 1.707 ns; Loc. = LCCOMB_X30_Y16_N12; Fanout = 2; COMB Node = 'full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58'
        Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 1.832 ns; Loc. = LCCOMB_X30_Y16_N14; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~61'
        Info: 9: + IC(0.607 ns) + CELL(0.225 ns) = 2.664 ns; Loc. = LCCOMB_X31_Y17_N8; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|muxCor1:inst20|inst25'
        Info: 10: + IC(0.000 ns) + CELL(0.155 ns) = 2.819 ns; Loc. = LCFF_X31_Y17_N9; Fanout = 4; REG Node = 'full:inst|normMain:inst1|main:inst|reg:inst6|inst5'
        Info: Total cell delay = 1.394 ns ( 49.45 % )
        Info: Total interconnect delay = 1.425 ns ( 50.55 % )
    Info: - Smallest clock skew is 0.002 ns
        Info: + Shortest clock path from clock "B[4]" to destination register is 5.533 ns
            Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_H2; Fanout = 10; CLK Node = 'B[4]'
            Info: 2: + IC(1.010 ns) + CELL(0.053 ns) = 1.883 ns; Loc. = LCCOMB_X31_Y20_N0; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|inst22~0'
            Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 2.139 ns; Loc. = LCCOMB_X31_Y20_N12; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|inst22~1'
            Info: 4: + IC(0.850 ns) + CELL(0.053 ns) = 3.042 ns; Loc. = LCCOMB_X21_Y20_N24; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|inst2'
            Info: 5: + IC(1.220 ns) + CELL(0.000 ns) = 4.262 ns; Loc. = CLKCTRL_G14; Fanout = 10; COMB Node = 'full:inst|normMain:inst1|main:inst|inst2~clkctrl'
            Info: 6: + IC(0.653 ns) + CELL(0.618 ns) = 5.533 ns; Loc. = LCFF_X31_Y17_N9; Fanout = 4; REG Node = 'full:inst|normMain:inst1|main:inst|reg:inst6|inst5'
            Info: Total cell delay = 1.597 ns ( 28.86 % )
            Info: Total interconnect delay = 3.936 ns ( 71.14 % )
        Info: - Longest clock path from clock "B[4]" to source register is 5.531 ns
            Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_H2; Fanout = 10; CLK Node = 'B[4]'
            Info: 2: + IC(1.010 ns) + CELL(0.053 ns) = 1.883 ns; Loc. = LCCOMB_X31_Y20_N0; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|inst22~0'
            Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 2.139 ns; Loc. = LCCOMB_X31_Y20_N12; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|inst22~1'
            Info: 4: + IC(0.850 ns) + CELL(0.053 ns) = 3.042 ns; Loc. = LCCOMB_X21_Y20_N24; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|inst2'
            Info: 5: + IC(1.220 ns) + CELL(0.000 ns) = 4.262 ns; Loc. = CLKCTRL_G14; Fanout = 10; COMB Node = 'full:inst|normMain:inst1|main:inst|inst2~clkctrl'
            Info: 6: + IC(0.651 ns) + CELL(0.618 ns) = 5.531 ns; Loc. = LCFF_X30_Y17_N1; Fanout = 5; REG Node = 'full:inst|normMain:inst1|main:inst|reg:inst6|inst'
            Info: Total cell delay = 1.597 ns ( 28.87 % )
            Info: Total interconnect delay = 3.934 ns ( 71.13 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "A[4]" has Internal fmax of 333.22 MHz between source register "full:inst|normMain:inst1|main:inst|reg:inst6|inst" and destination register "full:inst|normMain:inst1|main:inst|reg:inst6|inst5" (period= 3.001 ns)
    Info: + Longest register to register delay is 2.819 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y17_N1; Fanout = 5; REG Node = 'full:inst|normMain:inst1|main:inst|reg:inst6|inst'
        Info: 2: + IC(0.220 ns) + CELL(0.309 ns) = 0.529 ns; Loc. = LCCOMB_X30_Y17_N16; Fanout = 2; COMB Node = 'full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.564 ns; Loc. = LCCOMB_X30_Y17_N18; Fanout = 2; COMB Node = 'full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.599 ns; Loc. = LCCOMB_X30_Y17_N20; Fanout = 2; COMB Node = 'full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.634 ns; Loc. = LCCOMB_X30_Y17_N22; Fanout = 2; COMB Node = 'full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14'
        Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 0.759 ns; Loc. = LCCOMB_X30_Y17_N24; Fanout = 2; COMB Node = 'full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17'
        Info: 7: + IC(0.598 ns) + CELL(0.350 ns) = 1.707 ns; Loc. = LCCOMB_X30_Y16_N12; Fanout = 2; COMB Node = 'full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58'
        Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 1.832 ns; Loc. = LCCOMB_X30_Y16_N14; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~61'
        Info: 9: + IC(0.607 ns) + CELL(0.225 ns) = 2.664 ns; Loc. = LCCOMB_X31_Y17_N8; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|muxCor1:inst20|inst25'
        Info: 10: + IC(0.000 ns) + CELL(0.155 ns) = 2.819 ns; Loc. = LCFF_X31_Y17_N9; Fanout = 4; REG Node = 'full:inst|normMain:inst1|main:inst|reg:inst6|inst5'
        Info: Total cell delay = 1.394 ns ( 49.45 % )
        Info: Total interconnect delay = 1.425 ns ( 50.55 % )
    Info: - Smallest clock skew is 0.002 ns
        Info: + Shortest clock path from clock "A[4]" to destination register is 5.672 ns
            Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_J6; Fanout = 10; CLK Node = 'A[4]'
            Info: 2: + IC(0.997 ns) + CELL(0.225 ns) = 2.022 ns; Loc. = LCCOMB_X31_Y20_N0; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|inst22~0'
            Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 2.278 ns; Loc. = LCCOMB_X31_Y20_N12; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|inst22~1'
            Info: 4: + IC(0.850 ns) + CELL(0.053 ns) = 3.181 ns; Loc. = LCCOMB_X21_Y20_N24; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|inst2'
            Info: 5: + IC(1.220 ns) + CELL(0.000 ns) = 4.401 ns; Loc. = CLKCTRL_G14; Fanout = 10; COMB Node = 'full:inst|normMain:inst1|main:inst|inst2~clkctrl'
            Info: 6: + IC(0.653 ns) + CELL(0.618 ns) = 5.672 ns; Loc. = LCFF_X31_Y17_N9; Fanout = 4; REG Node = 'full:inst|normMain:inst1|main:inst|reg:inst6|inst5'
            Info: Total cell delay = 1.749 ns ( 30.84 % )
            Info: Total interconnect delay = 3.923 ns ( 69.16 % )
        Info: - Longest clock path from clock "A[4]" to source register is 5.670 ns
            Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_J6; Fanout = 10; CLK Node = 'A[4]'
            Info: 2: + IC(0.997 ns) + CELL(0.225 ns) = 2.022 ns; Loc. = LCCOMB_X31_Y20_N0; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|inst22~0'
            Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 2.278 ns; Loc. = LCCOMB_X31_Y20_N12; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|inst22~1'
            Info: 4: + IC(0.850 ns) + CELL(0.053 ns) = 3.181 ns; Loc. = LCCOMB_X21_Y20_N24; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|inst2'
            Info: 5: + IC(1.220 ns) + CELL(0.000 ns) = 4.401 ns; Loc. = CLKCTRL_G14; Fanout = 10; COMB Node = 'full:inst|normMain:inst1|main:inst|inst2~clkctrl'
            Info: 6: + IC(0.651 ns) + CELL(0.618 ns) = 5.670 ns; Loc. = LCFF_X30_Y17_N1; Fanout = 5; REG Node = 'full:inst|normMain:inst1|main:inst|reg:inst6|inst'
            Info: Total cell delay = 1.749 ns ( 30.85 % )
            Info: Total interconnect delay = 3.921 ns ( 69.15 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]" and destination pin or register "full:inst|newUA:inst|inst15" for clock "clock" (Hold time is 3.806 ns)
    Info: + Largest clock skew is 4.277 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.749 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(2.161 ns) + CELL(0.712 ns) = 3.727 ns; Loc. = LCFF_X31_Y20_N7; Fanout = 2; REG Node = 'full:inst|newUA:inst|inst8'
            Info: 3: + IC(1.768 ns) + CELL(0.000 ns) = 5.495 ns; Loc. = CLKCTRL_G15; Fanout = 5; COMB Node = 'full:inst|newUA:inst|inst8~clkctrl'
            Info: 4: + IC(0.636 ns) + CELL(0.618 ns) = 6.749 ns; Loc. = LCFF_X30_Y19_N7; Fanout = 1; REG Node = 'full:inst|newUA:inst|inst15'
            Info: Total cell delay = 2.184 ns ( 32.36 % )
            Info: Total interconnect delay = 4.565 ns ( 67.64 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.472 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X30_Y19_N23; Fanout = 1; REG Node = 'full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
            Info: Total cell delay = 1.472 ns ( 59.55 % )
            Info: Total interconnect delay = 1.000 ns ( 40.45 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.526 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y19_N23; Fanout = 1; REG Node = 'full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
        Info: 2: + IC(0.217 ns) + CELL(0.309 ns) = 0.526 ns; Loc. = LCFF_X30_Y19_N7; Fanout = 1; REG Node = 'full:inst|newUA:inst|inst15'
        Info: Total cell delay = 0.309 ns ( 58.75 % )
        Info: Total interconnect delay = 0.217 ns ( 41.25 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]" (data pin = "Bexp[4]", clock pin = "clock") is 5.699 ns
    Info: + Longest pin to register delay is 8.090 ns
        Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T8; Fanout = 12; PIN Node = 'Bexp[4]'
        Info: 2: + IC(4.575 ns) + CELL(0.545 ns) = 5.927 ns; Loc. = LCCOMB_X34_Y20_N0; Fanout = 2; COMB Node = 'full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~2'
        Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 6.052 ns; Loc. = LCCOMB_X34_Y20_N2; Fanout = 2; COMB Node = 'full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~5'
        Info: 4: + IC(0.316 ns) + CELL(0.617 ns) = 6.985 ns; Loc. = LCCOMB_X34_Y20_N14; Fanout = 2; COMB Node = 'full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~30'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 7.020 ns; Loc. = LCCOMB_X34_Y20_N16; Fanout = 2; COMB Node = 'full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~34'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 7.055 ns; Loc. = LCCOMB_X34_Y20_N18; Fanout = 2; COMB Node = 'full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~38'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 7.090 ns; Loc. = LCCOMB_X34_Y20_N20; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~42'
        Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 7.215 ns; Loc. = LCCOMB_X34_Y20_N22; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~45'
        Info: 9: + IC(0.374 ns) + CELL(0.346 ns) = 7.935 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 1; COMB Node = 'full:inst|normMantiss:inst3|lpm_mux3:inst6|lpm_mux:lpm_mux_component|mux_74e:auto_generated|l1_w5_n0_mux_dataout~0'
        Info: 10: + IC(0.000 ns) + CELL(0.155 ns) = 8.090 ns; Loc. = LCFF_X33_Y20_N27; Fanout = 7; REG Node = 'full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 2.825 ns ( 34.92 % )
        Info: Total interconnect delay = 5.265 ns ( 65.08 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.481 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X33_Y20_N27; Fanout = 7; REG Node = 'full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 1.472 ns ( 59.33 % )
        Info: Total interconnect delay = 1.009 ns ( 40.67 % )
Info: tco from clock "clock" to destination pin "C[0]" through register "full:inst|normMain:inst1|main:inst|reg:inst6|inst8" is 13.117 ns
    Info: + Longest clock path from clock "clock" to source register is 7.883 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
        Info: 2: + IC(2.161 ns) + CELL(0.712 ns) = 3.727 ns; Loc. = LCFF_X31_Y20_N27; Fanout = 4; REG Node = 'full:inst|newUA:inst|UA_vhdl:inst9|s.S001'
        Info: 3: + IC(0.276 ns) + CELL(0.228 ns) = 4.231 ns; Loc. = LCCOMB_X31_Y20_N0; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|inst22~0'
        Info: 4: + IC(0.203 ns) + CELL(0.053 ns) = 4.487 ns; Loc. = LCCOMB_X31_Y20_N12; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|inst22~1'
        Info: 5: + IC(0.850 ns) + CELL(0.053 ns) = 5.390 ns; Loc. = LCCOMB_X21_Y20_N24; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|inst2'
        Info: 6: + IC(1.220 ns) + CELL(0.000 ns) = 6.610 ns; Loc. = CLKCTRL_G14; Fanout = 10; COMB Node = 'full:inst|normMain:inst1|main:inst|inst2~clkctrl'
        Info: 7: + IC(0.655 ns) + CELL(0.618 ns) = 7.883 ns; Loc. = LCFF_X30_Y16_N25; Fanout = 11; REG Node = 'full:inst|normMain:inst1|main:inst|reg:inst6|inst8'
        Info: Total cell delay = 2.518 ns ( 31.94 % )
        Info: Total interconnect delay = 5.365 ns ( 68.06 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.140 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y16_N25; Fanout = 11; REG Node = 'full:inst|normMain:inst1|main:inst|reg:inst6|inst8'
        Info: 2: + IC(0.694 ns) + CELL(0.366 ns) = 1.060 ns; Loc. = LCCOMB_X31_Y17_N14; Fanout = 1; COMB Node = 'B10toF9:inst5|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w0_n0_mux_dataout~0'
        Info: 3: + IC(1.936 ns) + CELL(2.144 ns) = 5.140 ns; Loc. = PIN_K21; Fanout = 0; PIN Node = 'C[0]'
        Info: Total cell delay = 2.510 ns ( 48.83 % )
        Info: Total interconnect delay = 2.630 ns ( 51.17 % )
Info: th for register "full:inst|normMain:inst1|main:inst|reg:inst6|inst2" (data pin = "A[4]", clock pin = "clock") is 2.104 ns
    Info: + Longest clock path from clock "clock" to destination register is 7.879 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
        Info: 2: + IC(2.161 ns) + CELL(0.712 ns) = 3.727 ns; Loc. = LCFF_X31_Y20_N27; Fanout = 4; REG Node = 'full:inst|newUA:inst|UA_vhdl:inst9|s.S001'
        Info: 3: + IC(0.276 ns) + CELL(0.228 ns) = 4.231 ns; Loc. = LCCOMB_X31_Y20_N0; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|inst22~0'
        Info: 4: + IC(0.203 ns) + CELL(0.053 ns) = 4.487 ns; Loc. = LCCOMB_X31_Y20_N12; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|inst22~1'
        Info: 5: + IC(0.850 ns) + CELL(0.053 ns) = 5.390 ns; Loc. = LCCOMB_X21_Y20_N24; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|inst2'
        Info: 6: + IC(1.220 ns) + CELL(0.000 ns) = 6.610 ns; Loc. = CLKCTRL_G14; Fanout = 10; COMB Node = 'full:inst|normMain:inst1|main:inst|inst2~clkctrl'
        Info: 7: + IC(0.651 ns) + CELL(0.618 ns) = 7.879 ns; Loc. = LCFF_X30_Y17_N5; Fanout = 5; REG Node = 'full:inst|normMain:inst1|main:inst|reg:inst6|inst2'
        Info: Total cell delay = 2.518 ns ( 31.96 % )
        Info: Total interconnect delay = 5.361 ns ( 68.04 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.924 ns
        Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_J6; Fanout = 10; CLK Node = 'A[4]'
        Info: 2: + IC(4.002 ns) + CELL(0.053 ns) = 4.855 ns; Loc. = LCCOMB_X30_Y19_N0; Fanout = 16; COMB Node = 'full:inst|normMain:inst1|main:inst|inst10~0'
        Info: 3: + IC(0.686 ns) + CELL(0.228 ns) = 5.769 ns; Loc. = LCCOMB_X30_Y17_N4; Fanout = 1; COMB Node = 'full:inst|normMain:inst1|main:inst|muxCor1:inst20|inst26'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 5.924 ns; Loc. = LCFF_X30_Y17_N5; Fanout = 5; REG Node = 'full:inst|normMain:inst1|main:inst|reg:inst6|inst2'
        Info: Total cell delay = 1.236 ns ( 20.86 % )
        Info: Total interconnect delay = 4.688 ns ( 79.14 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 183 megabytes
    Info: Processing ended: Thu Jun 04 12:25:47 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


