<strong>Architecture Efficiency</strong><br><br>

Chip performance improves through two mechanisms: increased transistor density and improved chip architecture. This parameter captures architecture improvementsâ€”performance gains from design optimization rather than transistor scaling.<br><br>

According to <a href='https://epoch.ai/blog/trends-in-machine-learning-hardware' style='color: #6db4ff;' target='_blank'>Epoch's data</a>, total chip performance (TPP per die area) has improved at approximately 1.55x per year:<br><br>

<iframe src="/static/tpp_per_die_area.html" style="width: 100%; max-width: 500px; height: 300px; border: none; border-radius: 4px; margin-top: 8px; margin-bottom: 8px; overflow: hidden;" scrolling="no" title="TPP per die area over time"></iframe><br><br>

Transistor density has increased at approximately 1.26x per year:<br><br>

<iframe src="/static/transistor_density_over_time.html" style="width: 100%; max-width: 500px; height: 300px; border: none; border-radius: 4px; margin-top: 8px; margin-bottom: 8px; overflow: hidden;" scrolling="no" title="Transistor density over time"></iframe><br><br>

The ratio (1.55 / 1.26 = <strong>1.23x per year</strong>) represents architecture improvements alone.
