
free.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d70c  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000011dc  0800d820  0800d820  0001d820  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e9fc  0800e9fc  00020288  2**0
                  CONTENTS
  4 .ARM          00000000  0800e9fc  0800e9fc  00020288  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800e9fc  0800e9fc  00020288  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e9fc  0800e9fc  0001e9fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ea00  0800ea00  0001ea00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000288  20000000  0800ea04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000024c0  20000288  0800ec8c  00020288  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002748  0800ec8c  00022748  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020288  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f002  00000000  00000000  000202b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004d60  00000000  00000000  0003f2b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c98  00000000  00000000  00044018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001ab0  00000000  00000000  00045cb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d382  00000000  00000000  00047760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000216b0  00000000  00000000  00064ae2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b802  00000000  00000000  00086192  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00121994  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008d54  00000000  00000000  001219e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000288 	.word	0x20000288
 800012c:	00000000 	.word	0x00000000
 8000130:	0800d804 	.word	0x0800d804

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000028c 	.word	0x2000028c
 800014c:	0800d804 	.word	0x0800d804

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	4605      	mov	r5, r0
 8000b6c:	460c      	mov	r4, r1
 8000b6e:	2200      	movs	r2, #0
 8000b70:	2300      	movs	r3, #0
 8000b72:	4628      	mov	r0, r5
 8000b74:	4621      	mov	r1, r4
 8000b76:	f7ff ff21 	bl	80009bc <__aeabi_dcmplt>
 8000b7a:	b928      	cbnz	r0, 8000b88 <__aeabi_d2lz+0x20>
 8000b7c:	4628      	mov	r0, r5
 8000b7e:	4621      	mov	r1, r4
 8000b80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b84:	f000 b80a 	b.w	8000b9c <__aeabi_d2ulz>
 8000b88:	4628      	mov	r0, r5
 8000b8a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000b8e:	f000 f805 	bl	8000b9c <__aeabi_d2ulz>
 8000b92:	4240      	negs	r0, r0
 8000b94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b98:	bd38      	pop	{r3, r4, r5, pc}
 8000b9a:	bf00      	nop

08000b9c <__aeabi_d2ulz>:
 8000b9c:	b5d0      	push	{r4, r6, r7, lr}
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <__aeabi_d2ulz+0x34>)
 8000ba2:	4606      	mov	r6, r0
 8000ba4:	460f      	mov	r7, r1
 8000ba6:	f7ff fc97 	bl	80004d8 <__aeabi_dmul>
 8000baa:	f7ff ff6d 	bl	8000a88 <__aeabi_d2uiz>
 8000bae:	4604      	mov	r4, r0
 8000bb0:	f7ff fc18 	bl	80003e4 <__aeabi_ui2d>
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	4b07      	ldr	r3, [pc, #28]	; (8000bd4 <__aeabi_d2ulz+0x38>)
 8000bb8:	f7ff fc8e 	bl	80004d8 <__aeabi_dmul>
 8000bbc:	4602      	mov	r2, r0
 8000bbe:	460b      	mov	r3, r1
 8000bc0:	4630      	mov	r0, r6
 8000bc2:	4639      	mov	r1, r7
 8000bc4:	f7ff fad0 	bl	8000168 <__aeabi_dsub>
 8000bc8:	f7ff ff5e 	bl	8000a88 <__aeabi_d2uiz>
 8000bcc:	4621      	mov	r1, r4
 8000bce:	bdd0      	pop	{r4, r6, r7, pc}
 8000bd0:	3df00000 	.word	0x3df00000
 8000bd4:	41f00000 	.word	0x41f00000

08000bd8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of StartTask */
  StartTaskHandle = osThreadNew(Start_Task, NULL, &StartTask_attributes);
 8000bdc:	4a10      	ldr	r2, [pc, #64]	; (8000c20 <MX_FREERTOS_Init+0x48>)
 8000bde:	2100      	movs	r1, #0
 8000be0:	4810      	ldr	r0, [pc, #64]	; (8000c24 <MX_FREERTOS_Init+0x4c>)
 8000be2:	f005 f877 	bl	8005cd4 <osThreadNew>
 8000be6:	4603      	mov	r3, r0
 8000be8:	4a0f      	ldr	r2, [pc, #60]	; (8000c28 <MX_FREERTOS_Init+0x50>)
 8000bea:	6013      	str	r3, [r2, #0]

  /* creation of SG90Task */
  SG90TaskHandle = osThreadNew(SG90_Task, NULL, &SG90Task_attributes);
 8000bec:	4a0f      	ldr	r2, [pc, #60]	; (8000c2c <MX_FREERTOS_Init+0x54>)
 8000bee:	2100      	movs	r1, #0
 8000bf0:	480f      	ldr	r0, [pc, #60]	; (8000c30 <MX_FREERTOS_Init+0x58>)
 8000bf2:	f005 f86f 	bl	8005cd4 <osThreadNew>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	4a0e      	ldr	r2, [pc, #56]	; (8000c34 <MX_FREERTOS_Init+0x5c>)
 8000bfa:	6013      	str	r3, [r2, #0]

  /* creation of RC522TASK */
  RC522TASKHandle = osThreadNew(RC522_Task, NULL, &RC522TASK_attributes);
 8000bfc:	4a0e      	ldr	r2, [pc, #56]	; (8000c38 <MX_FREERTOS_Init+0x60>)
 8000bfe:	2100      	movs	r1, #0
 8000c00:	480e      	ldr	r0, [pc, #56]	; (8000c3c <MX_FREERTOS_Init+0x64>)
 8000c02:	f005 f867 	bl	8005cd4 <osThreadNew>
 8000c06:	4603      	mov	r3, r0
 8000c08:	4a0d      	ldr	r2, [pc, #52]	; (8000c40 <MX_FREERTOS_Init+0x68>)
 8000c0a:	6013      	str	r3, [r2, #0]

  /* creation of esp8266Task */
  esp8266TaskHandle = osThreadNew(esp8266_Task, NULL, &esp8266Task_attributes);
 8000c0c:	4a0d      	ldr	r2, [pc, #52]	; (8000c44 <MX_FREERTOS_Init+0x6c>)
 8000c0e:	2100      	movs	r1, #0
 8000c10:	480d      	ldr	r0, [pc, #52]	; (8000c48 <MX_FREERTOS_Init+0x70>)
 8000c12:	f005 f85f 	bl	8005cd4 <osThreadNew>
 8000c16:	4603      	mov	r3, r0
 8000c18:	4a0c      	ldr	r2, [pc, #48]	; (8000c4c <MX_FREERTOS_Init+0x74>)
 8000c1a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000c1c:	bf00      	nop
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	0800dca4 	.word	0x0800dca4
 8000c24:	08000c51 	.word	0x08000c51
 8000c28:	200002b0 	.word	0x200002b0
 8000c2c:	0800dcc8 	.word	0x0800dcc8
 8000c30:	08000d31 	.word	0x08000d31
 8000c34:	200002b4 	.word	0x200002b4
 8000c38:	0800dcec 	.word	0x0800dcec
 8000c3c:	08000e0d 	.word	0x08000e0d
 8000c40:	200002b8 	.word	0x200002b8
 8000c44:	0800dd10 	.word	0x0800dd10
 8000c48:	08000e65 	.word	0x08000e65
 8000c4c:	200002bc 	.word	0x200002bc

08000c50 <Start_Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Start_Task */
void Start_Task(void *argument)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b084      	sub	sp, #16
 8000c54:	af02      	add	r7, sp, #8
 8000c56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_Task */
  /* Infinite loop */
	while(1)
	{
		if(err==3)
 8000c58:	4b2b      	ldr	r3, [pc, #172]	; (8000d08 <Start_Task+0xb8>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	2b03      	cmp	r3, #3
 8000c5e:	d147      	bne.n	8000cf0 <Start_Task+0xa0>
		{
			err = 0;
 8000c60:	4b29      	ldr	r3, [pc, #164]	; (8000d08 <Start_Task+0xb8>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	601a      	str	r2, [r3, #0]
		  vTaskSuspend(RC522TASKHandle);
 8000c66:	4b29      	ldr	r3, [pc, #164]	; (8000d0c <Start_Task+0xbc>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f006 fa1a 	bl	80070a4 <vTaskSuspend>
		  vTaskSuspend(esp8266TaskHandle);
 8000c70:	4b27      	ldr	r3, [pc, #156]	; (8000d10 <Start_Task+0xc0>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4618      	mov	r0, r3
 8000c76:	f006 fa15 	bl	80070a4 <vTaskSuspend>
		  printf("vTaskSuspend all tasks\r\n");
 8000c7a:	4826      	ldr	r0, [pc, #152]	; (8000d14 <Start_Task+0xc4>)
 8000c7c:	f009 f8cc 	bl	8009e18 <puts>
		  OLED_Clear();                         //清屏
 8000c80:	f004 fe20 	bl	80058c4 <OLED_Clear>
		//上面的初始化以及清屏的代码在�?�?始处�?定要�?
		 OLED_ShowString(0,0,"try again in 3",16, 1);    //反相显示8X16字符�?
 8000c84:	2301      	movs	r3, #1
 8000c86:	9300      	str	r3, [sp, #0]
 8000c88:	2310      	movs	r3, #16
 8000c8a:	4a23      	ldr	r2, [pc, #140]	; (8000d18 <Start_Task+0xc8>)
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	2000      	movs	r0, #0
 8000c90:	f004 ff14 	bl	8005abc <OLED_ShowString>
		 OLED_ShowString(0,4," minute",16, 1);
 8000c94:	2301      	movs	r3, #1
 8000c96:	9300      	str	r3, [sp, #0]
 8000c98:	2310      	movs	r3, #16
 8000c9a:	4a20      	ldr	r2, [pc, #128]	; (8000d1c <Start_Task+0xcc>)
 8000c9c:	2104      	movs	r1, #4
 8000c9e:	2000      	movs	r0, #0
 8000ca0:	f004 ff0c 	bl	8005abc <OLED_ShowString>
		  //延时后恢�?
		  vTaskDelay(180000);
 8000ca4:	481e      	ldr	r0, [pc, #120]	; (8000d20 <Start_Task+0xd0>)
 8000ca6:	f006 f9c9 	bl	800703c <vTaskDelay>

		  OLED_Clear();                         //清屏
 8000caa:	f004 fe0b 	bl	80058c4 <OLED_Clear>
		//上面的初始化以及清屏的代码在�?�?始处�?定要�?
		  OLED_DrawBMP(0,0,32, 4,BMP1,1);//正相显示图片BMP1
 8000cae:	2301      	movs	r3, #1
 8000cb0:	9301      	str	r3, [sp, #4]
 8000cb2:	4b1c      	ldr	r3, [pc, #112]	; (8000d24 <Start_Task+0xd4>)
 8000cb4:	9300      	str	r3, [sp, #0]
 8000cb6:	2304      	movs	r3, #4
 8000cb8:	2220      	movs	r2, #32
 8000cba:	2100      	movs	r1, #0
 8000cbc:	2000      	movs	r0, #0
 8000cbe:	f004 ff46 	bl	8005b4e <OLED_DrawBMP>
		 OLED_DrawBMP(90,0,122, 4,BMP1,0);//正相显示图片BMP1
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	9301      	str	r3, [sp, #4]
 8000cc6:	4b17      	ldr	r3, [pc, #92]	; (8000d24 <Start_Task+0xd4>)
 8000cc8:	9300      	str	r3, [sp, #0]
 8000cca:	2304      	movs	r3, #4
 8000ccc:	227a      	movs	r2, #122	; 0x7a
 8000cce:	2100      	movs	r1, #0
 8000cd0:	205a      	movs	r0, #90	; 0x5a
 8000cd2:	f004 ff3c 	bl	8005b4e <OLED_DrawBMP>

		  vTaskResume(RC522TASKHandle);
 8000cd6:	4b0d      	ldr	r3, [pc, #52]	; (8000d0c <Start_Task+0xbc>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f006 fa92 	bl	8007204 <vTaskResume>
		  vTaskResume(esp8266TaskHandle);
 8000ce0:	4b0b      	ldr	r3, [pc, #44]	; (8000d10 <Start_Task+0xc0>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f006 fa8d 	bl	8007204 <vTaskResume>
		  printf("vTaskResume all tasks\r\n");
 8000cea:	480f      	ldr	r0, [pc, #60]	; (8000d28 <Start_Task+0xd8>)
 8000cec:	f009 f894 	bl	8009e18 <puts>
		}
		printf("err : %d\r\n" ,err);
 8000cf0:	4b05      	ldr	r3, [pc, #20]	; (8000d08 <Start_Task+0xb8>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	480d      	ldr	r0, [pc, #52]	; (8000d2c <Start_Task+0xdc>)
 8000cf8:	f008 fff4 	bl	8009ce4 <iprintf>
		vTaskDelay(1000);
 8000cfc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d00:	f006 f99c 	bl	800703c <vTaskDelay>
		if(err==3)
 8000d04:	e7a8      	b.n	8000c58 <Start_Task+0x8>
 8000d06:	bf00      	nop
 8000d08:	200002a8 	.word	0x200002a8
 8000d0c:	200002b8 	.word	0x200002b8
 8000d10:	200002bc 	.word	0x200002bc
 8000d14:	0800d850 	.word	0x0800d850
 8000d18:	0800d868 	.word	0x0800d868
 8000d1c:	0800d878 	.word	0x0800d878
 8000d20:	0002bf20 	.word	0x0002bf20
 8000d24:	20000030 	.word	0x20000030
 8000d28:	0800d880 	.word	0x0800d880
 8000d2c:	0800d898 	.word	0x0800d898

08000d30 <SG90_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_SG90_Task */
void SG90_Task(void *argument)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b086      	sub	sp, #24
 8000d34:	af02      	add	r7, sp, #8
 8000d36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SG90_Task */
  /* Infinite loop */
	volatile EventBits_t EventValue;
	while(1)
	{
		if(event_flag == 0)
 8000d38:	4b2d      	ldr	r3, [pc, #180]	; (8000df0 <SG90_Task+0xc0>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d112      	bne.n	8000d66 <SG90_Task+0x36>
			{
				event_flag = 1;
 8000d40:	4b2b      	ldr	r3, [pc, #172]	; (8000df0 <SG90_Task+0xc0>)
 8000d42:	2201      	movs	r2, #1
 8000d44:	601a      	str	r2, [r3, #0]
				taskENTER_CRITICAL();           //进入临界�?
 8000d46:	f007 fcb9 	bl	80086bc <vPortEnterCritical>

				//创建事件�?
				EventGroupHandler=xEventGroupCreate();
 8000d4a:	f005 f89f 	bl	8005e8c <xEventGroupCreate>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	4a28      	ldr	r2, [pc, #160]	; (8000df4 <SG90_Task+0xc4>)
 8000d52:	6013      	str	r3, [r2, #0]

				if(NULL!=EventGroupHandler)
 8000d54:	4b27      	ldr	r3, [pc, #156]	; (8000df4 <SG90_Task+0xc4>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d002      	beq.n	8000d62 <SG90_Task+0x32>
					printf("EventGroupHandler success\r\n");
 8000d5c:	4826      	ldr	r0, [pc, #152]	; (8000df8 <SG90_Task+0xc8>)
 8000d5e:	f009 f85b 	bl	8009e18 <puts>

				taskEXIT_CRITICAL();            //�?出临界区
 8000d62:	f007 fcdb 	bl	800871c <vPortExitCritical>
			}

		   EventValue = xEventGroupWaitBits(EventGroupHandler,EVENTBIT_ALL,pdTRUE,pdFALSE,portMAX_DELAY);
 8000d66:	4b23      	ldr	r3, [pc, #140]	; (8000df4 <SG90_Task+0xc4>)
 8000d68:	6818      	ldr	r0, [r3, #0]
 8000d6a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d6e:	9300      	str	r3, [sp, #0]
 8000d70:	2300      	movs	r3, #0
 8000d72:	2201      	movs	r2, #1
 8000d74:	2107      	movs	r1, #7
 8000d76:	f005 f8a3 	bl	8005ec0 <xEventGroupWaitBits>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	60fb      	str	r3, [r7, #12]

		   err =  0;
 8000d7e:	4b1f      	ldr	r3, [pc, #124]	; (8000dfc <SG90_Task+0xcc>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	601a      	str	r2, [r3, #0]
			printf("open door\r\n");
 8000d84:	481e      	ldr	r0, [pc, #120]	; (8000e00 <SG90_Task+0xd0>)
 8000d86:	f009 f847 	bl	8009e18 <puts>

			 OLED_Clear();                         //清屏
 8000d8a:	f004 fd9b 	bl	80058c4 <OLED_Clear>
			//上面的初始化以及清屏的代码在�?�?始处�?定要�?
			 OLED_ShowString(2,2,"OPEN",16, 1);    //反相显示8X16字符�?
 8000d8e:	2301      	movs	r3, #1
 8000d90:	9300      	str	r3, [sp, #0]
 8000d92:	2310      	movs	r3, #16
 8000d94:	4a1b      	ldr	r2, [pc, #108]	; (8000e04 <SG90_Task+0xd4>)
 8000d96:	2102      	movs	r1, #2
 8000d98:	2002      	movs	r0, #2
 8000d9a:	f004 fe8f 	bl	8005abc <OLED_ShowString>
			 OLED_DrawBMP(90,0,122, 4,BMP1,0);//正相显示图片BMP1
 8000d9e:	2300      	movs	r3, #0
 8000da0:	9301      	str	r3, [sp, #4]
 8000da2:	4b19      	ldr	r3, [pc, #100]	; (8000e08 <SG90_Task+0xd8>)
 8000da4:	9300      	str	r3, [sp, #0]
 8000da6:	2304      	movs	r3, #4
 8000da8:	227a      	movs	r2, #122	; 0x7a
 8000daa:	2100      	movs	r1, #0
 8000dac:	205a      	movs	r0, #90	; 0x5a
 8000dae:	f004 fece 	bl	8005b4e <OLED_DrawBMP>

			 //模拟关门
			 vTaskDelay(2000);
 8000db2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000db6:	f006 f941 	bl	800703c <vTaskDelay>
			 OLED_Clear();                         //清屏
 8000dba:	f004 fd83 	bl	80058c4 <OLED_Clear>
			//上面的初始化以及清屏的代码在�?�?始处�?定要�?
			  OLED_DrawBMP(0,0,32, 4,BMP1,1);//正相显示图片BMP1
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	9301      	str	r3, [sp, #4]
 8000dc2:	4b11      	ldr	r3, [pc, #68]	; (8000e08 <SG90_Task+0xd8>)
 8000dc4:	9300      	str	r3, [sp, #0]
 8000dc6:	2304      	movs	r3, #4
 8000dc8:	2220      	movs	r2, #32
 8000dca:	2100      	movs	r1, #0
 8000dcc:	2000      	movs	r0, #0
 8000dce:	f004 febe 	bl	8005b4e <OLED_DrawBMP>
			 OLED_DrawBMP(90,0,122, 4,BMP1,0);//正相显示图片BMP1
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	9301      	str	r3, [sp, #4]
 8000dd6:	4b0c      	ldr	r3, [pc, #48]	; (8000e08 <SG90_Task+0xd8>)
 8000dd8:	9300      	str	r3, [sp, #0]
 8000dda:	2304      	movs	r3, #4
 8000ddc:	227a      	movs	r2, #122	; 0x7a
 8000dde:	2100      	movs	r1, #0
 8000de0:	205a      	movs	r0, #90	; 0x5a
 8000de2:	f004 feb4 	bl	8005b4e <OLED_DrawBMP>
//			delay_xms(1000);
//			delay_xms(1000);
//			set_Angle(0);
//			LCD_ShowString(80,150,260,16,16,"              ");

			vTaskDelay(100); //延时10ms，也就是10个时钟节�?
 8000de6:	2064      	movs	r0, #100	; 0x64
 8000de8:	f006 f928 	bl	800703c <vTaskDelay>
		if(event_flag == 0)
 8000dec:	e7a4      	b.n	8000d38 <SG90_Task+0x8>
 8000dee:	bf00      	nop
 8000df0:	200002ac 	.word	0x200002ac
 8000df4:	200002a4 	.word	0x200002a4
 8000df8:	0800d8a4 	.word	0x0800d8a4
 8000dfc:	200002a8 	.word	0x200002a8
 8000e00:	0800d8c0 	.word	0x0800d8c0
 8000e04:	0800d8cc 	.word	0x0800d8cc
 8000e08:	20000030 	.word	0x20000030

08000e0c <RC522_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_RC522_Task */
void RC522_Task(void *argument)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN RC522_Task */
  /* Infinite loop */
	while(1)
	 {
		if(CardAuthState() == MI_OK)
 8000e14:	f001 f908 	bl	8002028 <CardAuthState>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d116      	bne.n	8000e4c <RC522_Task+0x40>
		{
			if(CardJudge() == MI_OK)
 8000e1e:	f001 f98b 	bl	8002138 <CardJudge>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d109      	bne.n	8000e3c <RC522_Task+0x30>
				//触发蜂鸣�?
//				BEEP(0);
//				vTaskDelay(100);
//				 BEEP(1);

				xEventGroupSetBits(EventGroupHandler,EVENTBIT_1);
 8000e28:	4b0a      	ldr	r3, [pc, #40]	; (8000e54 <RC522_Task+0x48>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	2102      	movs	r1, #2
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f005 f914 	bl	800605c <xEventGroupSetBits>
				printf("rc522 success\r\n");
 8000e34:	4808      	ldr	r0, [pc, #32]	; (8000e58 <RC522_Task+0x4c>)
 8000e36:	f008 ffef 	bl	8009e18 <puts>
 8000e3a:	e007      	b.n	8000e4c <RC522_Task+0x40>
//				BEEP(0);
//				vTaskDelay(100);
//				 BEEP(1);
//				 vTaskDelay(100);

			  printf("rc522 fail\r\n");
 8000e3c:	4807      	ldr	r0, [pc, #28]	; (8000e5c <RC522_Task+0x50>)
 8000e3e:	f008 ffeb 	bl	8009e18 <puts>
				err++;
 8000e42:	4b07      	ldr	r3, [pc, #28]	; (8000e60 <RC522_Task+0x54>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	3301      	adds	r3, #1
 8000e48:	4a05      	ldr	r2, [pc, #20]	; (8000e60 <RC522_Task+0x54>)
 8000e4a:	6013      	str	r3, [r2, #0]



		}

		vTaskDelay(100); //延时10ms，也就是10个时钟节�?
 8000e4c:	2064      	movs	r0, #100	; 0x64
 8000e4e:	f006 f8f5 	bl	800703c <vTaskDelay>
		if(CardAuthState() == MI_OK)
 8000e52:	e7df      	b.n	8000e14 <RC522_Task+0x8>
 8000e54:	200002a4 	.word	0x200002a4
 8000e58:	0800d8d4 	.word	0x0800d8d4
 8000e5c:	0800d8e4 	.word	0x0800d8e4
 8000e60:	200002a8 	.word	0x200002a8

08000e64 <esp8266_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_esp8266_Task */
void esp8266_Task(void *argument)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b084      	sub	sp, #16
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN esp8266_Task */
  /* Infinite loop */
	int esp_falg = 0;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	60fb      	str	r3, [r7, #12]
	while(1)
	{
		  if(esp8266_wait_receive() == ESP8266_EOK)
 8000e70:	f000 fc42 	bl	80016f8 <esp8266_wait_receive>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d130      	bne.n	8000edc <esp8266_Task+0x78>
			{
				printf("receive: %s\r\n", g_uart_rx_buf);
 8000e7a:	491a      	ldr	r1, [pc, #104]	; (8000ee4 <esp8266_Task+0x80>)
 8000e7c:	481a      	ldr	r0, [pc, #104]	; (8000ee8 <esp8266_Task+0x84>)
 8000e7e:	f008 ff31 	bl	8009ce4 <iprintf>
				printf("receive: %d\r\n", esp8266_cnt);
 8000e82:	4b1a      	ldr	r3, [pc, #104]	; (8000eec <esp8266_Task+0x88>)
 8000e84:	881b      	ldrh	r3, [r3, #0]
 8000e86:	4619      	mov	r1, r3
 8000e88:	4819      	ldr	r0, [pc, #100]	; (8000ef0 <esp8266_Task+0x8c>)
 8000e8a:	f008 ff2b 	bl	8009ce4 <iprintf>
				if(strstr(g_uart_rx_buf,"666" ) != NULL)
 8000e8e:	4919      	ldr	r1, [pc, #100]	; (8000ef4 <esp8266_Task+0x90>)
 8000e90:	4814      	ldr	r0, [pc, #80]	; (8000ee4 <esp8266_Task+0x80>)
 8000e92:	f009 f8aa 	bl	8009fea <strstr>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d009      	beq.n	8000eb0 <esp8266_Task+0x4c>
				{
//					BEEP(0);
//					vTaskDelay(100);
//					 BEEP(1);
					printf("esp open success\r\n");
 8000e9c:	4816      	ldr	r0, [pc, #88]	; (8000ef8 <esp8266_Task+0x94>)
 8000e9e:	f008 ffbb 	bl	8009e18 <puts>
					xEventGroupSetBits(EventGroupHandler,EVENTBIT_0);
 8000ea2:	4b16      	ldr	r3, [pc, #88]	; (8000efc <esp8266_Task+0x98>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	2101      	movs	r1, #1
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f005 f8d7 	bl	800605c <xEventGroupSetBits>
 8000eae:	e013      	b.n	8000ed8 <esp8266_Task+0x74>
//					 vTaskDelay(100);
//					BEEP(0);
//					vTaskDelay(100);
//					 BEEP(1);
//					 vTaskDelay(100);
					if(esp_falg)
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d007      	beq.n	8000ec6 <esp8266_Task+0x62>
					{
						printf("esp fail\r\n");
 8000eb6:	4812      	ldr	r0, [pc, #72]	; (8000f00 <esp8266_Task+0x9c>)
 8000eb8:	f008 ffae 	bl	8009e18 <puts>
						err++;
 8000ebc:	4b11      	ldr	r3, [pc, #68]	; (8000f04 <esp8266_Task+0xa0>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	3301      	adds	r3, #1
 8000ec2:	4a10      	ldr	r2, [pc, #64]	; (8000f04 <esp8266_Task+0xa0>)
 8000ec4:	6013      	str	r3, [r2, #0]
					}

					if(strstr(g_uart_rx_buf,"0,CONNECT" ) != NULL)
 8000ec6:	4910      	ldr	r1, [pc, #64]	; (8000f08 <esp8266_Task+0xa4>)
 8000ec8:	4806      	ldr	r0, [pc, #24]	; (8000ee4 <esp8266_Task+0x80>)
 8000eca:	f009 f88e 	bl	8009fea <strstr>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <esp8266_Task+0x74>
					{
						esp_falg = 1;
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	60fb      	str	r3, [r7, #12]
					}


				}

				esp8266_clear();
 8000ed8:	f000 fc2e 	bl	8001738 <esp8266_clear>
			}
		vTaskDelay(100);
 8000edc:	2064      	movs	r0, #100	; 0x64
 8000ede:	f006 f8ad 	bl	800703c <vTaskDelay>
		  if(esp8266_wait_receive() == ESP8266_EOK)
 8000ee2:	e7c5      	b.n	8000e70 <esp8266_Task+0xc>
 8000ee4:	200003fc 	.word	0x200003fc
 8000ee8:	0800d8f0 	.word	0x0800d8f0
 8000eec:	2000047c 	.word	0x2000047c
 8000ef0:	0800d900 	.word	0x0800d900
 8000ef4:	0800d910 	.word	0x0800d910
 8000ef8:	0800d914 	.word	0x0800d914
 8000efc:	200002a4 	.word	0x200002a4
 8000f00:	0800d928 	.word	0x0800d928
 8000f04:	200002a8 	.word	0x200002a8
 8000f08:	0800d934 	.word	0x0800d934

08000f0c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b088      	sub	sp, #32
 8000f10:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f12:	f107 0310 	add.w	r3, r7, #16
 8000f16:	2200      	movs	r2, #0
 8000f18:	601a      	str	r2, [r3, #0]
 8000f1a:	605a      	str	r2, [r3, #4]
 8000f1c:	609a      	str	r2, [r3, #8]
 8000f1e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f20:	4b35      	ldr	r3, [pc, #212]	; (8000ff8 <MX_GPIO_Init+0xec>)
 8000f22:	699b      	ldr	r3, [r3, #24]
 8000f24:	4a34      	ldr	r2, [pc, #208]	; (8000ff8 <MX_GPIO_Init+0xec>)
 8000f26:	f043 0310 	orr.w	r3, r3, #16
 8000f2a:	6193      	str	r3, [r2, #24]
 8000f2c:	4b32      	ldr	r3, [pc, #200]	; (8000ff8 <MX_GPIO_Init+0xec>)
 8000f2e:	699b      	ldr	r3, [r3, #24]
 8000f30:	f003 0310 	and.w	r3, r3, #16
 8000f34:	60fb      	str	r3, [r7, #12]
 8000f36:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f38:	4b2f      	ldr	r3, [pc, #188]	; (8000ff8 <MX_GPIO_Init+0xec>)
 8000f3a:	699b      	ldr	r3, [r3, #24]
 8000f3c:	4a2e      	ldr	r2, [pc, #184]	; (8000ff8 <MX_GPIO_Init+0xec>)
 8000f3e:	f043 0320 	orr.w	r3, r3, #32
 8000f42:	6193      	str	r3, [r2, #24]
 8000f44:	4b2c      	ldr	r3, [pc, #176]	; (8000ff8 <MX_GPIO_Init+0xec>)
 8000f46:	699b      	ldr	r3, [r3, #24]
 8000f48:	f003 0320 	and.w	r3, r3, #32
 8000f4c:	60bb      	str	r3, [r7, #8]
 8000f4e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f50:	4b29      	ldr	r3, [pc, #164]	; (8000ff8 <MX_GPIO_Init+0xec>)
 8000f52:	699b      	ldr	r3, [r3, #24]
 8000f54:	4a28      	ldr	r2, [pc, #160]	; (8000ff8 <MX_GPIO_Init+0xec>)
 8000f56:	f043 0304 	orr.w	r3, r3, #4
 8000f5a:	6193      	str	r3, [r2, #24]
 8000f5c:	4b26      	ldr	r3, [pc, #152]	; (8000ff8 <MX_GPIO_Init+0xec>)
 8000f5e:	699b      	ldr	r3, [r3, #24]
 8000f60:	f003 0304 	and.w	r3, r3, #4
 8000f64:	607b      	str	r3, [r7, #4]
 8000f66:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f68:	4b23      	ldr	r3, [pc, #140]	; (8000ff8 <MX_GPIO_Init+0xec>)
 8000f6a:	699b      	ldr	r3, [r3, #24]
 8000f6c:	4a22      	ldr	r2, [pc, #136]	; (8000ff8 <MX_GPIO_Init+0xec>)
 8000f6e:	f043 0308 	orr.w	r3, r3, #8
 8000f72:	6193      	str	r3, [r2, #24]
 8000f74:	4b20      	ldr	r3, [pc, #128]	; (8000ff8 <MX_GPIO_Init+0xec>)
 8000f76:	699b      	ldr	r3, [r3, #24]
 8000f78:	f003 0308 	and.w	r3, r3, #8
 8000f7c:	603b      	str	r3, [r7, #0]
 8000f7e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_SET);
 8000f80:	2201      	movs	r2, #1
 8000f82:	2102      	movs	r1, #2
 8000f84:	481d      	ldr	r0, [pc, #116]	; (8000ffc <MX_GPIO_Init+0xf0>)
 8000f86:	f001 fe09 	bl	8002b9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RC522_SDA_Pin|RC522_RST_Pin, GPIO_PIN_RESET);
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000f90:	481b      	ldr	r0, [pc, #108]	; (8001000 <MX_GPIO_Init+0xf4>)
 8000f92:	f001 fe03 	bl	8002b9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BEEP_Pin;
 8000f96:	2302      	movs	r3, #2
 8000f98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fa2:	2303      	movs	r3, #3
 8000fa4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BEEP_GPIO_Port, &GPIO_InitStruct);
 8000fa6:	f107 0310 	add.w	r3, r7, #16
 8000faa:	4619      	mov	r1, r3
 8000fac:	4813      	ldr	r0, [pc, #76]	; (8000ffc <MX_GPIO_Init+0xf0>)
 8000fae:	f001 fc71 	bl	8002894 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RC522_SDA_Pin;
 8000fb2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fb6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000fbc:	2302      	movs	r3, #2
 8000fbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fc0:	2303      	movs	r3, #3
 8000fc2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RC522_SDA_GPIO_Port, &GPIO_InitStruct);
 8000fc4:	f107 0310 	add.w	r3, r7, #16
 8000fc8:	4619      	mov	r1, r3
 8000fca:	480d      	ldr	r0, [pc, #52]	; (8001000 <MX_GPIO_Init+0xf4>)
 8000fcc:	f001 fc62 	bl	8002894 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RC522_RST_Pin;
 8000fd0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000fd4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fde:	2303      	movs	r3, #3
 8000fe0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RC522_RST_GPIO_Port, &GPIO_InitStruct);
 8000fe2:	f107 0310 	add.w	r3, r7, #16
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4805      	ldr	r0, [pc, #20]	; (8001000 <MX_GPIO_Init+0xf4>)
 8000fea:	f001 fc53 	bl	8002894 <HAL_GPIO_Init>

}
 8000fee:	bf00      	nop
 8000ff0:	3720      	adds	r7, #32
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40021000 	.word	0x40021000
 8000ffc:	40010800 	.word	0x40010800
 8001000:	40010c00 	.word	0x40010c00

08001004 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001008:	4b12      	ldr	r3, [pc, #72]	; (8001054 <MX_I2C1_Init+0x50>)
 800100a:	4a13      	ldr	r2, [pc, #76]	; (8001058 <MX_I2C1_Init+0x54>)
 800100c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800100e:	4b11      	ldr	r3, [pc, #68]	; (8001054 <MX_I2C1_Init+0x50>)
 8001010:	4a12      	ldr	r2, [pc, #72]	; (800105c <MX_I2C1_Init+0x58>)
 8001012:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001014:	4b0f      	ldr	r3, [pc, #60]	; (8001054 <MX_I2C1_Init+0x50>)
 8001016:	2200      	movs	r2, #0
 8001018:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800101a:	4b0e      	ldr	r3, [pc, #56]	; (8001054 <MX_I2C1_Init+0x50>)
 800101c:	2200      	movs	r2, #0
 800101e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001020:	4b0c      	ldr	r3, [pc, #48]	; (8001054 <MX_I2C1_Init+0x50>)
 8001022:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001026:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001028:	4b0a      	ldr	r3, [pc, #40]	; (8001054 <MX_I2C1_Init+0x50>)
 800102a:	2200      	movs	r2, #0
 800102c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800102e:	4b09      	ldr	r3, [pc, #36]	; (8001054 <MX_I2C1_Init+0x50>)
 8001030:	2200      	movs	r2, #0
 8001032:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001034:	4b07      	ldr	r3, [pc, #28]	; (8001054 <MX_I2C1_Init+0x50>)
 8001036:	2200      	movs	r2, #0
 8001038:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800103a:	4b06      	ldr	r3, [pc, #24]	; (8001054 <MX_I2C1_Init+0x50>)
 800103c:	2200      	movs	r2, #0
 800103e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001040:	4804      	ldr	r0, [pc, #16]	; (8001054 <MX_I2C1_Init+0x50>)
 8001042:	f001 fdc3 	bl	8002bcc <HAL_I2C_Init>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800104c:	f000 f8d8 	bl	8001200 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001050:	bf00      	nop
 8001052:	bd80      	pop	{r7, pc}
 8001054:	200002c0 	.word	0x200002c0
 8001058:	40005400 	.word	0x40005400
 800105c:	000186a0 	.word	0x000186a0

08001060 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b088      	sub	sp, #32
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001068:	f107 0310 	add.w	r3, r7, #16
 800106c:	2200      	movs	r2, #0
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	605a      	str	r2, [r3, #4]
 8001072:	609a      	str	r2, [r3, #8]
 8001074:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a15      	ldr	r2, [pc, #84]	; (80010d0 <HAL_I2C_MspInit+0x70>)
 800107c:	4293      	cmp	r3, r2
 800107e:	d123      	bne.n	80010c8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001080:	4b14      	ldr	r3, [pc, #80]	; (80010d4 <HAL_I2C_MspInit+0x74>)
 8001082:	699b      	ldr	r3, [r3, #24]
 8001084:	4a13      	ldr	r2, [pc, #76]	; (80010d4 <HAL_I2C_MspInit+0x74>)
 8001086:	f043 0308 	orr.w	r3, r3, #8
 800108a:	6193      	str	r3, [r2, #24]
 800108c:	4b11      	ldr	r3, [pc, #68]	; (80010d4 <HAL_I2C_MspInit+0x74>)
 800108e:	699b      	ldr	r3, [r3, #24]
 8001090:	f003 0308 	and.w	r3, r3, #8
 8001094:	60fb      	str	r3, [r7, #12]
 8001096:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001098:	23c0      	movs	r3, #192	; 0xc0
 800109a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800109c:	2312      	movs	r3, #18
 800109e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010a0:	2303      	movs	r3, #3
 80010a2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010a4:	f107 0310 	add.w	r3, r7, #16
 80010a8:	4619      	mov	r1, r3
 80010aa:	480b      	ldr	r0, [pc, #44]	; (80010d8 <HAL_I2C_MspInit+0x78>)
 80010ac:	f001 fbf2 	bl	8002894 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010b0:	4b08      	ldr	r3, [pc, #32]	; (80010d4 <HAL_I2C_MspInit+0x74>)
 80010b2:	69db      	ldr	r3, [r3, #28]
 80010b4:	4a07      	ldr	r2, [pc, #28]	; (80010d4 <HAL_I2C_MspInit+0x74>)
 80010b6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80010ba:	61d3      	str	r3, [r2, #28]
 80010bc:	4b05      	ldr	r3, [pc, #20]	; (80010d4 <HAL_I2C_MspInit+0x74>)
 80010be:	69db      	ldr	r3, [r3, #28]
 80010c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010c4:	60bb      	str	r3, [r7, #8]
 80010c6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80010c8:	bf00      	nop
 80010ca:	3720      	adds	r7, #32
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	40005400 	.word	0x40005400
 80010d4:	40021000 	.word	0x40021000
 80010d8:	40010c00 	.word	0x40010c00

080010dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010e2:	f001 f9f1 	bl	80024c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010e6:	f000 f833 	bl	8001150 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010ea:	f7ff ff0f 	bl	8000f0c <MX_GPIO_Init>
//  MX_USART1_UART_Init();
//  MX_USART2_UART_Init();
  MX_SPI2_Init();
 80010ee:	f000 f88d 	bl	800120c <MX_SPI2_Init>
  MX_I2C1_Init();
 80010f2:	f7ff ff87 	bl	8001004 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  //HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  delay_init(72);
 80010f6:	2048      	movs	r0, #72	; 0x48
 80010f8:	f004 fa38 	bl	800556c <delay_init>
  MX_USART1_UART_Init();
 80010fc:	f004 fa58 	bl	80055b0 <MX_USART1_UART_Init>
  RC522_Init();
 8001100:	f000 fc8a 	bl	8001a18 <RC522_Init>
  esp8266_init_AP(115200);
 8001104:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8001108:	f000 fbf8 	bl	80018fc <esp8266_init_AP>


  OLED_Init();                           //OLED初始
 800110c:	f004 fb8c 	bl	8005828 <OLED_Init>

  OLED_Clear();                         //清屏
 8001110:	f004 fbd8 	bl	80058c4 <OLED_Clear>
	//上面的初始化以及清屏的代码在�?�?始处�?定要�?
  	  OLED_DrawBMP(0,0,32, 4,BMP1,1);//正相显示图片BMP1
 8001114:	2301      	movs	r3, #1
 8001116:	9301      	str	r3, [sp, #4]
 8001118:	4b0c      	ldr	r3, [pc, #48]	; (800114c <main+0x70>)
 800111a:	9300      	str	r3, [sp, #0]
 800111c:	2304      	movs	r3, #4
 800111e:	2220      	movs	r2, #32
 8001120:	2100      	movs	r1, #0
 8001122:	2000      	movs	r0, #0
 8001124:	f004 fd13 	bl	8005b4e <OLED_DrawBMP>
	 OLED_DrawBMP(90,0,122, 4,BMP1,0);//正相显示图片BMP1
 8001128:	2300      	movs	r3, #0
 800112a:	9301      	str	r3, [sp, #4]
 800112c:	4b07      	ldr	r3, [pc, #28]	; (800114c <main+0x70>)
 800112e:	9300      	str	r3, [sp, #0]
 8001130:	2304      	movs	r3, #4
 8001132:	227a      	movs	r2, #122	; 0x7a
 8001134:	2100      	movs	r1, #0
 8001136:	205a      	movs	r0, #90	; 0x5a
 8001138:	f004 fd09 	bl	8005b4e <OLED_DrawBMP>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 800113c:	f004 fd64 	bl	8005c08 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001140:	f7ff fd4a 	bl	8000bd8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001144:	f004 fd92 	bl	8005c6c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //printf("hhhhh\n");
  while (1)
 8001148:	e7fe      	b.n	8001148 <main+0x6c>
 800114a:	bf00      	nop
 800114c:	20000030 	.word	0x20000030

08001150 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b090      	sub	sp, #64	; 0x40
 8001154:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001156:	f107 0318 	add.w	r3, r7, #24
 800115a:	2228      	movs	r2, #40	; 0x28
 800115c:	2100      	movs	r1, #0
 800115e:	4618      	mov	r0, r3
 8001160:	f007 feb5 	bl	8008ece <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001164:	1d3b      	adds	r3, r7, #4
 8001166:	2200      	movs	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	609a      	str	r2, [r3, #8]
 800116e:	60da      	str	r2, [r3, #12]
 8001170:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001172:	2301      	movs	r3, #1
 8001174:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001176:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800117a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800117c:	2300      	movs	r3, #0
 800117e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001180:	2301      	movs	r3, #1
 8001182:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001184:	2302      	movs	r3, #2
 8001186:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001188:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800118c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800118e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001192:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001194:	f107 0318 	add.w	r3, r7, #24
 8001198:	4618      	mov	r0, r3
 800119a:	f002 f971 	bl	8003480 <HAL_RCC_OscConfig>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80011a4:	f000 f82c 	bl	8001200 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011a8:	230f      	movs	r3, #15
 80011aa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011ac:	2302      	movs	r3, #2
 80011ae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011b0:	2300      	movs	r3, #0
 80011b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011ba:	2300      	movs	r3, #0
 80011bc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011be:	1d3b      	adds	r3, r7, #4
 80011c0:	2102      	movs	r1, #2
 80011c2:	4618      	mov	r0, r3
 80011c4:	f002 fbde 	bl	8003984 <HAL_RCC_ClockConfig>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80011ce:	f000 f817 	bl	8001200 <Error_Handler>
  }
}
 80011d2:	bf00      	nop
 80011d4:	3740      	adds	r7, #64	; 0x40
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
	...

080011dc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a04      	ldr	r2, [pc, #16]	; (80011fc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d101      	bne.n	80011f2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80011ee:	f001 f981 	bl	80024f4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80011f2:	bf00      	nop
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	40012c00 	.word	0x40012c00

08001200 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001204:	b672      	cpsid	i
}
 8001206:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001208:	e7fe      	b.n	8001208 <Error_Handler+0x8>
	...

0800120c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001210:	4b17      	ldr	r3, [pc, #92]	; (8001270 <MX_SPI2_Init+0x64>)
 8001212:	4a18      	ldr	r2, [pc, #96]	; (8001274 <MX_SPI2_Init+0x68>)
 8001214:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001216:	4b16      	ldr	r3, [pc, #88]	; (8001270 <MX_SPI2_Init+0x64>)
 8001218:	f44f 7282 	mov.w	r2, #260	; 0x104
 800121c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800121e:	4b14      	ldr	r3, [pc, #80]	; (8001270 <MX_SPI2_Init+0x64>)
 8001220:	2200      	movs	r2, #0
 8001222:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001224:	4b12      	ldr	r3, [pc, #72]	; (8001270 <MX_SPI2_Init+0x64>)
 8001226:	2200      	movs	r2, #0
 8001228:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800122a:	4b11      	ldr	r3, [pc, #68]	; (8001270 <MX_SPI2_Init+0x64>)
 800122c:	2200      	movs	r2, #0
 800122e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001230:	4b0f      	ldr	r3, [pc, #60]	; (8001270 <MX_SPI2_Init+0x64>)
 8001232:	2200      	movs	r2, #0
 8001234:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001236:	4b0e      	ldr	r3, [pc, #56]	; (8001270 <MX_SPI2_Init+0x64>)
 8001238:	f44f 7200 	mov.w	r2, #512	; 0x200
 800123c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800123e:	4b0c      	ldr	r3, [pc, #48]	; (8001270 <MX_SPI2_Init+0x64>)
 8001240:	2230      	movs	r2, #48	; 0x30
 8001242:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001244:	4b0a      	ldr	r3, [pc, #40]	; (8001270 <MX_SPI2_Init+0x64>)
 8001246:	2200      	movs	r2, #0
 8001248:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800124a:	4b09      	ldr	r3, [pc, #36]	; (8001270 <MX_SPI2_Init+0x64>)
 800124c:	2200      	movs	r2, #0
 800124e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001250:	4b07      	ldr	r3, [pc, #28]	; (8001270 <MX_SPI2_Init+0x64>)
 8001252:	2200      	movs	r2, #0
 8001254:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001256:	4b06      	ldr	r3, [pc, #24]	; (8001270 <MX_SPI2_Init+0x64>)
 8001258:	220a      	movs	r2, #10
 800125a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800125c:	4804      	ldr	r0, [pc, #16]	; (8001270 <MX_SPI2_Init+0x64>)
 800125e:	f002 fd59 	bl	8003d14 <HAL_SPI_Init>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001268:	f7ff ffca 	bl	8001200 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800126c:	bf00      	nop
 800126e:	bd80      	pop	{r7, pc}
 8001270:	20000314 	.word	0x20000314
 8001274:	40003800 	.word	0x40003800

08001278 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b088      	sub	sp, #32
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001280:	f107 0310 	add.w	r3, r7, #16
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
 8001288:	605a      	str	r2, [r3, #4]
 800128a:	609a      	str	r2, [r3, #8]
 800128c:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI2)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4a1c      	ldr	r2, [pc, #112]	; (8001304 <HAL_SPI_MspInit+0x8c>)
 8001294:	4293      	cmp	r3, r2
 8001296:	d131      	bne.n	80012fc <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001298:	4b1b      	ldr	r3, [pc, #108]	; (8001308 <HAL_SPI_MspInit+0x90>)
 800129a:	69db      	ldr	r3, [r3, #28]
 800129c:	4a1a      	ldr	r2, [pc, #104]	; (8001308 <HAL_SPI_MspInit+0x90>)
 800129e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012a2:	61d3      	str	r3, [r2, #28]
 80012a4:	4b18      	ldr	r3, [pc, #96]	; (8001308 <HAL_SPI_MspInit+0x90>)
 80012a6:	69db      	ldr	r3, [r3, #28]
 80012a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012ac:	60fb      	str	r3, [r7, #12]
 80012ae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b0:	4b15      	ldr	r3, [pc, #84]	; (8001308 <HAL_SPI_MspInit+0x90>)
 80012b2:	699b      	ldr	r3, [r3, #24]
 80012b4:	4a14      	ldr	r2, [pc, #80]	; (8001308 <HAL_SPI_MspInit+0x90>)
 80012b6:	f043 0308 	orr.w	r3, r3, #8
 80012ba:	6193      	str	r3, [r2, #24]
 80012bc:	4b12      	ldr	r3, [pc, #72]	; (8001308 <HAL_SPI_MspInit+0x90>)
 80012be:	699b      	ldr	r3, [r3, #24]
 80012c0:	f003 0308 	and.w	r3, r3, #8
 80012c4:	60bb      	str	r3, [r7, #8]
 80012c6:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80012c8:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80012cc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ce:	2302      	movs	r3, #2
 80012d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012d2:	2303      	movs	r3, #3
 80012d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012d6:	f107 0310 	add.w	r3, r7, #16
 80012da:	4619      	mov	r1, r3
 80012dc:	480b      	ldr	r0, [pc, #44]	; (800130c <HAL_SPI_MspInit+0x94>)
 80012de:	f001 fad9 	bl	8002894 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80012e2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80012e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012e8:	2300      	movs	r3, #0
 80012ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ec:	2300      	movs	r3, #0
 80012ee:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012f0:	f107 0310 	add.w	r3, r7, #16
 80012f4:	4619      	mov	r1, r3
 80012f6:	4805      	ldr	r0, [pc, #20]	; (800130c <HAL_SPI_MspInit+0x94>)
 80012f8:	f001 facc 	bl	8002894 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80012fc:	bf00      	nop
 80012fe:	3720      	adds	r7, #32
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	40003800 	.word	0x40003800
 8001308:	40021000 	.word	0x40021000
 800130c:	40010c00 	.word	0x40010c00

08001310 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001316:	4b18      	ldr	r3, [pc, #96]	; (8001378 <HAL_MspInit+0x68>)
 8001318:	699b      	ldr	r3, [r3, #24]
 800131a:	4a17      	ldr	r2, [pc, #92]	; (8001378 <HAL_MspInit+0x68>)
 800131c:	f043 0301 	orr.w	r3, r3, #1
 8001320:	6193      	str	r3, [r2, #24]
 8001322:	4b15      	ldr	r3, [pc, #84]	; (8001378 <HAL_MspInit+0x68>)
 8001324:	699b      	ldr	r3, [r3, #24]
 8001326:	f003 0301 	and.w	r3, r3, #1
 800132a:	60bb      	str	r3, [r7, #8]
 800132c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800132e:	4b12      	ldr	r3, [pc, #72]	; (8001378 <HAL_MspInit+0x68>)
 8001330:	69db      	ldr	r3, [r3, #28]
 8001332:	4a11      	ldr	r2, [pc, #68]	; (8001378 <HAL_MspInit+0x68>)
 8001334:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001338:	61d3      	str	r3, [r2, #28]
 800133a:	4b0f      	ldr	r3, [pc, #60]	; (8001378 <HAL_MspInit+0x68>)
 800133c:	69db      	ldr	r3, [r3, #28]
 800133e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001342:	607b      	str	r3, [r7, #4]
 8001344:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001346:	2200      	movs	r2, #0
 8001348:	210f      	movs	r1, #15
 800134a:	f06f 0001 	mvn.w	r0, #1
 800134e:	f001 f9c6 	bl	80026de <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001352:	4b0a      	ldr	r3, [pc, #40]	; (800137c <HAL_MspInit+0x6c>)
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	60fb      	str	r3, [r7, #12]
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800135e:	60fb      	str	r3, [r7, #12]
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001366:	60fb      	str	r3, [r7, #12]
 8001368:	4a04      	ldr	r2, [pc, #16]	; (800137c <HAL_MspInit+0x6c>)
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800136e:	bf00      	nop
 8001370:	3710      	adds	r7, #16
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	40021000 	.word	0x40021000
 800137c:	40010000 	.word	0x40010000

08001380 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b08c      	sub	sp, #48	; 0x30
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001388:	2300      	movs	r3, #0
 800138a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800138c:	2300      	movs	r3, #0
 800138e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8001390:	2200      	movs	r2, #0
 8001392:	6879      	ldr	r1, [r7, #4]
 8001394:	2019      	movs	r0, #25
 8001396:	f001 f9a2 	bl	80026de <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800139a:	2019      	movs	r0, #25
 800139c:	f001 f9bb 	bl	8002716 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80013a0:	4b1e      	ldr	r3, [pc, #120]	; (800141c <HAL_InitTick+0x9c>)
 80013a2:	699b      	ldr	r3, [r3, #24]
 80013a4:	4a1d      	ldr	r2, [pc, #116]	; (800141c <HAL_InitTick+0x9c>)
 80013a6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80013aa:	6193      	str	r3, [r2, #24]
 80013ac:	4b1b      	ldr	r3, [pc, #108]	; (800141c <HAL_InitTick+0x9c>)
 80013ae:	699b      	ldr	r3, [r3, #24]
 80013b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80013b4:	60fb      	str	r3, [r7, #12]
 80013b6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80013b8:	f107 0210 	add.w	r2, r7, #16
 80013bc:	f107 0314 	add.w	r3, r7, #20
 80013c0:	4611      	mov	r1, r2
 80013c2:	4618      	mov	r0, r3
 80013c4:	f002 fc58 	bl	8003c78 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80013c8:	f002 fc42 	bl	8003c50 <HAL_RCC_GetPCLK2Freq>
 80013cc:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80013ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013d0:	4a13      	ldr	r2, [pc, #76]	; (8001420 <HAL_InitTick+0xa0>)
 80013d2:	fba2 2303 	umull	r2, r3, r2, r3
 80013d6:	0c9b      	lsrs	r3, r3, #18
 80013d8:	3b01      	subs	r3, #1
 80013da:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80013dc:	4b11      	ldr	r3, [pc, #68]	; (8001424 <HAL_InitTick+0xa4>)
 80013de:	4a12      	ldr	r2, [pc, #72]	; (8001428 <HAL_InitTick+0xa8>)
 80013e0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80013e2:	4b10      	ldr	r3, [pc, #64]	; (8001424 <HAL_InitTick+0xa4>)
 80013e4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80013e8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80013ea:	4a0e      	ldr	r2, [pc, #56]	; (8001424 <HAL_InitTick+0xa4>)
 80013ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013ee:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80013f0:	4b0c      	ldr	r3, [pc, #48]	; (8001424 <HAL_InitTick+0xa4>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013f6:	4b0b      	ldr	r3, [pc, #44]	; (8001424 <HAL_InitTick+0xa4>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80013fc:	4809      	ldr	r0, [pc, #36]	; (8001424 <HAL_InitTick+0xa4>)
 80013fe:	f003 f891 	bl	8004524 <HAL_TIM_Base_Init>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d104      	bne.n	8001412 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001408:	4806      	ldr	r0, [pc, #24]	; (8001424 <HAL_InitTick+0xa4>)
 800140a:	f003 f8e3 	bl	80045d4 <HAL_TIM_Base_Start_IT>
 800140e:	4603      	mov	r3, r0
 8001410:	e000      	b.n	8001414 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8001412:	2301      	movs	r3, #1
}
 8001414:	4618      	mov	r0, r3
 8001416:	3730      	adds	r7, #48	; 0x30
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40021000 	.word	0x40021000
 8001420:	431bde83 	.word	0x431bde83
 8001424:	2000036c 	.word	0x2000036c
 8001428:	40012c00 	.word	0x40012c00

0800142c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001430:	e7fe      	b.n	8001430 <NMI_Handler+0x4>

08001432 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001432:	b480      	push	{r7}
 8001434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001436:	e7fe      	b.n	8001436 <HardFault_Handler+0x4>

08001438 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800143c:	e7fe      	b.n	800143c <MemManage_Handler+0x4>

0800143e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800143e:	b480      	push	{r7}
 8001440:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001442:	e7fe      	b.n	8001442 <BusFault_Handler+0x4>

08001444 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001448:	e7fe      	b.n	8001448 <UsageFault_Handler+0x4>

0800144a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800144a:	b480      	push	{r7}
 800144c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800144e:	bf00      	nop
 8001450:	46bd      	mov	sp, r7
 8001452:	bc80      	pop	{r7}
 8001454:	4770      	bx	lr
	...

08001458 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800145c:	4802      	ldr	r0, [pc, #8]	; (8001468 <TIM1_UP_IRQHandler+0x10>)
 800145e:	f003 f90b 	bl	8004678 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	2000036c 	.word	0x2000036c

0800146c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
	return 1;
 8001470:	2301      	movs	r3, #1
}
 8001472:	4618      	mov	r0, r3
 8001474:	46bd      	mov	sp, r7
 8001476:	bc80      	pop	{r7}
 8001478:	4770      	bx	lr

0800147a <_kill>:

int _kill(int pid, int sig)
{
 800147a:	b580      	push	{r7, lr}
 800147c:	b082      	sub	sp, #8
 800147e:	af00      	add	r7, sp, #0
 8001480:	6078      	str	r0, [r7, #4]
 8001482:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001484:	f007 fbf2 	bl	8008c6c <__errno>
 8001488:	4603      	mov	r3, r0
 800148a:	2216      	movs	r2, #22
 800148c:	601a      	str	r2, [r3, #0]
	return -1;
 800148e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001492:	4618      	mov	r0, r3
 8001494:	3708      	adds	r7, #8
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}

0800149a <_exit>:

void _exit (int status)
{
 800149a:	b580      	push	{r7, lr}
 800149c:	b082      	sub	sp, #8
 800149e:	af00      	add	r7, sp, #0
 80014a0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80014a2:	f04f 31ff 	mov.w	r1, #4294967295
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f7ff ffe7 	bl	800147a <_kill>
	while (1) {}		/* Make sure we hang here */
 80014ac:	e7fe      	b.n	80014ac <_exit+0x12>

080014ae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014ae:	b580      	push	{r7, lr}
 80014b0:	b086      	sub	sp, #24
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	60f8      	str	r0, [r7, #12]
 80014b6:	60b9      	str	r1, [r7, #8]
 80014b8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014ba:	2300      	movs	r3, #0
 80014bc:	617b      	str	r3, [r7, #20]
 80014be:	e00a      	b.n	80014d6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80014c0:	f3af 8000 	nop.w
 80014c4:	4601      	mov	r1, r0
 80014c6:	68bb      	ldr	r3, [r7, #8]
 80014c8:	1c5a      	adds	r2, r3, #1
 80014ca:	60ba      	str	r2, [r7, #8]
 80014cc:	b2ca      	uxtb	r2, r1
 80014ce:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	3301      	adds	r3, #1
 80014d4:	617b      	str	r3, [r7, #20]
 80014d6:	697a      	ldr	r2, [r7, #20]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	429a      	cmp	r2, r3
 80014dc:	dbf0      	blt.n	80014c0 <_read+0x12>
	}

return len;
 80014de:	687b      	ldr	r3, [r7, #4]
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3718      	adds	r7, #24
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}

080014e8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b086      	sub	sp, #24
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	60f8      	str	r0, [r7, #12]
 80014f0:	60b9      	str	r1, [r7, #8]
 80014f2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014f4:	2300      	movs	r3, #0
 80014f6:	617b      	str	r3, [r7, #20]
 80014f8:	e009      	b.n	800150e <_write+0x26>
	{
		__io_putchar(*ptr++);
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	1c5a      	adds	r2, r3, #1
 80014fe:	60ba      	str	r2, [r7, #8]
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	4618      	mov	r0, r3
 8001504:	f004 f842 	bl	800558c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	3301      	adds	r3, #1
 800150c:	617b      	str	r3, [r7, #20]
 800150e:	697a      	ldr	r2, [r7, #20]
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	429a      	cmp	r2, r3
 8001514:	dbf1      	blt.n	80014fa <_write+0x12>
	}
	return len;
 8001516:	687b      	ldr	r3, [r7, #4]
}
 8001518:	4618      	mov	r0, r3
 800151a:	3718      	adds	r7, #24
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}

08001520 <_close>:

int _close(int file)
{
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
	return -1;
 8001528:	f04f 33ff 	mov.w	r3, #4294967295
}
 800152c:	4618      	mov	r0, r3
 800152e:	370c      	adds	r7, #12
 8001530:	46bd      	mov	sp, r7
 8001532:	bc80      	pop	{r7}
 8001534:	4770      	bx	lr

08001536 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001536:	b480      	push	{r7}
 8001538:	b083      	sub	sp, #12
 800153a:	af00      	add	r7, sp, #0
 800153c:	6078      	str	r0, [r7, #4]
 800153e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001546:	605a      	str	r2, [r3, #4]
	return 0;
 8001548:	2300      	movs	r3, #0
}
 800154a:	4618      	mov	r0, r3
 800154c:	370c      	adds	r7, #12
 800154e:	46bd      	mov	sp, r7
 8001550:	bc80      	pop	{r7}
 8001552:	4770      	bx	lr

08001554 <_isatty>:

int _isatty(int file)
{
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
	return 1;
 800155c:	2301      	movs	r3, #1
}
 800155e:	4618      	mov	r0, r3
 8001560:	370c      	adds	r7, #12
 8001562:	46bd      	mov	sp, r7
 8001564:	bc80      	pop	{r7}
 8001566:	4770      	bx	lr

08001568 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001568:	b480      	push	{r7}
 800156a:	b085      	sub	sp, #20
 800156c:	af00      	add	r7, sp, #0
 800156e:	60f8      	str	r0, [r7, #12]
 8001570:	60b9      	str	r1, [r7, #8]
 8001572:	607a      	str	r2, [r7, #4]
	return 0;
 8001574:	2300      	movs	r3, #0
}
 8001576:	4618      	mov	r0, r3
 8001578:	3714      	adds	r7, #20
 800157a:	46bd      	mov	sp, r7
 800157c:	bc80      	pop	{r7}
 800157e:	4770      	bx	lr

08001580 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b086      	sub	sp, #24
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001588:	4a14      	ldr	r2, [pc, #80]	; (80015dc <_sbrk+0x5c>)
 800158a:	4b15      	ldr	r3, [pc, #84]	; (80015e0 <_sbrk+0x60>)
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001594:	4b13      	ldr	r3, [pc, #76]	; (80015e4 <_sbrk+0x64>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d102      	bne.n	80015a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800159c:	4b11      	ldr	r3, [pc, #68]	; (80015e4 <_sbrk+0x64>)
 800159e:	4a12      	ldr	r2, [pc, #72]	; (80015e8 <_sbrk+0x68>)
 80015a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015a2:	4b10      	ldr	r3, [pc, #64]	; (80015e4 <_sbrk+0x64>)
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	4413      	add	r3, r2
 80015aa:	693a      	ldr	r2, [r7, #16]
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d207      	bcs.n	80015c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015b0:	f007 fb5c 	bl	8008c6c <__errno>
 80015b4:	4603      	mov	r3, r0
 80015b6:	220c      	movs	r2, #12
 80015b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015ba:	f04f 33ff 	mov.w	r3, #4294967295
 80015be:	e009      	b.n	80015d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015c0:	4b08      	ldr	r3, [pc, #32]	; (80015e4 <_sbrk+0x64>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015c6:	4b07      	ldr	r3, [pc, #28]	; (80015e4 <_sbrk+0x64>)
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	4413      	add	r3, r2
 80015ce:	4a05      	ldr	r2, [pc, #20]	; (80015e4 <_sbrk+0x64>)
 80015d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015d2:	68fb      	ldr	r3, [r7, #12]
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	3718      	adds	r7, #24
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	20005000 	.word	0x20005000
 80015e0:	00000400 	.word	0x00000400
 80015e4:	200003b4 	.word	0x200003b4
 80015e8:	20002748 	.word	0x20002748

080015ec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015f0:	bf00      	nop
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bc80      	pop	{r7}
 80015f6:	4770      	bx	lr

080015f8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015f8:	f7ff fff8 	bl	80015ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015fc:	480b      	ldr	r0, [pc, #44]	; (800162c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80015fe:	490c      	ldr	r1, [pc, #48]	; (8001630 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001600:	4a0c      	ldr	r2, [pc, #48]	; (8001634 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001602:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001604:	e002      	b.n	800160c <LoopCopyDataInit>

08001606 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001606:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001608:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800160a:	3304      	adds	r3, #4

0800160c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800160c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800160e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001610:	d3f9      	bcc.n	8001606 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001612:	4a09      	ldr	r2, [pc, #36]	; (8001638 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001614:	4c09      	ldr	r4, [pc, #36]	; (800163c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001616:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001618:	e001      	b.n	800161e <LoopFillZerobss>

0800161a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800161a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800161c:	3204      	adds	r2, #4

0800161e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800161e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001620:	d3fb      	bcc.n	800161a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001622:	f007 fc1f 	bl	8008e64 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001626:	f7ff fd59 	bl	80010dc <main>
  bx lr
 800162a:	4770      	bx	lr
  ldr r0, =_sdata
 800162c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001630:	20000288 	.word	0x20000288
  ldr r2, =_sidata
 8001634:	0800ea04 	.word	0x0800ea04
  ldr r2, =_sbss
 8001638:	20000288 	.word	0x20000288
  ldr r4, =_ebss
 800163c:	20002748 	.word	0x20002748

08001640 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001640:	e7fe      	b.n	8001640 <ADC1_2_IRQHandler>
	...

08001644 <esp8266_uart_init>:
 * @retval      无
 */


void esp8266_uart_init(uint32_t baudrate)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
    g_uart_handle.Instance          = ESP8266_UART_INTERFACE;       /* ESP8266 UART */
 800164c:	4b0f      	ldr	r3, [pc, #60]	; (800168c <esp8266_uart_init+0x48>)
 800164e:	4a10      	ldr	r2, [pc, #64]	; (8001690 <esp8266_uart_init+0x4c>)
 8001650:	601a      	str	r2, [r3, #0]
    g_uart_handle.Init.BaudRate     = baudrate;                     /* 波特率 */
 8001652:	4a0e      	ldr	r2, [pc, #56]	; (800168c <esp8266_uart_init+0x48>)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6053      	str	r3, [r2, #4]
    g_uart_handle.Init.WordLength   = UART_WORDLENGTH_8B;           /* 数据位 */
 8001658:	4b0c      	ldr	r3, [pc, #48]	; (800168c <esp8266_uart_init+0x48>)
 800165a:	2200      	movs	r2, #0
 800165c:	609a      	str	r2, [r3, #8]
    g_uart_handle.Init.StopBits     = UART_STOPBITS_1;              /* 停止位 */
 800165e:	4b0b      	ldr	r3, [pc, #44]	; (800168c <esp8266_uart_init+0x48>)
 8001660:	2200      	movs	r2, #0
 8001662:	60da      	str	r2, [r3, #12]
    g_uart_handle.Init.Parity       = UART_PARITY_NONE;             /* 校验位 */
 8001664:	4b09      	ldr	r3, [pc, #36]	; (800168c <esp8266_uart_init+0x48>)
 8001666:	2200      	movs	r2, #0
 8001668:	611a      	str	r2, [r3, #16]
    g_uart_handle.Init.Mode         = UART_MODE_TX_RX;              /* 收发模式 */
 800166a:	4b08      	ldr	r3, [pc, #32]	; (800168c <esp8266_uart_init+0x48>)
 800166c:	220c      	movs	r2, #12
 800166e:	615a      	str	r2, [r3, #20]
    g_uart_handle.Init.HwFlowCtl    = UART_HWCONTROL_NONE;          /* 无硬件流控 */
 8001670:	4b06      	ldr	r3, [pc, #24]	; (800168c <esp8266_uart_init+0x48>)
 8001672:	2200      	movs	r2, #0
 8001674:	619a      	str	r2, [r3, #24]
    g_uart_handle.Init.OverSampling = UART_OVERSAMPLING_16;         /* 过采样 */
 8001676:	4b05      	ldr	r3, [pc, #20]	; (800168c <esp8266_uart_init+0x48>)
 8001678:	2200      	movs	r2, #0
 800167a:	61da      	str	r2, [r3, #28]
    HAL_UART_Init(&g_uart_handle);                                  /* 使能ESP8266 UART */
 800167c:	4803      	ldr	r0, [pc, #12]	; (800168c <esp8266_uart_init+0x48>)
 800167e:	f003 f99b 	bl	80049b8 <HAL_UART_Init>
}
 8001682:	bf00      	nop
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	200003b8 	.word	0x200003b8
 8001690:	40004400 	.word	0x40004400

08001694 <USART2_IRQHandler>:
 * @brief       ESP8266 UART中断回调函数
 * @param       无
 * @retval      无
 */
void ESP8266_UART_IRQHandler(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
    uint8_t receive_data = 0;
 800169a:	2300      	movs	r3, #0
 800169c:	71fb      	strb	r3, [r7, #7]
    if(__HAL_UART_GET_FLAG(&g_uart_handle, UART_FLAG_RXNE) != RESET){
 800169e:	4b13      	ldr	r3, [pc, #76]	; (80016ec <USART2_IRQHandler+0x58>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f003 0320 	and.w	r3, r3, #32
 80016a8:	2b20      	cmp	r3, #32
 80016aa:	d117      	bne.n	80016dc <USART2_IRQHandler+0x48>
		if(esp8266_cnt >= sizeof(g_uart_rx_buf))
 80016ac:	4b10      	ldr	r3, [pc, #64]	; (80016f0 <USART2_IRQHandler+0x5c>)
 80016ae:	881b      	ldrh	r3, [r3, #0]
 80016b0:	2b7f      	cmp	r3, #127	; 0x7f
 80016b2:	d902      	bls.n	80016ba <USART2_IRQHandler+0x26>
            esp8266_cnt = 0; //防止串口被刷爆
 80016b4:	4b0e      	ldr	r3, [pc, #56]	; (80016f0 <USART2_IRQHandler+0x5c>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	801a      	strh	r2, [r3, #0]
        HAL_UART_Receive(&g_uart_handle, &receive_data, 1, 1000);//串口2接收1位数据
 80016ba:	1df9      	adds	r1, r7, #7
 80016bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016c0:	2201      	movs	r2, #1
 80016c2:	480a      	ldr	r0, [pc, #40]	; (80016ec <USART2_IRQHandler+0x58>)
 80016c4:	f003 fa57 	bl	8004b76 <HAL_UART_Receive>
		g_uart_rx_buf[esp8266_cnt++] = receive_data;
 80016c8:	4b09      	ldr	r3, [pc, #36]	; (80016f0 <USART2_IRQHandler+0x5c>)
 80016ca:	881b      	ldrh	r3, [r3, #0]
 80016cc:	1c5a      	adds	r2, r3, #1
 80016ce:	b291      	uxth	r1, r2
 80016d0:	4a07      	ldr	r2, [pc, #28]	; (80016f0 <USART2_IRQHandler+0x5c>)
 80016d2:	8011      	strh	r1, [r2, #0]
 80016d4:	461a      	mov	r2, r3
 80016d6:	79f9      	ldrb	r1, [r7, #7]
 80016d8:	4b06      	ldr	r3, [pc, #24]	; (80016f4 <USART2_IRQHandler+0x60>)
 80016da:	5499      	strb	r1, [r3, r2]
    }
    HAL_UART_IRQHandler(&g_uart_handle);
 80016dc:	4803      	ldr	r0, [pc, #12]	; (80016ec <USART2_IRQHandler+0x58>)
 80016de:	f003 fb1d 	bl	8004d1c <HAL_UART_IRQHandler>
}
 80016e2:	bf00      	nop
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	200003b8 	.word	0x200003b8
 80016f0:	2000047c 	.word	0x2000047c
 80016f4:	200003fc 	.word	0x200003fc

080016f8 <esp8266_wait_receive>:
 * @brief       ESP8266 循环调用检测是否接收完成
 * @param       无
 * @retval      ESP8266_EOK-接收完成		ESP8266_ERROR-接收超时未完成
 */
uint8_t esp8266_wait_receive(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0

	if(esp8266_cnt == 0) 							//如果接收计数为0 则说明没有处于接收数据中，所以直接跳出，结束函数
 80016fc:	4b0c      	ldr	r3, [pc, #48]	; (8001730 <esp8266_wait_receive+0x38>)
 80016fe:	881b      	ldrh	r3, [r3, #0]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d101      	bne.n	8001708 <esp8266_wait_receive+0x10>
		return ESP8266_ERROR;
 8001704:	2301      	movs	r3, #1
 8001706:	e00f      	b.n	8001728 <esp8266_wait_receive+0x30>

	if(esp8266_cnt == esp8266_cntPre) {				//如果上一次的值和这次相同，则说明接收完毕
 8001708:	4b09      	ldr	r3, [pc, #36]	; (8001730 <esp8266_wait_receive+0x38>)
 800170a:	881a      	ldrh	r2, [r3, #0]
 800170c:	4b09      	ldr	r3, [pc, #36]	; (8001734 <esp8266_wait_receive+0x3c>)
 800170e:	881b      	ldrh	r3, [r3, #0]
 8001710:	429a      	cmp	r2, r3
 8001712:	d104      	bne.n	800171e <esp8266_wait_receive+0x26>
		esp8266_cnt = 0;							//清0接收计数
 8001714:	4b06      	ldr	r3, [pc, #24]	; (8001730 <esp8266_wait_receive+0x38>)
 8001716:	2200      	movs	r2, #0
 8001718:	801a      	strh	r2, [r3, #0]
		return ESP8266_EOK;							//返回接收完成标志
 800171a:	2300      	movs	r3, #0
 800171c:	e004      	b.n	8001728 <esp8266_wait_receive+0x30>
	}

	esp8266_cntPre = esp8266_cnt;					//置为相同
 800171e:	4b04      	ldr	r3, [pc, #16]	; (8001730 <esp8266_wait_receive+0x38>)
 8001720:	881a      	ldrh	r2, [r3, #0]
 8001722:	4b04      	ldr	r3, [pc, #16]	; (8001734 <esp8266_wait_receive+0x3c>)
 8001724:	801a      	strh	r2, [r3, #0]
	return ESP8266_ERROR;							//返回接收未完成标志
 8001726:	2301      	movs	r3, #1
}
 8001728:	4618      	mov	r0, r3
 800172a:	46bd      	mov	sp, r7
 800172c:	bc80      	pop	{r7}
 800172e:	4770      	bx	lr
 8001730:	2000047c 	.word	0x2000047c
 8001734:	2000047e 	.word	0x2000047e

08001738 <esp8266_clear>:
 * @brief       ESP8266 清空串口接收缓存
 * @param       无
 * @retval      无
 */
void esp8266_clear(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
	memset(g_uart_rx_buf, 0, sizeof(g_uart_rx_buf));
 800173c:	2280      	movs	r2, #128	; 0x80
 800173e:	2100      	movs	r1, #0
 8001740:	4803      	ldr	r0, [pc, #12]	; (8001750 <esp8266_clear+0x18>)
 8001742:	f007 fbc4 	bl	8008ece <memset>
	esp8266_cnt = 0;
 8001746:	4b03      	ldr	r3, [pc, #12]	; (8001754 <esp8266_clear+0x1c>)
 8001748:	2200      	movs	r2, #0
 800174a:	801a      	strh	r2, [r3, #0]
}
 800174c:	bf00      	nop
 800174e:	bd80      	pop	{r7, pc}
 8001750:	200003fc 	.word	0x200003fc
 8001754:	2000047c 	.word	0x2000047c

08001758 <esp8266_send_command>:
 * @brief       ESP8266 发送命令
 * @param       cmd-待发送的AT命令，res-期待接收到的字符串
 * @retval      ESP8266_EOK-成功  ESP8266_ERROR-失败
 */
uint8_t esp8266_send_command(char *cmd, char *res)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
 8001760:	6039      	str	r1, [r7, #0]

	uint8_t timeOut = 250;
 8001762:	23fa      	movs	r3, #250	; 0xfa
 8001764:	73fb      	strb	r3, [r7, #15]

    esp8266_clear();
 8001766:	f7ff ffe7 	bl	8001738 <esp8266_clear>
	HAL_UART_Transmit(&g_uart_handle, (unsigned char *)cmd, strlen((const char *)cmd), 100);
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f7fe fcf0 	bl	8000150 <strlen>
 8001770:	4603      	mov	r3, r0
 8001772:	b29a      	uxth	r2, r3
 8001774:	2364      	movs	r3, #100	; 0x64
 8001776:	6879      	ldr	r1, [r7, #4]
 8001778:	480f      	ldr	r0, [pc, #60]	; (80017b8 <esp8266_send_command+0x60>)
 800177a:	f003 f96a 	bl	8004a52 <HAL_UART_Transmit>

	while(timeOut--) {
 800177e:	e010      	b.n	80017a2 <esp8266_send_command+0x4a>
		if(esp8266_wait_receive() == ESP8266_EOK) {						//如果收到数据
 8001780:	f7ff ffba 	bl	80016f8 <esp8266_wait_receive>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d108      	bne.n	800179c <esp8266_send_command+0x44>
			if(strstr((const char *)g_uart_rx_buf, res) != NULL)		//如果检索到关键词
 800178a:	6839      	ldr	r1, [r7, #0]
 800178c:	480b      	ldr	r0, [pc, #44]	; (80017bc <esp8266_send_command+0x64>)
 800178e:	f008 fc2c 	bl	8009fea <strstr>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <esp8266_send_command+0x44>
				return ESP8266_EOK;
 8001798:	2300      	movs	r3, #0
 800179a:	e008      	b.n	80017ae <esp8266_send_command+0x56>
		}
		HAL_Delay(10);
 800179c:	200a      	movs	r0, #10
 800179e:	f000 fec5 	bl	800252c <HAL_Delay>
	while(timeOut--) {
 80017a2:	7bfb      	ldrb	r3, [r7, #15]
 80017a4:	1e5a      	subs	r2, r3, #1
 80017a6:	73fa      	strb	r2, [r7, #15]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d1e9      	bne.n	8001780 <esp8266_send_command+0x28>
	}

	return ESP8266_ERROR;
 80017ac:	2301      	movs	r3, #1

}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3710      	adds	r7, #16
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	200003b8 	.word	0x200003b8
 80017bc:	200003fc 	.word	0x200003fc

080017c0 <esp8266_at_test>:
 * @param       无
 * @retval      ESP8266_EOK  : AT指令测试成功
 *              ESP8266_ERROR: AT指令测试失败
 */
uint8_t esp8266_at_test(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
    return esp8266_send_command("AT\r\n", "OK");
 80017c4:	4903      	ldr	r1, [pc, #12]	; (80017d4 <esp8266_at_test+0x14>)
 80017c6:	4804      	ldr	r0, [pc, #16]	; (80017d8 <esp8266_at_test+0x18>)
 80017c8:	f7ff ffc6 	bl	8001758 <esp8266_send_command>
 80017cc:	4603      	mov	r3, r0
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	0800d954 	.word	0x0800d954
 80017d8:	0800d958 	.word	0x0800d958

080017dc <esp8266_set_mode>:
 * @retval      ESP8266_EOK   : 工作模式设置成功
 *              ESP8266_ERROR : 工作模式设置失败
 *              ESP8266_EINVAL: mode参数错误，工作模式设置失败
 */
uint8_t esp8266_set_mode(uint8_t mode)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4603      	mov	r3, r0
 80017e4:	71fb      	strb	r3, [r7, #7]
    switch (mode) {
 80017e6:	79fb      	ldrb	r3, [r7, #7]
 80017e8:	2b03      	cmp	r3, #3
 80017ea:	d012      	beq.n	8001812 <esp8266_set_mode+0x36>
 80017ec:	2b03      	cmp	r3, #3
 80017ee:	dc16      	bgt.n	800181e <esp8266_set_mode+0x42>
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d002      	beq.n	80017fa <esp8266_set_mode+0x1e>
 80017f4:	2b02      	cmp	r3, #2
 80017f6:	d006      	beq.n	8001806 <esp8266_set_mode+0x2a>
 80017f8:	e011      	b.n	800181e <esp8266_set_mode+0x42>
        case ESP8266_STA_MODE:
            return esp8266_send_command("AT+CWMODE=1\r\n", "OK");    /* Station模式 */
 80017fa:	490b      	ldr	r1, [pc, #44]	; (8001828 <esp8266_set_mode+0x4c>)
 80017fc:	480b      	ldr	r0, [pc, #44]	; (800182c <esp8266_set_mode+0x50>)
 80017fe:	f7ff ffab 	bl	8001758 <esp8266_send_command>
 8001802:	4603      	mov	r3, r0
 8001804:	e00c      	b.n	8001820 <esp8266_set_mode+0x44>

        case ESP8266_AP_MODE:
            return esp8266_send_command("AT+CWMODE=2\r\n", "OK");    /* AP模式 */
 8001806:	4908      	ldr	r1, [pc, #32]	; (8001828 <esp8266_set_mode+0x4c>)
 8001808:	4809      	ldr	r0, [pc, #36]	; (8001830 <esp8266_set_mode+0x54>)
 800180a:	f7ff ffa5 	bl	8001758 <esp8266_send_command>
 800180e:	4603      	mov	r3, r0
 8001810:	e006      	b.n	8001820 <esp8266_set_mode+0x44>

        case ESP8266_STA_AP_MODE:
            return esp8266_send_command("AT+CWMODE=3\r\n", "OK");    /* AP+Station模式 */
 8001812:	4905      	ldr	r1, [pc, #20]	; (8001828 <esp8266_set_mode+0x4c>)
 8001814:	4807      	ldr	r0, [pc, #28]	; (8001834 <esp8266_set_mode+0x58>)
 8001816:	f7ff ff9f 	bl	8001758 <esp8266_send_command>
 800181a:	4603      	mov	r3, r0
 800181c:	e000      	b.n	8001820 <esp8266_set_mode+0x44>

        default:
            return ESP8266_EINVAL;
 800181e:	2303      	movs	r3, #3
    }
}
 8001820:	4618      	mov	r0, r3
 8001822:	3708      	adds	r7, #8
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	0800d954 	.word	0x0800d954
 800182c:	0800d960 	.word	0x0800d960
 8001830:	0800d970 	.word	0x0800d970
 8001834:	0800d980 	.word	0x0800d980

08001838 <esp8266_sw_reset>:
 * @param       无
 * @retval      ESP8266_EOK  : 软件复位成功
 *              ESP8266_ERROR: 软件复位失败
 */
uint8_t esp8266_sw_reset(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
    return esp8266_send_command("AT+RST\r\n", "OK");
 800183c:	4903      	ldr	r1, [pc, #12]	; (800184c <esp8266_sw_reset+0x14>)
 800183e:	4804      	ldr	r0, [pc, #16]	; (8001850 <esp8266_sw_reset+0x18>)
 8001840:	f7ff ff8a 	bl	8001758 <esp8266_send_command>
 8001844:	4603      	mov	r3, r0
}
 8001846:	4618      	mov	r0, r3
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	0800d954 	.word	0x0800d954
 8001850:	0800d990 	.word	0x0800d990

08001854 <esp8266_disconnect_tcp_server>:
 * @param       无
 * @retval      ESP8266_EOK  : 断开TCP服务器成功
 *              ESP8266_ERROR: 断开TCP服务器失败
 */
uint8_t esp8266_disconnect_tcp_server(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
    return esp8266_send_command("AT+CIPCLOSE\r\n", "");
 8001858:	4903      	ldr	r1, [pc, #12]	; (8001868 <esp8266_disconnect_tcp_server+0x14>)
 800185a:	4804      	ldr	r0, [pc, #16]	; (800186c <esp8266_disconnect_tcp_server+0x18>)
 800185c:	f7ff ff7c 	bl	8001758 <esp8266_send_command>
 8001860:	4603      	mov	r3, r0

}
 8001862:	4618      	mov	r0, r3
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	0800da0c 	.word	0x0800da0c
 800186c:	0800da10 	.word	0x0800da10

08001870 <esp8266_exit_unvarnished>:
 * @param       无
 * @retval      ESP8266_EOK  : 退出透传成功
 *              ESP8266_ERROR: 退出透传失败
 */
uint8_t esp8266_exit_unvarnished(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
    return esp8266_send_command("+++", "");
 8001874:	4903      	ldr	r1, [pc, #12]	; (8001884 <esp8266_exit_unvarnished+0x14>)
 8001876:	4804      	ldr	r0, [pc, #16]	; (8001888 <esp8266_exit_unvarnished+0x18>)
 8001878:	f7ff ff6e 	bl	8001758 <esp8266_send_command>
 800187c:	4603      	mov	r3, r0

}
 800187e:	4618      	mov	r0, r3
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	0800da0c 	.word	0x0800da0c
 8001888:	0800da44 	.word	0x0800da44

0800188c <esp8266_set_ap>:
    HAL_UART_Transmit(&g_uart_handle, g_uart_tx_buf, len, HAL_MAX_DELAY);
}


uint8_t esp8266_set_ap(char *ssid, char *pwd)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b092      	sub	sp, #72	; 0x48
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	6039      	str	r1, [r7, #0]
    char cmd[64];

    sprintf(cmd, "AT+CWSAP=\"%s\",\"%s\",5,3\r\n", ssid, pwd);
 8001896:	f107 0008 	add.w	r0, r7, #8
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	687a      	ldr	r2, [r7, #4]
 800189e:	4907      	ldr	r1, [pc, #28]	; (80018bc <esp8266_set_ap+0x30>)
 80018a0:	f008 fb40 	bl	8009f24 <siprintf>

    return esp8266_send_command(cmd, "OK");
 80018a4:	f107 0308 	add.w	r3, r7, #8
 80018a8:	4905      	ldr	r1, [pc, #20]	; (80018c0 <esp8266_set_ap+0x34>)
 80018aa:	4618      	mov	r0, r3
 80018ac:	f7ff ff54 	bl	8001758 <esp8266_send_command>
 80018b0:	4603      	mov	r3, r0
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3748      	adds	r7, #72	; 0x48
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	0800db04 	.word	0x0800db04
 80018c0:	0800d954 	.word	0x0800d954

080018c4 <esp8266_multi_connection>:


uint8_t esp8266_multi_connection(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
    return esp8266_send_command("AT+CIPMUX=1\r\n", "OK");
 80018c8:	4903      	ldr	r1, [pc, #12]	; (80018d8 <esp8266_multi_connection+0x14>)
 80018ca:	4804      	ldr	r0, [pc, #16]	; (80018dc <esp8266_multi_connection+0x18>)
 80018cc:	f7ff ff44 	bl	8001758 <esp8266_send_command>
 80018d0:	4603      	mov	r3, r0
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	0800d954 	.word	0x0800d954
 80018dc:	0800db20 	.word	0x0800db20

080018e0 <esp8266_server>:

uint8_t esp8266_server(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
    return esp8266_send_command("AT+CIPSERVER=1,1233\r\n", "OK");
 80018e4:	4903      	ldr	r1, [pc, #12]	; (80018f4 <esp8266_server+0x14>)
 80018e6:	4804      	ldr	r0, [pc, #16]	; (80018f8 <esp8266_server+0x18>)
 80018e8:	f7ff ff36 	bl	8001758 <esp8266_send_command>
 80018ec:	4603      	mov	r3, r0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	0800d954 	.word	0x0800d954
 80018f8:	0800db30 	.word	0x0800db30

080018fc <esp8266_init_AP>:

uint8_t esp8266_init_AP(uint32_t baudrate)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]

    esp8266_uart_init(baudrate);                /* ESP8266 UART初始化 */
 8001904:	6878      	ldr	r0, [r7, #4]
 8001906:	f7ff fe9d 	bl	8001644 <esp8266_uart_init>

    /* 让WIFI退出透传模式 */
	while(esp8266_exit_unvarnished())
 800190a:	e003      	b.n	8001914 <esp8266_init_AP+0x18>
    {
		HAL_Delay(500);
 800190c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001910:	f000 fe0c 	bl	800252c <HAL_Delay>
	while(esp8266_exit_unvarnished())
 8001914:	f7ff ffac 	bl	8001870 <esp8266_exit_unvarnished>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d1f6      	bne.n	800190c <esp8266_init_AP+0x10>
    }

	printf("1.AT\r\n");
 800191e:	4833      	ldr	r0, [pc, #204]	; (80019ec <esp8266_init_AP+0xf0>)
 8001920:	f008 fa7a 	bl	8009e18 <puts>
	while(esp8266_at_test())
 8001924:	e003      	b.n	800192e <esp8266_init_AP+0x32>
    {
		HAL_Delay(500);
 8001926:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800192a:	f000 fdff 	bl	800252c <HAL_Delay>
	while(esp8266_at_test())
 800192e:	f7ff ff47 	bl	80017c0 <esp8266_at_test>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d1f6      	bne.n	8001926 <esp8266_init_AP+0x2a>
    }

	printf("2.RST\r\n");
 8001938:	482d      	ldr	r0, [pc, #180]	; (80019f0 <esp8266_init_AP+0xf4>)
 800193a:	f008 fa6d 	bl	8009e18 <puts>
    while(esp8266_sw_reset())
 800193e:	e003      	b.n	8001948 <esp8266_init_AP+0x4c>
    {
    	HAL_Delay(500);
 8001940:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001944:	f000 fdf2 	bl	800252c <HAL_Delay>
    while(esp8266_sw_reset())
 8001948:	f7ff ff76 	bl	8001838 <esp8266_sw_reset>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d1f6      	bne.n	8001940 <esp8266_init_AP+0x44>
    }
	while(esp8266_disconnect_tcp_server())
 8001952:	e003      	b.n	800195c <esp8266_init_AP+0x60>
    {
		HAL_Delay(500);
 8001954:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001958:	f000 fde8 	bl	800252c <HAL_Delay>
	while(esp8266_disconnect_tcp_server())
 800195c:	f7ff ff7a 	bl	8001854 <esp8266_disconnect_tcp_server>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d1f6      	bne.n	8001954 <esp8266_init_AP+0x58>
    }

    printf("3.CWMODE\r\n");
 8001966:	4823      	ldr	r0, [pc, #140]	; (80019f4 <esp8266_init_AP+0xf8>)
 8001968:	f008 fa56 	bl	8009e18 <puts>
	while(esp8266_set_mode(ESP8266_AP_MODE))
 800196c:	e003      	b.n	8001976 <esp8266_init_AP+0x7a>
    {
		HAL_Delay(500);
 800196e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001972:	f000 fddb 	bl	800252c <HAL_Delay>
	while(esp8266_set_mode(ESP8266_AP_MODE))
 8001976:	2002      	movs	r0, #2
 8001978:	f7ff ff30 	bl	80017dc <esp8266_set_mode>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d1f5      	bne.n	800196e <esp8266_init_AP+0x72>
    }

	printf("4.CWSAP\r\n");      //设置AP
 8001982:	481d      	ldr	r0, [pc, #116]	; (80019f8 <esp8266_init_AP+0xfc>)
 8001984:	f008 fa48 	bl	8009e18 <puts>
    printf("%s\r\n",WIFI_SSID);
 8001988:	491c      	ldr	r1, [pc, #112]	; (80019fc <esp8266_init_AP+0x100>)
 800198a:	481d      	ldr	r0, [pc, #116]	; (8001a00 <esp8266_init_AP+0x104>)
 800198c:	f008 f9aa 	bl	8009ce4 <iprintf>
	while(esp8266_set_ap(WIFI_SSID_AP, WIFI_PWD_AP))
 8001990:	e003      	b.n	800199a <esp8266_init_AP+0x9e>
    {
		HAL_Delay(1000);
 8001992:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001996:	f000 fdc9 	bl	800252c <HAL_Delay>
	while(esp8266_set_ap(WIFI_SSID_AP, WIFI_PWD_AP))
 800199a:	491a      	ldr	r1, [pc, #104]	; (8001a04 <esp8266_init_AP+0x108>)
 800199c:	481a      	ldr	r0, [pc, #104]	; (8001a08 <esp8266_init_AP+0x10c>)
 800199e:	f7ff ff75 	bl	800188c <esp8266_set_ap>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d1f4      	bne.n	8001992 <esp8266_init_AP+0x96>

    }

	printf("5.AT+CIPMUX\r\n");  //设置多路连接模式
 80019a8:	4818      	ldr	r0, [pc, #96]	; (8001a0c <esp8266_init_AP+0x110>)
 80019aa:	f008 fa35 	bl	8009e18 <puts>
	while(esp8266_multi_connection())
 80019ae:	e003      	b.n	80019b8 <esp8266_init_AP+0xbc>
    {
		HAL_Delay(500);
 80019b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80019b4:	f000 fdba 	bl	800252c <HAL_Delay>
	while(esp8266_multi_connection())
 80019b8:	f7ff ff84 	bl	80018c4 <esp8266_multi_connection>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d1f6      	bne.n	80019b0 <esp8266_init_AP+0xb4>
    }

	printf("6.AT+CIPSERVER=1,8086\r\n");  //创建服务器
 80019c2:	4813      	ldr	r0, [pc, #76]	; (8001a10 <esp8266_init_AP+0x114>)
 80019c4:	f008 fa28 	bl	8009e18 <puts>
	while(esp8266_server())
 80019c8:	e003      	b.n	80019d2 <esp8266_init_AP+0xd6>
    {
		HAL_Delay(500);
 80019ca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80019ce:	f000 fdad 	bl	800252c <HAL_Delay>
	while(esp8266_server())
 80019d2:	f7ff ff85 	bl	80018e0 <esp8266_server>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d1f6      	bne.n	80019ca <esp8266_init_AP+0xce>
    }

    printf("ESP8266_Init OK\r\n");
 80019dc:	480d      	ldr	r0, [pc, #52]	; (8001a14 <esp8266_init_AP+0x118>)
 80019de:	f008 fa1b 	bl	8009e18 <puts>
    return ESP8266_EOK;
 80019e2:	2300      	movs	r3, #0
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	3708      	adds	r7, #8
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	0800da58 	.word	0x0800da58
 80019f0:	0800da60 	.word	0x0800da60
 80019f4:	0800da68 	.word	0x0800da68
 80019f8:	0800db48 	.word	0x0800db48
 80019fc:	0800da9c 	.word	0x0800da9c
 8001a00:	0800db54 	.word	0x0800db54
 8001a04:	0800db5c 	.word	0x0800db5c
 8001a08:	0800db68 	.word	0x0800db68
 8001a0c:	0800db70 	.word	0x0800db70
 8001a10:	0800db80 	.word	0x0800db80
 8001a14:	0800daf0 	.word	0x0800daf0

08001a18 <RC522_Init>:
unsigned char RF_Buffer[16] = {0x12,0x34,0x56,0x78,0x9A,0x00,0xff,0x07,0x80,0x29,0xff,0xff,0xff,0xff,0xff,0xff};
uint8_t Password_card[4] = {0xff,0x07,0x80,0x29};
uint8_t Password_Buffer[6]={0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}; // Mifare One 缺省密码

void RC522_Init(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
	RC522_SDA_LOW;
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a22:	4814      	ldr	r0, [pc, #80]	; (8001a74 <RC522_Init+0x5c>)
 8001a24:	f001 f8ba 	bl	8002b9c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)0xaa, sizeof((uint8_t *)0xaa), 0xFF);//启动传输
 8001a28:	23ff      	movs	r3, #255	; 0xff
 8001a2a:	2204      	movs	r2, #4
 8001a2c:	21aa      	movs	r1, #170	; 0xaa
 8001a2e:	4812      	ldr	r0, [pc, #72]	; (8001a78 <RC522_Init+0x60>)
 8001a30:	f002 f9f4 	bl	8003e1c <HAL_SPI_Transmit>
	RC522_SDA_HIGH;
 8001a34:	2201      	movs	r2, #1
 8001a36:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a3a:	480e      	ldr	r0, [pc, #56]	; (8001a74 <RC522_Init+0x5c>)
 8001a3c:	f001 f8ae 	bl	8002b9c <HAL_GPIO_WritePin>

    HAL_Delay(50);
 8001a40:	2032      	movs	r0, #50	; 0x32
 8001a42:	f000 fd73 	bl	800252c <HAL_Delay>
	PcdReset();//复位RC522读卡器
 8001a46:	f000 f8f3 	bl	8001c30 <PcdReset>
	HAL_Delay(10);
 8001a4a:	200a      	movs	r0, #10
 8001a4c:	f000 fd6e 	bl	800252c <HAL_Delay>
	PcdReset();//复位RC522读卡器
 8001a50:	f000 f8ee 	bl	8001c30 <PcdReset>
	HAL_Delay(10);
 8001a54:	200a      	movs	r0, #10
 8001a56:	f000 fd69 	bl	800252c <HAL_Delay>
	PcdAntennaOff();//关闭天线发射
 8001a5a:	f000 f94c 	bl	8001cf6 <PcdAntennaOff>
	HAL_Delay(10);
 8001a5e:	200a      	movs	r0, #10
 8001a60:	f000 fd64 	bl	800252c <HAL_Delay>
    PcdAntennaOn();//开启天线发射
 8001a64:	f000 f926 	bl	8001cb4 <PcdAntennaOn>
	printf("RFID-MFRC522 INIT ...\r\n");  //测试引脚初始化完成
 8001a68:	4804      	ldr	r0, [pc, #16]	; (8001a7c <RC522_Init+0x64>)
 8001a6a:	f008 f9d5 	bl	8009e18 <puts>
}
 8001a6e:	bf00      	nop
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	40010c00 	.word	0x40010c00
 8001a78:	20000314 	.word	0x20000314
 8001a7c:	0800db98 	.word	0x0800db98

08001a80 <delay_ns>:


void delay_ns(uint32_t ns)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b085      	sub	sp, #20
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  uint32_t i;
  for(i=0;i<ns;i++)
 8001a88:	2300      	movs	r3, #0
 8001a8a:	60fb      	str	r3, [r7, #12]
 8001a8c:	e005      	b.n	8001a9a <delay_ns+0x1a>
  {
    __nop();
 8001a8e:	bf00      	nop
    __nop();
 8001a90:	bf00      	nop
    __nop();
 8001a92:	bf00      	nop
  for(i=0;i<ns;i++)
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	3301      	adds	r3, #1
 8001a98:	60fb      	str	r3, [r7, #12]
 8001a9a:	68fa      	ldr	r2, [r7, #12]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d3f5      	bcc.n	8001a8e <delay_ns+0xe>
  }
}
 8001aa2:	bf00      	nop
 8001aa4:	bf00      	nop
 8001aa6:	3714      	adds	r7, #20
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bc80      	pop	{r7}
 8001aac:	4770      	bx	lr
	...

08001ab0 <RC522_ReadWriteByte>:
//TxData:要写入的字节
//返回值:读取到的字节
//***************************************************************************/

char RC522_ReadWriteByte(uint8_t TxData)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b086      	sub	sp, #24
 8001ab4:	af02      	add	r7, sp, #8
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	71fb      	strb	r3, [r7, #7]
    uint8_t RxData;

    HAL_SPI_TransmitReceive(&hspi2, &TxData, &RxData, 1, HAL_MAX_DELAY);
 8001aba:	f107 020f 	add.w	r2, r7, #15
 8001abe:	1df9      	adds	r1, r7, #7
 8001ac0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac4:	9300      	str	r3, [sp, #0]
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	4803      	ldr	r0, [pc, #12]	; (8001ad8 <RC522_ReadWriteByte+0x28>)
 8001aca:	f002 fae3 	bl	8004094 <HAL_SPI_TransmitReceive>

    return RxData;
 8001ace:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	3710      	adds	r7, #16
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	20000314 	.word	0x20000314

08001adc <ReadRawRC>:
//功    能：读RC522寄存器
//参数说明：Address[IN]:寄存器地址
//返    回：读出的值
//******************************************************************/
unsigned char ReadRawRC(unsigned char Address)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	71fb      	strb	r3, [r7, #7]
	uint8_t ucAddr;
  uint8_t ucResult=0;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	73fb      	strb	r3, [r7, #15]
	RC522_SDA_LOW;
 8001aea:	2200      	movs	r2, #0
 8001aec:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001af0:	4814      	ldr	r0, [pc, #80]	; (8001b44 <ReadRawRC+0x68>)
 8001af2:	f001 f853 	bl	8002b9c <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001af6:	200a      	movs	r0, #10
 8001af8:	f000 fd18 	bl	800252c <HAL_Delay>
   ucAddr = ((Address<<1)&0x7E)|0x80;
 8001afc:	79fb      	ldrb	r3, [r7, #7]
 8001afe:	005b      	lsls	r3, r3, #1
 8001b00:	b25b      	sxtb	r3, r3
 8001b02:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8001b06:	b25b      	sxtb	r3, r3
 8001b08:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001b0c:	b25b      	sxtb	r3, r3
 8001b0e:	73bb      	strb	r3, [r7, #14]
	RC522_ReadWriteByte(ucAddr);
 8001b10:	7bbb      	ldrb	r3, [r7, #14]
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7ff ffcc 	bl	8001ab0 <RC522_ReadWriteByte>
	HAL_Delay(10);
 8001b18:	200a      	movs	r0, #10
 8001b1a:	f000 fd07 	bl	800252c <HAL_Delay>
	ucResult=RC522_ReadWriteByte(0);
 8001b1e:	2000      	movs	r0, #0
 8001b20:	f7ff ffc6 	bl	8001ab0 <RC522_ReadWriteByte>
 8001b24:	4603      	mov	r3, r0
 8001b26:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 8001b28:	200a      	movs	r0, #10
 8001b2a:	f000 fcff 	bl	800252c <HAL_Delay>
	RC522_SDA_HIGH;
 8001b2e:	2201      	movs	r2, #1
 8001b30:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b34:	4803      	ldr	r0, [pc, #12]	; (8001b44 <ReadRawRC+0x68>)
 8001b36:	f001 f831 	bl	8002b9c <HAL_GPIO_WritePin>
  return ucResult;
 8001b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3710      	adds	r7, #16
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	40010c00 	.word	0x40010c00

08001b48 <WriteRawRC>:
//功    能：写RC522寄存器
//参数说明：Address[IN]:寄存器地址
//          value[IN]:写入的值
//******************************************************************/
void WriteRawRC(unsigned char Address, unsigned char value)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	4603      	mov	r3, r0
 8001b50:	460a      	mov	r2, r1
 8001b52:	71fb      	strb	r3, [r7, #7]
 8001b54:	4613      	mov	r3, r2
 8001b56:	71bb      	strb	r3, [r7, #6]
	uint8_t ucAddr;
	RC522_SDA_LOW;
 8001b58:	2200      	movs	r2, #0
 8001b5a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b5e:	4812      	ldr	r0, [pc, #72]	; (8001ba8 <WriteRawRC+0x60>)
 8001b60:	f001 f81c 	bl	8002b9c <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001b64:	200a      	movs	r0, #10
 8001b66:	f000 fce1 	bl	800252c <HAL_Delay>
	ucAddr = ((Address<<1)&0x7E) ;
 8001b6a:	79fb      	ldrb	r3, [r7, #7]
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8001b74:	73fb      	strb	r3, [r7, #15]
	RC522_ReadWriteByte(ucAddr);
 8001b76:	7bfb      	ldrb	r3, [r7, #15]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff ff99 	bl	8001ab0 <RC522_ReadWriteByte>
	HAL_Delay(10);
 8001b7e:	200a      	movs	r0, #10
 8001b80:	f000 fcd4 	bl	800252c <HAL_Delay>
	RC522_ReadWriteByte(value);
 8001b84:	79bb      	ldrb	r3, [r7, #6]
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7ff ff92 	bl	8001ab0 <RC522_ReadWriteByte>
	HAL_Delay(10);
 8001b8c:	200a      	movs	r0, #10
 8001b8e:	f000 fccd 	bl	800252c <HAL_Delay>

	RC522_SDA_HIGH;
 8001b92:	2201      	movs	r2, #1
 8001b94:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b98:	4803      	ldr	r0, [pc, #12]	; (8001ba8 <WriteRawRC+0x60>)
 8001b9a:	f000 ffff 	bl	8002b9c <HAL_GPIO_WritePin>
}
 8001b9e:	bf00      	nop
 8001ba0:	3710      	adds	r7, #16
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	40010c00 	.word	0x40010c00

08001bac <SetBitMask>:
//功    能：置RC522寄存器位
//参数说明：reg[IN]:寄存器地址
//          mask[IN]:置位值
//******************************************************************/
void SetBitMask(unsigned char reg,unsigned char mask)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	460a      	mov	r2, r1
 8001bb6:	71fb      	strb	r3, [r7, #7]
 8001bb8:	4613      	mov	r3, r2
 8001bba:	71bb      	strb	r3, [r7, #6]
  char tmp = 0x0            ;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	73fb      	strb	r3, [r7, #15]
  tmp = ReadRawRC(reg)| mask;
 8001bc0:	79fb      	ldrb	r3, [r7, #7]
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f7ff ff8a 	bl	8001adc <ReadRawRC>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	461a      	mov	r2, r3
 8001bcc:	79bb      	ldrb	r3, [r7, #6]
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	73fb      	strb	r3, [r7, #15]
  WriteRawRC(reg,tmp | mask);  // set bit mask
 8001bd2:	7bfa      	ldrb	r2, [r7, #15]
 8001bd4:	79bb      	ldrb	r3, [r7, #6]
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	b2da      	uxtb	r2, r3
 8001bda:	79fb      	ldrb	r3, [r7, #7]
 8001bdc:	4611      	mov	r1, r2
 8001bde:	4618      	mov	r0, r3
 8001be0:	f7ff ffb2 	bl	8001b48 <WriteRawRC>
}
 8001be4:	bf00      	nop
 8001be6:	3710      	adds	r7, #16
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}

08001bec <ClearBitMask>:
//功    能：清RC522寄存器位
//参数说明：reg[IN]:寄存器地址
//          mask[IN]:清位值
//******************************************************************/
void ClearBitMask(unsigned char reg,unsigned char mask)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	460a      	mov	r2, r1
 8001bf6:	71fb      	strb	r3, [r7, #7]
 8001bf8:	4613      	mov	r3, r2
 8001bfa:	71bb      	strb	r3, [r7, #6]
  char tmp = 0x0              ;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	73fb      	strb	r3, [r7, #15]
  tmp = ReadRawRC(reg)&(~mask);
 8001c00:	79fb      	ldrb	r3, [r7, #7]
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7ff ff6a 	bl	8001adc <ReadRawRC>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	b25a      	sxtb	r2, r3
 8001c0c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001c10:	43db      	mvns	r3, r3
 8001c12:	b25b      	sxtb	r3, r3
 8001c14:	4013      	ands	r3, r2
 8001c16:	b25b      	sxtb	r3, r3
 8001c18:	73fb      	strb	r3, [r7, #15]
  WriteRawRC(reg, tmp)        ;  // clear bit mask
 8001c1a:	7bfa      	ldrb	r2, [r7, #15]
 8001c1c:	79fb      	ldrb	r3, [r7, #7]
 8001c1e:	4611      	mov	r1, r2
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7ff ff91 	bl	8001b48 <WriteRawRC>
}
 8001c26:	bf00      	nop
 8001c28:	3710      	adds	r7, #16
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
	...

08001c30 <PcdReset>:
//******************************************************************/
//功    能：复位RC522
//返    回: 成功返回MI_OK
//******************************************************************/
char PcdReset()
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
  RC522_RST_HIGH;                             ;
 8001c34:	2201      	movs	r2, #1
 8001c36:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c3a:	481d      	ldr	r0, [pc, #116]	; (8001cb0 <PcdReset+0x80>)
 8001c3c:	f000 ffae 	bl	8002b9c <HAL_GPIO_WritePin>
  delay_ns(10)                             ;
 8001c40:	200a      	movs	r0, #10
 8001c42:	f7ff ff1d 	bl	8001a80 <delay_ns>
  RC522_RST_LOW;                             ;
 8001c46:	2200      	movs	r2, #0
 8001c48:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c4c:	4818      	ldr	r0, [pc, #96]	; (8001cb0 <PcdReset+0x80>)
 8001c4e:	f000 ffa5 	bl	8002b9c <HAL_GPIO_WritePin>
  delay_ns(100)                             ;
 8001c52:	2064      	movs	r0, #100	; 0x64
 8001c54:	f7ff ff14 	bl	8001a80 <delay_ns>
  RC522_RST_HIGH;                             ;
 8001c58:	2201      	movs	r2, #1
 8001c5a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c5e:	4814      	ldr	r0, [pc, #80]	; (8001cb0 <PcdReset+0x80>)
 8001c60:	f000 ff9c 	bl	8002b9c <HAL_GPIO_WritePin>
  delay_ns(10)                           ;
 8001c64:	200a      	movs	r0, #10
 8001c66:	f7ff ff0b 	bl	8001a80 <delay_ns>
  WriteRawRC(CommandReg,PCD_RESETPHASE);
 8001c6a:	210f      	movs	r1, #15
 8001c6c:	2001      	movs	r0, #1
 8001c6e:	f7ff ff6b 	bl	8001b48 <WriteRawRC>
  delay_ns(100)                             ;
 8001c72:	2064      	movs	r0, #100	; 0x64
 8001c74:	f7ff ff04 	bl	8001a80 <delay_ns>
  WriteRawRC(ModeReg,0x3D)             ;//定义发送和接收常用模式 和Mifare卡通讯，CRC初始值0x6363
 8001c78:	213d      	movs	r1, #61	; 0x3d
 8001c7a:	2011      	movs	r0, #17
 8001c7c:	f7ff ff64 	bl	8001b48 <WriteRawRC>
  WriteRawRC(TReloadRegL,30)           ;//16位定时器低位 30
 8001c80:	211e      	movs	r1, #30
 8001c82:	202d      	movs	r0, #45	; 0x2d
 8001c84:	f7ff ff60 	bl	8001b48 <WriteRawRC>
  WriteRawRC(TReloadRegH,0)            ;//16位定时器高位
 8001c88:	2100      	movs	r1, #0
 8001c8a:	202c      	movs	r0, #44	; 0x2c
 8001c8c:	f7ff ff5c 	bl	8001b48 <WriteRawRC>
  WriteRawRC(TModeReg,0x8D)            ;//定义内部定时器的设置
 8001c90:	218d      	movs	r1, #141	; 0x8d
 8001c92:	202a      	movs	r0, #42	; 0x2a
 8001c94:	f7ff ff58 	bl	8001b48 <WriteRawRC>
  WriteRawRC(TPrescalerReg,0x3E)       ;//设置定时器分频系数
 8001c98:	213e      	movs	r1, #62	; 0x3e
 8001c9a:	202b      	movs	r0, #43	; 0x2b
 8001c9c:	f7ff ff54 	bl	8001b48 <WriteRawRC>
  WriteRawRC(TxASKReg,0x40)            ;//调制发送信号为100%ASK
 8001ca0:	2140      	movs	r1, #64	; 0x40
 8001ca2:	2015      	movs	r0, #21
 8001ca4:	f7ff ff50 	bl	8001b48 <WriteRawRC>
  return MI_OK                         ;
 8001ca8:	2300      	movs	r3, #0
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	40010c00 	.word	0x40010c00

08001cb4 <PcdAntennaOn>:
//******************************************************************/
//开启天线发射
//每次启动或关闭天险发射之间应至少有1ms的间隔
//******************************************************************/
void PcdAntennaOn()
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
  unsigned char i;
  WriteRawRC(TxASKReg,0x40)       ;
 8001cba:	2140      	movs	r1, #64	; 0x40
 8001cbc:	2015      	movs	r0, #21
 8001cbe:	f7ff ff43 	bl	8001b48 <WriteRawRC>
  HAL_Delay(1);
 8001cc2:	2001      	movs	r0, #1
 8001cc4:	f000 fc32 	bl	800252c <HAL_Delay>
  i = ReadRawRC(TxControlReg)     ;
 8001cc8:	2014      	movs	r0, #20
 8001cca:	f7ff ff07 	bl	8001adc <ReadRawRC>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	71fb      	strb	r3, [r7, #7]
  if(!(i&0x03))
 8001cd2:	79fb      	ldrb	r3, [r7, #7]
 8001cd4:	f003 0303 	and.w	r3, r3, #3
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d103      	bne.n	8001ce4 <PcdAntennaOn+0x30>
    SetBitMask(TxControlReg, 0x03);
 8001cdc:	2103      	movs	r1, #3
 8001cde:	2014      	movs	r0, #20
 8001ce0:	f7ff ff64 	bl	8001bac <SetBitMask>
  i=ReadRawRC(TxASKReg)       ;
 8001ce4:	2015      	movs	r0, #21
 8001ce6:	f7ff fef9 	bl	8001adc <ReadRawRC>
 8001cea:	4603      	mov	r3, r0
 8001cec:	71fb      	strb	r3, [r7, #7]
}
 8001cee:	bf00      	nop
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <PcdAntennaOff>:

//******************************************************************/
//关闭天线发射
//******************************************************************/
void PcdAntennaOff()
{
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	af00      	add	r7, sp, #0
  ClearBitMask(TxControlReg, 0x03);
 8001cfa:	2103      	movs	r1, #3
 8001cfc:	2014      	movs	r0, #20
 8001cfe:	f7ff ff75 	bl	8001bec <ClearBitMask>
}
 8001d02:	bf00      	nop
 8001d04:	bd80      	pop	{r7, pc}

08001d06 <PcdComMF522>:
//          *pOutLenBit[OUT]:返回数据的位长度
//******************************************************************/
char PcdComMF522(unsigned char Command  ,unsigned char *pInData ,
                 unsigned char InLenByte,unsigned char *pOutData,
                 unsigned int  *pOutLenBit                       )
{
 8001d06:	b590      	push	{r4, r7, lr}
 8001d08:	b089      	sub	sp, #36	; 0x24
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	60b9      	str	r1, [r7, #8]
 8001d0e:	607b      	str	r3, [r7, #4]
 8001d10:	4603      	mov	r3, r0
 8001d12:	73fb      	strb	r3, [r7, #15]
 8001d14:	4613      	mov	r3, r2
 8001d16:	73bb      	strb	r3, [r7, #14]
  char status = MI_ERR                          ;
 8001d18:	23fe      	movs	r3, #254	; 0xfe
 8001d1a:	77fb      	strb	r3, [r7, #31]
  unsigned char irqEn   = 0x00                  ;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	77bb      	strb	r3, [r7, #30]
  unsigned char waitFor = 0x00                  ;
 8001d20:	2300      	movs	r3, #0
 8001d22:	777b      	strb	r3, [r7, #29]
  unsigned char lastBits                        ;
  unsigned char n                               ;
  unsigned int  i                               ;
  switch (Command)
 8001d24:	7bfb      	ldrb	r3, [r7, #15]
 8001d26:	2b0c      	cmp	r3, #12
 8001d28:	d006      	beq.n	8001d38 <PcdComMF522+0x32>
 8001d2a:	2b0e      	cmp	r3, #14
 8001d2c:	d109      	bne.n	8001d42 <PcdComMF522+0x3c>
  {
    case PCD_AUTHENT:
      irqEn   = 0x12                            ;
 8001d2e:	2312      	movs	r3, #18
 8001d30:	77bb      	strb	r3, [r7, #30]
      waitFor = 0x10                            ;
 8001d32:	2310      	movs	r3, #16
 8001d34:	777b      	strb	r3, [r7, #29]
      break                                     ;
 8001d36:	e005      	b.n	8001d44 <PcdComMF522+0x3e>
    case PCD_TRANSCEIVE:
      irqEn   = 0x77                            ;
 8001d38:	2377      	movs	r3, #119	; 0x77
 8001d3a:	77bb      	strb	r3, [r7, #30]
      waitFor = 0x30                            ;
 8001d3c:	2330      	movs	r3, #48	; 0x30
 8001d3e:	777b      	strb	r3, [r7, #29]
      break                                     ;
 8001d40:	e000      	b.n	8001d44 <PcdComMF522+0x3e>
    default:
      break                                     ;
 8001d42:	bf00      	nop
  }
  WriteRawRC(ComIEnReg,irqEn|0x80)              ; //
 8001d44:	7fbb      	ldrb	r3, [r7, #30]
 8001d46:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001d4a:	b2db      	uxtb	r3, r3
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	2002      	movs	r0, #2
 8001d50:	f7ff fefa 	bl	8001b48 <WriteRawRC>
  ClearBitMask(ComIrqReg,0x80)                  ;
 8001d54:	2180      	movs	r1, #128	; 0x80
 8001d56:	2004      	movs	r0, #4
 8001d58:	f7ff ff48 	bl	8001bec <ClearBitMask>
  WriteRawRC(CommandReg,PCD_IDLE)               ;
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	2001      	movs	r0, #1
 8001d60:	f7ff fef2 	bl	8001b48 <WriteRawRC>
  SetBitMask(FIFOLevelReg,0x80)                 ; // 清空FIFO
 8001d64:	2180      	movs	r1, #128	; 0x80
 8001d66:	200a      	movs	r0, #10
 8001d68:	f7ff ff20 	bl	8001bac <SetBitMask>
  for(i=0; i<InLenByte; i++)
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	61bb      	str	r3, [r7, #24]
 8001d70:	e00a      	b.n	8001d88 <PcdComMF522+0x82>
    WriteRawRC(FIFODataReg,pInData[i])          ; // 数据写入FIFO
 8001d72:	68ba      	ldr	r2, [r7, #8]
 8001d74:	69bb      	ldr	r3, [r7, #24]
 8001d76:	4413      	add	r3, r2
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	2009      	movs	r0, #9
 8001d7e:	f7ff fee3 	bl	8001b48 <WriteRawRC>
  for(i=0; i<InLenByte; i++)
 8001d82:	69bb      	ldr	r3, [r7, #24]
 8001d84:	3301      	adds	r3, #1
 8001d86:	61bb      	str	r3, [r7, #24]
 8001d88:	7bbb      	ldrb	r3, [r7, #14]
 8001d8a:	69ba      	ldr	r2, [r7, #24]
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d3f0      	bcc.n	8001d72 <PcdComMF522+0x6c>
  WriteRawRC(CommandReg, Command)               ; // 命令写入命令寄存器
 8001d90:	7bfb      	ldrb	r3, [r7, #15]
 8001d92:	4619      	mov	r1, r3
 8001d94:	2001      	movs	r0, #1
 8001d96:	f7ff fed7 	bl	8001b48 <WriteRawRC>
  if(Command == PCD_TRANSCEIVE)
 8001d9a:	7bfb      	ldrb	r3, [r7, #15]
 8001d9c:	2b0c      	cmp	r3, #12
 8001d9e:	d103      	bne.n	8001da8 <PcdComMF522+0xa2>
    SetBitMask(BitFramingReg,0x80)              ; // 开始发送
 8001da0:	2180      	movs	r1, #128	; 0x80
 8001da2:	200d      	movs	r0, #13
 8001da4:	f7ff ff02 	bl	8001bac <SetBitMask>
  i = 6000                                      ; //根据时钟频率调整，操作M1卡最大等待时间25ms
 8001da8:	f241 7370 	movw	r3, #6000	; 0x1770
 8001dac:	61bb      	str	r3, [r7, #24]
  do
  {
    n = ReadRawRC(ComIrqReg)                    ;
 8001dae:	2004      	movs	r0, #4
 8001db0:	f7ff fe94 	bl	8001adc <ReadRawRC>
 8001db4:	4603      	mov	r3, r0
 8001db6:	773b      	strb	r3, [r7, #28]
    i--                                         ;
 8001db8:	69bb      	ldr	r3, [r7, #24]
 8001dba:	3b01      	subs	r3, #1
 8001dbc:	61bb      	str	r3, [r7, #24]
  }
  while((i!=0)&&!(n&0x01)&&!(n&waitFor))        ;
 8001dbe:	69bb      	ldr	r3, [r7, #24]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d00a      	beq.n	8001dda <PcdComMF522+0xd4>
 8001dc4:	7f3b      	ldrb	r3, [r7, #28]
 8001dc6:	f003 0301 	and.w	r3, r3, #1
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d105      	bne.n	8001dda <PcdComMF522+0xd4>
 8001dce:	7f3a      	ldrb	r2, [r7, #28]
 8001dd0:	7f7b      	ldrb	r3, [r7, #29]
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d0e9      	beq.n	8001dae <PcdComMF522+0xa8>
  ClearBitMask(BitFramingReg,0x80)              ;
 8001dda:	2180      	movs	r1, #128	; 0x80
 8001ddc:	200d      	movs	r0, #13
 8001dde:	f7ff ff05 	bl	8001bec <ClearBitMask>
  if(i!=0)
 8001de2:	69bb      	ldr	r3, [r7, #24]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d052      	beq.n	8001e8e <PcdComMF522+0x188>
  {
    if(!(ReadRawRC(ErrorReg)&0x1B))
 8001de8:	2006      	movs	r0, #6
 8001dea:	f7ff fe77 	bl	8001adc <ReadRawRC>
 8001dee:	4603      	mov	r3, r0
 8001df0:	f003 031b 	and.w	r3, r3, #27
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d148      	bne.n	8001e8a <PcdComMF522+0x184>
    {
      status = MI_OK                            ;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	77fb      	strb	r3, [r7, #31]
      if (n&irqEn&0x01)
 8001dfc:	7f3a      	ldrb	r2, [r7, #28]
 8001dfe:	7fbb      	ldrb	r3, [r7, #30]
 8001e00:	4013      	ands	r3, r2
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	f003 0301 	and.w	r3, r3, #1
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d001      	beq.n	8001e10 <PcdComMF522+0x10a>
        status = MI_NOTAGERR                    ;
 8001e0c:	23ff      	movs	r3, #255	; 0xff
 8001e0e:	77fb      	strb	r3, [r7, #31]
      if(Command==PCD_TRANSCEIVE)
 8001e10:	7bfb      	ldrb	r3, [r7, #15]
 8001e12:	2b0c      	cmp	r3, #12
 8001e14:	d13b      	bne.n	8001e8e <PcdComMF522+0x188>
      {
        n = ReadRawRC(FIFOLevelReg)             ;
 8001e16:	200a      	movs	r0, #10
 8001e18:	f7ff fe60 	bl	8001adc <ReadRawRC>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	773b      	strb	r3, [r7, #28]
        lastBits = ReadRawRC(ControlReg)&0x07   ;
 8001e20:	200c      	movs	r0, #12
 8001e22:	f7ff fe5b 	bl	8001adc <ReadRawRC>
 8001e26:	4603      	mov	r3, r0
 8001e28:	f003 0307 	and.w	r3, r3, #7
 8001e2c:	75fb      	strb	r3, [r7, #23]
        if(lastBits)
 8001e2e:	7dfb      	ldrb	r3, [r7, #23]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d008      	beq.n	8001e46 <PcdComMF522+0x140>
          *pOutLenBit = (n-1)*8 + lastBits      ;
 8001e34:	7f3b      	ldrb	r3, [r7, #28]
 8001e36:	3b01      	subs	r3, #1
 8001e38:	00da      	lsls	r2, r3, #3
 8001e3a:	7dfb      	ldrb	r3, [r7, #23]
 8001e3c:	4413      	add	r3, r2
 8001e3e:	461a      	mov	r2, r3
 8001e40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	e004      	b.n	8001e50 <PcdComMF522+0x14a>
        else
          *pOutLenBit = n*8                     ;
 8001e46:	7f3b      	ldrb	r3, [r7, #28]
 8001e48:	00db      	lsls	r3, r3, #3
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e4e:	601a      	str	r2, [r3, #0]
        if(n==0)
 8001e50:	7f3b      	ldrb	r3, [r7, #28]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d101      	bne.n	8001e5a <PcdComMF522+0x154>
          n = 1                                 ;
 8001e56:	2301      	movs	r3, #1
 8001e58:	773b      	strb	r3, [r7, #28]
        if(n>MAXRLEN)
 8001e5a:	7f3b      	ldrb	r3, [r7, #28]
 8001e5c:	2b12      	cmp	r3, #18
 8001e5e:	d901      	bls.n	8001e64 <PcdComMF522+0x15e>
          n = MAXRLEN                           ;
 8001e60:	2312      	movs	r3, #18
 8001e62:	773b      	strb	r3, [r7, #28]
        for (i=0; i<n; i++)
 8001e64:	2300      	movs	r3, #0
 8001e66:	61bb      	str	r3, [r7, #24]
 8001e68:	e00a      	b.n	8001e80 <PcdComMF522+0x17a>
          pOutData[i] = ReadRawRC(FIFODataReg)  ;
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	69bb      	ldr	r3, [r7, #24]
 8001e6e:	18d4      	adds	r4, r2, r3
 8001e70:	2009      	movs	r0, #9
 8001e72:	f7ff fe33 	bl	8001adc <ReadRawRC>
 8001e76:	4603      	mov	r3, r0
 8001e78:	7023      	strb	r3, [r4, #0]
        for (i=0; i<n; i++)
 8001e7a:	69bb      	ldr	r3, [r7, #24]
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	61bb      	str	r3, [r7, #24]
 8001e80:	7f3b      	ldrb	r3, [r7, #28]
 8001e82:	69ba      	ldr	r2, [r7, #24]
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d3f0      	bcc.n	8001e6a <PcdComMF522+0x164>
 8001e88:	e001      	b.n	8001e8e <PcdComMF522+0x188>
      }
    }
    else
      status = MI_ERR                           ;
 8001e8a:	23fe      	movs	r3, #254	; 0xfe
 8001e8c:	77fb      	strb	r3, [r7, #31]
  }
  SetBitMask(ControlReg,0x80)                   ;// stop timer now
 8001e8e:	2180      	movs	r1, #128	; 0x80
 8001e90:	200c      	movs	r0, #12
 8001e92:	f7ff fe8b 	bl	8001bac <SetBitMask>
  WriteRawRC(CommandReg,PCD_IDLE)               ;
 8001e96:	2100      	movs	r1, #0
 8001e98:	2001      	movs	r0, #1
 8001e9a:	f7ff fe55 	bl	8001b48 <WriteRawRC>
  return status;
 8001e9e:	7ffb      	ldrb	r3, [r7, #31]
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3724      	adds	r7, #36	; 0x24
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd90      	pop	{r4, r7, pc}

08001ea8 <PcdRequest>:
//                0x0800 = Mifare_Pro(X)                            /
//                0x4403 = Mifare_DESFire                           /
//返    回: 成功返回MI_OK                                           /
//******************************************************************/
char PcdRequest(unsigned char req_code,unsigned char *pTagType)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b08c      	sub	sp, #48	; 0x30
 8001eac:	af02      	add	r7, sp, #8
 8001eae:	4603      	mov	r3, r0
 8001eb0:	6039      	str	r1, [r7, #0]
 8001eb2:	71fb      	strb	r3, [r7, #7]
  char status                                        ;
  unsigned int  unLen                                ;
  unsigned char ucComMF522Buf[MAXRLEN]               ;
  ClearBitMask(Status2Reg,0x08)                      ;//清除MRCrypto1on，要用软件清零
 8001eb4:	2108      	movs	r1, #8
 8001eb6:	2008      	movs	r0, #8
 8001eb8:	f7ff fe98 	bl	8001bec <ClearBitMask>
  WriteRawRC(BitFramingReg,0x07)                     ;//startsend=0,rxalign=0,在FIFO中存放的位置，TXlastbit=7
 8001ebc:	2107      	movs	r1, #7
 8001ebe:	200d      	movs	r0, #13
 8001ec0:	f7ff fe42 	bl	8001b48 <WriteRawRC>
  SetBitMask(TxControlReg,0x03)                      ;//TX2rfen=1,TX1RFen=1,传递调制的13.56MHZ的载波信号
 8001ec4:	2103      	movs	r1, #3
 8001ec6:	2014      	movs	r0, #20
 8001ec8:	f7ff fe70 	bl	8001bac <SetBitMask>
  ucComMF522Buf[0] = req_code                        ;
 8001ecc:	79fb      	ldrb	r3, [r7, #7]
 8001ece:	733b      	strb	r3, [r7, #12]

  status = PcdComMF522(PCD_TRANSCEIVE,ucComMF522Buf,1,ucComMF522Buf,&unLen);
 8001ed0:	f107 020c 	add.w	r2, r7, #12
 8001ed4:	f107 010c 	add.w	r1, r7, #12
 8001ed8:	f107 0320 	add.w	r3, r7, #32
 8001edc:	9300      	str	r3, [sp, #0]
 8001ede:	4613      	mov	r3, r2
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	200c      	movs	r0, #12
 8001ee4:	f7ff ff0f 	bl	8001d06 <PcdComMF522>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if ((status == MI_OK) && (unLen == 0x10))
 8001eee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d10a      	bne.n	8001f0c <PcdRequest+0x64>
 8001ef6:	6a3b      	ldr	r3, [r7, #32]
 8001ef8:	2b10      	cmp	r3, #16
 8001efa:	d107      	bne.n	8001f0c <PcdRequest+0x64>
  {
    *pTagType     = ucComMF522Buf[0]                 ;
 8001efc:	7b3a      	ldrb	r2, [r7, #12]
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	701a      	strb	r2, [r3, #0]
    *(pTagType+1) = ucComMF522Buf[1]                 ;
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	3301      	adds	r3, #1
 8001f06:	7b7a      	ldrb	r2, [r7, #13]
 8001f08:	701a      	strb	r2, [r3, #0]
 8001f0a:	e002      	b.n	8001f12 <PcdRequest+0x6a>
  }
  else
	{
		status = MI_ERR;
 8001f0c:	23fe      	movs	r3, #254	; 0xfe
 8001f0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}
  return status                                      ;
 8001f12:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	3728      	adds	r7, #40	; 0x28
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}

08001f1e <PcdAnticoll>:
//功    能：防冲撞                                                  /
//参数说明: pSnr[OUT]:卡片序列号，4字节                             /
//返    回: 成功返回MI_OK                                           /
//******************************************************************/
char PcdAnticoll(unsigned char *pSnr)
{
 8001f1e:	b580      	push	{r7, lr}
 8001f20:	b08c      	sub	sp, #48	; 0x30
 8001f22:	af02      	add	r7, sp, #8
 8001f24:	6078      	str	r0, [r7, #4]
    char status;
    unsigned char i,snr_check=0;
 8001f26:	2300      	movs	r3, #0
 8001f28:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    unsigned int  unLen;
    unsigned char ucComMF522Buf[MAXRLEN];

    ClearBitMask(Status2Reg,0x08);//清除MRCrypto1on，要用软件清零
 8001f2c:	2108      	movs	r1, #8
 8001f2e:	2008      	movs	r0, #8
 8001f30:	f7ff fe5c 	bl	8001bec <ClearBitMask>
    WriteRawRC(BitFramingReg,0x00);//表示最后一个字节所有位都发送
 8001f34:	2100      	movs	r1, #0
 8001f36:	200d      	movs	r0, #13
 8001f38:	f7ff fe06 	bl	8001b48 <WriteRawRC>
    ClearBitMask(CollReg,0x80);//CollRegCollReg0冲突结束后冲突位被置零
 8001f3c:	2180      	movs	r1, #128	; 0x80
 8001f3e:	200e      	movs	r0, #14
 8001f40:	f7ff fe54 	bl	8001bec <ClearBitMask>

    ucComMF522Buf[0] = PICC_ANTICOLL1;
 8001f44:	2393      	movs	r3, #147	; 0x93
 8001f46:	733b      	strb	r3, [r7, #12]
    ucComMF522Buf[1] = 0x20;
 8001f48:	2320      	movs	r3, #32
 8001f4a:	737b      	strb	r3, [r7, #13]

    status = PcdComMF522(PCD_TRANSCEIVE,ucComMF522Buf,2,ucComMF522Buf,&unLen);
 8001f4c:	f107 020c 	add.w	r2, r7, #12
 8001f50:	f107 010c 	add.w	r1, r7, #12
 8001f54:	f107 0320 	add.w	r3, r7, #32
 8001f58:	9300      	str	r3, [sp, #0]
 8001f5a:	4613      	mov	r3, r2
 8001f5c:	2202      	movs	r2, #2
 8001f5e:	200c      	movs	r0, #12
 8001f60:	f7ff fed1 	bl	8001d06 <PcdComMF522>
 8001f64:	4603      	mov	r3, r0
 8001f66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if (status == MI_OK)
 8001f6a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d12f      	bne.n	8001fd2 <PcdAnticoll+0xb4>
    {
    	 for (i=0; i<4; i++)
 8001f72:	2300      	movs	r3, #0
 8001f74:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001f78:	e01a      	b.n	8001fb0 <PcdAnticoll+0x92>
         {
             *(pSnr+i)  = ucComMF522Buf[i];
 8001f7a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001f7e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001f82:	6879      	ldr	r1, [r7, #4]
 8001f84:	440b      	add	r3, r1
 8001f86:	3228      	adds	r2, #40	; 0x28
 8001f88:	443a      	add	r2, r7
 8001f8a:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
 8001f8e:	701a      	strb	r2, [r3, #0]
             snr_check ^= ucComMF522Buf[i];
 8001f90:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001f94:	3328      	adds	r3, #40	; 0x28
 8001f96:	443b      	add	r3, r7
 8001f98:	f813 2c1c 	ldrb.w	r2, [r3, #-28]
 8001f9c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001fa0:	4053      	eors	r3, r2
 8001fa2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    	 for (i=0; i<4; i++)
 8001fa6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001faa:	3301      	adds	r3, #1
 8001fac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001fb0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001fb4:	2b03      	cmp	r3, #3
 8001fb6:	d9e0      	bls.n	8001f7a <PcdAnticoll+0x5c>
         }
         if (snr_check != ucComMF522Buf[i])
 8001fb8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001fbc:	3328      	adds	r3, #40	; 0x28
 8001fbe:	443b      	add	r3, r7
 8001fc0:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001fc4:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d002      	beq.n	8001fd2 <PcdAnticoll+0xb4>
         {   status = MI_ERR;    }
 8001fcc:	23fe      	movs	r3, #254	; 0xfe
 8001fce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    SetBitMask(CollReg,0x80);//CollRegCollReg 在106kbps良好的防冲突情况下该位置1
 8001fd2:	2180      	movs	r1, #128	; 0x80
 8001fd4:	200e      	movs	r0, #14
 8001fd6:	f7ff fde9 	bl	8001bac <SetBitMask>
    return status;
 8001fda:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3728      	adds	r7, #40	; 0x28
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
	...

08001fe8 <printData>:

// 在读取到数据后，通过串口打印数据
void printData(unsigned char *data, int len) {
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b084      	sub	sp, #16
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < len; i++) {
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	60fb      	str	r3, [r7, #12]
 8001ff6:	e00a      	b.n	800200e <printData+0x26>
        printf("%02X ", data[i]);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	687a      	ldr	r2, [r7, #4]
 8001ffc:	4413      	add	r3, r2
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	4619      	mov	r1, r3
 8002002:	4808      	ldr	r0, [pc, #32]	; (8002024 <printData+0x3c>)
 8002004:	f007 fe6e 	bl	8009ce4 <iprintf>
    for (int i = 0; i < len; i++) {
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	3301      	adds	r3, #1
 800200c:	60fb      	str	r3, [r7, #12]
 800200e:	68fa      	ldr	r2, [r7, #12]
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	429a      	cmp	r2, r3
 8002014:	dbf0      	blt.n	8001ff8 <printData+0x10>
    }
    printf("\n");
 8002016:	200a      	movs	r0, #10
 8002018:	f007 fe7c 	bl	8009d14 <putchar>
}
 800201c:	bf00      	nop
 800201e:	3710      	adds	r7, #16
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	0800dbb0 	.word	0x0800dbb0

08002028 <CardAuthState>:
//读取卡的类型
//读取卡的块1的序列，验证卡是否可以开门
//返    回: 成功返回MI_OK
//==============================================================================
char CardAuthState(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af02      	add	r7, sp, #8
	if(PcdRequest(PICC_REQALL,Temp)==MI_OK)	//选卡
 800202e:	4937      	ldr	r1, [pc, #220]	; (800210c <CardAuthState+0xe4>)
 8002030:	2052      	movs	r0, #82	; 0x52
 8002032:	f7ff ff39 	bl	8001ea8 <PcdRequest>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d162      	bne.n	8002102 <CardAuthState+0xda>
	{
		if(Temp[0]==0x04&&Temp[1]==0x00)
 800203c:	4b33      	ldr	r3, [pc, #204]	; (800210c <CardAuthState+0xe4>)
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	2b04      	cmp	r3, #4
 8002042:	d107      	bne.n	8002054 <CardAuthState+0x2c>
 8002044:	4b31      	ldr	r3, [pc, #196]	; (800210c <CardAuthState+0xe4>)
 8002046:	785b      	ldrb	r3, [r3, #1]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d103      	bne.n	8002054 <CardAuthState+0x2c>
				printf("\r\nMFOne-S50\r\n");
 800204c:	4830      	ldr	r0, [pc, #192]	; (8002110 <CardAuthState+0xe8>)
 800204e:	f007 fee3 	bl	8009e18 <puts>
 8002052:	e032      	b.n	80020ba <CardAuthState+0x92>
		else if(Temp[0]==0x02&&Temp[1]==0x00)
 8002054:	4b2d      	ldr	r3, [pc, #180]	; (800210c <CardAuthState+0xe4>)
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	2b02      	cmp	r3, #2
 800205a:	d107      	bne.n	800206c <CardAuthState+0x44>
 800205c:	4b2b      	ldr	r3, [pc, #172]	; (800210c <CardAuthState+0xe4>)
 800205e:	785b      	ldrb	r3, [r3, #1]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d103      	bne.n	800206c <CardAuthState+0x44>
			printf("MFOne-S70");
 8002064:	482b      	ldr	r0, [pc, #172]	; (8002114 <CardAuthState+0xec>)
 8002066:	f007 fe3d 	bl	8009ce4 <iprintf>
 800206a:	e026      	b.n	80020ba <CardAuthState+0x92>
		else if(Temp[0]==0x44&&Temp[1]==0x00)
 800206c:	4b27      	ldr	r3, [pc, #156]	; (800210c <CardAuthState+0xe4>)
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	2b44      	cmp	r3, #68	; 0x44
 8002072:	d107      	bne.n	8002084 <CardAuthState+0x5c>
 8002074:	4b25      	ldr	r3, [pc, #148]	; (800210c <CardAuthState+0xe4>)
 8002076:	785b      	ldrb	r3, [r3, #1]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d103      	bne.n	8002084 <CardAuthState+0x5c>
			printf("MF-UltraLight");
 800207c:	4826      	ldr	r0, [pc, #152]	; (8002118 <CardAuthState+0xf0>)
 800207e:	f007 fe31 	bl	8009ce4 <iprintf>
 8002082:	e01a      	b.n	80020ba <CardAuthState+0x92>
		else if(Temp[0]==0x08&&Temp[1]==0x00)
 8002084:	4b21      	ldr	r3, [pc, #132]	; (800210c <CardAuthState+0xe4>)
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	2b08      	cmp	r3, #8
 800208a:	d107      	bne.n	800209c <CardAuthState+0x74>
 800208c:	4b1f      	ldr	r3, [pc, #124]	; (800210c <CardAuthState+0xe4>)
 800208e:	785b      	ldrb	r3, [r3, #1]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d103      	bne.n	800209c <CardAuthState+0x74>
			printf("MF-Pro");
 8002094:	4821      	ldr	r0, [pc, #132]	; (800211c <CardAuthState+0xf4>)
 8002096:	f007 fe25 	bl	8009ce4 <iprintf>
 800209a:	e00e      	b.n	80020ba <CardAuthState+0x92>
		else if(Temp[0]==0x44&&Temp[1]==0x03)
 800209c:	4b1b      	ldr	r3, [pc, #108]	; (800210c <CardAuthState+0xe4>)
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	2b44      	cmp	r3, #68	; 0x44
 80020a2:	d107      	bne.n	80020b4 <CardAuthState+0x8c>
 80020a4:	4b19      	ldr	r3, [pc, #100]	; (800210c <CardAuthState+0xe4>)
 80020a6:	785b      	ldrb	r3, [r3, #1]
 80020a8:	2b03      	cmp	r3, #3
 80020aa:	d103      	bne.n	80020b4 <CardAuthState+0x8c>
			printf("MF Desire");
 80020ac:	481c      	ldr	r0, [pc, #112]	; (8002120 <CardAuthState+0xf8>)
 80020ae:	f007 fe19 	bl	8009ce4 <iprintf>
 80020b2:	e002      	b.n	80020ba <CardAuthState+0x92>
		else
			printf("Unknown");
 80020b4:	481b      	ldr	r0, [pc, #108]	; (8002124 <CardAuthState+0xfc>)
 80020b6:	f007 fe15 	bl	8009ce4 <iprintf>

		if(PcdAnticoll(UID)==MI_OK)			//防冲撞
 80020ba:	481b      	ldr	r0, [pc, #108]	; (8002128 <CardAuthState+0x100>)
 80020bc:	f7ff ff2f 	bl	8001f1e <PcdAnticoll>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d11d      	bne.n	8002102 <CardAuthState+0xda>
		{

			printf("Card Id is:");
 80020c6:	4819      	ldr	r0, [pc, #100]	; (800212c <CardAuthState+0x104>)
 80020c8:	f007 fe0c 	bl	8009ce4 <iprintf>
			/* 获取卡值  */
			printf("%d%d%d%d\r\n",UID[0],UID[1],UID[2],UID[3]);
 80020cc:	4b16      	ldr	r3, [pc, #88]	; (8002128 <CardAuthState+0x100>)
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	4619      	mov	r1, r3
 80020d2:	4b15      	ldr	r3, [pc, #84]	; (8002128 <CardAuthState+0x100>)
 80020d4:	785b      	ldrb	r3, [r3, #1]
 80020d6:	461a      	mov	r2, r3
 80020d8:	4b13      	ldr	r3, [pc, #76]	; (8002128 <CardAuthState+0x100>)
 80020da:	789b      	ldrb	r3, [r3, #2]
 80020dc:	4618      	mov	r0, r3
 80020de:	4b12      	ldr	r3, [pc, #72]	; (8002128 <CardAuthState+0x100>)
 80020e0:	78db      	ldrb	r3, [r3, #3]
 80020e2:	9300      	str	r3, [sp, #0]
 80020e4:	4603      	mov	r3, r0
 80020e6:	4812      	ldr	r0, [pc, #72]	; (8002130 <CardAuthState+0x108>)
 80020e8:	f007 fdfc 	bl	8009ce4 <iprintf>
			if(PcdSelect(UID)==MI_OK)
 80020ec:	480e      	ldr	r0, [pc, #56]	; (8002128 <CardAuthState+0x100>)
 80020ee:	f000 f86b 	bl	80021c8 <PcdSelect>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d104      	bne.n	8002102 <CardAuthState+0xda>
			{
				printf("select card\n");
 80020f8:	480e      	ldr	r0, [pc, #56]	; (8002134 <CardAuthState+0x10c>)
 80020fa:	f007 fe8d 	bl	8009e18 <puts>
//
//							printf("open fail!\r\n");
//							return MI_ERR;
//					}
//				}
				return MI_OK;
 80020fe:	2300      	movs	r3, #0
 8002100:	e000      	b.n	8002104 <CardAuthState+0xdc>
			}

		}
  }
	return MI_ERR;
 8002102:	23fe      	movs	r3, #254	; 0xfe
}
 8002104:	4618      	mov	r0, r3
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	20000488 	.word	0x20000488
 8002110:	0800dbb8 	.word	0x0800dbb8
 8002114:	0800dbc8 	.word	0x0800dbc8
 8002118:	0800dbd4 	.word	0x0800dbd4
 800211c:	0800dbe4 	.word	0x0800dbe4
 8002120:	0800dbec 	.word	0x0800dbec
 8002124:	0800dbf8 	.word	0x0800dbf8
 8002128:	20000480 	.word	0x20000480
 800212c:	0800dc00 	.word	0x0800dc00
 8002130:	0800dc0c 	.word	0x0800dc0c
 8002134:	0800dc2c 	.word	0x0800dc2c

08002138 <CardJudge>:


char CardJudge(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b086      	sub	sp, #24
 800213c:	af00      	add	r7, sp, #0
	unsigned char blockData[16] = {0}; // 读写的数据
 800213e:	2300      	movs	r3, #0
 8002140:	603b      	str	r3, [r7, #0]
 8002142:	1d3b      	adds	r3, r7, #4
 8002144:	2200      	movs	r2, #0
 8002146:	601a      	str	r2, [r3, #0]
 8002148:	605a      	str	r2, [r3, #4]
 800214a:	609a      	str	r2, [r3, #8]
	if(Read_Block(1,blockData)==MI_OK)
 800214c:	463b      	mov	r3, r7
 800214e:	4619      	mov	r1, r3
 8002150:	2001      	movs	r0, #1
 8002152:	f000 f943 	bl	80023dc <Read_Block>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d129      	bne.n	80021b0 <CardJudge+0x78>
	{
		printData(blockData,16);
 800215c:	463b      	mov	r3, r7
 800215e:	2110      	movs	r1, #16
 8002160:	4618      	mov	r0, r3
 8002162:	f7ff ff41 	bl	8001fe8 <printData>
		int temp_value = 0;
 8002166:	2300      	movs	r3, #0
 8002168:	617b      	str	r3, [r7, #20]
		for(int i = 6; i<10;i++)
 800216a:	2306      	movs	r3, #6
 800216c:	613b      	str	r3, [r7, #16]
 800216e:	e00f      	b.n	8002190 <CardJudge+0x58>
		{
			if(blockData[i] == Password_card[i-6])
 8002170:	463a      	mov	r2, r7
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	4413      	add	r3, r2
 8002176:	781a      	ldrb	r2, [r3, #0]
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	3b06      	subs	r3, #6
 800217c:	490f      	ldr	r1, [pc, #60]	; (80021bc <CardJudge+0x84>)
 800217e:	5ccb      	ldrb	r3, [r1, r3]
 8002180:	429a      	cmp	r2, r3
 8002182:	d102      	bne.n	800218a <CardJudge+0x52>
			{
				temp_value++;
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	3301      	adds	r3, #1
 8002188:	617b      	str	r3, [r7, #20]
		for(int i = 6; i<10;i++)
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	3301      	adds	r3, #1
 800218e:	613b      	str	r3, [r7, #16]
 8002190:	693b      	ldr	r3, [r7, #16]
 8002192:	2b09      	cmp	r3, #9
 8002194:	ddec      	ble.n	8002170 <CardJudge+0x38>
			}
		}
		switch(temp_value)
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	2b04      	cmp	r3, #4
 800219a:	d104      	bne.n	80021a6 <CardJudge+0x6e>
		{
			case 4 :
				printf("open success!\r\n");
 800219c:	4808      	ldr	r0, [pc, #32]	; (80021c0 <CardJudge+0x88>)
 800219e:	f007 fe3b 	bl	8009e18 <puts>
				return MI_OK;
 80021a2:	2300      	movs	r3, #0
 80021a4:	e005      	b.n	80021b2 <CardJudge+0x7a>
			default :

				printf("open fail!\r\n");
 80021a6:	4807      	ldr	r0, [pc, #28]	; (80021c4 <CardJudge+0x8c>)
 80021a8:	f007 fe36 	bl	8009e18 <puts>
				return MI_ERR;
 80021ac:	23fe      	movs	r3, #254	; 0xfe
 80021ae:	e000      	b.n	80021b2 <CardJudge+0x7a>
		}
	}
	return MI_ERR;
 80021b0:	23fe      	movs	r3, #254	; 0xfe
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3718      	adds	r7, #24
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	20000004 	.word	0x20000004
 80021c0:	0800dc50 	.word	0x0800dc50
 80021c4:	0800dc60 	.word	0x0800dc60

080021c8 <PcdSelect>:
//功    能：选定卡片
//参数说明: pSnr[IN]:卡片序列号，4字节
//返    回: 成功返回MI_OK
/////////////////////////////////////////////////////////////////////
char PcdSelect(unsigned char *pSnr)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b08c      	sub	sp, #48	; 0x30
 80021cc:	af02      	add	r7, sp, #8
 80021ce:	6078      	str	r0, [r7, #4]
    char status;
    unsigned char i;
    unsigned int  unLen;
    unsigned char ucComMF522Buf[MAXRLEN];

    ucComMF522Buf[0] = PICC_ANTICOLL1;
 80021d0:	2393      	movs	r3, #147	; 0x93
 80021d2:	733b      	strb	r3, [r7, #12]
    ucComMF522Buf[1] = 0x70;
 80021d4:	2370      	movs	r3, #112	; 0x70
 80021d6:	737b      	strb	r3, [r7, #13]
    ucComMF522Buf[6] = 0;
 80021d8:	2300      	movs	r3, #0
 80021da:	74bb      	strb	r3, [r7, #18]
    for (i=0; i<4; i++)
 80021dc:	2300      	movs	r3, #0
 80021de:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80021e2:	e019      	b.n	8002218 <PcdSelect+0x50>
    {
    	ucComMF522Buf[i+2] = *(pSnr+i);
 80021e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80021e8:	687a      	ldr	r2, [r7, #4]
 80021ea:	441a      	add	r2, r3
 80021ec:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80021f0:	3302      	adds	r3, #2
 80021f2:	7812      	ldrb	r2, [r2, #0]
 80021f4:	3328      	adds	r3, #40	; 0x28
 80021f6:	443b      	add	r3, r7
 80021f8:	f803 2c1c 	strb.w	r2, [r3, #-28]
    	ucComMF522Buf[6]  ^= *(pSnr+i);
 80021fc:	7cba      	ldrb	r2, [r7, #18]
 80021fe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002202:	6879      	ldr	r1, [r7, #4]
 8002204:	440b      	add	r3, r1
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	4053      	eors	r3, r2
 800220a:	b2db      	uxtb	r3, r3
 800220c:	74bb      	strb	r3, [r7, #18]
    for (i=0; i<4; i++)
 800220e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002212:	3301      	adds	r3, #1
 8002214:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002218:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800221c:	2b03      	cmp	r3, #3
 800221e:	d9e1      	bls.n	80021e4 <PcdSelect+0x1c>
    }
    CalulateCRC(ucComMF522Buf,7,&ucComMF522Buf[7]);
 8002220:	f107 030c 	add.w	r3, r7, #12
 8002224:	1dda      	adds	r2, r3, #7
 8002226:	f107 030c 	add.w	r3, r7, #12
 800222a:	2107      	movs	r1, #7
 800222c:	4618      	mov	r0, r3
 800222e:	f000 f8fd 	bl	800242c <CalulateCRC>

    ClearBitMask(Status2Reg,0x08);//清零MFcryon
 8002232:	2108      	movs	r1, #8
 8002234:	2008      	movs	r0, #8
 8002236:	f7ff fcd9 	bl	8001bec <ClearBitMask>

    status = PcdComMF522(PCD_TRANSCEIVE,ucComMF522Buf,9,ucComMF522Buf,&unLen);
 800223a:	f107 020c 	add.w	r2, r7, #12
 800223e:	f107 010c 	add.w	r1, r7, #12
 8002242:	f107 0320 	add.w	r3, r7, #32
 8002246:	9300      	str	r3, [sp, #0]
 8002248:	4613      	mov	r3, r2
 800224a:	2209      	movs	r2, #9
 800224c:	200c      	movs	r0, #12
 800224e:	f7ff fd5a 	bl	8001d06 <PcdComMF522>
 8002252:	4603      	mov	r3, r0
 8002254:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if ((status == MI_OK) && (unLen == 0x18))
 8002258:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800225c:	2b00      	cmp	r3, #0
 800225e:	d106      	bne.n	800226e <PcdSelect+0xa6>
 8002260:	6a3b      	ldr	r3, [r7, #32]
 8002262:	2b18      	cmp	r3, #24
 8002264:	d103      	bne.n	800226e <PcdSelect+0xa6>
    {   status = MI_OK;  }
 8002266:	2300      	movs	r3, #0
 8002268:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800226c:	e002      	b.n	8002274 <PcdSelect+0xac>
    else
    {   status = MI_ERR;    }
 800226e:	23fe      	movs	r3, #254	; 0xfe
 8002270:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    return status;
 8002274:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002278:	4618      	mov	r0, r3
 800227a:	3728      	adds	r7, #40	; 0x28
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <PcdAuthState>:
////          pSnr[IN]：卡片序列号，4字节
////返    回: 成功返回MI_OK
////******************************************************************/
char PcdAuthState(unsigned char auth_mode,unsigned char addr,
                  unsigned char *pKey,unsigned char *pSnr    )
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b08e      	sub	sp, #56	; 0x38
 8002284:	af02      	add	r7, sp, #8
 8002286:	60ba      	str	r2, [r7, #8]
 8002288:	607b      	str	r3, [r7, #4]
 800228a:	4603      	mov	r3, r0
 800228c:	73fb      	strb	r3, [r7, #15]
 800228e:	460b      	mov	r3, r1
 8002290:	73bb      	strb	r3, [r7, #14]
    char status;
    unsigned int  unLen;
    unsigned char i,ucComMF522Buf[MAXRLEN];

    ucComMF522Buf[0] = auth_mode;//验证A密钥
 8002292:	7bfb      	ldrb	r3, [r7, #15]
 8002294:	753b      	strb	r3, [r7, #20]
    ucComMF522Buf[1] = addr;//addr[IN]：块地址
 8002296:	7bbb      	ldrb	r3, [r7, #14]
 8002298:	757b      	strb	r3, [r7, #21]
    for (i=0; i<6; i++)
 800229a:	2300      	movs	r3, #0
 800229c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80022a0:	e010      	b.n	80022c4 <PcdAuthState+0x44>
    {    ucComMF522Buf[i+2] = *(pKey+i);   }
 80022a2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80022a6:	68ba      	ldr	r2, [r7, #8]
 80022a8:	441a      	add	r2, r3
 80022aa:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80022ae:	3302      	adds	r3, #2
 80022b0:	7812      	ldrb	r2, [r2, #0]
 80022b2:	3330      	adds	r3, #48	; 0x30
 80022b4:	443b      	add	r3, r7
 80022b6:	f803 2c1c 	strb.w	r2, [r3, #-28]
    for (i=0; i<6; i++)
 80022ba:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80022be:	3301      	adds	r3, #1
 80022c0:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80022c4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80022c8:	2b05      	cmp	r3, #5
 80022ca:	d9ea      	bls.n	80022a2 <PcdAuthState+0x22>
    for (i=0; i<6; i++)
 80022cc:	2300      	movs	r3, #0
 80022ce:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80022d2:	e010      	b.n	80022f6 <PcdAuthState+0x76>
    {    ucComMF522Buf[i+8] = *(pSnr+i);   }
 80022d4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80022d8:	687a      	ldr	r2, [r7, #4]
 80022da:	441a      	add	r2, r3
 80022dc:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80022e0:	3308      	adds	r3, #8
 80022e2:	7812      	ldrb	r2, [r2, #0]
 80022e4:	3330      	adds	r3, #48	; 0x30
 80022e6:	443b      	add	r3, r7
 80022e8:	f803 2c1c 	strb.w	r2, [r3, #-28]
    for (i=0; i<6; i++)
 80022ec:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80022f0:	3301      	adds	r3, #1
 80022f2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80022f6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80022fa:	2b05      	cmp	r3, #5
 80022fc:	d9ea      	bls.n	80022d4 <PcdAuthState+0x54>

    status = PcdComMF522(PCD_AUTHENT,ucComMF522Buf,12,ucComMF522Buf,&unLen);
 80022fe:	f107 0214 	add.w	r2, r7, #20
 8002302:	f107 0114 	add.w	r1, r7, #20
 8002306:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800230a:	9300      	str	r3, [sp, #0]
 800230c:	4613      	mov	r3, r2
 800230e:	220c      	movs	r2, #12
 8002310:	200e      	movs	r0, #14
 8002312:	f7ff fcf8 	bl	8001d06 <PcdComMF522>
 8002316:	4603      	mov	r3, r0
 8002318:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if ((status != MI_OK) || (!(ReadRawRC(Status2Reg) & 0x08)))
 800231c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002320:	2b00      	cmp	r3, #0
 8002322:	d107      	bne.n	8002334 <PcdAuthState+0xb4>
 8002324:	2008      	movs	r0, #8
 8002326:	f7ff fbd9 	bl	8001adc <ReadRawRC>
 800232a:	4603      	mov	r3, r0
 800232c:	f003 0308 	and.w	r3, r3, #8
 8002330:	2b00      	cmp	r3, #0
 8002332:	d102      	bne.n	800233a <PcdAuthState+0xba>
    {   status = MI_ERR;   }
 8002334:	23fe      	movs	r3, #254	; 0xfe
 8002336:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    return status;
 800233a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800233e:	4618      	mov	r0, r3
 8002340:	3730      	adds	r7, #48	; 0x30
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}

08002346 <PcdRead>:
////参数说明: addr[IN]：块地址
////          pData[OUT]：读出的数据，16字节
////返    回: 成功返回MI_OK
////******************************************************************/
char PcdRead(unsigned char addr,unsigned char *pData)
{
 8002346:	b580      	push	{r7, lr}
 8002348:	b08c      	sub	sp, #48	; 0x30
 800234a:	af02      	add	r7, sp, #8
 800234c:	4603      	mov	r3, r0
 800234e:	6039      	str	r1, [r7, #0]
 8002350:	71fb      	strb	r3, [r7, #7]
    char status                                          ;
    unsigned int  unLen                                  ;
    unsigned char i,ucComMF522Buf[MAXRLEN]               ;

    ucComMF522Buf[0] = PICC_READ                         ;
 8002352:	2330      	movs	r3, #48	; 0x30
 8002354:	733b      	strb	r3, [r7, #12]
    ucComMF522Buf[1] = addr                              ;
 8002356:	79fb      	ldrb	r3, [r7, #7]
 8002358:	737b      	strb	r3, [r7, #13]
    CalulateCRC(ucComMF522Buf,2,&ucComMF522Buf[2])       ;
 800235a:	f107 030c 	add.w	r3, r7, #12
 800235e:	1c9a      	adds	r2, r3, #2
 8002360:	f107 030c 	add.w	r3, r7, #12
 8002364:	2102      	movs	r1, #2
 8002366:	4618      	mov	r0, r3
 8002368:	f000 f860 	bl	800242c <CalulateCRC>
    status = PcdComMF522(PCD_TRANSCEIVE,ucComMF522Buf,4,
 800236c:	f107 020c 	add.w	r2, r7, #12
 8002370:	f107 010c 	add.w	r1, r7, #12
 8002374:	f107 0320 	add.w	r3, r7, #32
 8002378:	9300      	str	r3, [sp, #0]
 800237a:	4613      	mov	r3, r2
 800237c:	2204      	movs	r2, #4
 800237e:	200c      	movs	r0, #12
 8002380:	f7ff fcc1 	bl	8001d06 <PcdComMF522>
 8002384:	4603      	mov	r3, r0
 8002386:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                         ucComMF522Buf,&unLen           );
    if ((status == MI_OK) && (unLen == 0x90))
 800238a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800238e:	2b00      	cmp	r3, #0
 8002390:	d11b      	bne.n	80023ca <PcdRead+0x84>
 8002392:	6a3b      	ldr	r3, [r7, #32]
 8002394:	2b90      	cmp	r3, #144	; 0x90
 8002396:	d118      	bne.n	80023ca <PcdRead+0x84>
    {
        for (i=0; i<16; i++)
 8002398:	2300      	movs	r3, #0
 800239a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800239e:	e00f      	b.n	80023c0 <PcdRead+0x7a>
            *(pData+i) = ucComMF522Buf[i];
 80023a0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80023a4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80023a8:	6839      	ldr	r1, [r7, #0]
 80023aa:	440b      	add	r3, r1
 80023ac:	3228      	adds	r2, #40	; 0x28
 80023ae:	443a      	add	r2, r7
 80023b0:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
 80023b4:	701a      	strb	r2, [r3, #0]
        for (i=0; i<16; i++)
 80023b6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80023ba:	3301      	adds	r3, #1
 80023bc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80023c0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80023c4:	2b0f      	cmp	r3, #15
 80023c6:	d9eb      	bls.n	80023a0 <PcdRead+0x5a>
    if ((status == MI_OK) && (unLen == 0x90))
 80023c8:	e002      	b.n	80023d0 <PcdRead+0x8a>
    }
    else
      status = MI_ERR;
 80023ca:	23fe      	movs	r3, #254	; 0xfe
 80023cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    return status;
 80023d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3728      	adds	r7, #40	; 0x28
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}

080023dc <Read_Block>:
////参数说明: addr[IN]：块地址
////          pData[OUT]：读出的数据，16字节
////返    回: 成功返回MI_OK
////******************************************************************/
char Read_Block(unsigned char Block,unsigned char *Buf)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b084      	sub	sp, #16
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	4603      	mov	r3, r0
 80023e4:	6039      	str	r1, [r7, #0]
 80023e6:	71fb      	strb	r3, [r7, #7]
  char result                                             ;
  result = PcdAuthState(0x60,Block,Password_Buffer,UID)   ;
 80023e8:	79f9      	ldrb	r1, [r7, #7]
 80023ea:	4b0e      	ldr	r3, [pc, #56]	; (8002424 <Read_Block+0x48>)
 80023ec:	4a0e      	ldr	r2, [pc, #56]	; (8002428 <Read_Block+0x4c>)
 80023ee:	2060      	movs	r0, #96	; 0x60
 80023f0:	f7ff ff46 	bl	8002280 <PcdAuthState>
 80023f4:	4603      	mov	r3, r0
 80023f6:	73fb      	strb	r3, [r7, #15]
  if(result!=MI_OK)
 80023f8:	7bfb      	ldrb	r3, [r7, #15]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d001      	beq.n	8002402 <Read_Block+0x26>
    return result                                         ;
 80023fe:	7bfb      	ldrb	r3, [r7, #15]
 8002400:	e00c      	b.n	800241c <Read_Block+0x40>
  result = PcdRead(Block,Buf)                             ;
 8002402:	79fb      	ldrb	r3, [r7, #7]
 8002404:	6839      	ldr	r1, [r7, #0]
 8002406:	4618      	mov	r0, r3
 8002408:	f7ff ff9d 	bl	8002346 <PcdRead>
 800240c:	4603      	mov	r3, r0
 800240e:	73fb      	strb	r3, [r7, #15]
//  return result; // 2011.01.03

  if(result!=MI_OK)     return   result                   ;
 8002410:	7bfb      	ldrb	r3, [r7, #15]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d001      	beq.n	800241a <Read_Block+0x3e>
 8002416:	7bfb      	ldrb	r3, [r7, #15]
 8002418:	e000      	b.n	800241c <Read_Block+0x40>
//  if(Block!=0x00&&des_on)
//  {
////     Des_Decrypt((char *)Buf    ,KK,(char *)Buf    )       ;
////     Des_Decrypt((char *)&Buf[8],KK,(char *)&Buf[8])       ;
//  }
  return SUCCESS                                          ;
 800241a:	2300      	movs	r3, #0
}
 800241c:	4618      	mov	r0, r3
 800241e:	3710      	adds	r7, #16
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	20000480 	.word	0x20000480
 8002428:	20000008 	.word	0x20000008

0800242c <CalulateCRC>:

//******************************************************************/
//用MF522计算CRC16函数
//******************************************************************/
void CalulateCRC(unsigned char *pIndata,unsigned char len,unsigned char *pOutData)
{
 800242c:	b590      	push	{r4, r7, lr}
 800242e:	b087      	sub	sp, #28
 8002430:	af00      	add	r7, sp, #0
 8002432:	60f8      	str	r0, [r7, #12]
 8002434:	460b      	mov	r3, r1
 8002436:	607a      	str	r2, [r7, #4]
 8002438:	72fb      	strb	r3, [r7, #11]
    unsigned char i,n;
    ClearBitMask(DivIrqReg,0x04);
 800243a:	2104      	movs	r1, #4
 800243c:	2005      	movs	r0, #5
 800243e:	f7ff fbd5 	bl	8001bec <ClearBitMask>
    WriteRawRC(CommandReg,PCD_IDLE);//取消当前命令
 8002442:	2100      	movs	r1, #0
 8002444:	2001      	movs	r0, #1
 8002446:	f7ff fb7f 	bl	8001b48 <WriteRawRC>
    SetBitMask(FIFOLevelReg,0x80);//FlushBuffer 清除ErrReg 的标志位
 800244a:	2180      	movs	r1, #128	; 0x80
 800244c:	200a      	movs	r0, #10
 800244e:	f7ff fbad 	bl	8001bac <SetBitMask>
    for (i=0; i<len; i++)
 8002452:	2300      	movs	r3, #0
 8002454:	75fb      	strb	r3, [r7, #23]
 8002456:	e00a      	b.n	800246e <CalulateCRC+0x42>
    {   WriteRawRC(FIFODataReg, *(pIndata+i));   }
 8002458:	7dfb      	ldrb	r3, [r7, #23]
 800245a:	68fa      	ldr	r2, [r7, #12]
 800245c:	4413      	add	r3, r2
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	4619      	mov	r1, r3
 8002462:	2009      	movs	r0, #9
 8002464:	f7ff fb70 	bl	8001b48 <WriteRawRC>
    for (i=0; i<len; i++)
 8002468:	7dfb      	ldrb	r3, [r7, #23]
 800246a:	3301      	adds	r3, #1
 800246c:	75fb      	strb	r3, [r7, #23]
 800246e:	7dfa      	ldrb	r2, [r7, #23]
 8002470:	7afb      	ldrb	r3, [r7, #11]
 8002472:	429a      	cmp	r2, r3
 8002474:	d3f0      	bcc.n	8002458 <CalulateCRC+0x2c>
    WriteRawRC(CommandReg, PCD_CALCCRC);
 8002476:	2103      	movs	r1, #3
 8002478:	2001      	movs	r0, #1
 800247a:	f7ff fb65 	bl	8001b48 <WriteRawRC>
    i = 0xFF;
 800247e:	23ff      	movs	r3, #255	; 0xff
 8002480:	75fb      	strb	r3, [r7, #23]
    do
    {
        n = ReadRawRC(DivIrqReg);
 8002482:	2005      	movs	r0, #5
 8002484:	f7ff fb2a 	bl	8001adc <ReadRawRC>
 8002488:	4603      	mov	r3, r0
 800248a:	75bb      	strb	r3, [r7, #22]
        i--;
 800248c:	7dfb      	ldrb	r3, [r7, #23]
 800248e:	3b01      	subs	r3, #1
 8002490:	75fb      	strb	r3, [r7, #23]
    }
    while ((i!=0) && !(n&0x04));//当CRCIRq所有数据被处理完毕该位置位
 8002492:	7dfb      	ldrb	r3, [r7, #23]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d004      	beq.n	80024a2 <CalulateCRC+0x76>
 8002498:	7dbb      	ldrb	r3, [r7, #22]
 800249a:	f003 0304 	and.w	r3, r3, #4
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d0ef      	beq.n	8002482 <CalulateCRC+0x56>
    pOutData[0] = ReadRawRC(CRCResultRegL);//显示计算出来的CRC值
 80024a2:	2022      	movs	r0, #34	; 0x22
 80024a4:	f7ff fb1a 	bl	8001adc <ReadRawRC>
 80024a8:	4603      	mov	r3, r0
 80024aa:	461a      	mov	r2, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	701a      	strb	r2, [r3, #0]
    pOutData[1] = ReadRawRC(CRCResultRegM);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	1c5c      	adds	r4, r3, #1
 80024b4:	2021      	movs	r0, #33	; 0x21
 80024b6:	f7ff fb11 	bl	8001adc <ReadRawRC>
 80024ba:	4603      	mov	r3, r0
 80024bc:	7023      	strb	r3, [r4, #0]
}
 80024be:	bf00      	nop
 80024c0:	371c      	adds	r7, #28
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd90      	pop	{r4, r7, pc}
	...

080024c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024cc:	4b08      	ldr	r3, [pc, #32]	; (80024f0 <HAL_Init+0x28>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a07      	ldr	r2, [pc, #28]	; (80024f0 <HAL_Init+0x28>)
 80024d2:	f043 0310 	orr.w	r3, r3, #16
 80024d6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024d8:	2003      	movs	r0, #3
 80024da:	f000 f8f5 	bl	80026c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024de:	200f      	movs	r0, #15
 80024e0:	f7fe ff4e 	bl	8001380 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024e4:	f7fe ff14 	bl	8001310 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024e8:	2300      	movs	r3, #0
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	40022000 	.word	0x40022000

080024f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024f8:	4b05      	ldr	r3, [pc, #20]	; (8002510 <HAL_IncTick+0x1c>)
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	461a      	mov	r2, r3
 80024fe:	4b05      	ldr	r3, [pc, #20]	; (8002514 <HAL_IncTick+0x20>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4413      	add	r3, r2
 8002504:	4a03      	ldr	r2, [pc, #12]	; (8002514 <HAL_IncTick+0x20>)
 8002506:	6013      	str	r3, [r2, #0]
}
 8002508:	bf00      	nop
 800250a:	46bd      	mov	sp, r7
 800250c:	bc80      	pop	{r7}
 800250e:	4770      	bx	lr
 8002510:	20000014 	.word	0x20000014
 8002514:	2000048c 	.word	0x2000048c

08002518 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
  return uwTick;
 800251c:	4b02      	ldr	r3, [pc, #8]	; (8002528 <HAL_GetTick+0x10>)
 800251e:	681b      	ldr	r3, [r3, #0]
}
 8002520:	4618      	mov	r0, r3
 8002522:	46bd      	mov	sp, r7
 8002524:	bc80      	pop	{r7}
 8002526:	4770      	bx	lr
 8002528:	2000048c 	.word	0x2000048c

0800252c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002534:	f7ff fff0 	bl	8002518 <HAL_GetTick>
 8002538:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002544:	d005      	beq.n	8002552 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002546:	4b0a      	ldr	r3, [pc, #40]	; (8002570 <HAL_Delay+0x44>)
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	461a      	mov	r2, r3
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	4413      	add	r3, r2
 8002550:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002552:	bf00      	nop
 8002554:	f7ff ffe0 	bl	8002518 <HAL_GetTick>
 8002558:	4602      	mov	r2, r0
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	1ad3      	subs	r3, r2, r3
 800255e:	68fa      	ldr	r2, [r7, #12]
 8002560:	429a      	cmp	r2, r3
 8002562:	d8f7      	bhi.n	8002554 <HAL_Delay+0x28>
  {
  }
}
 8002564:	bf00      	nop
 8002566:	bf00      	nop
 8002568:	3710      	adds	r7, #16
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	20000014 	.word	0x20000014

08002574 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002574:	b480      	push	{r7}
 8002576:	b085      	sub	sp, #20
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f003 0307 	and.w	r3, r3, #7
 8002582:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002584:	4b0c      	ldr	r3, [pc, #48]	; (80025b8 <__NVIC_SetPriorityGrouping+0x44>)
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800258a:	68ba      	ldr	r2, [r7, #8]
 800258c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002590:	4013      	ands	r3, r2
 8002592:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800259c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025a6:	4a04      	ldr	r2, [pc, #16]	; (80025b8 <__NVIC_SetPriorityGrouping+0x44>)
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	60d3      	str	r3, [r2, #12]
}
 80025ac:	bf00      	nop
 80025ae:	3714      	adds	r7, #20
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bc80      	pop	{r7}
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop
 80025b8:	e000ed00 	.word	0xe000ed00

080025bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025c0:	4b04      	ldr	r3, [pc, #16]	; (80025d4 <__NVIC_GetPriorityGrouping+0x18>)
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	0a1b      	lsrs	r3, r3, #8
 80025c6:	f003 0307 	and.w	r3, r3, #7
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bc80      	pop	{r7}
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	e000ed00 	.word	0xe000ed00

080025d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	4603      	mov	r3, r0
 80025e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	db0b      	blt.n	8002602 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025ea:	79fb      	ldrb	r3, [r7, #7]
 80025ec:	f003 021f 	and.w	r2, r3, #31
 80025f0:	4906      	ldr	r1, [pc, #24]	; (800260c <__NVIC_EnableIRQ+0x34>)
 80025f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f6:	095b      	lsrs	r3, r3, #5
 80025f8:	2001      	movs	r0, #1
 80025fa:	fa00 f202 	lsl.w	r2, r0, r2
 80025fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002602:	bf00      	nop
 8002604:	370c      	adds	r7, #12
 8002606:	46bd      	mov	sp, r7
 8002608:	bc80      	pop	{r7}
 800260a:	4770      	bx	lr
 800260c:	e000e100 	.word	0xe000e100

08002610 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	4603      	mov	r3, r0
 8002618:	6039      	str	r1, [r7, #0]
 800261a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800261c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002620:	2b00      	cmp	r3, #0
 8002622:	db0a      	blt.n	800263a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	b2da      	uxtb	r2, r3
 8002628:	490c      	ldr	r1, [pc, #48]	; (800265c <__NVIC_SetPriority+0x4c>)
 800262a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262e:	0112      	lsls	r2, r2, #4
 8002630:	b2d2      	uxtb	r2, r2
 8002632:	440b      	add	r3, r1
 8002634:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002638:	e00a      	b.n	8002650 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	b2da      	uxtb	r2, r3
 800263e:	4908      	ldr	r1, [pc, #32]	; (8002660 <__NVIC_SetPriority+0x50>)
 8002640:	79fb      	ldrb	r3, [r7, #7]
 8002642:	f003 030f 	and.w	r3, r3, #15
 8002646:	3b04      	subs	r3, #4
 8002648:	0112      	lsls	r2, r2, #4
 800264a:	b2d2      	uxtb	r2, r2
 800264c:	440b      	add	r3, r1
 800264e:	761a      	strb	r2, [r3, #24]
}
 8002650:	bf00      	nop
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	bc80      	pop	{r7}
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop
 800265c:	e000e100 	.word	0xe000e100
 8002660:	e000ed00 	.word	0xe000ed00

08002664 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002664:	b480      	push	{r7}
 8002666:	b089      	sub	sp, #36	; 0x24
 8002668:	af00      	add	r7, sp, #0
 800266a:	60f8      	str	r0, [r7, #12]
 800266c:	60b9      	str	r1, [r7, #8]
 800266e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	f003 0307 	and.w	r3, r3, #7
 8002676:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	f1c3 0307 	rsb	r3, r3, #7
 800267e:	2b04      	cmp	r3, #4
 8002680:	bf28      	it	cs
 8002682:	2304      	movcs	r3, #4
 8002684:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	3304      	adds	r3, #4
 800268a:	2b06      	cmp	r3, #6
 800268c:	d902      	bls.n	8002694 <NVIC_EncodePriority+0x30>
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	3b03      	subs	r3, #3
 8002692:	e000      	b.n	8002696 <NVIC_EncodePriority+0x32>
 8002694:	2300      	movs	r3, #0
 8002696:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002698:	f04f 32ff 	mov.w	r2, #4294967295
 800269c:	69bb      	ldr	r3, [r7, #24]
 800269e:	fa02 f303 	lsl.w	r3, r2, r3
 80026a2:	43da      	mvns	r2, r3
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	401a      	ands	r2, r3
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026ac:	f04f 31ff 	mov.w	r1, #4294967295
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	fa01 f303 	lsl.w	r3, r1, r3
 80026b6:	43d9      	mvns	r1, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026bc:	4313      	orrs	r3, r2
         );
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3724      	adds	r7, #36	; 0x24
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bc80      	pop	{r7}
 80026c6:	4770      	bx	lr

080026c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026d0:	6878      	ldr	r0, [r7, #4]
 80026d2:	f7ff ff4f 	bl	8002574 <__NVIC_SetPriorityGrouping>
}
 80026d6:	bf00      	nop
 80026d8:	3708      	adds	r7, #8
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}

080026de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026de:	b580      	push	{r7, lr}
 80026e0:	b086      	sub	sp, #24
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	4603      	mov	r3, r0
 80026e6:	60b9      	str	r1, [r7, #8]
 80026e8:	607a      	str	r2, [r7, #4]
 80026ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026ec:	2300      	movs	r3, #0
 80026ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026f0:	f7ff ff64 	bl	80025bc <__NVIC_GetPriorityGrouping>
 80026f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026f6:	687a      	ldr	r2, [r7, #4]
 80026f8:	68b9      	ldr	r1, [r7, #8]
 80026fa:	6978      	ldr	r0, [r7, #20]
 80026fc:	f7ff ffb2 	bl	8002664 <NVIC_EncodePriority>
 8002700:	4602      	mov	r2, r0
 8002702:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002706:	4611      	mov	r1, r2
 8002708:	4618      	mov	r0, r3
 800270a:	f7ff ff81 	bl	8002610 <__NVIC_SetPriority>
}
 800270e:	bf00      	nop
 8002710:	3718      	adds	r7, #24
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002716:	b580      	push	{r7, lr}
 8002718:	b082      	sub	sp, #8
 800271a:	af00      	add	r7, sp, #0
 800271c:	4603      	mov	r3, r0
 800271e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002720:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002724:	4618      	mov	r0, r3
 8002726:	f7ff ff57 	bl	80025d8 <__NVIC_EnableIRQ>
}
 800272a:	bf00      	nop
 800272c:	3708      	adds	r7, #8
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}

08002732 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002732:	b480      	push	{r7}
 8002734:	b085      	sub	sp, #20
 8002736:	af00      	add	r7, sp, #0
 8002738:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800273a:	2300      	movs	r3, #0
 800273c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002744:	2b02      	cmp	r3, #2
 8002746:	d008      	beq.n	800275a <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2204      	movs	r2, #4
 800274c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2200      	movs	r2, #0
 8002752:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e020      	b.n	800279c <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f022 020e 	bic.w	r2, r2, #14
 8002768:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f022 0201 	bic.w	r2, r2, #1
 8002778:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002782:	2101      	movs	r1, #1
 8002784:	fa01 f202 	lsl.w	r2, r1, r2
 8002788:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2201      	movs	r2, #1
 800278e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2200      	movs	r2, #0
 8002796:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800279a:	7bfb      	ldrb	r3, [r7, #15]
}
 800279c:	4618      	mov	r0, r3
 800279e:	3714      	adds	r7, #20
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bc80      	pop	{r7}
 80027a4:	4770      	bx	lr
	...

080027a8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027b0:	2300      	movs	r3, #0
 80027b2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80027ba:	2b02      	cmp	r3, #2
 80027bc:	d005      	beq.n	80027ca <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2204      	movs	r2, #4
 80027c2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	73fb      	strb	r3, [r7, #15]
 80027c8:	e051      	b.n	800286e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f022 020e 	bic.w	r2, r2, #14
 80027d8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f022 0201 	bic.w	r2, r2, #1
 80027e8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a22      	ldr	r2, [pc, #136]	; (8002878 <HAL_DMA_Abort_IT+0xd0>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d029      	beq.n	8002848 <HAL_DMA_Abort_IT+0xa0>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a20      	ldr	r2, [pc, #128]	; (800287c <HAL_DMA_Abort_IT+0xd4>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d022      	beq.n	8002844 <HAL_DMA_Abort_IT+0x9c>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a1f      	ldr	r2, [pc, #124]	; (8002880 <HAL_DMA_Abort_IT+0xd8>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d01a      	beq.n	800283e <HAL_DMA_Abort_IT+0x96>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a1d      	ldr	r2, [pc, #116]	; (8002884 <HAL_DMA_Abort_IT+0xdc>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d012      	beq.n	8002838 <HAL_DMA_Abort_IT+0x90>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a1c      	ldr	r2, [pc, #112]	; (8002888 <HAL_DMA_Abort_IT+0xe0>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d00a      	beq.n	8002832 <HAL_DMA_Abort_IT+0x8a>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a1a      	ldr	r2, [pc, #104]	; (800288c <HAL_DMA_Abort_IT+0xe4>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d102      	bne.n	800282c <HAL_DMA_Abort_IT+0x84>
 8002826:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800282a:	e00e      	b.n	800284a <HAL_DMA_Abort_IT+0xa2>
 800282c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002830:	e00b      	b.n	800284a <HAL_DMA_Abort_IT+0xa2>
 8002832:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002836:	e008      	b.n	800284a <HAL_DMA_Abort_IT+0xa2>
 8002838:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800283c:	e005      	b.n	800284a <HAL_DMA_Abort_IT+0xa2>
 800283e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002842:	e002      	b.n	800284a <HAL_DMA_Abort_IT+0xa2>
 8002844:	2310      	movs	r3, #16
 8002846:	e000      	b.n	800284a <HAL_DMA_Abort_IT+0xa2>
 8002848:	2301      	movs	r3, #1
 800284a:	4a11      	ldr	r2, [pc, #68]	; (8002890 <HAL_DMA_Abort_IT+0xe8>)
 800284c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2201      	movs	r2, #1
 8002852:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2200      	movs	r2, #0
 800285a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002862:	2b00      	cmp	r3, #0
 8002864:	d003      	beq.n	800286e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	4798      	blx	r3
    } 
  }
  return status;
 800286e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002870:	4618      	mov	r0, r3
 8002872:	3710      	adds	r7, #16
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}
 8002878:	40020008 	.word	0x40020008
 800287c:	4002001c 	.word	0x4002001c
 8002880:	40020030 	.word	0x40020030
 8002884:	40020044 	.word	0x40020044
 8002888:	40020058 	.word	0x40020058
 800288c:	4002006c 	.word	0x4002006c
 8002890:	40020000 	.word	0x40020000

08002894 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002894:	b480      	push	{r7}
 8002896:	b08b      	sub	sp, #44	; 0x2c
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800289e:	2300      	movs	r3, #0
 80028a0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80028a2:	2300      	movs	r3, #0
 80028a4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028a6:	e169      	b.n	8002b7c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80028a8:	2201      	movs	r2, #1
 80028aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ac:	fa02 f303 	lsl.w	r3, r2, r3
 80028b0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	69fa      	ldr	r2, [r7, #28]
 80028b8:	4013      	ands	r3, r2
 80028ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80028bc:	69ba      	ldr	r2, [r7, #24]
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	429a      	cmp	r2, r3
 80028c2:	f040 8158 	bne.w	8002b76 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	4a9a      	ldr	r2, [pc, #616]	; (8002b34 <HAL_GPIO_Init+0x2a0>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d05e      	beq.n	800298e <HAL_GPIO_Init+0xfa>
 80028d0:	4a98      	ldr	r2, [pc, #608]	; (8002b34 <HAL_GPIO_Init+0x2a0>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d875      	bhi.n	80029c2 <HAL_GPIO_Init+0x12e>
 80028d6:	4a98      	ldr	r2, [pc, #608]	; (8002b38 <HAL_GPIO_Init+0x2a4>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d058      	beq.n	800298e <HAL_GPIO_Init+0xfa>
 80028dc:	4a96      	ldr	r2, [pc, #600]	; (8002b38 <HAL_GPIO_Init+0x2a4>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d86f      	bhi.n	80029c2 <HAL_GPIO_Init+0x12e>
 80028e2:	4a96      	ldr	r2, [pc, #600]	; (8002b3c <HAL_GPIO_Init+0x2a8>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d052      	beq.n	800298e <HAL_GPIO_Init+0xfa>
 80028e8:	4a94      	ldr	r2, [pc, #592]	; (8002b3c <HAL_GPIO_Init+0x2a8>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d869      	bhi.n	80029c2 <HAL_GPIO_Init+0x12e>
 80028ee:	4a94      	ldr	r2, [pc, #592]	; (8002b40 <HAL_GPIO_Init+0x2ac>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d04c      	beq.n	800298e <HAL_GPIO_Init+0xfa>
 80028f4:	4a92      	ldr	r2, [pc, #584]	; (8002b40 <HAL_GPIO_Init+0x2ac>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d863      	bhi.n	80029c2 <HAL_GPIO_Init+0x12e>
 80028fa:	4a92      	ldr	r2, [pc, #584]	; (8002b44 <HAL_GPIO_Init+0x2b0>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d046      	beq.n	800298e <HAL_GPIO_Init+0xfa>
 8002900:	4a90      	ldr	r2, [pc, #576]	; (8002b44 <HAL_GPIO_Init+0x2b0>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d85d      	bhi.n	80029c2 <HAL_GPIO_Init+0x12e>
 8002906:	2b12      	cmp	r3, #18
 8002908:	d82a      	bhi.n	8002960 <HAL_GPIO_Init+0xcc>
 800290a:	2b12      	cmp	r3, #18
 800290c:	d859      	bhi.n	80029c2 <HAL_GPIO_Init+0x12e>
 800290e:	a201      	add	r2, pc, #4	; (adr r2, 8002914 <HAL_GPIO_Init+0x80>)
 8002910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002914:	0800298f 	.word	0x0800298f
 8002918:	08002969 	.word	0x08002969
 800291c:	0800297b 	.word	0x0800297b
 8002920:	080029bd 	.word	0x080029bd
 8002924:	080029c3 	.word	0x080029c3
 8002928:	080029c3 	.word	0x080029c3
 800292c:	080029c3 	.word	0x080029c3
 8002930:	080029c3 	.word	0x080029c3
 8002934:	080029c3 	.word	0x080029c3
 8002938:	080029c3 	.word	0x080029c3
 800293c:	080029c3 	.word	0x080029c3
 8002940:	080029c3 	.word	0x080029c3
 8002944:	080029c3 	.word	0x080029c3
 8002948:	080029c3 	.word	0x080029c3
 800294c:	080029c3 	.word	0x080029c3
 8002950:	080029c3 	.word	0x080029c3
 8002954:	080029c3 	.word	0x080029c3
 8002958:	08002971 	.word	0x08002971
 800295c:	08002985 	.word	0x08002985
 8002960:	4a79      	ldr	r2, [pc, #484]	; (8002b48 <HAL_GPIO_Init+0x2b4>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d013      	beq.n	800298e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002966:	e02c      	b.n	80029c2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	623b      	str	r3, [r7, #32]
          break;
 800296e:	e029      	b.n	80029c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	3304      	adds	r3, #4
 8002976:	623b      	str	r3, [r7, #32]
          break;
 8002978:	e024      	b.n	80029c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	68db      	ldr	r3, [r3, #12]
 800297e:	3308      	adds	r3, #8
 8002980:	623b      	str	r3, [r7, #32]
          break;
 8002982:	e01f      	b.n	80029c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	330c      	adds	r3, #12
 800298a:	623b      	str	r3, [r7, #32]
          break;
 800298c:	e01a      	b.n	80029c4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d102      	bne.n	800299c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002996:	2304      	movs	r3, #4
 8002998:	623b      	str	r3, [r7, #32]
          break;
 800299a:	e013      	b.n	80029c4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d105      	bne.n	80029b0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029a4:	2308      	movs	r3, #8
 80029a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	69fa      	ldr	r2, [r7, #28]
 80029ac:	611a      	str	r2, [r3, #16]
          break;
 80029ae:	e009      	b.n	80029c4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029b0:	2308      	movs	r3, #8
 80029b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	69fa      	ldr	r2, [r7, #28]
 80029b8:	615a      	str	r2, [r3, #20]
          break;
 80029ba:	e003      	b.n	80029c4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80029bc:	2300      	movs	r3, #0
 80029be:	623b      	str	r3, [r7, #32]
          break;
 80029c0:	e000      	b.n	80029c4 <HAL_GPIO_Init+0x130>
          break;
 80029c2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80029c4:	69bb      	ldr	r3, [r7, #24]
 80029c6:	2bff      	cmp	r3, #255	; 0xff
 80029c8:	d801      	bhi.n	80029ce <HAL_GPIO_Init+0x13a>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	e001      	b.n	80029d2 <HAL_GPIO_Init+0x13e>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	3304      	adds	r3, #4
 80029d2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80029d4:	69bb      	ldr	r3, [r7, #24]
 80029d6:	2bff      	cmp	r3, #255	; 0xff
 80029d8:	d802      	bhi.n	80029e0 <HAL_GPIO_Init+0x14c>
 80029da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029dc:	009b      	lsls	r3, r3, #2
 80029de:	e002      	b.n	80029e6 <HAL_GPIO_Init+0x152>
 80029e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e2:	3b08      	subs	r3, #8
 80029e4:	009b      	lsls	r3, r3, #2
 80029e6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	210f      	movs	r1, #15
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	fa01 f303 	lsl.w	r3, r1, r3
 80029f4:	43db      	mvns	r3, r3
 80029f6:	401a      	ands	r2, r3
 80029f8:	6a39      	ldr	r1, [r7, #32]
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002a00:	431a      	orrs	r2, r3
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	f000 80b1 	beq.w	8002b76 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002a14:	4b4d      	ldr	r3, [pc, #308]	; (8002b4c <HAL_GPIO_Init+0x2b8>)
 8002a16:	699b      	ldr	r3, [r3, #24]
 8002a18:	4a4c      	ldr	r2, [pc, #304]	; (8002b4c <HAL_GPIO_Init+0x2b8>)
 8002a1a:	f043 0301 	orr.w	r3, r3, #1
 8002a1e:	6193      	str	r3, [r2, #24]
 8002a20:	4b4a      	ldr	r3, [pc, #296]	; (8002b4c <HAL_GPIO_Init+0x2b8>)
 8002a22:	699b      	ldr	r3, [r3, #24]
 8002a24:	f003 0301 	and.w	r3, r3, #1
 8002a28:	60bb      	str	r3, [r7, #8]
 8002a2a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002a2c:	4a48      	ldr	r2, [pc, #288]	; (8002b50 <HAL_GPIO_Init+0x2bc>)
 8002a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a30:	089b      	lsrs	r3, r3, #2
 8002a32:	3302      	adds	r3, #2
 8002a34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a38:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a3c:	f003 0303 	and.w	r3, r3, #3
 8002a40:	009b      	lsls	r3, r3, #2
 8002a42:	220f      	movs	r2, #15
 8002a44:	fa02 f303 	lsl.w	r3, r2, r3
 8002a48:	43db      	mvns	r3, r3
 8002a4a:	68fa      	ldr	r2, [r7, #12]
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	4a40      	ldr	r2, [pc, #256]	; (8002b54 <HAL_GPIO_Init+0x2c0>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d013      	beq.n	8002a80 <HAL_GPIO_Init+0x1ec>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	4a3f      	ldr	r2, [pc, #252]	; (8002b58 <HAL_GPIO_Init+0x2c4>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d00d      	beq.n	8002a7c <HAL_GPIO_Init+0x1e8>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	4a3e      	ldr	r2, [pc, #248]	; (8002b5c <HAL_GPIO_Init+0x2c8>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d007      	beq.n	8002a78 <HAL_GPIO_Init+0x1e4>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	4a3d      	ldr	r2, [pc, #244]	; (8002b60 <HAL_GPIO_Init+0x2cc>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d101      	bne.n	8002a74 <HAL_GPIO_Init+0x1e0>
 8002a70:	2303      	movs	r3, #3
 8002a72:	e006      	b.n	8002a82 <HAL_GPIO_Init+0x1ee>
 8002a74:	2304      	movs	r3, #4
 8002a76:	e004      	b.n	8002a82 <HAL_GPIO_Init+0x1ee>
 8002a78:	2302      	movs	r3, #2
 8002a7a:	e002      	b.n	8002a82 <HAL_GPIO_Init+0x1ee>
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e000      	b.n	8002a82 <HAL_GPIO_Init+0x1ee>
 8002a80:	2300      	movs	r3, #0
 8002a82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a84:	f002 0203 	and.w	r2, r2, #3
 8002a88:	0092      	lsls	r2, r2, #2
 8002a8a:	4093      	lsls	r3, r2
 8002a8c:	68fa      	ldr	r2, [r7, #12]
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002a92:	492f      	ldr	r1, [pc, #188]	; (8002b50 <HAL_GPIO_Init+0x2bc>)
 8002a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a96:	089b      	lsrs	r3, r3, #2
 8002a98:	3302      	adds	r3, #2
 8002a9a:	68fa      	ldr	r2, [r7, #12]
 8002a9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d006      	beq.n	8002aba <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002aac:	4b2d      	ldr	r3, [pc, #180]	; (8002b64 <HAL_GPIO_Init+0x2d0>)
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	492c      	ldr	r1, [pc, #176]	; (8002b64 <HAL_GPIO_Init+0x2d0>)
 8002ab2:	69bb      	ldr	r3, [r7, #24]
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	600b      	str	r3, [r1, #0]
 8002ab8:	e006      	b.n	8002ac8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002aba:	4b2a      	ldr	r3, [pc, #168]	; (8002b64 <HAL_GPIO_Init+0x2d0>)
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	69bb      	ldr	r3, [r7, #24]
 8002ac0:	43db      	mvns	r3, r3
 8002ac2:	4928      	ldr	r1, [pc, #160]	; (8002b64 <HAL_GPIO_Init+0x2d0>)
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d006      	beq.n	8002ae2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002ad4:	4b23      	ldr	r3, [pc, #140]	; (8002b64 <HAL_GPIO_Init+0x2d0>)
 8002ad6:	685a      	ldr	r2, [r3, #4]
 8002ad8:	4922      	ldr	r1, [pc, #136]	; (8002b64 <HAL_GPIO_Init+0x2d0>)
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	604b      	str	r3, [r1, #4]
 8002ae0:	e006      	b.n	8002af0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002ae2:	4b20      	ldr	r3, [pc, #128]	; (8002b64 <HAL_GPIO_Init+0x2d0>)
 8002ae4:	685a      	ldr	r2, [r3, #4]
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	43db      	mvns	r3, r3
 8002aea:	491e      	ldr	r1, [pc, #120]	; (8002b64 <HAL_GPIO_Init+0x2d0>)
 8002aec:	4013      	ands	r3, r2
 8002aee:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d006      	beq.n	8002b0a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002afc:	4b19      	ldr	r3, [pc, #100]	; (8002b64 <HAL_GPIO_Init+0x2d0>)
 8002afe:	689a      	ldr	r2, [r3, #8]
 8002b00:	4918      	ldr	r1, [pc, #96]	; (8002b64 <HAL_GPIO_Init+0x2d0>)
 8002b02:	69bb      	ldr	r3, [r7, #24]
 8002b04:	4313      	orrs	r3, r2
 8002b06:	608b      	str	r3, [r1, #8]
 8002b08:	e006      	b.n	8002b18 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002b0a:	4b16      	ldr	r3, [pc, #88]	; (8002b64 <HAL_GPIO_Init+0x2d0>)
 8002b0c:	689a      	ldr	r2, [r3, #8]
 8002b0e:	69bb      	ldr	r3, [r7, #24]
 8002b10:	43db      	mvns	r3, r3
 8002b12:	4914      	ldr	r1, [pc, #80]	; (8002b64 <HAL_GPIO_Init+0x2d0>)
 8002b14:	4013      	ands	r3, r2
 8002b16:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d021      	beq.n	8002b68 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002b24:	4b0f      	ldr	r3, [pc, #60]	; (8002b64 <HAL_GPIO_Init+0x2d0>)
 8002b26:	68da      	ldr	r2, [r3, #12]
 8002b28:	490e      	ldr	r1, [pc, #56]	; (8002b64 <HAL_GPIO_Init+0x2d0>)
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	60cb      	str	r3, [r1, #12]
 8002b30:	e021      	b.n	8002b76 <HAL_GPIO_Init+0x2e2>
 8002b32:	bf00      	nop
 8002b34:	10320000 	.word	0x10320000
 8002b38:	10310000 	.word	0x10310000
 8002b3c:	10220000 	.word	0x10220000
 8002b40:	10210000 	.word	0x10210000
 8002b44:	10120000 	.word	0x10120000
 8002b48:	10110000 	.word	0x10110000
 8002b4c:	40021000 	.word	0x40021000
 8002b50:	40010000 	.word	0x40010000
 8002b54:	40010800 	.word	0x40010800
 8002b58:	40010c00 	.word	0x40010c00
 8002b5c:	40011000 	.word	0x40011000
 8002b60:	40011400 	.word	0x40011400
 8002b64:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002b68:	4b0b      	ldr	r3, [pc, #44]	; (8002b98 <HAL_GPIO_Init+0x304>)
 8002b6a:	68da      	ldr	r2, [r3, #12]
 8002b6c:	69bb      	ldr	r3, [r7, #24]
 8002b6e:	43db      	mvns	r3, r3
 8002b70:	4909      	ldr	r1, [pc, #36]	; (8002b98 <HAL_GPIO_Init+0x304>)
 8002b72:	4013      	ands	r3, r2
 8002b74:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b78:	3301      	adds	r3, #1
 8002b7a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b82:	fa22 f303 	lsr.w	r3, r2, r3
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	f47f ae8e 	bne.w	80028a8 <HAL_GPIO_Init+0x14>
  }
}
 8002b8c:	bf00      	nop
 8002b8e:	bf00      	nop
 8002b90:	372c      	adds	r7, #44	; 0x2c
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bc80      	pop	{r7}
 8002b96:	4770      	bx	lr
 8002b98:	40010400 	.word	0x40010400

08002b9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b083      	sub	sp, #12
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
 8002ba4:	460b      	mov	r3, r1
 8002ba6:	807b      	strh	r3, [r7, #2]
 8002ba8:	4613      	mov	r3, r2
 8002baa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002bac:	787b      	ldrb	r3, [r7, #1]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d003      	beq.n	8002bba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bb2:	887a      	ldrh	r2, [r7, #2]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002bb8:	e003      	b.n	8002bc2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002bba:	887b      	ldrh	r3, [r7, #2]
 8002bbc:	041a      	lsls	r2, r3, #16
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	611a      	str	r2, [r3, #16]
}
 8002bc2:	bf00      	nop
 8002bc4:	370c      	adds	r7, #12
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bc80      	pop	{r7}
 8002bca:	4770      	bx	lr

08002bcc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b084      	sub	sp, #16
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d101      	bne.n	8002bde <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e12b      	b.n	8002e36 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d106      	bne.n	8002bf8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2200      	movs	r2, #0
 8002bee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f7fe fa34 	bl	8001060 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2224      	movs	r2, #36	; 0x24
 8002bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f022 0201 	bic.w	r2, r2, #1
 8002c0e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c1e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002c2e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c30:	f000 fffa 	bl	8003c28 <HAL_RCC_GetPCLK1Freq>
 8002c34:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	4a81      	ldr	r2, [pc, #516]	; (8002e40 <HAL_I2C_Init+0x274>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d807      	bhi.n	8002c50 <HAL_I2C_Init+0x84>
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	4a80      	ldr	r2, [pc, #512]	; (8002e44 <HAL_I2C_Init+0x278>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	bf94      	ite	ls
 8002c48:	2301      	movls	r3, #1
 8002c4a:	2300      	movhi	r3, #0
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	e006      	b.n	8002c5e <HAL_I2C_Init+0x92>
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	4a7d      	ldr	r2, [pc, #500]	; (8002e48 <HAL_I2C_Init+0x27c>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	bf94      	ite	ls
 8002c58:	2301      	movls	r3, #1
 8002c5a:	2300      	movhi	r3, #0
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d001      	beq.n	8002c66 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e0e7      	b.n	8002e36 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	4a78      	ldr	r2, [pc, #480]	; (8002e4c <HAL_I2C_Init+0x280>)
 8002c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c6e:	0c9b      	lsrs	r3, r3, #18
 8002c70:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	68ba      	ldr	r2, [r7, #8]
 8002c82:	430a      	orrs	r2, r1
 8002c84:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	6a1b      	ldr	r3, [r3, #32]
 8002c8c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	4a6a      	ldr	r2, [pc, #424]	; (8002e40 <HAL_I2C_Init+0x274>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d802      	bhi.n	8002ca0 <HAL_I2C_Init+0xd4>
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	3301      	adds	r3, #1
 8002c9e:	e009      	b.n	8002cb4 <HAL_I2C_Init+0xe8>
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002ca6:	fb02 f303 	mul.w	r3, r2, r3
 8002caa:	4a69      	ldr	r2, [pc, #420]	; (8002e50 <HAL_I2C_Init+0x284>)
 8002cac:	fba2 2303 	umull	r2, r3, r2, r3
 8002cb0:	099b      	lsrs	r3, r3, #6
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	6812      	ldr	r2, [r2, #0]
 8002cb8:	430b      	orrs	r3, r1
 8002cba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	69db      	ldr	r3, [r3, #28]
 8002cc2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002cc6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	495c      	ldr	r1, [pc, #368]	; (8002e40 <HAL_I2C_Init+0x274>)
 8002cd0:	428b      	cmp	r3, r1
 8002cd2:	d819      	bhi.n	8002d08 <HAL_I2C_Init+0x13c>
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	1e59      	subs	r1, r3, #1
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	005b      	lsls	r3, r3, #1
 8002cde:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ce2:	1c59      	adds	r1, r3, #1
 8002ce4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002ce8:	400b      	ands	r3, r1
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d00a      	beq.n	8002d04 <HAL_I2C_Init+0x138>
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	1e59      	subs	r1, r3, #1
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	005b      	lsls	r3, r3, #1
 8002cf8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d02:	e051      	b.n	8002da8 <HAL_I2C_Init+0x1dc>
 8002d04:	2304      	movs	r3, #4
 8002d06:	e04f      	b.n	8002da8 <HAL_I2C_Init+0x1dc>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d111      	bne.n	8002d34 <HAL_I2C_Init+0x168>
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	1e58      	subs	r0, r3, #1
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6859      	ldr	r1, [r3, #4]
 8002d18:	460b      	mov	r3, r1
 8002d1a:	005b      	lsls	r3, r3, #1
 8002d1c:	440b      	add	r3, r1
 8002d1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d22:	3301      	adds	r3, #1
 8002d24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	bf0c      	ite	eq
 8002d2c:	2301      	moveq	r3, #1
 8002d2e:	2300      	movne	r3, #0
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	e012      	b.n	8002d5a <HAL_I2C_Init+0x18e>
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	1e58      	subs	r0, r3, #1
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6859      	ldr	r1, [r3, #4]
 8002d3c:	460b      	mov	r3, r1
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	440b      	add	r3, r1
 8002d42:	0099      	lsls	r1, r3, #2
 8002d44:	440b      	add	r3, r1
 8002d46:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d4a:	3301      	adds	r3, #1
 8002d4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	bf0c      	ite	eq
 8002d54:	2301      	moveq	r3, #1
 8002d56:	2300      	movne	r3, #0
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d001      	beq.n	8002d62 <HAL_I2C_Init+0x196>
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e022      	b.n	8002da8 <HAL_I2C_Init+0x1dc>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d10e      	bne.n	8002d88 <HAL_I2C_Init+0x1bc>
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	1e58      	subs	r0, r3, #1
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6859      	ldr	r1, [r3, #4]
 8002d72:	460b      	mov	r3, r1
 8002d74:	005b      	lsls	r3, r3, #1
 8002d76:	440b      	add	r3, r1
 8002d78:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d7c:	3301      	adds	r3, #1
 8002d7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d86:	e00f      	b.n	8002da8 <HAL_I2C_Init+0x1dc>
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	1e58      	subs	r0, r3, #1
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6859      	ldr	r1, [r3, #4]
 8002d90:	460b      	mov	r3, r1
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	440b      	add	r3, r1
 8002d96:	0099      	lsls	r1, r3, #2
 8002d98:	440b      	add	r3, r1
 8002d9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d9e:	3301      	adds	r3, #1
 8002da0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002da4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002da8:	6879      	ldr	r1, [r7, #4]
 8002daa:	6809      	ldr	r1, [r1, #0]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	69da      	ldr	r2, [r3, #28]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6a1b      	ldr	r3, [r3, #32]
 8002dc2:	431a      	orrs	r2, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	430a      	orrs	r2, r1
 8002dca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002dd6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	6911      	ldr	r1, [r2, #16]
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	68d2      	ldr	r2, [r2, #12]
 8002de2:	4311      	orrs	r1, r2
 8002de4:	687a      	ldr	r2, [r7, #4]
 8002de6:	6812      	ldr	r2, [r2, #0]
 8002de8:	430b      	orrs	r3, r1
 8002dea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	68db      	ldr	r3, [r3, #12]
 8002df2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	695a      	ldr	r2, [r3, #20]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	699b      	ldr	r3, [r3, #24]
 8002dfe:	431a      	orrs	r2, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	430a      	orrs	r2, r1
 8002e06:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f042 0201 	orr.w	r2, r2, #1
 8002e16:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2220      	movs	r2, #32
 8002e22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002e34:	2300      	movs	r3, #0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3710      	adds	r7, #16
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	000186a0 	.word	0x000186a0
 8002e44:	001e847f 	.word	0x001e847f
 8002e48:	003d08ff 	.word	0x003d08ff
 8002e4c:	431bde83 	.word	0x431bde83
 8002e50:	10624dd3 	.word	0x10624dd3

08002e54 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b088      	sub	sp, #32
 8002e58:	af02      	add	r7, sp, #8
 8002e5a:	60f8      	str	r0, [r7, #12]
 8002e5c:	4608      	mov	r0, r1
 8002e5e:	4611      	mov	r1, r2
 8002e60:	461a      	mov	r2, r3
 8002e62:	4603      	mov	r3, r0
 8002e64:	817b      	strh	r3, [r7, #10]
 8002e66:	460b      	mov	r3, r1
 8002e68:	813b      	strh	r3, [r7, #8]
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e6e:	f7ff fb53 	bl	8002518 <HAL_GetTick>
 8002e72:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	2b20      	cmp	r3, #32
 8002e7e:	f040 80d9 	bne.w	8003034 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	9300      	str	r3, [sp, #0]
 8002e86:	2319      	movs	r3, #25
 8002e88:	2201      	movs	r2, #1
 8002e8a:	496d      	ldr	r1, [pc, #436]	; (8003040 <HAL_I2C_Mem_Write+0x1ec>)
 8002e8c:	68f8      	ldr	r0, [r7, #12]
 8002e8e:	f000 f971 	bl	8003174 <I2C_WaitOnFlagUntilTimeout>
 8002e92:	4603      	mov	r3, r0
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d001      	beq.n	8002e9c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002e98:	2302      	movs	r3, #2
 8002e9a:	e0cc      	b.n	8003036 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	d101      	bne.n	8002eaa <HAL_I2C_Mem_Write+0x56>
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	e0c5      	b.n	8003036 <HAL_I2C_Mem_Write+0x1e2>
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2201      	movs	r2, #1
 8002eae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0301 	and.w	r3, r3, #1
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d007      	beq.n	8002ed0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f042 0201 	orr.w	r2, r2, #1
 8002ece:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ede:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2221      	movs	r2, #33	; 0x21
 8002ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2240      	movs	r2, #64	; 0x40
 8002eec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	6a3a      	ldr	r2, [r7, #32]
 8002efa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002f00:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f06:	b29a      	uxth	r2, r3
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	4a4d      	ldr	r2, [pc, #308]	; (8003044 <HAL_I2C_Mem_Write+0x1f0>)
 8002f10:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f12:	88f8      	ldrh	r0, [r7, #6]
 8002f14:	893a      	ldrh	r2, [r7, #8]
 8002f16:	8979      	ldrh	r1, [r7, #10]
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	9301      	str	r3, [sp, #4]
 8002f1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f1e:	9300      	str	r3, [sp, #0]
 8002f20:	4603      	mov	r3, r0
 8002f22:	68f8      	ldr	r0, [r7, #12]
 8002f24:	f000 f890 	bl	8003048 <I2C_RequestMemoryWrite>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d052      	beq.n	8002fd4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e081      	b.n	8003036 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f32:	697a      	ldr	r2, [r7, #20]
 8002f34:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002f36:	68f8      	ldr	r0, [r7, #12]
 8002f38:	f000 f9f2 	bl	8003320 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d00d      	beq.n	8002f5e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f46:	2b04      	cmp	r3, #4
 8002f48:	d107      	bne.n	8002f5a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f58:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e06b      	b.n	8003036 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f62:	781a      	ldrb	r2, [r3, #0]
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f6e:	1c5a      	adds	r2, r3, #1
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f78:	3b01      	subs	r3, #1
 8002f7a:	b29a      	uxth	r2, r3
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f84:	b29b      	uxth	r3, r3
 8002f86:	3b01      	subs	r3, #1
 8002f88:	b29a      	uxth	r2, r3
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	695b      	ldr	r3, [r3, #20]
 8002f94:	f003 0304 	and.w	r3, r3, #4
 8002f98:	2b04      	cmp	r3, #4
 8002f9a:	d11b      	bne.n	8002fd4 <HAL_I2C_Mem_Write+0x180>
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d017      	beq.n	8002fd4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa8:	781a      	ldrb	r2, [r3, #0]
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb4:	1c5a      	adds	r2, r3, #1
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fbe:	3b01      	subs	r3, #1
 8002fc0:	b29a      	uxth	r2, r3
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	3b01      	subs	r3, #1
 8002fce:	b29a      	uxth	r2, r3
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d1aa      	bne.n	8002f32 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fdc:	697a      	ldr	r2, [r7, #20]
 8002fde:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002fe0:	68f8      	ldr	r0, [r7, #12]
 8002fe2:	f000 f9de 	bl	80033a2 <I2C_WaitOnBTFFlagUntilTimeout>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d00d      	beq.n	8003008 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff0:	2b04      	cmp	r3, #4
 8002ff2:	d107      	bne.n	8003004 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003002:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e016      	b.n	8003036 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003016:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2220      	movs	r2, #32
 800301c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2200      	movs	r2, #0
 8003024:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003030:	2300      	movs	r3, #0
 8003032:	e000      	b.n	8003036 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003034:	2302      	movs	r3, #2
  }
}
 8003036:	4618      	mov	r0, r3
 8003038:	3718      	adds	r7, #24
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	00100002 	.word	0x00100002
 8003044:	ffff0000 	.word	0xffff0000

08003048 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b088      	sub	sp, #32
 800304c:	af02      	add	r7, sp, #8
 800304e:	60f8      	str	r0, [r7, #12]
 8003050:	4608      	mov	r0, r1
 8003052:	4611      	mov	r1, r2
 8003054:	461a      	mov	r2, r3
 8003056:	4603      	mov	r3, r0
 8003058:	817b      	strh	r3, [r7, #10]
 800305a:	460b      	mov	r3, r1
 800305c:	813b      	strh	r3, [r7, #8]
 800305e:	4613      	mov	r3, r2
 8003060:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003070:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003074:	9300      	str	r3, [sp, #0]
 8003076:	6a3b      	ldr	r3, [r7, #32]
 8003078:	2200      	movs	r2, #0
 800307a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800307e:	68f8      	ldr	r0, [r7, #12]
 8003080:	f000 f878 	bl	8003174 <I2C_WaitOnFlagUntilTimeout>
 8003084:	4603      	mov	r3, r0
 8003086:	2b00      	cmp	r3, #0
 8003088:	d00d      	beq.n	80030a6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003094:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003098:	d103      	bne.n	80030a2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80030a0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80030a2:	2303      	movs	r3, #3
 80030a4:	e05f      	b.n	8003166 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80030a6:	897b      	ldrh	r3, [r7, #10]
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	461a      	mov	r2, r3
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80030b4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80030b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b8:	6a3a      	ldr	r2, [r7, #32]
 80030ba:	492d      	ldr	r1, [pc, #180]	; (8003170 <I2C_RequestMemoryWrite+0x128>)
 80030bc:	68f8      	ldr	r0, [r7, #12]
 80030be:	f000 f8b0 	bl	8003222 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d001      	beq.n	80030cc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e04c      	b.n	8003166 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030cc:	2300      	movs	r3, #0
 80030ce:	617b      	str	r3, [r7, #20]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	695b      	ldr	r3, [r3, #20]
 80030d6:	617b      	str	r3, [r7, #20]
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	699b      	ldr	r3, [r3, #24]
 80030de:	617b      	str	r3, [r7, #20]
 80030e0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80030e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030e4:	6a39      	ldr	r1, [r7, #32]
 80030e6:	68f8      	ldr	r0, [r7, #12]
 80030e8:	f000 f91a 	bl	8003320 <I2C_WaitOnTXEFlagUntilTimeout>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d00d      	beq.n	800310e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f6:	2b04      	cmp	r3, #4
 80030f8:	d107      	bne.n	800310a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003108:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e02b      	b.n	8003166 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800310e:	88fb      	ldrh	r3, [r7, #6]
 8003110:	2b01      	cmp	r3, #1
 8003112:	d105      	bne.n	8003120 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003114:	893b      	ldrh	r3, [r7, #8]
 8003116:	b2da      	uxtb	r2, r3
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	611a      	str	r2, [r3, #16]
 800311e:	e021      	b.n	8003164 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003120:	893b      	ldrh	r3, [r7, #8]
 8003122:	0a1b      	lsrs	r3, r3, #8
 8003124:	b29b      	uxth	r3, r3
 8003126:	b2da      	uxtb	r2, r3
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800312e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003130:	6a39      	ldr	r1, [r7, #32]
 8003132:	68f8      	ldr	r0, [r7, #12]
 8003134:	f000 f8f4 	bl	8003320 <I2C_WaitOnTXEFlagUntilTimeout>
 8003138:	4603      	mov	r3, r0
 800313a:	2b00      	cmp	r3, #0
 800313c:	d00d      	beq.n	800315a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003142:	2b04      	cmp	r3, #4
 8003144:	d107      	bne.n	8003156 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003154:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e005      	b.n	8003166 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800315a:	893b      	ldrh	r3, [r7, #8]
 800315c:	b2da      	uxtb	r2, r3
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003164:	2300      	movs	r3, #0
}
 8003166:	4618      	mov	r0, r3
 8003168:	3718      	adds	r7, #24
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	00010002 	.word	0x00010002

08003174 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	60f8      	str	r0, [r7, #12]
 800317c:	60b9      	str	r1, [r7, #8]
 800317e:	603b      	str	r3, [r7, #0]
 8003180:	4613      	mov	r3, r2
 8003182:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003184:	e025      	b.n	80031d2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800318c:	d021      	beq.n	80031d2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800318e:	f7ff f9c3 	bl	8002518 <HAL_GetTick>
 8003192:	4602      	mov	r2, r0
 8003194:	69bb      	ldr	r3, [r7, #24]
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	683a      	ldr	r2, [r7, #0]
 800319a:	429a      	cmp	r2, r3
 800319c:	d302      	bcc.n	80031a4 <I2C_WaitOnFlagUntilTimeout+0x30>
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d116      	bne.n	80031d2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2200      	movs	r2, #0
 80031a8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2220      	movs	r2, #32
 80031ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2200      	movs	r2, #0
 80031b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031be:	f043 0220 	orr.w	r2, r3, #32
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2200      	movs	r2, #0
 80031ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80031ce:	2301      	movs	r3, #1
 80031d0:	e023      	b.n	800321a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	0c1b      	lsrs	r3, r3, #16
 80031d6:	b2db      	uxtb	r3, r3
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d10d      	bne.n	80031f8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	695b      	ldr	r3, [r3, #20]
 80031e2:	43da      	mvns	r2, r3
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	4013      	ands	r3, r2
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	bf0c      	ite	eq
 80031ee:	2301      	moveq	r3, #1
 80031f0:	2300      	movne	r3, #0
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	461a      	mov	r2, r3
 80031f6:	e00c      	b.n	8003212 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	699b      	ldr	r3, [r3, #24]
 80031fe:	43da      	mvns	r2, r3
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	4013      	ands	r3, r2
 8003204:	b29b      	uxth	r3, r3
 8003206:	2b00      	cmp	r3, #0
 8003208:	bf0c      	ite	eq
 800320a:	2301      	moveq	r3, #1
 800320c:	2300      	movne	r3, #0
 800320e:	b2db      	uxtb	r3, r3
 8003210:	461a      	mov	r2, r3
 8003212:	79fb      	ldrb	r3, [r7, #7]
 8003214:	429a      	cmp	r2, r3
 8003216:	d0b6      	beq.n	8003186 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3710      	adds	r7, #16
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}

08003222 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003222:	b580      	push	{r7, lr}
 8003224:	b084      	sub	sp, #16
 8003226:	af00      	add	r7, sp, #0
 8003228:	60f8      	str	r0, [r7, #12]
 800322a:	60b9      	str	r1, [r7, #8]
 800322c:	607a      	str	r2, [r7, #4]
 800322e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003230:	e051      	b.n	80032d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	695b      	ldr	r3, [r3, #20]
 8003238:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800323c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003240:	d123      	bne.n	800328a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003250:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800325a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	2200      	movs	r2, #0
 8003260:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2220      	movs	r2, #32
 8003266:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003276:	f043 0204 	orr.w	r2, r3, #4
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2200      	movs	r2, #0
 8003282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e046      	b.n	8003318 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003290:	d021      	beq.n	80032d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003292:	f7ff f941 	bl	8002518 <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	687a      	ldr	r2, [r7, #4]
 800329e:	429a      	cmp	r2, r3
 80032a0:	d302      	bcc.n	80032a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d116      	bne.n	80032d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2200      	movs	r2, #0
 80032ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	2220      	movs	r2, #32
 80032b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c2:	f043 0220 	orr.w	r2, r3, #32
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2200      	movs	r2, #0
 80032ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	e020      	b.n	8003318 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	0c1b      	lsrs	r3, r3, #16
 80032da:	b2db      	uxtb	r3, r3
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d10c      	bne.n	80032fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	695b      	ldr	r3, [r3, #20]
 80032e6:	43da      	mvns	r2, r3
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	4013      	ands	r3, r2
 80032ec:	b29b      	uxth	r3, r3
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	bf14      	ite	ne
 80032f2:	2301      	movne	r3, #1
 80032f4:	2300      	moveq	r3, #0
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	e00b      	b.n	8003312 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	699b      	ldr	r3, [r3, #24]
 8003300:	43da      	mvns	r2, r3
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	4013      	ands	r3, r2
 8003306:	b29b      	uxth	r3, r3
 8003308:	2b00      	cmp	r3, #0
 800330a:	bf14      	ite	ne
 800330c:	2301      	movne	r3, #1
 800330e:	2300      	moveq	r3, #0
 8003310:	b2db      	uxtb	r3, r3
 8003312:	2b00      	cmp	r3, #0
 8003314:	d18d      	bne.n	8003232 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003316:	2300      	movs	r3, #0
}
 8003318:	4618      	mov	r0, r3
 800331a:	3710      	adds	r7, #16
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}

08003320 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b084      	sub	sp, #16
 8003324:	af00      	add	r7, sp, #0
 8003326:	60f8      	str	r0, [r7, #12]
 8003328:	60b9      	str	r1, [r7, #8]
 800332a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800332c:	e02d      	b.n	800338a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800332e:	68f8      	ldr	r0, [r7, #12]
 8003330:	f000 f878 	bl	8003424 <I2C_IsAcknowledgeFailed>
 8003334:	4603      	mov	r3, r0
 8003336:	2b00      	cmp	r3, #0
 8003338:	d001      	beq.n	800333e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e02d      	b.n	800339a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003344:	d021      	beq.n	800338a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003346:	f7ff f8e7 	bl	8002518 <HAL_GetTick>
 800334a:	4602      	mov	r2, r0
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	1ad3      	subs	r3, r2, r3
 8003350:	68ba      	ldr	r2, [r7, #8]
 8003352:	429a      	cmp	r2, r3
 8003354:	d302      	bcc.n	800335c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d116      	bne.n	800338a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2200      	movs	r2, #0
 8003360:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2220      	movs	r2, #32
 8003366:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2200      	movs	r2, #0
 800336e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003376:	f043 0220 	orr.w	r2, r3, #32
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2200      	movs	r2, #0
 8003382:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e007      	b.n	800339a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	695b      	ldr	r3, [r3, #20]
 8003390:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003394:	2b80      	cmp	r3, #128	; 0x80
 8003396:	d1ca      	bne.n	800332e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003398:	2300      	movs	r3, #0
}
 800339a:	4618      	mov	r0, r3
 800339c:	3710      	adds	r7, #16
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}

080033a2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80033a2:	b580      	push	{r7, lr}
 80033a4:	b084      	sub	sp, #16
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	60f8      	str	r0, [r7, #12]
 80033aa:	60b9      	str	r1, [r7, #8]
 80033ac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80033ae:	e02d      	b.n	800340c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80033b0:	68f8      	ldr	r0, [r7, #12]
 80033b2:	f000 f837 	bl	8003424 <I2C_IsAcknowledgeFailed>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d001      	beq.n	80033c0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	e02d      	b.n	800341c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033c6:	d021      	beq.n	800340c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033c8:	f7ff f8a6 	bl	8002518 <HAL_GetTick>
 80033cc:	4602      	mov	r2, r0
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	68ba      	ldr	r2, [r7, #8]
 80033d4:	429a      	cmp	r2, r3
 80033d6:	d302      	bcc.n	80033de <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d116      	bne.n	800340c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2200      	movs	r2, #0
 80033e2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2220      	movs	r2, #32
 80033e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2200      	movs	r2, #0
 80033f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f8:	f043 0220 	orr.w	r2, r3, #32
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e007      	b.n	800341c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	695b      	ldr	r3, [r3, #20]
 8003412:	f003 0304 	and.w	r3, r3, #4
 8003416:	2b04      	cmp	r3, #4
 8003418:	d1ca      	bne.n	80033b0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800341a:	2300      	movs	r3, #0
}
 800341c:	4618      	mov	r0, r3
 800341e:	3710      	adds	r7, #16
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}

08003424 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	695b      	ldr	r3, [r3, #20]
 8003432:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003436:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800343a:	d11b      	bne.n	8003474 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003444:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2200      	movs	r2, #0
 800344a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2220      	movs	r2, #32
 8003450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2200      	movs	r2, #0
 8003458:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003460:	f043 0204 	orr.w	r2, r3, #4
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2200      	movs	r2, #0
 800346c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	e000      	b.n	8003476 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003474:	2300      	movs	r3, #0
}
 8003476:	4618      	mov	r0, r3
 8003478:	370c      	adds	r7, #12
 800347a:	46bd      	mov	sp, r7
 800347c:	bc80      	pop	{r7}
 800347e:	4770      	bx	lr

08003480 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b086      	sub	sp, #24
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d101      	bne.n	8003492 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e272      	b.n	8003978 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0301 	and.w	r3, r3, #1
 800349a:	2b00      	cmp	r3, #0
 800349c:	f000 8087 	beq.w	80035ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80034a0:	4b92      	ldr	r3, [pc, #584]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	f003 030c 	and.w	r3, r3, #12
 80034a8:	2b04      	cmp	r3, #4
 80034aa:	d00c      	beq.n	80034c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80034ac:	4b8f      	ldr	r3, [pc, #572]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	f003 030c 	and.w	r3, r3, #12
 80034b4:	2b08      	cmp	r3, #8
 80034b6:	d112      	bne.n	80034de <HAL_RCC_OscConfig+0x5e>
 80034b8:	4b8c      	ldr	r3, [pc, #560]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034c4:	d10b      	bne.n	80034de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034c6:	4b89      	ldr	r3, [pc, #548]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d06c      	beq.n	80035ac <HAL_RCC_OscConfig+0x12c>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d168      	bne.n	80035ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e24c      	b.n	8003978 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034e6:	d106      	bne.n	80034f6 <HAL_RCC_OscConfig+0x76>
 80034e8:	4b80      	ldr	r3, [pc, #512]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a7f      	ldr	r2, [pc, #508]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 80034ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034f2:	6013      	str	r3, [r2, #0]
 80034f4:	e02e      	b.n	8003554 <HAL_RCC_OscConfig+0xd4>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d10c      	bne.n	8003518 <HAL_RCC_OscConfig+0x98>
 80034fe:	4b7b      	ldr	r3, [pc, #492]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a7a      	ldr	r2, [pc, #488]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 8003504:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003508:	6013      	str	r3, [r2, #0]
 800350a:	4b78      	ldr	r3, [pc, #480]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a77      	ldr	r2, [pc, #476]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 8003510:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003514:	6013      	str	r3, [r2, #0]
 8003516:	e01d      	b.n	8003554 <HAL_RCC_OscConfig+0xd4>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003520:	d10c      	bne.n	800353c <HAL_RCC_OscConfig+0xbc>
 8003522:	4b72      	ldr	r3, [pc, #456]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a71      	ldr	r2, [pc, #452]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 8003528:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800352c:	6013      	str	r3, [r2, #0]
 800352e:	4b6f      	ldr	r3, [pc, #444]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a6e      	ldr	r2, [pc, #440]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 8003534:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003538:	6013      	str	r3, [r2, #0]
 800353a:	e00b      	b.n	8003554 <HAL_RCC_OscConfig+0xd4>
 800353c:	4b6b      	ldr	r3, [pc, #428]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a6a      	ldr	r2, [pc, #424]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 8003542:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003546:	6013      	str	r3, [r2, #0]
 8003548:	4b68      	ldr	r3, [pc, #416]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a67      	ldr	r2, [pc, #412]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 800354e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003552:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d013      	beq.n	8003584 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800355c:	f7fe ffdc 	bl	8002518 <HAL_GetTick>
 8003560:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003562:	e008      	b.n	8003576 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003564:	f7fe ffd8 	bl	8002518 <HAL_GetTick>
 8003568:	4602      	mov	r2, r0
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	2b64      	cmp	r3, #100	; 0x64
 8003570:	d901      	bls.n	8003576 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e200      	b.n	8003978 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003576:	4b5d      	ldr	r3, [pc, #372]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d0f0      	beq.n	8003564 <HAL_RCC_OscConfig+0xe4>
 8003582:	e014      	b.n	80035ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003584:	f7fe ffc8 	bl	8002518 <HAL_GetTick>
 8003588:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800358a:	e008      	b.n	800359e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800358c:	f7fe ffc4 	bl	8002518 <HAL_GetTick>
 8003590:	4602      	mov	r2, r0
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	1ad3      	subs	r3, r2, r3
 8003596:	2b64      	cmp	r3, #100	; 0x64
 8003598:	d901      	bls.n	800359e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	e1ec      	b.n	8003978 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800359e:	4b53      	ldr	r3, [pc, #332]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d1f0      	bne.n	800358c <HAL_RCC_OscConfig+0x10c>
 80035aa:	e000      	b.n	80035ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f003 0302 	and.w	r3, r3, #2
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d063      	beq.n	8003682 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80035ba:	4b4c      	ldr	r3, [pc, #304]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	f003 030c 	and.w	r3, r3, #12
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d00b      	beq.n	80035de <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80035c6:	4b49      	ldr	r3, [pc, #292]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	f003 030c 	and.w	r3, r3, #12
 80035ce:	2b08      	cmp	r3, #8
 80035d0:	d11c      	bne.n	800360c <HAL_RCC_OscConfig+0x18c>
 80035d2:	4b46      	ldr	r3, [pc, #280]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d116      	bne.n	800360c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035de:	4b43      	ldr	r3, [pc, #268]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 0302 	and.w	r3, r3, #2
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d005      	beq.n	80035f6 <HAL_RCC_OscConfig+0x176>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	691b      	ldr	r3, [r3, #16]
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d001      	beq.n	80035f6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e1c0      	b.n	8003978 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035f6:	4b3d      	ldr	r3, [pc, #244]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	695b      	ldr	r3, [r3, #20]
 8003602:	00db      	lsls	r3, r3, #3
 8003604:	4939      	ldr	r1, [pc, #228]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 8003606:	4313      	orrs	r3, r2
 8003608:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800360a:	e03a      	b.n	8003682 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	691b      	ldr	r3, [r3, #16]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d020      	beq.n	8003656 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003614:	4b36      	ldr	r3, [pc, #216]	; (80036f0 <HAL_RCC_OscConfig+0x270>)
 8003616:	2201      	movs	r2, #1
 8003618:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800361a:	f7fe ff7d 	bl	8002518 <HAL_GetTick>
 800361e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003620:	e008      	b.n	8003634 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003622:	f7fe ff79 	bl	8002518 <HAL_GetTick>
 8003626:	4602      	mov	r2, r0
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	1ad3      	subs	r3, r2, r3
 800362c:	2b02      	cmp	r3, #2
 800362e:	d901      	bls.n	8003634 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003630:	2303      	movs	r3, #3
 8003632:	e1a1      	b.n	8003978 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003634:	4b2d      	ldr	r3, [pc, #180]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0302 	and.w	r3, r3, #2
 800363c:	2b00      	cmp	r3, #0
 800363e:	d0f0      	beq.n	8003622 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003640:	4b2a      	ldr	r3, [pc, #168]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	695b      	ldr	r3, [r3, #20]
 800364c:	00db      	lsls	r3, r3, #3
 800364e:	4927      	ldr	r1, [pc, #156]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 8003650:	4313      	orrs	r3, r2
 8003652:	600b      	str	r3, [r1, #0]
 8003654:	e015      	b.n	8003682 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003656:	4b26      	ldr	r3, [pc, #152]	; (80036f0 <HAL_RCC_OscConfig+0x270>)
 8003658:	2200      	movs	r2, #0
 800365a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800365c:	f7fe ff5c 	bl	8002518 <HAL_GetTick>
 8003660:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003662:	e008      	b.n	8003676 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003664:	f7fe ff58 	bl	8002518 <HAL_GetTick>
 8003668:	4602      	mov	r2, r0
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	2b02      	cmp	r3, #2
 8003670:	d901      	bls.n	8003676 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003672:	2303      	movs	r3, #3
 8003674:	e180      	b.n	8003978 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003676:	4b1d      	ldr	r3, [pc, #116]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 0302 	and.w	r3, r3, #2
 800367e:	2b00      	cmp	r3, #0
 8003680:	d1f0      	bne.n	8003664 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 0308 	and.w	r3, r3, #8
 800368a:	2b00      	cmp	r3, #0
 800368c:	d03a      	beq.n	8003704 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	699b      	ldr	r3, [r3, #24]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d019      	beq.n	80036ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003696:	4b17      	ldr	r3, [pc, #92]	; (80036f4 <HAL_RCC_OscConfig+0x274>)
 8003698:	2201      	movs	r2, #1
 800369a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800369c:	f7fe ff3c 	bl	8002518 <HAL_GetTick>
 80036a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036a2:	e008      	b.n	80036b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036a4:	f7fe ff38 	bl	8002518 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d901      	bls.n	80036b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e160      	b.n	8003978 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036b6:	4b0d      	ldr	r3, [pc, #52]	; (80036ec <HAL_RCC_OscConfig+0x26c>)
 80036b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ba:	f003 0302 	and.w	r3, r3, #2
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d0f0      	beq.n	80036a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80036c2:	2001      	movs	r0, #1
 80036c4:	f000 fb08 	bl	8003cd8 <RCC_Delay>
 80036c8:	e01c      	b.n	8003704 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036ca:	4b0a      	ldr	r3, [pc, #40]	; (80036f4 <HAL_RCC_OscConfig+0x274>)
 80036cc:	2200      	movs	r2, #0
 80036ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036d0:	f7fe ff22 	bl	8002518 <HAL_GetTick>
 80036d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036d6:	e00f      	b.n	80036f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036d8:	f7fe ff1e 	bl	8002518 <HAL_GetTick>
 80036dc:	4602      	mov	r2, r0
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	1ad3      	subs	r3, r2, r3
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d908      	bls.n	80036f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e146      	b.n	8003978 <HAL_RCC_OscConfig+0x4f8>
 80036ea:	bf00      	nop
 80036ec:	40021000 	.word	0x40021000
 80036f0:	42420000 	.word	0x42420000
 80036f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036f8:	4b92      	ldr	r3, [pc, #584]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 80036fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036fc:	f003 0302 	and.w	r3, r3, #2
 8003700:	2b00      	cmp	r3, #0
 8003702:	d1e9      	bne.n	80036d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 0304 	and.w	r3, r3, #4
 800370c:	2b00      	cmp	r3, #0
 800370e:	f000 80a6 	beq.w	800385e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003712:	2300      	movs	r3, #0
 8003714:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003716:	4b8b      	ldr	r3, [pc, #556]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 8003718:	69db      	ldr	r3, [r3, #28]
 800371a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800371e:	2b00      	cmp	r3, #0
 8003720:	d10d      	bne.n	800373e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003722:	4b88      	ldr	r3, [pc, #544]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 8003724:	69db      	ldr	r3, [r3, #28]
 8003726:	4a87      	ldr	r2, [pc, #540]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 8003728:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800372c:	61d3      	str	r3, [r2, #28]
 800372e:	4b85      	ldr	r3, [pc, #532]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 8003730:	69db      	ldr	r3, [r3, #28]
 8003732:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003736:	60bb      	str	r3, [r7, #8]
 8003738:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800373a:	2301      	movs	r3, #1
 800373c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800373e:	4b82      	ldr	r3, [pc, #520]	; (8003948 <HAL_RCC_OscConfig+0x4c8>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003746:	2b00      	cmp	r3, #0
 8003748:	d118      	bne.n	800377c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800374a:	4b7f      	ldr	r3, [pc, #508]	; (8003948 <HAL_RCC_OscConfig+0x4c8>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a7e      	ldr	r2, [pc, #504]	; (8003948 <HAL_RCC_OscConfig+0x4c8>)
 8003750:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003754:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003756:	f7fe fedf 	bl	8002518 <HAL_GetTick>
 800375a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800375c:	e008      	b.n	8003770 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800375e:	f7fe fedb 	bl	8002518 <HAL_GetTick>
 8003762:	4602      	mov	r2, r0
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	1ad3      	subs	r3, r2, r3
 8003768:	2b64      	cmp	r3, #100	; 0x64
 800376a:	d901      	bls.n	8003770 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800376c:	2303      	movs	r3, #3
 800376e:	e103      	b.n	8003978 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003770:	4b75      	ldr	r3, [pc, #468]	; (8003948 <HAL_RCC_OscConfig+0x4c8>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003778:	2b00      	cmp	r3, #0
 800377a:	d0f0      	beq.n	800375e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	68db      	ldr	r3, [r3, #12]
 8003780:	2b01      	cmp	r3, #1
 8003782:	d106      	bne.n	8003792 <HAL_RCC_OscConfig+0x312>
 8003784:	4b6f      	ldr	r3, [pc, #444]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 8003786:	6a1b      	ldr	r3, [r3, #32]
 8003788:	4a6e      	ldr	r2, [pc, #440]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 800378a:	f043 0301 	orr.w	r3, r3, #1
 800378e:	6213      	str	r3, [r2, #32]
 8003790:	e02d      	b.n	80037ee <HAL_RCC_OscConfig+0x36e>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	68db      	ldr	r3, [r3, #12]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d10c      	bne.n	80037b4 <HAL_RCC_OscConfig+0x334>
 800379a:	4b6a      	ldr	r3, [pc, #424]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 800379c:	6a1b      	ldr	r3, [r3, #32]
 800379e:	4a69      	ldr	r2, [pc, #420]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 80037a0:	f023 0301 	bic.w	r3, r3, #1
 80037a4:	6213      	str	r3, [r2, #32]
 80037a6:	4b67      	ldr	r3, [pc, #412]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 80037a8:	6a1b      	ldr	r3, [r3, #32]
 80037aa:	4a66      	ldr	r2, [pc, #408]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 80037ac:	f023 0304 	bic.w	r3, r3, #4
 80037b0:	6213      	str	r3, [r2, #32]
 80037b2:	e01c      	b.n	80037ee <HAL_RCC_OscConfig+0x36e>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	2b05      	cmp	r3, #5
 80037ba:	d10c      	bne.n	80037d6 <HAL_RCC_OscConfig+0x356>
 80037bc:	4b61      	ldr	r3, [pc, #388]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 80037be:	6a1b      	ldr	r3, [r3, #32]
 80037c0:	4a60      	ldr	r2, [pc, #384]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 80037c2:	f043 0304 	orr.w	r3, r3, #4
 80037c6:	6213      	str	r3, [r2, #32]
 80037c8:	4b5e      	ldr	r3, [pc, #376]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 80037ca:	6a1b      	ldr	r3, [r3, #32]
 80037cc:	4a5d      	ldr	r2, [pc, #372]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 80037ce:	f043 0301 	orr.w	r3, r3, #1
 80037d2:	6213      	str	r3, [r2, #32]
 80037d4:	e00b      	b.n	80037ee <HAL_RCC_OscConfig+0x36e>
 80037d6:	4b5b      	ldr	r3, [pc, #364]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 80037d8:	6a1b      	ldr	r3, [r3, #32]
 80037da:	4a5a      	ldr	r2, [pc, #360]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 80037dc:	f023 0301 	bic.w	r3, r3, #1
 80037e0:	6213      	str	r3, [r2, #32]
 80037e2:	4b58      	ldr	r3, [pc, #352]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 80037e4:	6a1b      	ldr	r3, [r3, #32]
 80037e6:	4a57      	ldr	r2, [pc, #348]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 80037e8:	f023 0304 	bic.w	r3, r3, #4
 80037ec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	68db      	ldr	r3, [r3, #12]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d015      	beq.n	8003822 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037f6:	f7fe fe8f 	bl	8002518 <HAL_GetTick>
 80037fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037fc:	e00a      	b.n	8003814 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037fe:	f7fe fe8b 	bl	8002518 <HAL_GetTick>
 8003802:	4602      	mov	r2, r0
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	1ad3      	subs	r3, r2, r3
 8003808:	f241 3288 	movw	r2, #5000	; 0x1388
 800380c:	4293      	cmp	r3, r2
 800380e:	d901      	bls.n	8003814 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003810:	2303      	movs	r3, #3
 8003812:	e0b1      	b.n	8003978 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003814:	4b4b      	ldr	r3, [pc, #300]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 8003816:	6a1b      	ldr	r3, [r3, #32]
 8003818:	f003 0302 	and.w	r3, r3, #2
 800381c:	2b00      	cmp	r3, #0
 800381e:	d0ee      	beq.n	80037fe <HAL_RCC_OscConfig+0x37e>
 8003820:	e014      	b.n	800384c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003822:	f7fe fe79 	bl	8002518 <HAL_GetTick>
 8003826:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003828:	e00a      	b.n	8003840 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800382a:	f7fe fe75 	bl	8002518 <HAL_GetTick>
 800382e:	4602      	mov	r2, r0
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	f241 3288 	movw	r2, #5000	; 0x1388
 8003838:	4293      	cmp	r3, r2
 800383a:	d901      	bls.n	8003840 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800383c:	2303      	movs	r3, #3
 800383e:	e09b      	b.n	8003978 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003840:	4b40      	ldr	r3, [pc, #256]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 8003842:	6a1b      	ldr	r3, [r3, #32]
 8003844:	f003 0302 	and.w	r3, r3, #2
 8003848:	2b00      	cmp	r3, #0
 800384a:	d1ee      	bne.n	800382a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800384c:	7dfb      	ldrb	r3, [r7, #23]
 800384e:	2b01      	cmp	r3, #1
 8003850:	d105      	bne.n	800385e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003852:	4b3c      	ldr	r3, [pc, #240]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 8003854:	69db      	ldr	r3, [r3, #28]
 8003856:	4a3b      	ldr	r2, [pc, #236]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 8003858:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800385c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	69db      	ldr	r3, [r3, #28]
 8003862:	2b00      	cmp	r3, #0
 8003864:	f000 8087 	beq.w	8003976 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003868:	4b36      	ldr	r3, [pc, #216]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f003 030c 	and.w	r3, r3, #12
 8003870:	2b08      	cmp	r3, #8
 8003872:	d061      	beq.n	8003938 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	69db      	ldr	r3, [r3, #28]
 8003878:	2b02      	cmp	r3, #2
 800387a:	d146      	bne.n	800390a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800387c:	4b33      	ldr	r3, [pc, #204]	; (800394c <HAL_RCC_OscConfig+0x4cc>)
 800387e:	2200      	movs	r2, #0
 8003880:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003882:	f7fe fe49 	bl	8002518 <HAL_GetTick>
 8003886:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003888:	e008      	b.n	800389c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800388a:	f7fe fe45 	bl	8002518 <HAL_GetTick>
 800388e:	4602      	mov	r2, r0
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	1ad3      	subs	r3, r2, r3
 8003894:	2b02      	cmp	r3, #2
 8003896:	d901      	bls.n	800389c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003898:	2303      	movs	r3, #3
 800389a:	e06d      	b.n	8003978 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800389c:	4b29      	ldr	r3, [pc, #164]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d1f0      	bne.n	800388a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6a1b      	ldr	r3, [r3, #32]
 80038ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038b0:	d108      	bne.n	80038c4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80038b2:	4b24      	ldr	r3, [pc, #144]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	4921      	ldr	r1, [pc, #132]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 80038c0:	4313      	orrs	r3, r2
 80038c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038c4:	4b1f      	ldr	r3, [pc, #124]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6a19      	ldr	r1, [r3, #32]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d4:	430b      	orrs	r3, r1
 80038d6:	491b      	ldr	r1, [pc, #108]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 80038d8:	4313      	orrs	r3, r2
 80038da:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038dc:	4b1b      	ldr	r3, [pc, #108]	; (800394c <HAL_RCC_OscConfig+0x4cc>)
 80038de:	2201      	movs	r2, #1
 80038e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038e2:	f7fe fe19 	bl	8002518 <HAL_GetTick>
 80038e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80038e8:	e008      	b.n	80038fc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038ea:	f7fe fe15 	bl	8002518 <HAL_GetTick>
 80038ee:	4602      	mov	r2, r0
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	1ad3      	subs	r3, r2, r3
 80038f4:	2b02      	cmp	r3, #2
 80038f6:	d901      	bls.n	80038fc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80038f8:	2303      	movs	r3, #3
 80038fa:	e03d      	b.n	8003978 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80038fc:	4b11      	ldr	r3, [pc, #68]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003904:	2b00      	cmp	r3, #0
 8003906:	d0f0      	beq.n	80038ea <HAL_RCC_OscConfig+0x46a>
 8003908:	e035      	b.n	8003976 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800390a:	4b10      	ldr	r3, [pc, #64]	; (800394c <HAL_RCC_OscConfig+0x4cc>)
 800390c:	2200      	movs	r2, #0
 800390e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003910:	f7fe fe02 	bl	8002518 <HAL_GetTick>
 8003914:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003916:	e008      	b.n	800392a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003918:	f7fe fdfe 	bl	8002518 <HAL_GetTick>
 800391c:	4602      	mov	r2, r0
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	1ad3      	subs	r3, r2, r3
 8003922:	2b02      	cmp	r3, #2
 8003924:	d901      	bls.n	800392a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003926:	2303      	movs	r3, #3
 8003928:	e026      	b.n	8003978 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800392a:	4b06      	ldr	r3, [pc, #24]	; (8003944 <HAL_RCC_OscConfig+0x4c4>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003932:	2b00      	cmp	r3, #0
 8003934:	d1f0      	bne.n	8003918 <HAL_RCC_OscConfig+0x498>
 8003936:	e01e      	b.n	8003976 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	69db      	ldr	r3, [r3, #28]
 800393c:	2b01      	cmp	r3, #1
 800393e:	d107      	bne.n	8003950 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e019      	b.n	8003978 <HAL_RCC_OscConfig+0x4f8>
 8003944:	40021000 	.word	0x40021000
 8003948:	40007000 	.word	0x40007000
 800394c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003950:	4b0b      	ldr	r3, [pc, #44]	; (8003980 <HAL_RCC_OscConfig+0x500>)
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6a1b      	ldr	r3, [r3, #32]
 8003960:	429a      	cmp	r2, r3
 8003962:	d106      	bne.n	8003972 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800396e:	429a      	cmp	r2, r3
 8003970:	d001      	beq.n	8003976 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e000      	b.n	8003978 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003976:	2300      	movs	r3, #0
}
 8003978:	4618      	mov	r0, r3
 800397a:	3718      	adds	r7, #24
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}
 8003980:	40021000 	.word	0x40021000

08003984 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b084      	sub	sp, #16
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d101      	bne.n	8003998 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	e0d0      	b.n	8003b3a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003998:	4b6a      	ldr	r3, [pc, #424]	; (8003b44 <HAL_RCC_ClockConfig+0x1c0>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f003 0307 	and.w	r3, r3, #7
 80039a0:	683a      	ldr	r2, [r7, #0]
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d910      	bls.n	80039c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039a6:	4b67      	ldr	r3, [pc, #412]	; (8003b44 <HAL_RCC_ClockConfig+0x1c0>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f023 0207 	bic.w	r2, r3, #7
 80039ae:	4965      	ldr	r1, [pc, #404]	; (8003b44 <HAL_RCC_ClockConfig+0x1c0>)
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039b6:	4b63      	ldr	r3, [pc, #396]	; (8003b44 <HAL_RCC_ClockConfig+0x1c0>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0307 	and.w	r3, r3, #7
 80039be:	683a      	ldr	r2, [r7, #0]
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d001      	beq.n	80039c8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	e0b8      	b.n	8003b3a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0302 	and.w	r3, r3, #2
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d020      	beq.n	8003a16 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0304 	and.w	r3, r3, #4
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d005      	beq.n	80039ec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039e0:	4b59      	ldr	r3, [pc, #356]	; (8003b48 <HAL_RCC_ClockConfig+0x1c4>)
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	4a58      	ldr	r2, [pc, #352]	; (8003b48 <HAL_RCC_ClockConfig+0x1c4>)
 80039e6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80039ea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 0308 	and.w	r3, r3, #8
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d005      	beq.n	8003a04 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80039f8:	4b53      	ldr	r3, [pc, #332]	; (8003b48 <HAL_RCC_ClockConfig+0x1c4>)
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	4a52      	ldr	r2, [pc, #328]	; (8003b48 <HAL_RCC_ClockConfig+0x1c4>)
 80039fe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003a02:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a04:	4b50      	ldr	r3, [pc, #320]	; (8003b48 <HAL_RCC_ClockConfig+0x1c4>)
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	494d      	ldr	r1, [pc, #308]	; (8003b48 <HAL_RCC_ClockConfig+0x1c4>)
 8003a12:	4313      	orrs	r3, r2
 8003a14:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f003 0301 	and.w	r3, r3, #1
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d040      	beq.n	8003aa4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d107      	bne.n	8003a3a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a2a:	4b47      	ldr	r3, [pc, #284]	; (8003b48 <HAL_RCC_ClockConfig+0x1c4>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d115      	bne.n	8003a62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e07f      	b.n	8003b3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	2b02      	cmp	r3, #2
 8003a40:	d107      	bne.n	8003a52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a42:	4b41      	ldr	r3, [pc, #260]	; (8003b48 <HAL_RCC_ClockConfig+0x1c4>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d109      	bne.n	8003a62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e073      	b.n	8003b3a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a52:	4b3d      	ldr	r3, [pc, #244]	; (8003b48 <HAL_RCC_ClockConfig+0x1c4>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0302 	and.w	r3, r3, #2
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d101      	bne.n	8003a62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e06b      	b.n	8003b3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a62:	4b39      	ldr	r3, [pc, #228]	; (8003b48 <HAL_RCC_ClockConfig+0x1c4>)
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	f023 0203 	bic.w	r2, r3, #3
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	4936      	ldr	r1, [pc, #216]	; (8003b48 <HAL_RCC_ClockConfig+0x1c4>)
 8003a70:	4313      	orrs	r3, r2
 8003a72:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a74:	f7fe fd50 	bl	8002518 <HAL_GetTick>
 8003a78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a7a:	e00a      	b.n	8003a92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a7c:	f7fe fd4c 	bl	8002518 <HAL_GetTick>
 8003a80:	4602      	mov	r2, r0
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d901      	bls.n	8003a92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a8e:	2303      	movs	r3, #3
 8003a90:	e053      	b.n	8003b3a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a92:	4b2d      	ldr	r3, [pc, #180]	; (8003b48 <HAL_RCC_ClockConfig+0x1c4>)
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	f003 020c 	and.w	r2, r3, #12
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d1eb      	bne.n	8003a7c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003aa4:	4b27      	ldr	r3, [pc, #156]	; (8003b44 <HAL_RCC_ClockConfig+0x1c0>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 0307 	and.w	r3, r3, #7
 8003aac:	683a      	ldr	r2, [r7, #0]
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d210      	bcs.n	8003ad4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ab2:	4b24      	ldr	r3, [pc, #144]	; (8003b44 <HAL_RCC_ClockConfig+0x1c0>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f023 0207 	bic.w	r2, r3, #7
 8003aba:	4922      	ldr	r1, [pc, #136]	; (8003b44 <HAL_RCC_ClockConfig+0x1c0>)
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ac2:	4b20      	ldr	r3, [pc, #128]	; (8003b44 <HAL_RCC_ClockConfig+0x1c0>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0307 	and.w	r3, r3, #7
 8003aca:	683a      	ldr	r2, [r7, #0]
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d001      	beq.n	8003ad4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e032      	b.n	8003b3a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 0304 	and.w	r3, r3, #4
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d008      	beq.n	8003af2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ae0:	4b19      	ldr	r3, [pc, #100]	; (8003b48 <HAL_RCC_ClockConfig+0x1c4>)
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	4916      	ldr	r1, [pc, #88]	; (8003b48 <HAL_RCC_ClockConfig+0x1c4>)
 8003aee:	4313      	orrs	r3, r2
 8003af0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 0308 	and.w	r3, r3, #8
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d009      	beq.n	8003b12 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003afe:	4b12      	ldr	r3, [pc, #72]	; (8003b48 <HAL_RCC_ClockConfig+0x1c4>)
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	691b      	ldr	r3, [r3, #16]
 8003b0a:	00db      	lsls	r3, r3, #3
 8003b0c:	490e      	ldr	r1, [pc, #56]	; (8003b48 <HAL_RCC_ClockConfig+0x1c4>)
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b12:	f000 f821 	bl	8003b58 <HAL_RCC_GetSysClockFreq>
 8003b16:	4602      	mov	r2, r0
 8003b18:	4b0b      	ldr	r3, [pc, #44]	; (8003b48 <HAL_RCC_ClockConfig+0x1c4>)
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	091b      	lsrs	r3, r3, #4
 8003b1e:	f003 030f 	and.w	r3, r3, #15
 8003b22:	490a      	ldr	r1, [pc, #40]	; (8003b4c <HAL_RCC_ClockConfig+0x1c8>)
 8003b24:	5ccb      	ldrb	r3, [r1, r3]
 8003b26:	fa22 f303 	lsr.w	r3, r2, r3
 8003b2a:	4a09      	ldr	r2, [pc, #36]	; (8003b50 <HAL_RCC_ClockConfig+0x1cc>)
 8003b2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003b2e:	4b09      	ldr	r3, [pc, #36]	; (8003b54 <HAL_RCC_ClockConfig+0x1d0>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4618      	mov	r0, r3
 8003b34:	f7fd fc24 	bl	8001380 <HAL_InitTick>

  return HAL_OK;
 8003b38:	2300      	movs	r3, #0
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3710      	adds	r7, #16
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}
 8003b42:	bf00      	nop
 8003b44:	40022000 	.word	0x40022000
 8003b48:	40021000 	.word	0x40021000
 8003b4c:	0800dd34 	.word	0x0800dd34
 8003b50:	20000000 	.word	0x20000000
 8003b54:	20000010 	.word	0x20000010

08003b58 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b58:	b490      	push	{r4, r7}
 8003b5a:	b08a      	sub	sp, #40	; 0x28
 8003b5c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003b5e:	4b29      	ldr	r3, [pc, #164]	; (8003c04 <HAL_RCC_GetSysClockFreq+0xac>)
 8003b60:	1d3c      	adds	r4, r7, #4
 8003b62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b64:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003b68:	f240 2301 	movw	r3, #513	; 0x201
 8003b6c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	61fb      	str	r3, [r7, #28]
 8003b72:	2300      	movs	r3, #0
 8003b74:	61bb      	str	r3, [r7, #24]
 8003b76:	2300      	movs	r3, #0
 8003b78:	627b      	str	r3, [r7, #36]	; 0x24
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003b82:	4b21      	ldr	r3, [pc, #132]	; (8003c08 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	f003 030c 	and.w	r3, r3, #12
 8003b8e:	2b04      	cmp	r3, #4
 8003b90:	d002      	beq.n	8003b98 <HAL_RCC_GetSysClockFreq+0x40>
 8003b92:	2b08      	cmp	r3, #8
 8003b94:	d003      	beq.n	8003b9e <HAL_RCC_GetSysClockFreq+0x46>
 8003b96:	e02b      	b.n	8003bf0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003b98:	4b1c      	ldr	r3, [pc, #112]	; (8003c0c <HAL_RCC_GetSysClockFreq+0xb4>)
 8003b9a:	623b      	str	r3, [r7, #32]
      break;
 8003b9c:	e02b      	b.n	8003bf6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003b9e:	69fb      	ldr	r3, [r7, #28]
 8003ba0:	0c9b      	lsrs	r3, r3, #18
 8003ba2:	f003 030f 	and.w	r3, r3, #15
 8003ba6:	3328      	adds	r3, #40	; 0x28
 8003ba8:	443b      	add	r3, r7
 8003baa:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003bae:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d012      	beq.n	8003be0 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003bba:	4b13      	ldr	r3, [pc, #76]	; (8003c08 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	0c5b      	lsrs	r3, r3, #17
 8003bc0:	f003 0301 	and.w	r3, r3, #1
 8003bc4:	3328      	adds	r3, #40	; 0x28
 8003bc6:	443b      	add	r3, r7
 8003bc8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003bcc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	4a0e      	ldr	r2, [pc, #56]	; (8003c0c <HAL_RCC_GetSysClockFreq+0xb4>)
 8003bd2:	fb03 f202 	mul.w	r2, r3, r2
 8003bd6:	69bb      	ldr	r3, [r7, #24]
 8003bd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bdc:	627b      	str	r3, [r7, #36]	; 0x24
 8003bde:	e004      	b.n	8003bea <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	4a0b      	ldr	r2, [pc, #44]	; (8003c10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003be4:	fb02 f303 	mul.w	r3, r2, r3
 8003be8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bec:	623b      	str	r3, [r7, #32]
      break;
 8003bee:	e002      	b.n	8003bf6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003bf0:	4b06      	ldr	r3, [pc, #24]	; (8003c0c <HAL_RCC_GetSysClockFreq+0xb4>)
 8003bf2:	623b      	str	r3, [r7, #32]
      break;
 8003bf4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003bf6:	6a3b      	ldr	r3, [r7, #32]
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3728      	adds	r7, #40	; 0x28
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bc90      	pop	{r4, r7}
 8003c00:	4770      	bx	lr
 8003c02:	bf00      	nop
 8003c04:	0800dc7c 	.word	0x0800dc7c
 8003c08:	40021000 	.word	0x40021000
 8003c0c:	007a1200 	.word	0x007a1200
 8003c10:	003d0900 	.word	0x003d0900

08003c14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c14:	b480      	push	{r7}
 8003c16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c18:	4b02      	ldr	r3, [pc, #8]	; (8003c24 <HAL_RCC_GetHCLKFreq+0x10>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bc80      	pop	{r7}
 8003c22:	4770      	bx	lr
 8003c24:	20000000 	.word	0x20000000

08003c28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003c2c:	f7ff fff2 	bl	8003c14 <HAL_RCC_GetHCLKFreq>
 8003c30:	4602      	mov	r2, r0
 8003c32:	4b05      	ldr	r3, [pc, #20]	; (8003c48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	0a1b      	lsrs	r3, r3, #8
 8003c38:	f003 0307 	and.w	r3, r3, #7
 8003c3c:	4903      	ldr	r1, [pc, #12]	; (8003c4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c3e:	5ccb      	ldrb	r3, [r1, r3]
 8003c40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	40021000 	.word	0x40021000
 8003c4c:	0800dd44 	.word	0x0800dd44

08003c50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c54:	f7ff ffde 	bl	8003c14 <HAL_RCC_GetHCLKFreq>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	4b05      	ldr	r3, [pc, #20]	; (8003c70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	0adb      	lsrs	r3, r3, #11
 8003c60:	f003 0307 	and.w	r3, r3, #7
 8003c64:	4903      	ldr	r1, [pc, #12]	; (8003c74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c66:	5ccb      	ldrb	r3, [r1, r3]
 8003c68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	40021000 	.word	0x40021000
 8003c74:	0800dd44 	.word	0x0800dd44

08003c78 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b083      	sub	sp, #12
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
 8003c80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	220f      	movs	r2, #15
 8003c86:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003c88:	4b11      	ldr	r3, [pc, #68]	; (8003cd0 <HAL_RCC_GetClockConfig+0x58>)
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	f003 0203 	and.w	r2, r3, #3
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003c94:	4b0e      	ldr	r3, [pc, #56]	; (8003cd0 <HAL_RCC_GetClockConfig+0x58>)
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003ca0:	4b0b      	ldr	r3, [pc, #44]	; (8003cd0 <HAL_RCC_GetClockConfig+0x58>)
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003cac:	4b08      	ldr	r3, [pc, #32]	; (8003cd0 <HAL_RCC_GetClockConfig+0x58>)
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	08db      	lsrs	r3, r3, #3
 8003cb2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003cba:	4b06      	ldr	r3, [pc, #24]	; (8003cd4 <HAL_RCC_GetClockConfig+0x5c>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 0207 	and.w	r2, r3, #7
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003cc6:	bf00      	nop
 8003cc8:	370c      	adds	r7, #12
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bc80      	pop	{r7}
 8003cce:	4770      	bx	lr
 8003cd0:	40021000 	.word	0x40021000
 8003cd4:	40022000 	.word	0x40022000

08003cd8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b085      	sub	sp, #20
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003ce0:	4b0a      	ldr	r3, [pc, #40]	; (8003d0c <RCC_Delay+0x34>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a0a      	ldr	r2, [pc, #40]	; (8003d10 <RCC_Delay+0x38>)
 8003ce6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cea:	0a5b      	lsrs	r3, r3, #9
 8003cec:	687a      	ldr	r2, [r7, #4]
 8003cee:	fb02 f303 	mul.w	r3, r2, r3
 8003cf2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003cf4:	bf00      	nop
  }
  while (Delay --);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	1e5a      	subs	r2, r3, #1
 8003cfa:	60fa      	str	r2, [r7, #12]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d1f9      	bne.n	8003cf4 <RCC_Delay+0x1c>
}
 8003d00:	bf00      	nop
 8003d02:	bf00      	nop
 8003d04:	3714      	adds	r7, #20
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bc80      	pop	{r7}
 8003d0a:	4770      	bx	lr
 8003d0c:	20000000 	.word	0x20000000
 8003d10:	10624dd3 	.word	0x10624dd3

08003d14 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b082      	sub	sp, #8
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d101      	bne.n	8003d26 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e076      	b.n	8003e14 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d108      	bne.n	8003d40 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d36:	d009      	beq.n	8003d4c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	61da      	str	r2, [r3, #28]
 8003d3e:	e005      	b.n	8003d4c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2200      	movs	r2, #0
 8003d44:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d106      	bne.n	8003d6c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2200      	movs	r2, #0
 8003d62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	f7fd fa86 	bl	8001278 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2202      	movs	r2, #2
 8003d70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d82:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003d94:	431a      	orrs	r2, r3
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d9e:	431a      	orrs	r2, r3
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	691b      	ldr	r3, [r3, #16]
 8003da4:	f003 0302 	and.w	r3, r3, #2
 8003da8:	431a      	orrs	r2, r3
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	695b      	ldr	r3, [r3, #20]
 8003dae:	f003 0301 	and.w	r3, r3, #1
 8003db2:	431a      	orrs	r2, r3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	699b      	ldr	r3, [r3, #24]
 8003db8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003dbc:	431a      	orrs	r2, r3
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	69db      	ldr	r3, [r3, #28]
 8003dc2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003dc6:	431a      	orrs	r2, r3
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6a1b      	ldr	r3, [r3, #32]
 8003dcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dd0:	ea42 0103 	orr.w	r1, r2, r3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dd8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	430a      	orrs	r2, r1
 8003de2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	699b      	ldr	r3, [r3, #24]
 8003de8:	0c1a      	lsrs	r2, r3, #16
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f002 0204 	and.w	r2, r2, #4
 8003df2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	69da      	ldr	r2, [r3, #28]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e02:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2200      	movs	r2, #0
 8003e08:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003e12:	2300      	movs	r3, #0
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3708      	adds	r7, #8
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}

08003e1c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b088      	sub	sp, #32
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	60f8      	str	r0, [r7, #12]
 8003e24:	60b9      	str	r1, [r7, #8]
 8003e26:	603b      	str	r3, [r7, #0]
 8003e28:	4613      	mov	r3, r2
 8003e2a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d101      	bne.n	8003e3e <HAL_SPI_Transmit+0x22>
 8003e3a:	2302      	movs	r3, #2
 8003e3c:	e126      	b.n	800408c <HAL_SPI_Transmit+0x270>
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2201      	movs	r2, #1
 8003e42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e46:	f7fe fb67 	bl	8002518 <HAL_GetTick>
 8003e4a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003e4c:	88fb      	ldrh	r3, [r7, #6]
 8003e4e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	2b01      	cmp	r3, #1
 8003e5a:	d002      	beq.n	8003e62 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003e5c:	2302      	movs	r3, #2
 8003e5e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003e60:	e10b      	b.n	800407a <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d002      	beq.n	8003e6e <HAL_SPI_Transmit+0x52>
 8003e68:	88fb      	ldrh	r3, [r7, #6]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d102      	bne.n	8003e74 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003e72:	e102      	b.n	800407a <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2203      	movs	r2, #3
 8003e78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	68ba      	ldr	r2, [r7, #8]
 8003e86:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	88fa      	ldrh	r2, [r7, #6]
 8003e8c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	88fa      	ldrh	r2, [r7, #6]
 8003e92:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003eba:	d10f      	bne.n	8003edc <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003eca:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003eda:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ee6:	2b40      	cmp	r3, #64	; 0x40
 8003ee8:	d007      	beq.n	8003efa <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ef8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	68db      	ldr	r3, [r3, #12]
 8003efe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f02:	d14b      	bne.n	8003f9c <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d002      	beq.n	8003f12 <HAL_SPI_Transmit+0xf6>
 8003f0c:	8afb      	ldrh	r3, [r7, #22]
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d13e      	bne.n	8003f90 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f16:	881a      	ldrh	r2, [r3, #0]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f22:	1c9a      	adds	r2, r3, #2
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f2c:	b29b      	uxth	r3, r3
 8003f2e:	3b01      	subs	r3, #1
 8003f30:	b29a      	uxth	r2, r3
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003f36:	e02b      	b.n	8003f90 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	f003 0302 	and.w	r3, r3, #2
 8003f42:	2b02      	cmp	r3, #2
 8003f44:	d112      	bne.n	8003f6c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f4a:	881a      	ldrh	r2, [r3, #0]
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f56:	1c9a      	adds	r2, r3, #2
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f60:	b29b      	uxth	r3, r3
 8003f62:	3b01      	subs	r3, #1
 8003f64:	b29a      	uxth	r2, r3
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	86da      	strh	r2, [r3, #54]	; 0x36
 8003f6a:	e011      	b.n	8003f90 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f6c:	f7fe fad4 	bl	8002518 <HAL_GetTick>
 8003f70:	4602      	mov	r2, r0
 8003f72:	69bb      	ldr	r3, [r7, #24]
 8003f74:	1ad3      	subs	r3, r2, r3
 8003f76:	683a      	ldr	r2, [r7, #0]
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d803      	bhi.n	8003f84 <HAL_SPI_Transmit+0x168>
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f82:	d102      	bne.n	8003f8a <HAL_SPI_Transmit+0x16e>
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d102      	bne.n	8003f90 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003f8e:	e074      	b.n	800407a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f94:	b29b      	uxth	r3, r3
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d1ce      	bne.n	8003f38 <HAL_SPI_Transmit+0x11c>
 8003f9a:	e04c      	b.n	8004036 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d002      	beq.n	8003faa <HAL_SPI_Transmit+0x18e>
 8003fa4:	8afb      	ldrh	r3, [r7, #22]
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d140      	bne.n	800402c <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	330c      	adds	r3, #12
 8003fb4:	7812      	ldrb	r2, [r2, #0]
 8003fb6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fbc:	1c5a      	adds	r2, r3, #1
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003fc6:	b29b      	uxth	r3, r3
 8003fc8:	3b01      	subs	r3, #1
 8003fca:	b29a      	uxth	r2, r3
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003fd0:	e02c      	b.n	800402c <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	f003 0302 	and.w	r3, r3, #2
 8003fdc:	2b02      	cmp	r3, #2
 8003fde:	d113      	bne.n	8004008 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	330c      	adds	r3, #12
 8003fea:	7812      	ldrb	r2, [r2, #0]
 8003fec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ff2:	1c5a      	adds	r2, r3, #1
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ffc:	b29b      	uxth	r3, r3
 8003ffe:	3b01      	subs	r3, #1
 8004000:	b29a      	uxth	r2, r3
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	86da      	strh	r2, [r3, #54]	; 0x36
 8004006:	e011      	b.n	800402c <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004008:	f7fe fa86 	bl	8002518 <HAL_GetTick>
 800400c:	4602      	mov	r2, r0
 800400e:	69bb      	ldr	r3, [r7, #24]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	683a      	ldr	r2, [r7, #0]
 8004014:	429a      	cmp	r2, r3
 8004016:	d803      	bhi.n	8004020 <HAL_SPI_Transmit+0x204>
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800401e:	d102      	bne.n	8004026 <HAL_SPI_Transmit+0x20a>
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d102      	bne.n	800402c <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004026:	2303      	movs	r3, #3
 8004028:	77fb      	strb	r3, [r7, #31]
          goto error;
 800402a:	e026      	b.n	800407a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004030:	b29b      	uxth	r3, r3
 8004032:	2b00      	cmp	r3, #0
 8004034:	d1cd      	bne.n	8003fd2 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004036:	69ba      	ldr	r2, [r7, #24]
 8004038:	6839      	ldr	r1, [r7, #0]
 800403a:	68f8      	ldr	r0, [r7, #12]
 800403c:	f000 fa54 	bl	80044e8 <SPI_EndRxTxTransaction>
 8004040:	4603      	mov	r3, r0
 8004042:	2b00      	cmp	r3, #0
 8004044:	d002      	beq.n	800404c <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2220      	movs	r2, #32
 800404a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d10a      	bne.n	800406a <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004054:	2300      	movs	r3, #0
 8004056:	613b      	str	r3, [r7, #16]
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	68db      	ldr	r3, [r3, #12]
 800405e:	613b      	str	r3, [r7, #16]
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	613b      	str	r3, [r7, #16]
 8004068:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800406e:	2b00      	cmp	r3, #0
 8004070:	d002      	beq.n	8004078 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	77fb      	strb	r3, [r7, #31]
 8004076:	e000      	b.n	800407a <HAL_SPI_Transmit+0x25e>
  }

error:
 8004078:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2201      	movs	r2, #1
 800407e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2200      	movs	r2, #0
 8004086:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800408a:	7ffb      	ldrb	r3, [r7, #31]
}
 800408c:	4618      	mov	r0, r3
 800408e:	3720      	adds	r7, #32
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}

08004094 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b08c      	sub	sp, #48	; 0x30
 8004098:	af00      	add	r7, sp, #0
 800409a:	60f8      	str	r0, [r7, #12]
 800409c:	60b9      	str	r1, [r7, #8]
 800409e:	607a      	str	r2, [r7, #4]
 80040a0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80040a2:	2301      	movs	r3, #1
 80040a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80040a6:	2300      	movs	r3, #0
 80040a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d101      	bne.n	80040ba <HAL_SPI_TransmitReceive+0x26>
 80040b6:	2302      	movs	r3, #2
 80040b8:	e18a      	b.n	80043d0 <HAL_SPI_TransmitReceive+0x33c>
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2201      	movs	r2, #1
 80040be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80040c2:	f7fe fa29 	bl	8002518 <HAL_GetTick>
 80040c6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80040ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80040d8:	887b      	ldrh	r3, [r7, #2]
 80040da:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80040dc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d00f      	beq.n	8004104 <HAL_SPI_TransmitReceive+0x70>
 80040e4:	69fb      	ldr	r3, [r7, #28]
 80040e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80040ea:	d107      	bne.n	80040fc <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d103      	bne.n	80040fc <HAL_SPI_TransmitReceive+0x68>
 80040f4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80040f8:	2b04      	cmp	r3, #4
 80040fa:	d003      	beq.n	8004104 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80040fc:	2302      	movs	r3, #2
 80040fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004102:	e15b      	b.n	80043bc <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d005      	beq.n	8004116 <HAL_SPI_TransmitReceive+0x82>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d002      	beq.n	8004116 <HAL_SPI_TransmitReceive+0x82>
 8004110:	887b      	ldrh	r3, [r7, #2]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d103      	bne.n	800411e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800411c:	e14e      	b.n	80043bc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004124:	b2db      	uxtb	r3, r3
 8004126:	2b04      	cmp	r3, #4
 8004128:	d003      	beq.n	8004132 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2205      	movs	r2, #5
 800412e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2200      	movs	r2, #0
 8004136:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	887a      	ldrh	r2, [r7, #2]
 8004142:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	887a      	ldrh	r2, [r7, #2]
 8004148:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	68ba      	ldr	r2, [r7, #8]
 800414e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	887a      	ldrh	r2, [r7, #2]
 8004154:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	887a      	ldrh	r2, [r7, #2]
 800415a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2200      	movs	r2, #0
 8004160:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2200      	movs	r2, #0
 8004166:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004172:	2b40      	cmp	r3, #64	; 0x40
 8004174:	d007      	beq.n	8004186 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004184:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	68db      	ldr	r3, [r3, #12]
 800418a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800418e:	d178      	bne.n	8004282 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d002      	beq.n	800419e <HAL_SPI_TransmitReceive+0x10a>
 8004198:	8b7b      	ldrh	r3, [r7, #26]
 800419a:	2b01      	cmp	r3, #1
 800419c:	d166      	bne.n	800426c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041a2:	881a      	ldrh	r2, [r3, #0]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ae:	1c9a      	adds	r2, r3, #2
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	3b01      	subs	r3, #1
 80041bc:	b29a      	uxth	r2, r3
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041c2:	e053      	b.n	800426c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	f003 0302 	and.w	r3, r3, #2
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d11b      	bne.n	800420a <HAL_SPI_TransmitReceive+0x176>
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d016      	beq.n	800420a <HAL_SPI_TransmitReceive+0x176>
 80041dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d113      	bne.n	800420a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e6:	881a      	ldrh	r2, [r3, #0]
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041f2:	1c9a      	adds	r2, r3, #2
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041fc:	b29b      	uxth	r3, r3
 80041fe:	3b01      	subs	r3, #1
 8004200:	b29a      	uxth	r2, r3
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004206:	2300      	movs	r3, #0
 8004208:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	f003 0301 	and.w	r3, r3, #1
 8004214:	2b01      	cmp	r3, #1
 8004216:	d119      	bne.n	800424c <HAL_SPI_TransmitReceive+0x1b8>
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800421c:	b29b      	uxth	r3, r3
 800421e:	2b00      	cmp	r3, #0
 8004220:	d014      	beq.n	800424c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	68da      	ldr	r2, [r3, #12]
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800422c:	b292      	uxth	r2, r2
 800422e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004234:	1c9a      	adds	r2, r3, #2
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800423e:	b29b      	uxth	r3, r3
 8004240:	3b01      	subs	r3, #1
 8004242:	b29a      	uxth	r2, r3
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004248:	2301      	movs	r3, #1
 800424a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800424c:	f7fe f964 	bl	8002518 <HAL_GetTick>
 8004250:	4602      	mov	r2, r0
 8004252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004254:	1ad3      	subs	r3, r2, r3
 8004256:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004258:	429a      	cmp	r2, r3
 800425a:	d807      	bhi.n	800426c <HAL_SPI_TransmitReceive+0x1d8>
 800425c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800425e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004262:	d003      	beq.n	800426c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004264:	2303      	movs	r3, #3
 8004266:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800426a:	e0a7      	b.n	80043bc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004270:	b29b      	uxth	r3, r3
 8004272:	2b00      	cmp	r3, #0
 8004274:	d1a6      	bne.n	80041c4 <HAL_SPI_TransmitReceive+0x130>
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800427a:	b29b      	uxth	r3, r3
 800427c:	2b00      	cmp	r3, #0
 800427e:	d1a1      	bne.n	80041c4 <HAL_SPI_TransmitReceive+0x130>
 8004280:	e07c      	b.n	800437c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d002      	beq.n	8004290 <HAL_SPI_TransmitReceive+0x1fc>
 800428a:	8b7b      	ldrh	r3, [r7, #26]
 800428c:	2b01      	cmp	r3, #1
 800428e:	d16b      	bne.n	8004368 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	330c      	adds	r3, #12
 800429a:	7812      	ldrb	r2, [r2, #0]
 800429c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042a2:	1c5a      	adds	r2, r3, #1
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	3b01      	subs	r3, #1
 80042b0:	b29a      	uxth	r2, r3
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80042b6:	e057      	b.n	8004368 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	f003 0302 	and.w	r3, r3, #2
 80042c2:	2b02      	cmp	r3, #2
 80042c4:	d11c      	bne.n	8004300 <HAL_SPI_TransmitReceive+0x26c>
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042ca:	b29b      	uxth	r3, r3
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d017      	beq.n	8004300 <HAL_SPI_TransmitReceive+0x26c>
 80042d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042d2:	2b01      	cmp	r3, #1
 80042d4:	d114      	bne.n	8004300 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	330c      	adds	r3, #12
 80042e0:	7812      	ldrb	r2, [r2, #0]
 80042e2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042e8:	1c5a      	adds	r2, r3, #1
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042f2:	b29b      	uxth	r3, r3
 80042f4:	3b01      	subs	r3, #1
 80042f6:	b29a      	uxth	r2, r3
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80042fc:	2300      	movs	r3, #0
 80042fe:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	f003 0301 	and.w	r3, r3, #1
 800430a:	2b01      	cmp	r3, #1
 800430c:	d119      	bne.n	8004342 <HAL_SPI_TransmitReceive+0x2ae>
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004312:	b29b      	uxth	r3, r3
 8004314:	2b00      	cmp	r3, #0
 8004316:	d014      	beq.n	8004342 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	68da      	ldr	r2, [r3, #12]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004322:	b2d2      	uxtb	r2, r2
 8004324:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800432a:	1c5a      	adds	r2, r3, #1
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004334:	b29b      	uxth	r3, r3
 8004336:	3b01      	subs	r3, #1
 8004338:	b29a      	uxth	r2, r3
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800433e:	2301      	movs	r3, #1
 8004340:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004342:	f7fe f8e9 	bl	8002518 <HAL_GetTick>
 8004346:	4602      	mov	r2, r0
 8004348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800434a:	1ad3      	subs	r3, r2, r3
 800434c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800434e:	429a      	cmp	r2, r3
 8004350:	d803      	bhi.n	800435a <HAL_SPI_TransmitReceive+0x2c6>
 8004352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004358:	d102      	bne.n	8004360 <HAL_SPI_TransmitReceive+0x2cc>
 800435a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800435c:	2b00      	cmp	r3, #0
 800435e:	d103      	bne.n	8004368 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004360:	2303      	movs	r3, #3
 8004362:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004366:	e029      	b.n	80043bc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800436c:	b29b      	uxth	r3, r3
 800436e:	2b00      	cmp	r3, #0
 8004370:	d1a2      	bne.n	80042b8 <HAL_SPI_TransmitReceive+0x224>
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004376:	b29b      	uxth	r3, r3
 8004378:	2b00      	cmp	r3, #0
 800437a:	d19d      	bne.n	80042b8 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800437c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800437e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004380:	68f8      	ldr	r0, [r7, #12]
 8004382:	f000 f8b1 	bl	80044e8 <SPI_EndRxTxTransaction>
 8004386:	4603      	mov	r3, r0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d006      	beq.n	800439a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2220      	movs	r2, #32
 8004396:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004398:	e010      	b.n	80043bc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d10b      	bne.n	80043ba <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80043a2:	2300      	movs	r3, #0
 80043a4:	617b      	str	r3, [r7, #20]
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	68db      	ldr	r3, [r3, #12]
 80043ac:	617b      	str	r3, [r7, #20]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	617b      	str	r3, [r7, #20]
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	e000      	b.n	80043bc <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80043ba:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2200      	movs	r2, #0
 80043c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80043cc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3730      	adds	r7, #48	; 0x30
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b088      	sub	sp, #32
 80043dc:	af00      	add	r7, sp, #0
 80043de:	60f8      	str	r0, [r7, #12]
 80043e0:	60b9      	str	r1, [r7, #8]
 80043e2:	603b      	str	r3, [r7, #0]
 80043e4:	4613      	mov	r3, r2
 80043e6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80043e8:	f7fe f896 	bl	8002518 <HAL_GetTick>
 80043ec:	4602      	mov	r2, r0
 80043ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043f0:	1a9b      	subs	r3, r3, r2
 80043f2:	683a      	ldr	r2, [r7, #0]
 80043f4:	4413      	add	r3, r2
 80043f6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80043f8:	f7fe f88e 	bl	8002518 <HAL_GetTick>
 80043fc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80043fe:	4b39      	ldr	r3, [pc, #228]	; (80044e4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	015b      	lsls	r3, r3, #5
 8004404:	0d1b      	lsrs	r3, r3, #20
 8004406:	69fa      	ldr	r2, [r7, #28]
 8004408:	fb02 f303 	mul.w	r3, r2, r3
 800440c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800440e:	e054      	b.n	80044ba <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004416:	d050      	beq.n	80044ba <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004418:	f7fe f87e 	bl	8002518 <HAL_GetTick>
 800441c:	4602      	mov	r2, r0
 800441e:	69bb      	ldr	r3, [r7, #24]
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	69fa      	ldr	r2, [r7, #28]
 8004424:	429a      	cmp	r2, r3
 8004426:	d902      	bls.n	800442e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d13d      	bne.n	80044aa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	685a      	ldr	r2, [r3, #4]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800443c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004446:	d111      	bne.n	800446c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004450:	d004      	beq.n	800445c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800445a:	d107      	bne.n	800446c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800446a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004470:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004474:	d10f      	bne.n	8004496 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004484:	601a      	str	r2, [r3, #0]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004494:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2201      	movs	r2, #1
 800449a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2200      	movs	r2, #0
 80044a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80044a6:	2303      	movs	r3, #3
 80044a8:	e017      	b.n	80044da <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d101      	bne.n	80044b4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80044b0:	2300      	movs	r3, #0
 80044b2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	3b01      	subs	r3, #1
 80044b8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	689a      	ldr	r2, [r3, #8]
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	4013      	ands	r3, r2
 80044c4:	68ba      	ldr	r2, [r7, #8]
 80044c6:	429a      	cmp	r2, r3
 80044c8:	bf0c      	ite	eq
 80044ca:	2301      	moveq	r3, #1
 80044cc:	2300      	movne	r3, #0
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	461a      	mov	r2, r3
 80044d2:	79fb      	ldrb	r3, [r7, #7]
 80044d4:	429a      	cmp	r2, r3
 80044d6:	d19b      	bne.n	8004410 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80044d8:	2300      	movs	r3, #0
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3720      	adds	r7, #32
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}
 80044e2:	bf00      	nop
 80044e4:	20000000 	.word	0x20000000

080044e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b086      	sub	sp, #24
 80044ec:	af02      	add	r7, sp, #8
 80044ee:	60f8      	str	r0, [r7, #12]
 80044f0:	60b9      	str	r1, [r7, #8]
 80044f2:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	9300      	str	r3, [sp, #0]
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	2200      	movs	r2, #0
 80044fc:	2180      	movs	r1, #128	; 0x80
 80044fe:	68f8      	ldr	r0, [r7, #12]
 8004500:	f7ff ff6a 	bl	80043d8 <SPI_WaitFlagStateUntilTimeout>
 8004504:	4603      	mov	r3, r0
 8004506:	2b00      	cmp	r3, #0
 8004508:	d007      	beq.n	800451a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800450e:	f043 0220 	orr.w	r2, r3, #32
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004516:	2303      	movs	r3, #3
 8004518:	e000      	b.n	800451c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800451a:	2300      	movs	r3, #0
}
 800451c:	4618      	mov	r0, r3
 800451e:	3710      	adds	r7, #16
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}

08004524 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b082      	sub	sp, #8
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d101      	bne.n	8004536 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e041      	b.n	80045ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800453c:	b2db      	uxtb	r3, r3
 800453e:	2b00      	cmp	r3, #0
 8004540:	d106      	bne.n	8004550 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f000 f839 	bl	80045c2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2202      	movs	r2, #2
 8004554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	3304      	adds	r3, #4
 8004560:	4619      	mov	r1, r3
 8004562:	4610      	mov	r0, r2
 8004564:	f000 f9b4 	bl	80048d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2201      	movs	r2, #1
 8004574:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2201      	movs	r2, #1
 800457c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2201      	movs	r2, #1
 800458c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2201      	movs	r2, #1
 8004594:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2201      	movs	r2, #1
 800459c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2201      	movs	r2, #1
 80045a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2201      	movs	r2, #1
 80045ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2201      	movs	r2, #1
 80045b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80045b8:	2300      	movs	r3, #0
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3708      	adds	r7, #8
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}

080045c2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80045c2:	b480      	push	{r7}
 80045c4:	b083      	sub	sp, #12
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80045ca:	bf00      	nop
 80045cc:	370c      	adds	r7, #12
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bc80      	pop	{r7}
 80045d2:	4770      	bx	lr

080045d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b085      	sub	sp, #20
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d001      	beq.n	80045ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e03a      	b.n	8004662 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2202      	movs	r2, #2
 80045f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	68da      	ldr	r2, [r3, #12]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f042 0201 	orr.w	r2, r2, #1
 8004602:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a18      	ldr	r2, [pc, #96]	; (800466c <HAL_TIM_Base_Start_IT+0x98>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d00e      	beq.n	800462c <HAL_TIM_Base_Start_IT+0x58>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004616:	d009      	beq.n	800462c <HAL_TIM_Base_Start_IT+0x58>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a14      	ldr	r2, [pc, #80]	; (8004670 <HAL_TIM_Base_Start_IT+0x9c>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d004      	beq.n	800462c <HAL_TIM_Base_Start_IT+0x58>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a13      	ldr	r2, [pc, #76]	; (8004674 <HAL_TIM_Base_Start_IT+0xa0>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d111      	bne.n	8004650 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	f003 0307 	and.w	r3, r3, #7
 8004636:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2b06      	cmp	r3, #6
 800463c:	d010      	beq.n	8004660 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	681a      	ldr	r2, [r3, #0]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f042 0201 	orr.w	r2, r2, #1
 800464c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800464e:	e007      	b.n	8004660 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f042 0201 	orr.w	r2, r2, #1
 800465e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004660:	2300      	movs	r3, #0
}
 8004662:	4618      	mov	r0, r3
 8004664:	3714      	adds	r7, #20
 8004666:	46bd      	mov	sp, r7
 8004668:	bc80      	pop	{r7}
 800466a:	4770      	bx	lr
 800466c:	40012c00 	.word	0x40012c00
 8004670:	40000400 	.word	0x40000400
 8004674:	40000800 	.word	0x40000800

08004678 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b082      	sub	sp, #8
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	691b      	ldr	r3, [r3, #16]
 8004686:	f003 0302 	and.w	r3, r3, #2
 800468a:	2b02      	cmp	r3, #2
 800468c:	d122      	bne.n	80046d4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	f003 0302 	and.w	r3, r3, #2
 8004698:	2b02      	cmp	r3, #2
 800469a:	d11b      	bne.n	80046d4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f06f 0202 	mvn.w	r2, #2
 80046a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2201      	movs	r2, #1
 80046aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	699b      	ldr	r3, [r3, #24]
 80046b2:	f003 0303 	and.w	r3, r3, #3
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d003      	beq.n	80046c2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f000 f8ed 	bl	800489a <HAL_TIM_IC_CaptureCallback>
 80046c0:	e005      	b.n	80046ce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f000 f8e0 	bl	8004888 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046c8:	6878      	ldr	r0, [r7, #4]
 80046ca:	f000 f8ef 	bl	80048ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	f003 0304 	and.w	r3, r3, #4
 80046de:	2b04      	cmp	r3, #4
 80046e0:	d122      	bne.n	8004728 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	68db      	ldr	r3, [r3, #12]
 80046e8:	f003 0304 	and.w	r3, r3, #4
 80046ec:	2b04      	cmp	r3, #4
 80046ee:	d11b      	bne.n	8004728 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f06f 0204 	mvn.w	r2, #4
 80046f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2202      	movs	r2, #2
 80046fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	699b      	ldr	r3, [r3, #24]
 8004706:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800470a:	2b00      	cmp	r3, #0
 800470c:	d003      	beq.n	8004716 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f000 f8c3 	bl	800489a <HAL_TIM_IC_CaptureCallback>
 8004714:	e005      	b.n	8004722 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f000 f8b6 	bl	8004888 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800471c:	6878      	ldr	r0, [r7, #4]
 800471e:	f000 f8c5 	bl	80048ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2200      	movs	r2, #0
 8004726:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	691b      	ldr	r3, [r3, #16]
 800472e:	f003 0308 	and.w	r3, r3, #8
 8004732:	2b08      	cmp	r3, #8
 8004734:	d122      	bne.n	800477c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	68db      	ldr	r3, [r3, #12]
 800473c:	f003 0308 	and.w	r3, r3, #8
 8004740:	2b08      	cmp	r3, #8
 8004742:	d11b      	bne.n	800477c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f06f 0208 	mvn.w	r2, #8
 800474c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2204      	movs	r2, #4
 8004752:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	69db      	ldr	r3, [r3, #28]
 800475a:	f003 0303 	and.w	r3, r3, #3
 800475e:	2b00      	cmp	r3, #0
 8004760:	d003      	beq.n	800476a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f000 f899 	bl	800489a <HAL_TIM_IC_CaptureCallback>
 8004768:	e005      	b.n	8004776 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f000 f88c 	bl	8004888 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004770:	6878      	ldr	r0, [r7, #4]
 8004772:	f000 f89b 	bl	80048ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	691b      	ldr	r3, [r3, #16]
 8004782:	f003 0310 	and.w	r3, r3, #16
 8004786:	2b10      	cmp	r3, #16
 8004788:	d122      	bne.n	80047d0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	68db      	ldr	r3, [r3, #12]
 8004790:	f003 0310 	and.w	r3, r3, #16
 8004794:	2b10      	cmp	r3, #16
 8004796:	d11b      	bne.n	80047d0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f06f 0210 	mvn.w	r2, #16
 80047a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2208      	movs	r2, #8
 80047a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	69db      	ldr	r3, [r3, #28]
 80047ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d003      	beq.n	80047be <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	f000 f86f 	bl	800489a <HAL_TIM_IC_CaptureCallback>
 80047bc:	e005      	b.n	80047ca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f000 f862 	bl	8004888 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047c4:	6878      	ldr	r0, [r7, #4]
 80047c6:	f000 f871 	bl	80048ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2200      	movs	r2, #0
 80047ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	691b      	ldr	r3, [r3, #16]
 80047d6:	f003 0301 	and.w	r3, r3, #1
 80047da:	2b01      	cmp	r3, #1
 80047dc:	d10e      	bne.n	80047fc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	68db      	ldr	r3, [r3, #12]
 80047e4:	f003 0301 	and.w	r3, r3, #1
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	d107      	bne.n	80047fc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f06f 0201 	mvn.w	r2, #1
 80047f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f7fc fcf0 	bl	80011dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	691b      	ldr	r3, [r3, #16]
 8004802:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004806:	2b80      	cmp	r3, #128	; 0x80
 8004808:	d10e      	bne.n	8004828 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	68db      	ldr	r3, [r3, #12]
 8004810:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004814:	2b80      	cmp	r3, #128	; 0x80
 8004816:	d107      	bne.n	8004828 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004820:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f000 f8bf 	bl	80049a6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	691b      	ldr	r3, [r3, #16]
 800482e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004832:	2b40      	cmp	r3, #64	; 0x40
 8004834:	d10e      	bne.n	8004854 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	68db      	ldr	r3, [r3, #12]
 800483c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004840:	2b40      	cmp	r3, #64	; 0x40
 8004842:	d107      	bne.n	8004854 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800484c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	f000 f835 	bl	80048be <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	691b      	ldr	r3, [r3, #16]
 800485a:	f003 0320 	and.w	r3, r3, #32
 800485e:	2b20      	cmp	r3, #32
 8004860:	d10e      	bne.n	8004880 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	68db      	ldr	r3, [r3, #12]
 8004868:	f003 0320 	and.w	r3, r3, #32
 800486c:	2b20      	cmp	r3, #32
 800486e:	d107      	bne.n	8004880 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f06f 0220 	mvn.w	r2, #32
 8004878:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f000 f88a 	bl	8004994 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004880:	bf00      	nop
 8004882:	3708      	adds	r7, #8
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}

08004888 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004888:	b480      	push	{r7}
 800488a:	b083      	sub	sp, #12
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004890:	bf00      	nop
 8004892:	370c      	adds	r7, #12
 8004894:	46bd      	mov	sp, r7
 8004896:	bc80      	pop	{r7}
 8004898:	4770      	bx	lr

0800489a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800489a:	b480      	push	{r7}
 800489c:	b083      	sub	sp, #12
 800489e:	af00      	add	r7, sp, #0
 80048a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80048a2:	bf00      	nop
 80048a4:	370c      	adds	r7, #12
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bc80      	pop	{r7}
 80048aa:	4770      	bx	lr

080048ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b083      	sub	sp, #12
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80048b4:	bf00      	nop
 80048b6:	370c      	adds	r7, #12
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bc80      	pop	{r7}
 80048bc:	4770      	bx	lr

080048be <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80048be:	b480      	push	{r7}
 80048c0:	b083      	sub	sp, #12
 80048c2:	af00      	add	r7, sp, #0
 80048c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80048c6:	bf00      	nop
 80048c8:	370c      	adds	r7, #12
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bc80      	pop	{r7}
 80048ce:	4770      	bx	lr

080048d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b085      	sub	sp, #20
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
 80048d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	4a29      	ldr	r2, [pc, #164]	; (8004988 <TIM_Base_SetConfig+0xb8>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d00b      	beq.n	8004900 <TIM_Base_SetConfig+0x30>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048ee:	d007      	beq.n	8004900 <TIM_Base_SetConfig+0x30>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	4a26      	ldr	r2, [pc, #152]	; (800498c <TIM_Base_SetConfig+0xbc>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d003      	beq.n	8004900 <TIM_Base_SetConfig+0x30>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	4a25      	ldr	r2, [pc, #148]	; (8004990 <TIM_Base_SetConfig+0xc0>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d108      	bne.n	8004912 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004906:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	68fa      	ldr	r2, [r7, #12]
 800490e:	4313      	orrs	r3, r2
 8004910:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	4a1c      	ldr	r2, [pc, #112]	; (8004988 <TIM_Base_SetConfig+0xb8>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d00b      	beq.n	8004932 <TIM_Base_SetConfig+0x62>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004920:	d007      	beq.n	8004932 <TIM_Base_SetConfig+0x62>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	4a19      	ldr	r2, [pc, #100]	; (800498c <TIM_Base_SetConfig+0xbc>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d003      	beq.n	8004932 <TIM_Base_SetConfig+0x62>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4a18      	ldr	r2, [pc, #96]	; (8004990 <TIM_Base_SetConfig+0xc0>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d108      	bne.n	8004944 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004938:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	68db      	ldr	r3, [r3, #12]
 800493e:	68fa      	ldr	r2, [r7, #12]
 8004940:	4313      	orrs	r3, r2
 8004942:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	695b      	ldr	r3, [r3, #20]
 800494e:	4313      	orrs	r3, r2
 8004950:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	68fa      	ldr	r2, [r7, #12]
 8004956:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	689a      	ldr	r2, [r3, #8]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	4a07      	ldr	r2, [pc, #28]	; (8004988 <TIM_Base_SetConfig+0xb8>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d103      	bne.n	8004978 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	691a      	ldr	r2, [r3, #16]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2201      	movs	r2, #1
 800497c:	615a      	str	r2, [r3, #20]
}
 800497e:	bf00      	nop
 8004980:	3714      	adds	r7, #20
 8004982:	46bd      	mov	sp, r7
 8004984:	bc80      	pop	{r7}
 8004986:	4770      	bx	lr
 8004988:	40012c00 	.word	0x40012c00
 800498c:	40000400 	.word	0x40000400
 8004990:	40000800 	.word	0x40000800

08004994 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004994:	b480      	push	{r7}
 8004996:	b083      	sub	sp, #12
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800499c:	bf00      	nop
 800499e:	370c      	adds	r7, #12
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bc80      	pop	{r7}
 80049a4:	4770      	bx	lr

080049a6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80049a6:	b480      	push	{r7}
 80049a8:	b083      	sub	sp, #12
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80049ae:	bf00      	nop
 80049b0:	370c      	adds	r7, #12
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bc80      	pop	{r7}
 80049b6:	4770      	bx	lr

080049b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b082      	sub	sp, #8
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d101      	bne.n	80049ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	e03f      	b.n	8004a4a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049d0:	b2db      	uxtb	r3, r3
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d106      	bne.n	80049e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2200      	movs	r2, #0
 80049da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f000 fe16 	bl	8005610 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2224      	movs	r2, #36	; 0x24
 80049e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	68da      	ldr	r2, [r3, #12]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80049fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80049fc:	6878      	ldr	r0, [r7, #4]
 80049fe:	f000 fd27 	bl	8005450 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	691a      	ldr	r2, [r3, #16]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a10:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	695a      	ldr	r2, [r3, #20]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a20:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	68da      	ldr	r2, [r3, #12]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004a30:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2200      	movs	r2, #0
 8004a36:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2220      	movs	r2, #32
 8004a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2220      	movs	r2, #32
 8004a44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004a48:	2300      	movs	r3, #0
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3708      	adds	r7, #8
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}

08004a52 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a52:	b580      	push	{r7, lr}
 8004a54:	b08a      	sub	sp, #40	; 0x28
 8004a56:	af02      	add	r7, sp, #8
 8004a58:	60f8      	str	r0, [r7, #12]
 8004a5a:	60b9      	str	r1, [r7, #8]
 8004a5c:	603b      	str	r3, [r7, #0]
 8004a5e:	4613      	mov	r3, r2
 8004a60:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004a62:	2300      	movs	r3, #0
 8004a64:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	2b20      	cmp	r3, #32
 8004a70:	d17c      	bne.n	8004b6c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d002      	beq.n	8004a7e <HAL_UART_Transmit+0x2c>
 8004a78:	88fb      	ldrh	r3, [r7, #6]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d101      	bne.n	8004a82 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e075      	b.n	8004b6e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d101      	bne.n	8004a90 <HAL_UART_Transmit+0x3e>
 8004a8c:	2302      	movs	r3, #2
 8004a8e:	e06e      	b.n	8004b6e <HAL_UART_Transmit+0x11c>
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2221      	movs	r2, #33	; 0x21
 8004aa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004aa6:	f7fd fd37 	bl	8002518 <HAL_GetTick>
 8004aaa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	88fa      	ldrh	r2, [r7, #6]
 8004ab0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	88fa      	ldrh	r2, [r7, #6]
 8004ab6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ac0:	d108      	bne.n	8004ad4 <HAL_UART_Transmit+0x82>
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	691b      	ldr	r3, [r3, #16]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d104      	bne.n	8004ad4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004aca:	2300      	movs	r3, #0
 8004acc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	61bb      	str	r3, [r7, #24]
 8004ad2:	e003      	b.n	8004adc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ad8:	2300      	movs	r3, #0
 8004ada:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004ae4:	e02a      	b.n	8004b3c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	9300      	str	r3, [sp, #0]
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	2200      	movs	r2, #0
 8004aee:	2180      	movs	r1, #128	; 0x80
 8004af0:	68f8      	ldr	r0, [r7, #12]
 8004af2:	f000 fada 	bl	80050aa <UART_WaitOnFlagUntilTimeout>
 8004af6:	4603      	mov	r3, r0
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d001      	beq.n	8004b00 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004afc:	2303      	movs	r3, #3
 8004afe:	e036      	b.n	8004b6e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004b00:	69fb      	ldr	r3, [r7, #28]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d10b      	bne.n	8004b1e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b06:	69bb      	ldr	r3, [r7, #24]
 8004b08:	881b      	ldrh	r3, [r3, #0]
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b14:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004b16:	69bb      	ldr	r3, [r7, #24]
 8004b18:	3302      	adds	r3, #2
 8004b1a:	61bb      	str	r3, [r7, #24]
 8004b1c:	e007      	b.n	8004b2e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b1e:	69fb      	ldr	r3, [r7, #28]
 8004b20:	781a      	ldrb	r2, [r3, #0]
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004b28:	69fb      	ldr	r3, [r7, #28]
 8004b2a:	3301      	adds	r3, #1
 8004b2c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004b32:	b29b      	uxth	r3, r3
 8004b34:	3b01      	subs	r3, #1
 8004b36:	b29a      	uxth	r2, r3
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004b40:	b29b      	uxth	r3, r3
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d1cf      	bne.n	8004ae6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	9300      	str	r3, [sp, #0]
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	2140      	movs	r1, #64	; 0x40
 8004b50:	68f8      	ldr	r0, [r7, #12]
 8004b52:	f000 faaa 	bl	80050aa <UART_WaitOnFlagUntilTimeout>
 8004b56:	4603      	mov	r3, r0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d001      	beq.n	8004b60 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	e006      	b.n	8004b6e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2220      	movs	r2, #32
 8004b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	e000      	b.n	8004b6e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004b6c:	2302      	movs	r3, #2
  }
}
 8004b6e:	4618      	mov	r0, r3
 8004b70:	3720      	adds	r7, #32
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}

08004b76 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b76:	b580      	push	{r7, lr}
 8004b78:	b08a      	sub	sp, #40	; 0x28
 8004b7a:	af02      	add	r7, sp, #8
 8004b7c:	60f8      	str	r0, [r7, #12]
 8004b7e:	60b9      	str	r1, [r7, #8]
 8004b80:	603b      	str	r3, [r7, #0]
 8004b82:	4613      	mov	r3, r2
 8004b84:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004b86:	2300      	movs	r3, #0
 8004b88:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004b90:	b2db      	uxtb	r3, r3
 8004b92:	2b20      	cmp	r3, #32
 8004b94:	f040 808c 	bne.w	8004cb0 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d002      	beq.n	8004ba4 <HAL_UART_Receive+0x2e>
 8004b9e:	88fb      	ldrh	r3, [r7, #6]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d101      	bne.n	8004ba8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	e084      	b.n	8004cb2 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bae:	2b01      	cmp	r3, #1
 8004bb0:	d101      	bne.n	8004bb6 <HAL_UART_Receive+0x40>
 8004bb2:	2302      	movs	r3, #2
 8004bb4:	e07d      	b.n	8004cb2 <HAL_UART_Receive+0x13c>
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2201      	movs	r2, #1
 8004bba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2222      	movs	r2, #34	; 0x22
 8004bc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004bd2:	f7fd fca1 	bl	8002518 <HAL_GetTick>
 8004bd6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	88fa      	ldrh	r2, [r7, #6]
 8004bdc:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	88fa      	ldrh	r2, [r7, #6]
 8004be2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bec:	d108      	bne.n	8004c00 <HAL_UART_Receive+0x8a>
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	691b      	ldr	r3, [r3, #16]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d104      	bne.n	8004c00 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	61bb      	str	r3, [r7, #24]
 8004bfe:	e003      	b.n	8004c08 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c04:	2300      	movs	r3, #0
 8004c06:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004c10:	e043      	b.n	8004c9a <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	9300      	str	r3, [sp, #0]
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	2120      	movs	r1, #32
 8004c1c:	68f8      	ldr	r0, [r7, #12]
 8004c1e:	f000 fa44 	bl	80050aa <UART_WaitOnFlagUntilTimeout>
 8004c22:	4603      	mov	r3, r0
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d001      	beq.n	8004c2c <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8004c28:	2303      	movs	r3, #3
 8004c2a:	e042      	b.n	8004cb2 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8004c2c:	69fb      	ldr	r3, [r7, #28]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d10c      	bne.n	8004c4c <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	b29b      	uxth	r3, r3
 8004c3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c3e:	b29a      	uxth	r2, r3
 8004c40:	69bb      	ldr	r3, [r7, #24]
 8004c42:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004c44:	69bb      	ldr	r3, [r7, #24]
 8004c46:	3302      	adds	r3, #2
 8004c48:	61bb      	str	r3, [r7, #24]
 8004c4a:	e01f      	b.n	8004c8c <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c54:	d007      	beq.n	8004c66 <HAL_UART_Receive+0xf0>
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d10a      	bne.n	8004c74 <HAL_UART_Receive+0xfe>
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	691b      	ldr	r3, [r3, #16]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d106      	bne.n	8004c74 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	b2da      	uxtb	r2, r3
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	701a      	strb	r2, [r3, #0]
 8004c72:	e008      	b.n	8004c86 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c80:	b2da      	uxtb	r2, r3
 8004c82:	69fb      	ldr	r3, [r7, #28]
 8004c84:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004c86:	69fb      	ldr	r3, [r7, #28]
 8004c88:	3301      	adds	r3, #1
 8004c8a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004c90:	b29b      	uxth	r3, r3
 8004c92:	3b01      	subs	r3, #1
 8004c94:	b29a      	uxth	r2, r3
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004c9e:	b29b      	uxth	r3, r3
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d1b6      	bne.n	8004c12 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2220      	movs	r2, #32
 8004ca8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8004cac:	2300      	movs	r3, #0
 8004cae:	e000      	b.n	8004cb2 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8004cb0:	2302      	movs	r3, #2
  }
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3720      	adds	r7, #32
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}

08004cba <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004cba:	b580      	push	{r7, lr}
 8004cbc:	b084      	sub	sp, #16
 8004cbe:	af00      	add	r7, sp, #0
 8004cc0:	60f8      	str	r0, [r7, #12]
 8004cc2:	60b9      	str	r1, [r7, #8]
 8004cc4:	4613      	mov	r3, r2
 8004cc6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004cce:	b2db      	uxtb	r3, r3
 8004cd0:	2b20      	cmp	r3, #32
 8004cd2:	d11d      	bne.n	8004d10 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d002      	beq.n	8004ce0 <HAL_UART_Receive_IT+0x26>
 8004cda:	88fb      	ldrh	r3, [r7, #6]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d101      	bne.n	8004ce4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	e016      	b.n	8004d12 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cea:	2b01      	cmp	r3, #1
 8004cec:	d101      	bne.n	8004cf2 <HAL_UART_Receive_IT+0x38>
 8004cee:	2302      	movs	r3, #2
 8004cf0:	e00f      	b.n	8004d12 <HAL_UART_Receive_IT+0x58>
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2201      	movs	r2, #1
 8004cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8004d00:	88fb      	ldrh	r3, [r7, #6]
 8004d02:	461a      	mov	r2, r3
 8004d04:	68b9      	ldr	r1, [r7, #8]
 8004d06:	68f8      	ldr	r0, [r7, #12]
 8004d08:	f000 fa19 	bl	800513e <UART_Start_Receive_IT>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	e000      	b.n	8004d12 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004d10:	2302      	movs	r3, #2
  }
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	3710      	adds	r7, #16
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd80      	pop	{r7, pc}
	...

08004d1c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b08a      	sub	sp, #40	; 0x28
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	68db      	ldr	r3, [r3, #12]
 8004d32:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	695b      	ldr	r3, [r3, #20]
 8004d3a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8004d40:	2300      	movs	r3, #0
 8004d42:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d46:	f003 030f 	and.w	r3, r3, #15
 8004d4a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8004d4c:	69bb      	ldr	r3, [r7, #24]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d10d      	bne.n	8004d6e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d54:	f003 0320 	and.w	r3, r3, #32
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d008      	beq.n	8004d6e <HAL_UART_IRQHandler+0x52>
 8004d5c:	6a3b      	ldr	r3, [r7, #32]
 8004d5e:	f003 0320 	and.w	r3, r3, #32
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d003      	beq.n	8004d6e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f000 fac9 	bl	80052fe <UART_Receive_IT>
      return;
 8004d6c:	e17b      	b.n	8005066 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004d6e:	69bb      	ldr	r3, [r7, #24]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	f000 80b1 	beq.w	8004ed8 <HAL_UART_IRQHandler+0x1bc>
 8004d76:	69fb      	ldr	r3, [r7, #28]
 8004d78:	f003 0301 	and.w	r3, r3, #1
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d105      	bne.n	8004d8c <HAL_UART_IRQHandler+0x70>
 8004d80:	6a3b      	ldr	r3, [r7, #32]
 8004d82:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	f000 80a6 	beq.w	8004ed8 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d8e:	f003 0301 	and.w	r3, r3, #1
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d00a      	beq.n	8004dac <HAL_UART_IRQHandler+0x90>
 8004d96:	6a3b      	ldr	r3, [r7, #32]
 8004d98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d005      	beq.n	8004dac <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004da4:	f043 0201 	orr.w	r2, r3, #1
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dae:	f003 0304 	and.w	r3, r3, #4
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d00a      	beq.n	8004dcc <HAL_UART_IRQHandler+0xb0>
 8004db6:	69fb      	ldr	r3, [r7, #28]
 8004db8:	f003 0301 	and.w	r3, r3, #1
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d005      	beq.n	8004dcc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc4:	f043 0202 	orr.w	r2, r3, #2
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dce:	f003 0302 	and.w	r3, r3, #2
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d00a      	beq.n	8004dec <HAL_UART_IRQHandler+0xd0>
 8004dd6:	69fb      	ldr	r3, [r7, #28]
 8004dd8:	f003 0301 	and.w	r3, r3, #1
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d005      	beq.n	8004dec <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de4:	f043 0204 	orr.w	r2, r3, #4
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dee:	f003 0308 	and.w	r3, r3, #8
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d00f      	beq.n	8004e16 <HAL_UART_IRQHandler+0xfa>
 8004df6:	6a3b      	ldr	r3, [r7, #32]
 8004df8:	f003 0320 	and.w	r3, r3, #32
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d104      	bne.n	8004e0a <HAL_UART_IRQHandler+0xee>
 8004e00:	69fb      	ldr	r3, [r7, #28]
 8004e02:	f003 0301 	and.w	r3, r3, #1
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d005      	beq.n	8004e16 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e0e:	f043 0208 	orr.w	r2, r3, #8
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	f000 811e 	beq.w	800505c <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e22:	f003 0320 	and.w	r3, r3, #32
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d007      	beq.n	8004e3a <HAL_UART_IRQHandler+0x11e>
 8004e2a:	6a3b      	ldr	r3, [r7, #32]
 8004e2c:	f003 0320 	and.w	r3, r3, #32
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d002      	beq.n	8004e3a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	f000 fa62 	bl	80052fe <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	695b      	ldr	r3, [r3, #20]
 8004e40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	bf14      	ite	ne
 8004e48:	2301      	movne	r3, #1
 8004e4a:	2300      	moveq	r3, #0
 8004e4c:	b2db      	uxtb	r3, r3
 8004e4e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e54:	f003 0308 	and.w	r3, r3, #8
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d102      	bne.n	8004e62 <HAL_UART_IRQHandler+0x146>
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d031      	beq.n	8004ec6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	f000 f9a4 	bl	80051b0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	695b      	ldr	r3, [r3, #20]
 8004e6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d023      	beq.n	8004ebe <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	695a      	ldr	r2, [r3, #20]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e84:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d013      	beq.n	8004eb6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e92:	4a76      	ldr	r2, [pc, #472]	; (800506c <HAL_UART_IRQHandler+0x350>)
 8004e94:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f7fd fc84 	bl	80027a8 <HAL_DMA_Abort_IT>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d016      	beq.n	8004ed4 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004eac:	687a      	ldr	r2, [r7, #4]
 8004eae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004eb0:	4610      	mov	r0, r2
 8004eb2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004eb4:	e00e      	b.n	8004ed4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f000 f8e3 	bl	8005082 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ebc:	e00a      	b.n	8004ed4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f000 f8df 	bl	8005082 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ec4:	e006      	b.n	8004ed4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f000 f8db 	bl	8005082 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004ed2:	e0c3      	b.n	800505c <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ed4:	bf00      	nop
    return;
 8004ed6:	e0c1      	b.n	800505c <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	f040 80a1 	bne.w	8005024 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8004ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ee4:	f003 0310 	and.w	r3, r3, #16
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	f000 809b 	beq.w	8005024 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8004eee:	6a3b      	ldr	r3, [r7, #32]
 8004ef0:	f003 0310 	and.w	r3, r3, #16
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	f000 8095 	beq.w	8005024 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004efa:	2300      	movs	r3, #0
 8004efc:	60fb      	str	r3, [r7, #12]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	60fb      	str	r3, [r7, #12]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	60fb      	str	r3, [r7, #12]
 8004f0e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	695b      	ldr	r3, [r3, #20]
 8004f16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d04e      	beq.n	8004fbc <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004f28:	8a3b      	ldrh	r3, [r7, #16]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	f000 8098 	beq.w	8005060 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004f34:	8a3a      	ldrh	r2, [r7, #16]
 8004f36:	429a      	cmp	r2, r3
 8004f38:	f080 8092 	bcs.w	8005060 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	8a3a      	ldrh	r2, [r7, #16]
 8004f40:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f46:	699b      	ldr	r3, [r3, #24]
 8004f48:	2b20      	cmp	r3, #32
 8004f4a:	d02b      	beq.n	8004fa4 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	68da      	ldr	r2, [r3, #12]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004f5a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	695a      	ldr	r2, [r3, #20]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f022 0201 	bic.w	r2, r2, #1
 8004f6a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	695a      	ldr	r2, [r3, #20]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f7a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2220      	movs	r2, #32
 8004f80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2200      	movs	r2, #0
 8004f88:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	68da      	ldr	r2, [r3, #12]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f022 0210 	bic.w	r2, r2, #16
 8004f98:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f7fd fbc7 	bl	8002732 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	1ad3      	subs	r3, r2, r3
 8004fb0:	b29b      	uxth	r3, r3
 8004fb2:	4619      	mov	r1, r3
 8004fb4:	6878      	ldr	r0, [r7, #4]
 8004fb6:	f000 f86d 	bl	8005094 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004fba:	e051      	b.n	8005060 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004fc4:	b29b      	uxth	r3, r3
 8004fc6:	1ad3      	subs	r3, r2, r3
 8004fc8:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004fce:	b29b      	uxth	r3, r3
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d047      	beq.n	8005064 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8004fd4:	8a7b      	ldrh	r3, [r7, #18]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d044      	beq.n	8005064 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	68da      	ldr	r2, [r3, #12]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004fe8:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	695a      	ldr	r2, [r3, #20]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f022 0201 	bic.w	r2, r2, #1
 8004ff8:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2220      	movs	r2, #32
 8004ffe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	68da      	ldr	r2, [r3, #12]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f022 0210 	bic.w	r2, r2, #16
 8005016:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005018:	8a7b      	ldrh	r3, [r7, #18]
 800501a:	4619      	mov	r1, r3
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f000 f839 	bl	8005094 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005022:	e01f      	b.n	8005064 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800502a:	2b00      	cmp	r3, #0
 800502c:	d008      	beq.n	8005040 <HAL_UART_IRQHandler+0x324>
 800502e:	6a3b      	ldr	r3, [r7, #32]
 8005030:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005034:	2b00      	cmp	r3, #0
 8005036:	d003      	beq.n	8005040 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8005038:	6878      	ldr	r0, [r7, #4]
 800503a:	f000 f8f9 	bl	8005230 <UART_Transmit_IT>
    return;
 800503e:	e012      	b.n	8005066 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005042:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005046:	2b00      	cmp	r3, #0
 8005048:	d00d      	beq.n	8005066 <HAL_UART_IRQHandler+0x34a>
 800504a:	6a3b      	ldr	r3, [r7, #32]
 800504c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005050:	2b00      	cmp	r3, #0
 8005052:	d008      	beq.n	8005066 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8005054:	6878      	ldr	r0, [r7, #4]
 8005056:	f000 f93a 	bl	80052ce <UART_EndTransmit_IT>
    return;
 800505a:	e004      	b.n	8005066 <HAL_UART_IRQHandler+0x34a>
    return;
 800505c:	bf00      	nop
 800505e:	e002      	b.n	8005066 <HAL_UART_IRQHandler+0x34a>
      return;
 8005060:	bf00      	nop
 8005062:	e000      	b.n	8005066 <HAL_UART_IRQHandler+0x34a>
      return;
 8005064:	bf00      	nop
  }
}
 8005066:	3728      	adds	r7, #40	; 0x28
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}
 800506c:	08005209 	.word	0x08005209

08005070 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005070:	b480      	push	{r7}
 8005072:	b083      	sub	sp, #12
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005078:	bf00      	nop
 800507a:	370c      	adds	r7, #12
 800507c:	46bd      	mov	sp, r7
 800507e:	bc80      	pop	{r7}
 8005080:	4770      	bx	lr

08005082 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005082:	b480      	push	{r7}
 8005084:	b083      	sub	sp, #12
 8005086:	af00      	add	r7, sp, #0
 8005088:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800508a:	bf00      	nop
 800508c:	370c      	adds	r7, #12
 800508e:	46bd      	mov	sp, r7
 8005090:	bc80      	pop	{r7}
 8005092:	4770      	bx	lr

08005094 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005094:	b480      	push	{r7}
 8005096:	b083      	sub	sp, #12
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
 800509c:	460b      	mov	r3, r1
 800509e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80050a0:	bf00      	nop
 80050a2:	370c      	adds	r7, #12
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bc80      	pop	{r7}
 80050a8:	4770      	bx	lr

080050aa <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80050aa:	b580      	push	{r7, lr}
 80050ac:	b084      	sub	sp, #16
 80050ae:	af00      	add	r7, sp, #0
 80050b0:	60f8      	str	r0, [r7, #12]
 80050b2:	60b9      	str	r1, [r7, #8]
 80050b4:	603b      	str	r3, [r7, #0]
 80050b6:	4613      	mov	r3, r2
 80050b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050ba:	e02c      	b.n	8005116 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050bc:	69bb      	ldr	r3, [r7, #24]
 80050be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050c2:	d028      	beq.n	8005116 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80050c4:	69bb      	ldr	r3, [r7, #24]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d007      	beq.n	80050da <UART_WaitOnFlagUntilTimeout+0x30>
 80050ca:	f7fd fa25 	bl	8002518 <HAL_GetTick>
 80050ce:	4602      	mov	r2, r0
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	1ad3      	subs	r3, r2, r3
 80050d4:	69ba      	ldr	r2, [r7, #24]
 80050d6:	429a      	cmp	r2, r3
 80050d8:	d21d      	bcs.n	8005116 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	68da      	ldr	r2, [r3, #12]
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80050e8:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	695a      	ldr	r2, [r3, #20]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f022 0201 	bic.w	r2, r2, #1
 80050f8:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	2220      	movs	r2, #32
 80050fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	2220      	movs	r2, #32
 8005106:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	2200      	movs	r2, #0
 800510e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005112:	2303      	movs	r3, #3
 8005114:	e00f      	b.n	8005136 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	4013      	ands	r3, r2
 8005120:	68ba      	ldr	r2, [r7, #8]
 8005122:	429a      	cmp	r2, r3
 8005124:	bf0c      	ite	eq
 8005126:	2301      	moveq	r3, #1
 8005128:	2300      	movne	r3, #0
 800512a:	b2db      	uxtb	r3, r3
 800512c:	461a      	mov	r2, r3
 800512e:	79fb      	ldrb	r3, [r7, #7]
 8005130:	429a      	cmp	r2, r3
 8005132:	d0c3      	beq.n	80050bc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005134:	2300      	movs	r3, #0
}
 8005136:	4618      	mov	r0, r3
 8005138:	3710      	adds	r7, #16
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}

0800513e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800513e:	b480      	push	{r7}
 8005140:	b085      	sub	sp, #20
 8005142:	af00      	add	r7, sp, #0
 8005144:	60f8      	str	r0, [r7, #12]
 8005146:	60b9      	str	r1, [r7, #8]
 8005148:	4613      	mov	r3, r2
 800514a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	68ba      	ldr	r2, [r7, #8]
 8005150:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	88fa      	ldrh	r2, [r7, #6]
 8005156:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	88fa      	ldrh	r2, [r7, #6]
 800515c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2200      	movs	r2, #0
 8005162:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2222      	movs	r2, #34	; 0x22
 8005168:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	2200      	movs	r2, #0
 8005170:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	68da      	ldr	r2, [r3, #12]
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005182:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	695a      	ldr	r2, [r3, #20]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f042 0201 	orr.w	r2, r2, #1
 8005192:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	68da      	ldr	r2, [r3, #12]
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f042 0220 	orr.w	r2, r2, #32
 80051a2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80051a4:	2300      	movs	r3, #0
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3714      	adds	r7, #20
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bc80      	pop	{r7}
 80051ae:	4770      	bx	lr

080051b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b083      	sub	sp, #12
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	68da      	ldr	r2, [r3, #12]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80051c6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	695a      	ldr	r2, [r3, #20]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f022 0201 	bic.w	r2, r2, #1
 80051d6:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051dc:	2b01      	cmp	r3, #1
 80051de:	d107      	bne.n	80051f0 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	68da      	ldr	r2, [r3, #12]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f022 0210 	bic.w	r2, r2, #16
 80051ee:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2220      	movs	r2, #32
 80051f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2200      	movs	r2, #0
 80051fc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80051fe:	bf00      	nop
 8005200:	370c      	adds	r7, #12
 8005202:	46bd      	mov	sp, r7
 8005204:	bc80      	pop	{r7}
 8005206:	4770      	bx	lr

08005208 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b084      	sub	sp, #16
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005214:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2200      	movs	r2, #0
 800521a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2200      	movs	r2, #0
 8005220:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005222:	68f8      	ldr	r0, [r7, #12]
 8005224:	f7ff ff2d 	bl	8005082 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005228:	bf00      	nop
 800522a:	3710      	adds	r7, #16
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}

08005230 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005230:	b480      	push	{r7}
 8005232:	b085      	sub	sp, #20
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800523e:	b2db      	uxtb	r3, r3
 8005240:	2b21      	cmp	r3, #33	; 0x21
 8005242:	d13e      	bne.n	80052c2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800524c:	d114      	bne.n	8005278 <UART_Transmit_IT+0x48>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	691b      	ldr	r3, [r3, #16]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d110      	bne.n	8005278 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6a1b      	ldr	r3, [r3, #32]
 800525a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	881b      	ldrh	r3, [r3, #0]
 8005260:	461a      	mov	r2, r3
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800526a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6a1b      	ldr	r3, [r3, #32]
 8005270:	1c9a      	adds	r2, r3, #2
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	621a      	str	r2, [r3, #32]
 8005276:	e008      	b.n	800528a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6a1b      	ldr	r3, [r3, #32]
 800527c:	1c59      	adds	r1, r3, #1
 800527e:	687a      	ldr	r2, [r7, #4]
 8005280:	6211      	str	r1, [r2, #32]
 8005282:	781a      	ldrb	r2, [r3, #0]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800528e:	b29b      	uxth	r3, r3
 8005290:	3b01      	subs	r3, #1
 8005292:	b29b      	uxth	r3, r3
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	4619      	mov	r1, r3
 8005298:	84d1      	strh	r1, [r2, #38]	; 0x26
 800529a:	2b00      	cmp	r3, #0
 800529c:	d10f      	bne.n	80052be <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	68da      	ldr	r2, [r3, #12]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80052ac:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	68da      	ldr	r2, [r3, #12]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80052bc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80052be:	2300      	movs	r3, #0
 80052c0:	e000      	b.n	80052c4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80052c2:	2302      	movs	r3, #2
  }
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	3714      	adds	r7, #20
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bc80      	pop	{r7}
 80052cc:	4770      	bx	lr

080052ce <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80052ce:	b580      	push	{r7, lr}
 80052d0:	b082      	sub	sp, #8
 80052d2:	af00      	add	r7, sp, #0
 80052d4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	68da      	ldr	r2, [r3, #12]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052e4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2220      	movs	r2, #32
 80052ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f7ff febe 	bl	8005070 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80052f4:	2300      	movs	r3, #0
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3708      	adds	r7, #8
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}

080052fe <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80052fe:	b580      	push	{r7, lr}
 8005300:	b086      	sub	sp, #24
 8005302:	af00      	add	r7, sp, #0
 8005304:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800530c:	b2db      	uxtb	r3, r3
 800530e:	2b22      	cmp	r3, #34	; 0x22
 8005310:	f040 8099 	bne.w	8005446 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	689b      	ldr	r3, [r3, #8]
 8005318:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800531c:	d117      	bne.n	800534e <UART_Receive_IT+0x50>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	691b      	ldr	r3, [r3, #16]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d113      	bne.n	800534e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005326:	2300      	movs	r3, #0
 8005328:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800532e:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	b29b      	uxth	r3, r3
 8005338:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800533c:	b29a      	uxth	r2, r3
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005346:	1c9a      	adds	r2, r3, #2
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	629a      	str	r2, [r3, #40]	; 0x28
 800534c:	e026      	b.n	800539c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005352:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8005354:	2300      	movs	r3, #0
 8005356:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005360:	d007      	beq.n	8005372 <UART_Receive_IT+0x74>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d10a      	bne.n	8005380 <UART_Receive_IT+0x82>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	691b      	ldr	r3, [r3, #16]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d106      	bne.n	8005380 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	b2da      	uxtb	r2, r3
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	701a      	strb	r2, [r3, #0]
 800537e:	e008      	b.n	8005392 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	b2db      	uxtb	r3, r3
 8005388:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800538c:	b2da      	uxtb	r2, r3
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005396:	1c5a      	adds	r2, r3, #1
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80053a0:	b29b      	uxth	r3, r3
 80053a2:	3b01      	subs	r3, #1
 80053a4:	b29b      	uxth	r3, r3
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	4619      	mov	r1, r3
 80053aa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d148      	bne.n	8005442 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	68da      	ldr	r2, [r3, #12]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f022 0220 	bic.w	r2, r2, #32
 80053be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	68da      	ldr	r2, [r3, #12]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80053ce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	695a      	ldr	r2, [r3, #20]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f022 0201 	bic.w	r2, r2, #1
 80053de:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2220      	movs	r2, #32
 80053e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ec:	2b01      	cmp	r3, #1
 80053ee:	d123      	bne.n	8005438 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2200      	movs	r2, #0
 80053f4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	68da      	ldr	r2, [r3, #12]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f022 0210 	bic.w	r2, r2, #16
 8005404:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f003 0310 	and.w	r3, r3, #16
 8005410:	2b10      	cmp	r3, #16
 8005412:	d10a      	bne.n	800542a <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005414:	2300      	movs	r3, #0
 8005416:	60fb      	str	r3, [r7, #12]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	60fb      	str	r3, [r7, #12]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	60fb      	str	r3, [r7, #12]
 8005428:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800542e:	4619      	mov	r1, r3
 8005430:	6878      	ldr	r0, [r7, #4]
 8005432:	f7ff fe2f 	bl	8005094 <HAL_UARTEx_RxEventCallback>
 8005436:	e002      	b.n	800543e <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005438:	6878      	ldr	r0, [r7, #4]
 800543a:	f000 f99b 	bl	8005774 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800543e:	2300      	movs	r3, #0
 8005440:	e002      	b.n	8005448 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8005442:	2300      	movs	r3, #0
 8005444:	e000      	b.n	8005448 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005446:	2302      	movs	r3, #2
  }
}
 8005448:	4618      	mov	r0, r3
 800544a:	3718      	adds	r7, #24
 800544c:	46bd      	mov	sp, r7
 800544e:	bd80      	pop	{r7, pc}

08005450 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b084      	sub	sp, #16
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	691b      	ldr	r3, [r3, #16]
 800545e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	68da      	ldr	r2, [r3, #12]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	430a      	orrs	r2, r1
 800546c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	689a      	ldr	r2, [r3, #8]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	691b      	ldr	r3, [r3, #16]
 8005476:	431a      	orrs	r2, r3
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	695b      	ldr	r3, [r3, #20]
 800547c:	4313      	orrs	r3, r2
 800547e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	68db      	ldr	r3, [r3, #12]
 8005486:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800548a:	f023 030c 	bic.w	r3, r3, #12
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	6812      	ldr	r2, [r2, #0]
 8005492:	68b9      	ldr	r1, [r7, #8]
 8005494:	430b      	orrs	r3, r1
 8005496:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	695b      	ldr	r3, [r3, #20]
 800549e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	699a      	ldr	r2, [r3, #24]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	430a      	orrs	r2, r1
 80054ac:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a2c      	ldr	r2, [pc, #176]	; (8005564 <UART_SetConfig+0x114>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d103      	bne.n	80054c0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80054b8:	f7fe fbca 	bl	8003c50 <HAL_RCC_GetPCLK2Freq>
 80054bc:	60f8      	str	r0, [r7, #12]
 80054be:	e002      	b.n	80054c6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80054c0:	f7fe fbb2 	bl	8003c28 <HAL_RCC_GetPCLK1Freq>
 80054c4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80054c6:	68fa      	ldr	r2, [r7, #12]
 80054c8:	4613      	mov	r3, r2
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	4413      	add	r3, r2
 80054ce:	009a      	lsls	r2, r3, #2
 80054d0:	441a      	add	r2, r3
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	009b      	lsls	r3, r3, #2
 80054d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80054dc:	4a22      	ldr	r2, [pc, #136]	; (8005568 <UART_SetConfig+0x118>)
 80054de:	fba2 2303 	umull	r2, r3, r2, r3
 80054e2:	095b      	lsrs	r3, r3, #5
 80054e4:	0119      	lsls	r1, r3, #4
 80054e6:	68fa      	ldr	r2, [r7, #12]
 80054e8:	4613      	mov	r3, r2
 80054ea:	009b      	lsls	r3, r3, #2
 80054ec:	4413      	add	r3, r2
 80054ee:	009a      	lsls	r2, r3, #2
 80054f0:	441a      	add	r2, r3
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	009b      	lsls	r3, r3, #2
 80054f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80054fc:	4b1a      	ldr	r3, [pc, #104]	; (8005568 <UART_SetConfig+0x118>)
 80054fe:	fba3 0302 	umull	r0, r3, r3, r2
 8005502:	095b      	lsrs	r3, r3, #5
 8005504:	2064      	movs	r0, #100	; 0x64
 8005506:	fb00 f303 	mul.w	r3, r0, r3
 800550a:	1ad3      	subs	r3, r2, r3
 800550c:	011b      	lsls	r3, r3, #4
 800550e:	3332      	adds	r3, #50	; 0x32
 8005510:	4a15      	ldr	r2, [pc, #84]	; (8005568 <UART_SetConfig+0x118>)
 8005512:	fba2 2303 	umull	r2, r3, r2, r3
 8005516:	095b      	lsrs	r3, r3, #5
 8005518:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800551c:	4419      	add	r1, r3
 800551e:	68fa      	ldr	r2, [r7, #12]
 8005520:	4613      	mov	r3, r2
 8005522:	009b      	lsls	r3, r3, #2
 8005524:	4413      	add	r3, r2
 8005526:	009a      	lsls	r2, r3, #2
 8005528:	441a      	add	r2, r3
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	fbb2 f2f3 	udiv	r2, r2, r3
 8005534:	4b0c      	ldr	r3, [pc, #48]	; (8005568 <UART_SetConfig+0x118>)
 8005536:	fba3 0302 	umull	r0, r3, r3, r2
 800553a:	095b      	lsrs	r3, r3, #5
 800553c:	2064      	movs	r0, #100	; 0x64
 800553e:	fb00 f303 	mul.w	r3, r0, r3
 8005542:	1ad3      	subs	r3, r2, r3
 8005544:	011b      	lsls	r3, r3, #4
 8005546:	3332      	adds	r3, #50	; 0x32
 8005548:	4a07      	ldr	r2, [pc, #28]	; (8005568 <UART_SetConfig+0x118>)
 800554a:	fba2 2303 	umull	r2, r3, r2, r3
 800554e:	095b      	lsrs	r3, r3, #5
 8005550:	f003 020f 	and.w	r2, r3, #15
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	440a      	add	r2, r1
 800555a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800555c:	bf00      	nop
 800555e:	3710      	adds	r7, #16
 8005560:	46bd      	mov	sp, r7
 8005562:	bd80      	pop	{r7, pc}
 8005564:	40013800 	.word	0x40013800
 8005568:	51eb851f 	.word	0x51eb851f

0800556c <delay_init>:
 * @brief     ʼӳٺ
 * @param     sysclk: ϵͳʱƵ, CPUƵ(rcc_c_ck), 168MHz
 * @retval    
 */  
void delay_init(uint16_t sysclk)
{
 800556c:	b480      	push	{r7}
 800556e:	b083      	sub	sp, #12
 8005570:	af00      	add	r7, sp, #0
 8005572:	4603      	mov	r3, r0
 8005574:	80fb      	strh	r3, [r7, #6]
#if SYS_SUPPORT_OS                                      /* Ҫ֧OS */
    uint32_t reload;
#endif
    g_fac_us = sysclk;                                  /* HAL_InitѶsystickã */
 8005576:	88fb      	ldrh	r3, [r7, #6]
 8005578:	4a03      	ldr	r2, [pc, #12]	; (8005588 <delay_init+0x1c>)
 800557a:	6013      	str	r3, [r2, #0]
    g_fac_ms = 1000 / delay_ostickspersec;              /* OSʱٵλ */
    SysTick->CTRL |= 1 << 1;                            /* SYSTICKж */
    SysTick->LOAD = reload;                             /* ÿ1/delay_ostickspersecжһ */
    SysTick->CTRL |= 1 << 0;                            /* SYSTICK */
#endif 
}
 800557c:	bf00      	nop
 800557e:	370c      	adds	r7, #12
 8005580:	46bd      	mov	sp, r7
 8005582:	bc80      	pop	{r7}
 8005584:	4770      	bx	lr
 8005586:	bf00      	nop
 8005588:	20000490 	.word	0x20000490

0800558c <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b082      	sub	sp, #8
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8005594:	1d39      	adds	r1, r7, #4
 8005596:	f04f 33ff 	mov.w	r3, #4294967295
 800559a:	2201      	movs	r2, #1
 800559c:	4803      	ldr	r0, [pc, #12]	; (80055ac <__io_putchar+0x20>)
 800559e:	f7ff fa58 	bl	8004a52 <HAL_UART_Transmit>
	return ch;
 80055a2:	687b      	ldr	r3, [r7, #4]
}
 80055a4:	4618      	mov	r0, r3
 80055a6:	3708      	adds	r7, #8
 80055a8:	46bd      	mov	sp, r7
 80055aa:	bd80      	pop	{r7, pc}
 80055ac:	20000564 	.word	0x20000564

080055b0 <MX_USART1_UART_Init>:


/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80055b4:	4b13      	ldr	r3, [pc, #76]	; (8005604 <MX_USART1_UART_Init+0x54>)
 80055b6:	4a14      	ldr	r2, [pc, #80]	; (8005608 <MX_USART1_UART_Init+0x58>)
 80055b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80055ba:	4b12      	ldr	r3, [pc, #72]	; (8005604 <MX_USART1_UART_Init+0x54>)
 80055bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80055c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80055c2:	4b10      	ldr	r3, [pc, #64]	; (8005604 <MX_USART1_UART_Init+0x54>)
 80055c4:	2200      	movs	r2, #0
 80055c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80055c8:	4b0e      	ldr	r3, [pc, #56]	; (8005604 <MX_USART1_UART_Init+0x54>)
 80055ca:	2200      	movs	r2, #0
 80055cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80055ce:	4b0d      	ldr	r3, [pc, #52]	; (8005604 <MX_USART1_UART_Init+0x54>)
 80055d0:	2200      	movs	r2, #0
 80055d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80055d4:	4b0b      	ldr	r3, [pc, #44]	; (8005604 <MX_USART1_UART_Init+0x54>)
 80055d6:	220c      	movs	r2, #12
 80055d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80055da:	4b0a      	ldr	r3, [pc, #40]	; (8005604 <MX_USART1_UART_Init+0x54>)
 80055dc:	2200      	movs	r2, #0
 80055de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80055e0:	4b08      	ldr	r3, [pc, #32]	; (8005604 <MX_USART1_UART_Init+0x54>)
 80055e2:	2200      	movs	r2, #0
 80055e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80055e6:	4807      	ldr	r0, [pc, #28]	; (8005604 <MX_USART1_UART_Init+0x54>)
 80055e8:	f7ff f9e6 	bl	80049b8 <HAL_UART_Init>
 80055ec:	4603      	mov	r3, r0
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d001      	beq.n	80055f6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80055f2:	f7fb fe05 	bl	8001200 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* 该函数会开启接收中断：标志位UART_IT_RXNE，并且设置接收缓冲以及接收缓冲接收最大数据量 */
    HAL_UART_Receive_IT(&huart1, (uint8_t *)g_rx_buffer, RXBUFFERSIZE);
 80055f6:	2201      	movs	r2, #1
 80055f8:	4904      	ldr	r1, [pc, #16]	; (800560c <MX_USART1_UART_Init+0x5c>)
 80055fa:	4802      	ldr	r0, [pc, #8]	; (8005604 <MX_USART1_UART_Init+0x54>)
 80055fc:	f7ff fb5d 	bl	8004cba <HAL_UART_Receive_IT>
  /* USER CODE END USART1_Init 2 */

}
 8005600:	bf00      	nop
 8005602:	bd80      	pop	{r7, pc}
 8005604:	20000564 	.word	0x20000564
 8005608:	40013800 	.word	0x40013800
 800560c:	20000560 	.word	0x20000560

08005610 <HAL_UART_MspInit>:
/* USART2 init function */



void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b08c      	sub	sp, #48	; 0x30
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN USART2_MspInit 1 */
    GPIO_InitTypeDef gpio_init_struct;

        if (huart->Instance == USART_UX)                            /* 如果是串口1，进行串口1 MSP初始化 */
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a51      	ldr	r2, [pc, #324]	; (8005764 <HAL_UART_MspInit+0x154>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d146      	bne.n	80056b0 <HAL_UART_MspInit+0xa0>
        {
            USART_TX_GPIO_CLK_ENABLE();                             /* 使能串口TX脚时钟 */
 8005622:	4b51      	ldr	r3, [pc, #324]	; (8005768 <HAL_UART_MspInit+0x158>)
 8005624:	699b      	ldr	r3, [r3, #24]
 8005626:	4a50      	ldr	r2, [pc, #320]	; (8005768 <HAL_UART_MspInit+0x158>)
 8005628:	f043 0304 	orr.w	r3, r3, #4
 800562c:	6193      	str	r3, [r2, #24]
 800562e:	4b4e      	ldr	r3, [pc, #312]	; (8005768 <HAL_UART_MspInit+0x158>)
 8005630:	699b      	ldr	r3, [r3, #24]
 8005632:	f003 0304 	and.w	r3, r3, #4
 8005636:	61fb      	str	r3, [r7, #28]
 8005638:	69fb      	ldr	r3, [r7, #28]
            USART_RX_GPIO_CLK_ENABLE();                             /* 使能串口RX脚时钟 */
 800563a:	4b4b      	ldr	r3, [pc, #300]	; (8005768 <HAL_UART_MspInit+0x158>)
 800563c:	699b      	ldr	r3, [r3, #24]
 800563e:	4a4a      	ldr	r2, [pc, #296]	; (8005768 <HAL_UART_MspInit+0x158>)
 8005640:	f043 0304 	orr.w	r3, r3, #4
 8005644:	6193      	str	r3, [r2, #24]
 8005646:	4b48      	ldr	r3, [pc, #288]	; (8005768 <HAL_UART_MspInit+0x158>)
 8005648:	699b      	ldr	r3, [r3, #24]
 800564a:	f003 0304 	and.w	r3, r3, #4
 800564e:	61bb      	str	r3, [r7, #24]
 8005650:	69bb      	ldr	r3, [r7, #24]
            USART_UX_CLK_ENABLE();                                  /* 使能串口时钟 */
 8005652:	4b45      	ldr	r3, [pc, #276]	; (8005768 <HAL_UART_MspInit+0x158>)
 8005654:	699b      	ldr	r3, [r3, #24]
 8005656:	4a44      	ldr	r2, [pc, #272]	; (8005768 <HAL_UART_MspInit+0x158>)
 8005658:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800565c:	6193      	str	r3, [r2, #24]
 800565e:	4b42      	ldr	r3, [pc, #264]	; (8005768 <HAL_UART_MspInit+0x158>)
 8005660:	699b      	ldr	r3, [r3, #24]
 8005662:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005666:	617b      	str	r3, [r7, #20]
 8005668:	697b      	ldr	r3, [r7, #20]

            gpio_init_struct.Pin = USART_TX_GPIO_PIN;               /* 串口发送引脚号 */
 800566a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800566e:	623b      	str	r3, [r7, #32]
            gpio_init_struct.Mode = GPIO_MODE_AF_PP;                /* 复用推挽输出 */
 8005670:	2302      	movs	r3, #2
 8005672:	627b      	str	r3, [r7, #36]	; 0x24
            gpio_init_struct.Pull = GPIO_PULLUP;                    /* 上拉 */
 8005674:	2301      	movs	r3, #1
 8005676:	62bb      	str	r3, [r7, #40]	; 0x28
            gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;          /* IO速度设置为高速 */
 8005678:	2303      	movs	r3, #3
 800567a:	62fb      	str	r3, [r7, #44]	; 0x2c
            HAL_GPIO_Init(USART_TX_GPIO_PORT, &gpio_init_struct);
 800567c:	f107 0320 	add.w	r3, r7, #32
 8005680:	4619      	mov	r1, r3
 8005682:	483a      	ldr	r0, [pc, #232]	; (800576c <HAL_UART_MspInit+0x15c>)
 8005684:	f7fd f906 	bl	8002894 <HAL_GPIO_Init>

            gpio_init_struct.Pin = USART_RX_GPIO_PIN;               /* 串口RX脚 模式设置 */
 8005688:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800568c:	623b      	str	r3, [r7, #32]
            gpio_init_struct.Mode = GPIO_MODE_AF_INPUT;
 800568e:	2300      	movs	r3, #0
 8005690:	627b      	str	r3, [r7, #36]	; 0x24
            HAL_GPIO_Init(USART_RX_GPIO_PORT, &gpio_init_struct);   /* 串口RX脚 必须设置成输入模式 */
 8005692:	f107 0320 	add.w	r3, r7, #32
 8005696:	4619      	mov	r1, r3
 8005698:	4834      	ldr	r0, [pc, #208]	; (800576c <HAL_UART_MspInit+0x15c>)
 800569a:	f7fd f8fb 	bl	8002894 <HAL_GPIO_Init>

    #if USART_EN_RX
            HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800569e:	2200      	movs	r2, #0
 80056a0:	2105      	movs	r1, #5
 80056a2:	2025      	movs	r0, #37	; 0x25
 80056a4:	f7fd f81b 	bl	80026de <HAL_NVIC_SetPriority>
            HAL_NVIC_EnableIRQ(USART1_IRQn);
 80056a8:	2025      	movs	r0, #37	; 0x25
 80056aa:	f7fd f834 	bl	8002716 <HAL_NVIC_EnableIRQ>
		   /* 使能UART中断通道 */

            __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);                          /* 使能UART接收中断 */
  /* USER CODE END USART2_MspInit 1 */
  }
}
 80056ae:	e054      	b.n	800575a <HAL_UART_MspInit+0x14a>
        else if (huart->Instance == ESP8266_UART_INTERFACE)                 /* 如果是ESP8266 UART */
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a2e      	ldr	r2, [pc, #184]	; (8005770 <HAL_UART_MspInit+0x160>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d14f      	bne.n	800575a <HAL_UART_MspInit+0x14a>
            ESP8266_UART_TX_GPIO_CLK_ENABLE();                              /* 使能UART TX引脚时钟 */
 80056ba:	4b2b      	ldr	r3, [pc, #172]	; (8005768 <HAL_UART_MspInit+0x158>)
 80056bc:	699b      	ldr	r3, [r3, #24]
 80056be:	4a2a      	ldr	r2, [pc, #168]	; (8005768 <HAL_UART_MspInit+0x158>)
 80056c0:	f043 0304 	orr.w	r3, r3, #4
 80056c4:	6193      	str	r3, [r2, #24]
 80056c6:	4b28      	ldr	r3, [pc, #160]	; (8005768 <HAL_UART_MspInit+0x158>)
 80056c8:	699b      	ldr	r3, [r3, #24]
 80056ca:	f003 0304 	and.w	r3, r3, #4
 80056ce:	613b      	str	r3, [r7, #16]
 80056d0:	693b      	ldr	r3, [r7, #16]
            ESP8266_UART_RX_GPIO_CLK_ENABLE();                              /* 使能UART RX引脚时钟 */
 80056d2:	4b25      	ldr	r3, [pc, #148]	; (8005768 <HAL_UART_MspInit+0x158>)
 80056d4:	699b      	ldr	r3, [r3, #24]
 80056d6:	4a24      	ldr	r2, [pc, #144]	; (8005768 <HAL_UART_MspInit+0x158>)
 80056d8:	f043 0304 	orr.w	r3, r3, #4
 80056dc:	6193      	str	r3, [r2, #24]
 80056de:	4b22      	ldr	r3, [pc, #136]	; (8005768 <HAL_UART_MspInit+0x158>)
 80056e0:	699b      	ldr	r3, [r3, #24]
 80056e2:	f003 0304 	and.w	r3, r3, #4
 80056e6:	60fb      	str	r3, [r7, #12]
 80056e8:	68fb      	ldr	r3, [r7, #12]
            ESP8266_UART_CLK_ENABLE();                                      /* 使能UART时钟 */
 80056ea:	4b1f      	ldr	r3, [pc, #124]	; (8005768 <HAL_UART_MspInit+0x158>)
 80056ec:	69db      	ldr	r3, [r3, #28]
 80056ee:	4a1e      	ldr	r2, [pc, #120]	; (8005768 <HAL_UART_MspInit+0x158>)
 80056f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80056f4:	61d3      	str	r3, [r2, #28]
 80056f6:	4b1c      	ldr	r3, [pc, #112]	; (8005768 <HAL_UART_MspInit+0x158>)
 80056f8:	69db      	ldr	r3, [r3, #28]
 80056fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056fe:	60bb      	str	r3, [r7, #8]
 8005700:	68bb      	ldr	r3, [r7, #8]
            gpio_init_struct.Pin    = ESP8266_UART_TX_GPIO_PIN;             /* UART TX引脚 */
 8005702:	2304      	movs	r3, #4
 8005704:	623b      	str	r3, [r7, #32]
            gpio_init_struct.Mode   = GPIO_MODE_AF_PP;                          /* 复用推挽输出 */
 8005706:	2302      	movs	r3, #2
 8005708:	627b      	str	r3, [r7, #36]	; 0x24
            gpio_init_struct.Pull   = GPIO_NOPULL;                              /* 无上下拉 */
 800570a:	2300      	movs	r3, #0
 800570c:	62bb      	str	r3, [r7, #40]	; 0x28
            gpio_init_struct.Speed  = GPIO_SPEED_FREQ_HIGH;                     /* 高速 */
 800570e:	2303      	movs	r3, #3
 8005710:	62fb      	str	r3, [r7, #44]	; 0x2c
            HAL_GPIO_Init(ESP8266_UART_TX_GPIO_PORT, &gpio_init_struct);    /* 初始化UART TX引脚 */
 8005712:	f107 0320 	add.w	r3, r7, #32
 8005716:	4619      	mov	r1, r3
 8005718:	4814      	ldr	r0, [pc, #80]	; (800576c <HAL_UART_MspInit+0x15c>)
 800571a:	f7fd f8bb 	bl	8002894 <HAL_GPIO_Init>
            gpio_init_struct.Pin    = ESP8266_UART_RX_GPIO_PIN;             /* UART RX引脚 */
 800571e:	2308      	movs	r3, #8
 8005720:	623b      	str	r3, [r7, #32]
            gpio_init_struct.Mode   = GPIO_MODE_INPUT;                          /* 输入 */
 8005722:	2300      	movs	r3, #0
 8005724:	627b      	str	r3, [r7, #36]	; 0x24
            gpio_init_struct.Pull   = GPIO_NOPULL;                              /* 无上下拉 */
 8005726:	2300      	movs	r3, #0
 8005728:	62bb      	str	r3, [r7, #40]	; 0x28
            gpio_init_struct.Speed  = GPIO_SPEED_FREQ_HIGH;                     /* 高速 */
 800572a:	2303      	movs	r3, #3
 800572c:	62fb      	str	r3, [r7, #44]	; 0x2c
            HAL_GPIO_Init(ESP8266_UART_RX_GPIO_PORT, &gpio_init_struct);    /* 初始化UART RX引脚 */
 800572e:	f107 0320 	add.w	r3, r7, #32
 8005732:	4619      	mov	r1, r3
 8005734:	480d      	ldr	r0, [pc, #52]	; (800576c <HAL_UART_MspInit+0x15c>)
 8005736:	f7fd f8ad 	bl	8002894 <HAL_GPIO_Init>
            HAL_NVIC_SetPriority(ESP8266_UART_IRQn, 0, 0);                  /* 抢占优先级0，子优先级0 */
 800573a:	2200      	movs	r2, #0
 800573c:	2100      	movs	r1, #0
 800573e:	2026      	movs	r0, #38	; 0x26
 8005740:	f7fc ffcd 	bl	80026de <HAL_NVIC_SetPriority>
			HAL_NVIC_EnableIRQ(ESP8266_UART_IRQn);                          /* 使能UART中断通道 */
 8005744:	2026      	movs	r0, #38	; 0x26
 8005746:	f7fc ffe6 	bl	8002716 <HAL_NVIC_EnableIRQ>
            __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);                          /* 使能UART接收中断 */
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	68da      	ldr	r2, [r3, #12]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f042 0220 	orr.w	r2, r2, #32
 8005758:	60da      	str	r2, [r3, #12]
}
 800575a:	bf00      	nop
 800575c:	3730      	adds	r7, #48	; 0x30
 800575e:	46bd      	mov	sp, r7
 8005760:	bd80      	pop	{r7, pc}
 8005762:	bf00      	nop
 8005764:	40013800 	.word	0x40013800
 8005768:	40021000 	.word	0x40021000
 800576c:	40010800 	.word	0x40010800
 8005770:	40004400 	.word	0x40004400

08005774 <HAL_UART_RxCpltCallback>:
                数据处理在这里进行
 * @param       huart:串口句柄
 * @retval      无
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b082      	sub	sp, #8
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)                      /* 如果是串口1 */
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a24      	ldr	r2, [pc, #144]	; (8005814 <HAL_UART_RxCpltCallback+0xa0>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d142      	bne.n	800580c <HAL_UART_RxCpltCallback+0x98>
    {
        if ((g_usart_rx_sta & 0x8000) == 0)             /* 接收未完成 */
 8005786:	4b24      	ldr	r3, [pc, #144]	; (8005818 <HAL_UART_RxCpltCallback+0xa4>)
 8005788:	881b      	ldrh	r3, [r3, #0]
 800578a:	b21b      	sxth	r3, r3
 800578c:	2b00      	cmp	r3, #0
 800578e:	db38      	blt.n	8005802 <HAL_UART_RxCpltCallback+0x8e>
        {
            if (g_usart_rx_sta & 0x4000)                /* 接收到了0x0d（即回车键） */
 8005790:	4b21      	ldr	r3, [pc, #132]	; (8005818 <HAL_UART_RxCpltCallback+0xa4>)
 8005792:	881b      	ldrh	r3, [r3, #0]
 8005794:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005798:	2b00      	cmp	r3, #0
 800579a:	d011      	beq.n	80057c0 <HAL_UART_RxCpltCallback+0x4c>
            {
                if (g_rx_buffer[0] != 0x0a)             /* 接收到的不是0x0a（即不是换行键） */
 800579c:	4b1f      	ldr	r3, [pc, #124]	; (800581c <HAL_UART_RxCpltCallback+0xa8>)
 800579e:	781b      	ldrb	r3, [r3, #0]
 80057a0:	2b0a      	cmp	r3, #10
 80057a2:	d003      	beq.n	80057ac <HAL_UART_RxCpltCallback+0x38>
                {
                    g_usart_rx_sta = 0;                 /* 接收错误,重新开始 */
 80057a4:	4b1c      	ldr	r3, [pc, #112]	; (8005818 <HAL_UART_RxCpltCallback+0xa4>)
 80057a6:	2200      	movs	r2, #0
 80057a8:	801a      	strh	r2, [r3, #0]
 80057aa:	e02a      	b.n	8005802 <HAL_UART_RxCpltCallback+0x8e>
                }
                else                                    /* 接收到的是0x0a（即换行键） */
                {
                    g_usart_rx_sta |= 0x8000;           /* 接收完成了 */
 80057ac:	4b1a      	ldr	r3, [pc, #104]	; (8005818 <HAL_UART_RxCpltCallback+0xa4>)
 80057ae:	881b      	ldrh	r3, [r3, #0]
 80057b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80057b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80057b8:	b29a      	uxth	r2, r3
 80057ba:	4b17      	ldr	r3, [pc, #92]	; (8005818 <HAL_UART_RxCpltCallback+0xa4>)
 80057bc:	801a      	strh	r2, [r3, #0]
 80057be:	e020      	b.n	8005802 <HAL_UART_RxCpltCallback+0x8e>
                }
            }
            else                                        /* 还没收到0X0d（即回车键） */
            {
                if (g_rx_buffer[0] == 0x0d)
 80057c0:	4b16      	ldr	r3, [pc, #88]	; (800581c <HAL_UART_RxCpltCallback+0xa8>)
 80057c2:	781b      	ldrb	r3, [r3, #0]
 80057c4:	2b0d      	cmp	r3, #13
 80057c6:	d107      	bne.n	80057d8 <HAL_UART_RxCpltCallback+0x64>
                    g_usart_rx_sta |= 0x4000;
 80057c8:	4b13      	ldr	r3, [pc, #76]	; (8005818 <HAL_UART_RxCpltCallback+0xa4>)
 80057ca:	881b      	ldrh	r3, [r3, #0]
 80057cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80057d0:	b29a      	uxth	r2, r3
 80057d2:	4b11      	ldr	r3, [pc, #68]	; (8005818 <HAL_UART_RxCpltCallback+0xa4>)
 80057d4:	801a      	strh	r2, [r3, #0]
 80057d6:	e014      	b.n	8005802 <HAL_UART_RxCpltCallback+0x8e>
                else
                {
                    g_usart_rx_buf[g_usart_rx_sta & 0X3FFF] = g_rx_buffer[0];
 80057d8:	4b0f      	ldr	r3, [pc, #60]	; (8005818 <HAL_UART_RxCpltCallback+0xa4>)
 80057da:	881b      	ldrh	r3, [r3, #0]
 80057dc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80057e0:	4a0e      	ldr	r2, [pc, #56]	; (800581c <HAL_UART_RxCpltCallback+0xa8>)
 80057e2:	7811      	ldrb	r1, [r2, #0]
 80057e4:	4a0e      	ldr	r2, [pc, #56]	; (8005820 <HAL_UART_RxCpltCallback+0xac>)
 80057e6:	54d1      	strb	r1, [r2, r3]
                    g_usart_rx_sta++;
 80057e8:	4b0b      	ldr	r3, [pc, #44]	; (8005818 <HAL_UART_RxCpltCallback+0xa4>)
 80057ea:	881b      	ldrh	r3, [r3, #0]
 80057ec:	3301      	adds	r3, #1
 80057ee:	b29a      	uxth	r2, r3
 80057f0:	4b09      	ldr	r3, [pc, #36]	; (8005818 <HAL_UART_RxCpltCallback+0xa4>)
 80057f2:	801a      	strh	r2, [r3, #0]

                    if (g_usart_rx_sta > (USART_REC_LEN - 1))
 80057f4:	4b08      	ldr	r3, [pc, #32]	; (8005818 <HAL_UART_RxCpltCallback+0xa4>)
 80057f6:	881b      	ldrh	r3, [r3, #0]
 80057f8:	2bc7      	cmp	r3, #199	; 0xc7
 80057fa:	d902      	bls.n	8005802 <HAL_UART_RxCpltCallback+0x8e>
                    {
                        g_usart_rx_sta = 0;             /* 接收数据错误,重新开始接收 */
 80057fc:	4b06      	ldr	r3, [pc, #24]	; (8005818 <HAL_UART_RxCpltCallback+0xa4>)
 80057fe:	2200      	movs	r2, #0
 8005800:	801a      	strh	r2, [r3, #0]
                    }
                }
            }
        }

        HAL_UART_Receive_IT(&huart1, (uint8_t *)g_rx_buffer, RXBUFFERSIZE);
 8005802:	2201      	movs	r2, #1
 8005804:	4905      	ldr	r1, [pc, #20]	; (800581c <HAL_UART_RxCpltCallback+0xa8>)
 8005806:	4807      	ldr	r0, [pc, #28]	; (8005824 <HAL_UART_RxCpltCallback+0xb0>)
 8005808:	f7ff fa57 	bl	8004cba <HAL_UART_Receive_IT>
    }
}
 800580c:	bf00      	nop
 800580e:	3708      	adds	r7, #8
 8005810:	46bd      	mov	sp, r7
 8005812:	bd80      	pop	{r7, pc}
 8005814:	40013800 	.word	0x40013800
 8005818:	2000055c 	.word	0x2000055c
 800581c:	20000560 	.word	0x20000560
 8005820:	20000494 	.word	0x20000494
 8005824:	20000564 	.word	0x20000564

08005828 <OLED_Init>:
 * @function: void OLED_Init(void)
 * @description: OLED初始化
 * @return {*}
 */
void OLED_Init(void)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b082      	sub	sp, #8
 800582c:	af00      	add	r7, sp, #0
	HAL_Delay(200);
 800582e:	20c8      	movs	r0, #200	; 0xc8
 8005830:	f7fc fe7c 	bl	800252c <HAL_Delay>

	uint8_t i = 0;
 8005834:	2300      	movs	r3, #0
 8005836:	71fb      	strb	r3, [r7, #7]
	for(i=0; i<23; i++)
 8005838:	2300      	movs	r3, #0
 800583a:	71fb      	strb	r3, [r7, #7]
 800583c:	e008      	b.n	8005850 <OLED_Init+0x28>
	{
		OLED_WR_CMD(CMD_Data[i]);
 800583e:	79fb      	ldrb	r3, [r7, #7]
 8005840:	4a07      	ldr	r2, [pc, #28]	; (8005860 <OLED_Init+0x38>)
 8005842:	5cd3      	ldrb	r3, [r2, r3]
 8005844:	4618      	mov	r0, r3
 8005846:	f000 f80d 	bl	8005864 <OLED_WR_CMD>
	for(i=0; i<23; i++)
 800584a:	79fb      	ldrb	r3, [r7, #7]
 800584c:	3301      	adds	r3, #1
 800584e:	71fb      	strb	r3, [r7, #7]
 8005850:	79fb      	ldrb	r3, [r7, #7]
 8005852:	2b16      	cmp	r3, #22
 8005854:	d9f3      	bls.n	800583e <OLED_Init+0x16>
	}

}
 8005856:	bf00      	nop
 8005858:	bf00      	nop
 800585a:	3708      	adds	r7, #8
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}
 8005860:	20000018 	.word	0x20000018

08005864 <OLED_WR_CMD>:
 * @description: 向设备写控制命令
 * @param {uint8_t} cmd 芯片手册规定的命令
 * @return {*}
 */
void OLED_WR_CMD(uint8_t cmd)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b086      	sub	sp, #24
 8005868:	af04      	add	r7, sp, #16
 800586a:	4603      	mov	r3, r0
 800586c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1 ,0x78,0x00,I2C_MEMADD_SIZE_8BIT,&cmd,1,0x100);
 800586e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005872:	9302      	str	r3, [sp, #8]
 8005874:	2301      	movs	r3, #1
 8005876:	9301      	str	r3, [sp, #4]
 8005878:	1dfb      	adds	r3, r7, #7
 800587a:	9300      	str	r3, [sp, #0]
 800587c:	2301      	movs	r3, #1
 800587e:	2200      	movs	r2, #0
 8005880:	2178      	movs	r1, #120	; 0x78
 8005882:	4803      	ldr	r0, [pc, #12]	; (8005890 <OLED_WR_CMD+0x2c>)
 8005884:	f7fd fae6 	bl	8002e54 <HAL_I2C_Mem_Write>
}
 8005888:	bf00      	nop
 800588a:	3708      	adds	r7, #8
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}
 8005890:	200002c0 	.word	0x200002c0

08005894 <OLED_WR_DATA>:
 * @description: 向设备写控制数据
 * @param {uint8_t} data 数据
 * @return {*}
 */
void OLED_WR_DATA(uint8_t data)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b086      	sub	sp, #24
 8005898:	af04      	add	r7, sp, #16
 800589a:	4603      	mov	r3, r0
 800589c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1 ,0x78,0x40,I2C_MEMADD_SIZE_8BIT,&data,1,0x100);
 800589e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80058a2:	9302      	str	r3, [sp, #8]
 80058a4:	2301      	movs	r3, #1
 80058a6:	9301      	str	r3, [sp, #4]
 80058a8:	1dfb      	adds	r3, r7, #7
 80058aa:	9300      	str	r3, [sp, #0]
 80058ac:	2301      	movs	r3, #1
 80058ae:	2240      	movs	r2, #64	; 0x40
 80058b0:	2178      	movs	r1, #120	; 0x78
 80058b2:	4803      	ldr	r0, [pc, #12]	; (80058c0 <OLED_WR_DATA+0x2c>)
 80058b4:	f7fd face 	bl	8002e54 <HAL_I2C_Mem_Write>
}
 80058b8:	bf00      	nop
 80058ba:	3708      	adds	r7, #8
 80058bc:	46bd      	mov	sp, r7
 80058be:	bd80      	pop	{r7, pc}
 80058c0:	200002c0 	.word	0x200002c0

080058c4 <OLED_Clear>:
 * @function: OLED_Clear(void)
 * @description: 清屏,整个屏幕是黑色的!和没点亮一样!!!
 * @return {*}
 */
void OLED_Clear(void)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b082      	sub	sp, #8
 80058c8:	af00      	add	r7, sp, #0
	uint8_t i,n;
	for(i=0;i<8;i++)
 80058ca:	2300      	movs	r3, #0
 80058cc:	71fb      	strb	r3, [r7, #7]
 80058ce:	e01b      	b.n	8005908 <OLED_Clear+0x44>
	{
		OLED_WR_CMD(0xb0+i);    //设置页地址（0~7）
 80058d0:	79fb      	ldrb	r3, [r7, #7]
 80058d2:	3b50      	subs	r3, #80	; 0x50
 80058d4:	b2db      	uxtb	r3, r3
 80058d6:	4618      	mov	r0, r3
 80058d8:	f7ff ffc4 	bl	8005864 <OLED_WR_CMD>
		OLED_WR_CMD(0x00);      //设置显示位置—列低地址
 80058dc:	2000      	movs	r0, #0
 80058de:	f7ff ffc1 	bl	8005864 <OLED_WR_CMD>
		OLED_WR_CMD(0x10);      //设置显示位置—列高地址
 80058e2:	2010      	movs	r0, #16
 80058e4:	f7ff ffbe 	bl	8005864 <OLED_WR_CMD>
		for(n=0;n<128;n++)
 80058e8:	2300      	movs	r3, #0
 80058ea:	71bb      	strb	r3, [r7, #6]
 80058ec:	e005      	b.n	80058fa <OLED_Clear+0x36>
			OLED_WR_DATA(0);
 80058ee:	2000      	movs	r0, #0
 80058f0:	f7ff ffd0 	bl	8005894 <OLED_WR_DATA>
		for(n=0;n<128;n++)
 80058f4:	79bb      	ldrb	r3, [r7, #6]
 80058f6:	3301      	adds	r3, #1
 80058f8:	71bb      	strb	r3, [r7, #6]
 80058fa:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	daf5      	bge.n	80058ee <OLED_Clear+0x2a>
	for(i=0;i<8;i++)
 8005902:	79fb      	ldrb	r3, [r7, #7]
 8005904:	3301      	adds	r3, #1
 8005906:	71fb      	strb	r3, [r7, #7]
 8005908:	79fb      	ldrb	r3, [r7, #7]
 800590a:	2b07      	cmp	r3, #7
 800590c:	d9e0      	bls.n	80058d0 <OLED_Clear+0xc>
	}
}
 800590e:	bf00      	nop
 8005910:	bf00      	nop
 8005912:	3708      	adds	r7, #8
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}

08005918 <OLED_Set_Pos>:
 * @description: 坐标设置
 * @param {uint8_t} x,y
 * @return {*}
 */
void OLED_Set_Pos(uint8_t x, uint8_t y)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b082      	sub	sp, #8
 800591c:	af00      	add	r7, sp, #0
 800591e:	4603      	mov	r3, r0
 8005920:	460a      	mov	r2, r1
 8005922:	71fb      	strb	r3, [r7, #7]
 8005924:	4613      	mov	r3, r2
 8005926:	71bb      	strb	r3, [r7, #6]
	OLED_WR_CMD(0xb0+y);	//设置页地址（0~7）
 8005928:	79bb      	ldrb	r3, [r7, #6]
 800592a:	3b50      	subs	r3, #80	; 0x50
 800592c:	b2db      	uxtb	r3, r3
 800592e:	4618      	mov	r0, r3
 8005930:	f7ff ff98 	bl	8005864 <OLED_WR_CMD>
	OLED_WR_CMD(((x&0xf0)>>4)|0x10); //设置显示位置—列高地址
 8005934:	79fb      	ldrb	r3, [r7, #7]
 8005936:	091b      	lsrs	r3, r3, #4
 8005938:	b2db      	uxtb	r3, r3
 800593a:	f043 0310 	orr.w	r3, r3, #16
 800593e:	b2db      	uxtb	r3, r3
 8005940:	4618      	mov	r0, r3
 8005942:	f7ff ff8f 	bl	8005864 <OLED_WR_CMD>
	OLED_WR_CMD(x&0x0f);	//设置显示位置—列低地址
 8005946:	79fb      	ldrb	r3, [r7, #7]
 8005948:	f003 030f 	and.w	r3, r3, #15
 800594c:	b2db      	uxtb	r3, r3
 800594e:	4618      	mov	r0, r3
 8005950:	f7ff ff88 	bl	8005864 <OLED_WR_CMD>
}
 8005954:	bf00      	nop
 8005956:	3708      	adds	r7, #8
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}

0800595c <OLED_ShowChar>:
 * @param {uint8_t} Char_Size待显示字符的字体大小,选择字体 16/12
 * @param {uint8_t} Color_Turn是否反相显示(1反相、0不反相)
 * @return {*}
 */
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t Char_Size,uint8_t Color_Turn)
{
 800595c:	b590      	push	{r4, r7, lr}
 800595e:	b085      	sub	sp, #20
 8005960:	af00      	add	r7, sp, #0
 8005962:	4604      	mov	r4, r0
 8005964:	4608      	mov	r0, r1
 8005966:	4611      	mov	r1, r2
 8005968:	461a      	mov	r2, r3
 800596a:	4623      	mov	r3, r4
 800596c:	71fb      	strb	r3, [r7, #7]
 800596e:	4603      	mov	r3, r0
 8005970:	71bb      	strb	r3, [r7, #6]
 8005972:	460b      	mov	r3, r1
 8005974:	717b      	strb	r3, [r7, #5]
 8005976:	4613      	mov	r3, r2
 8005978:	713b      	strb	r3, [r7, #4]
	unsigned char c=0,i=0;
 800597a:	2300      	movs	r3, #0
 800597c:	73bb      	strb	r3, [r7, #14]
 800597e:	2300      	movs	r3, #0
 8005980:	73fb      	strb	r3, [r7, #15]
		c=chr-' ';//得到偏移后的值
 8005982:	797b      	ldrb	r3, [r7, #5]
 8005984:	3b20      	subs	r3, #32
 8005986:	73bb      	strb	r3, [r7, #14]
		if(x>128-1){x=0;y=y+2;}
 8005988:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800598c:	2b00      	cmp	r3, #0
 800598e:	da04      	bge.n	800599a <OLED_ShowChar+0x3e>
 8005990:	2300      	movs	r3, #0
 8005992:	71fb      	strb	r3, [r7, #7]
 8005994:	79bb      	ldrb	r3, [r7, #6]
 8005996:	3302      	adds	r3, #2
 8005998:	71bb      	strb	r3, [r7, #6]
		if(Char_Size ==16)
 800599a:	793b      	ldrb	r3, [r7, #4]
 800599c:	2b10      	cmp	r3, #16
 800599e:	d154      	bne.n	8005a4a <OLED_ShowChar+0xee>
		{
			OLED_Set_Pos(x,y);
 80059a0:	79ba      	ldrb	r2, [r7, #6]
 80059a2:	79fb      	ldrb	r3, [r7, #7]
 80059a4:	4611      	mov	r1, r2
 80059a6:	4618      	mov	r0, r3
 80059a8:	f7ff ffb6 	bl	8005918 <OLED_Set_Pos>
			for(i=0;i<8;i++)
 80059ac:	2300      	movs	r3, #0
 80059ae:	73fb      	strb	r3, [r7, #15]
 80059b0:	e01b      	b.n	80059ea <OLED_ShowChar+0x8e>
				{
				  if(Color_Turn)
 80059b2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d00b      	beq.n	80059d2 <OLED_ShowChar+0x76>
					  OLED_WR_DATA(~F8X16[c*16+i]);
 80059ba:	7bbb      	ldrb	r3, [r7, #14]
 80059bc:	011a      	lsls	r2, r3, #4
 80059be:	7bfb      	ldrb	r3, [r7, #15]
 80059c0:	4413      	add	r3, r2
 80059c2:	4a3c      	ldr	r2, [pc, #240]	; (8005ab4 <OLED_ShowChar+0x158>)
 80059c4:	5cd3      	ldrb	r3, [r2, r3]
 80059c6:	43db      	mvns	r3, r3
 80059c8:	b2db      	uxtb	r3, r3
 80059ca:	4618      	mov	r0, r3
 80059cc:	f7ff ff62 	bl	8005894 <OLED_WR_DATA>
 80059d0:	e008      	b.n	80059e4 <OLED_ShowChar+0x88>
				  else
					  OLED_WR_DATA(F8X16[c*16+i]);
 80059d2:	7bbb      	ldrb	r3, [r7, #14]
 80059d4:	011a      	lsls	r2, r3, #4
 80059d6:	7bfb      	ldrb	r3, [r7, #15]
 80059d8:	4413      	add	r3, r2
 80059da:	4a36      	ldr	r2, [pc, #216]	; (8005ab4 <OLED_ShowChar+0x158>)
 80059dc:	5cd3      	ldrb	r3, [r2, r3]
 80059de:	4618      	mov	r0, r3
 80059e0:	f7ff ff58 	bl	8005894 <OLED_WR_DATA>
			for(i=0;i<8;i++)
 80059e4:	7bfb      	ldrb	r3, [r7, #15]
 80059e6:	3301      	adds	r3, #1
 80059e8:	73fb      	strb	r3, [r7, #15]
 80059ea:	7bfb      	ldrb	r3, [r7, #15]
 80059ec:	2b07      	cmp	r3, #7
 80059ee:	d9e0      	bls.n	80059b2 <OLED_ShowChar+0x56>
				}
			OLED_Set_Pos(x,y+1);
 80059f0:	79bb      	ldrb	r3, [r7, #6]
 80059f2:	3301      	adds	r3, #1
 80059f4:	b2da      	uxtb	r2, r3
 80059f6:	79fb      	ldrb	r3, [r7, #7]
 80059f8:	4611      	mov	r1, r2
 80059fa:	4618      	mov	r0, r3
 80059fc:	f7ff ff8c 	bl	8005918 <OLED_Set_Pos>
			for(i=0;i<8;i++)
 8005a00:	2300      	movs	r3, #0
 8005a02:	73fb      	strb	r3, [r7, #15]
 8005a04:	e01d      	b.n	8005a42 <OLED_ShowChar+0xe6>
			    {
				  if(Color_Turn)
 8005a06:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d00c      	beq.n	8005a28 <OLED_ShowChar+0xcc>
					  OLED_WR_DATA(~F8X16[c*16+i+8]);
 8005a0e:	7bbb      	ldrb	r3, [r7, #14]
 8005a10:	011a      	lsls	r2, r3, #4
 8005a12:	7bfb      	ldrb	r3, [r7, #15]
 8005a14:	4413      	add	r3, r2
 8005a16:	3308      	adds	r3, #8
 8005a18:	4a26      	ldr	r2, [pc, #152]	; (8005ab4 <OLED_ShowChar+0x158>)
 8005a1a:	5cd3      	ldrb	r3, [r2, r3]
 8005a1c:	43db      	mvns	r3, r3
 8005a1e:	b2db      	uxtb	r3, r3
 8005a20:	4618      	mov	r0, r3
 8005a22:	f7ff ff37 	bl	8005894 <OLED_WR_DATA>
 8005a26:	e009      	b.n	8005a3c <OLED_ShowChar+0xe0>
				  else
					  OLED_WR_DATA(F8X16[c*16+i+8]);
 8005a28:	7bbb      	ldrb	r3, [r7, #14]
 8005a2a:	011a      	lsls	r2, r3, #4
 8005a2c:	7bfb      	ldrb	r3, [r7, #15]
 8005a2e:	4413      	add	r3, r2
 8005a30:	3308      	adds	r3, #8
 8005a32:	4a20      	ldr	r2, [pc, #128]	; (8005ab4 <OLED_ShowChar+0x158>)
 8005a34:	5cd3      	ldrb	r3, [r2, r3]
 8005a36:	4618      	mov	r0, r3
 8005a38:	f7ff ff2c 	bl	8005894 <OLED_WR_DATA>
			for(i=0;i<8;i++)
 8005a3c:	7bfb      	ldrb	r3, [r7, #15]
 8005a3e:	3301      	adds	r3, #1
 8005a40:	73fb      	strb	r3, [r7, #15]
 8005a42:	7bfb      	ldrb	r3, [r7, #15]
 8005a44:	2b07      	cmp	r3, #7
 8005a46:	d9de      	bls.n	8005a06 <OLED_ShowChar+0xaa>
					  OLED_WR_DATA(~F6x8[c][i]);
				  else
					  OLED_WR_DATA(F6x8[c][i]);
			    }
		  }
}
 8005a48:	e02f      	b.n	8005aaa <OLED_ShowChar+0x14e>
				OLED_Set_Pos(x,y);
 8005a4a:	79ba      	ldrb	r2, [r7, #6]
 8005a4c:	79fb      	ldrb	r3, [r7, #7]
 8005a4e:	4611      	mov	r1, r2
 8005a50:	4618      	mov	r0, r3
 8005a52:	f7ff ff61 	bl	8005918 <OLED_Set_Pos>
				for(i=0;i<6;i++)
 8005a56:	2300      	movs	r3, #0
 8005a58:	73fb      	strb	r3, [r7, #15]
 8005a5a:	e023      	b.n	8005aa4 <OLED_ShowChar+0x148>
				  if(Color_Turn)
 8005a5c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d00f      	beq.n	8005a84 <OLED_ShowChar+0x128>
					  OLED_WR_DATA(~F6x8[c][i]);
 8005a64:	7bba      	ldrb	r2, [r7, #14]
 8005a66:	7bf9      	ldrb	r1, [r7, #15]
 8005a68:	4813      	ldr	r0, [pc, #76]	; (8005ab8 <OLED_ShowChar+0x15c>)
 8005a6a:	4613      	mov	r3, r2
 8005a6c:	005b      	lsls	r3, r3, #1
 8005a6e:	4413      	add	r3, r2
 8005a70:	005b      	lsls	r3, r3, #1
 8005a72:	4403      	add	r3, r0
 8005a74:	440b      	add	r3, r1
 8005a76:	781b      	ldrb	r3, [r3, #0]
 8005a78:	43db      	mvns	r3, r3
 8005a7a:	b2db      	uxtb	r3, r3
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	f7ff ff09 	bl	8005894 <OLED_WR_DATA>
 8005a82:	e00c      	b.n	8005a9e <OLED_ShowChar+0x142>
					  OLED_WR_DATA(F6x8[c][i]);
 8005a84:	7bba      	ldrb	r2, [r7, #14]
 8005a86:	7bf9      	ldrb	r1, [r7, #15]
 8005a88:	480b      	ldr	r0, [pc, #44]	; (8005ab8 <OLED_ShowChar+0x15c>)
 8005a8a:	4613      	mov	r3, r2
 8005a8c:	005b      	lsls	r3, r3, #1
 8005a8e:	4413      	add	r3, r2
 8005a90:	005b      	lsls	r3, r3, #1
 8005a92:	4403      	add	r3, r0
 8005a94:	440b      	add	r3, r1
 8005a96:	781b      	ldrb	r3, [r3, #0]
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f7ff fefb 	bl	8005894 <OLED_WR_DATA>
				for(i=0;i<6;i++)
 8005a9e:	7bfb      	ldrb	r3, [r7, #15]
 8005aa0:	3301      	adds	r3, #1
 8005aa2:	73fb      	strb	r3, [r7, #15]
 8005aa4:	7bfb      	ldrb	r3, [r7, #15]
 8005aa6:	2b05      	cmp	r3, #5
 8005aa8:	d9d8      	bls.n	8005a5c <OLED_ShowChar+0x100>
}
 8005aaa:	bf00      	nop
 8005aac:	3714      	adds	r7, #20
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd90      	pop	{r4, r7, pc}
 8005ab2:	bf00      	nop
 8005ab4:	0800df74 	.word	0x0800df74
 8005ab8:	0800dd4c 	.word	0x0800dd4c

08005abc <OLED_ShowString>:
 * @param {uint8_t} Char_Size待显示字符串的字体大小,选择字体 16/12，16为8X16，12为6x8
 * @param {uint8_t} Color_Turn是否反相显示(1反相、0不反相)
 * @return {*}
 */
void OLED_ShowString(uint8_t x,uint8_t y,char*chr,uint8_t Char_Size, uint8_t Color_Turn)
{
 8005abc:	b590      	push	{r4, r7, lr}
 8005abe:	b087      	sub	sp, #28
 8005ac0:	af02      	add	r7, sp, #8
 8005ac2:	603a      	str	r2, [r7, #0]
 8005ac4:	461a      	mov	r2, r3
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	71fb      	strb	r3, [r7, #7]
 8005aca:	460b      	mov	r3, r1
 8005acc:	71bb      	strb	r3, [r7, #6]
 8005ace:	4613      	mov	r3, r2
 8005ad0:	717b      	strb	r3, [r7, #5]
	uint8_t  j=0;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	73fb      	strb	r3, [r7, #15]
	while (chr[j]!='\0')
 8005ad6:	e02f      	b.n	8005b38 <OLED_ShowString+0x7c>
	{		OLED_ShowChar(x,y,chr[j],Char_Size, Color_Turn);
 8005ad8:	7bfb      	ldrb	r3, [r7, #15]
 8005ada:	683a      	ldr	r2, [r7, #0]
 8005adc:	4413      	add	r3, r2
 8005ade:	781a      	ldrb	r2, [r3, #0]
 8005ae0:	797c      	ldrb	r4, [r7, #5]
 8005ae2:	79b9      	ldrb	r1, [r7, #6]
 8005ae4:	79f8      	ldrb	r0, [r7, #7]
 8005ae6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005aea:	9300      	str	r3, [sp, #0]
 8005aec:	4623      	mov	r3, r4
 8005aee:	f7ff ff35 	bl	800595c <OLED_ShowChar>
			if (Char_Size == 12) //6X8的字体列加6，显示下一个字符
 8005af2:	797b      	ldrb	r3, [r7, #5]
 8005af4:	2b0c      	cmp	r3, #12
 8005af6:	d103      	bne.n	8005b00 <OLED_ShowString+0x44>
				x += 6;
 8005af8:	79fb      	ldrb	r3, [r7, #7]
 8005afa:	3306      	adds	r3, #6
 8005afc:	71fb      	strb	r3, [r7, #7]
 8005afe:	e002      	b.n	8005b06 <OLED_ShowString+0x4a>
			else  //8X16的字体列加8，显示下一个字符
				x += 8;
 8005b00:	79fb      	ldrb	r3, [r7, #7]
 8005b02:	3308      	adds	r3, #8
 8005b04:	71fb      	strb	r3, [r7, #7]

			if (x > 122 && Char_Size==12) //TextSize6x8如果一行不够显示了，从下一行继续显示
 8005b06:	79fb      	ldrb	r3, [r7, #7]
 8005b08:	2b7a      	cmp	r3, #122	; 0x7a
 8005b0a:	d907      	bls.n	8005b1c <OLED_ShowString+0x60>
 8005b0c:	797b      	ldrb	r3, [r7, #5]
 8005b0e:	2b0c      	cmp	r3, #12
 8005b10:	d104      	bne.n	8005b1c <OLED_ShowString+0x60>
			{
				x = 0;
 8005b12:	2300      	movs	r3, #0
 8005b14:	71fb      	strb	r3, [r7, #7]
				y++;
 8005b16:	79bb      	ldrb	r3, [r7, #6]
 8005b18:	3301      	adds	r3, #1
 8005b1a:	71bb      	strb	r3, [r7, #6]
			}
			if (x > 120 && Char_Size== 16) //TextSize8x16如果一行不够显示了，从下一行继续显示
 8005b1c:	79fb      	ldrb	r3, [r7, #7]
 8005b1e:	2b78      	cmp	r3, #120	; 0x78
 8005b20:	d907      	bls.n	8005b32 <OLED_ShowString+0x76>
 8005b22:	797b      	ldrb	r3, [r7, #5]
 8005b24:	2b10      	cmp	r3, #16
 8005b26:	d104      	bne.n	8005b32 <OLED_ShowString+0x76>
			{
				x = 0;
 8005b28:	2300      	movs	r3, #0
 8005b2a:	71fb      	strb	r3, [r7, #7]
				y++;
 8005b2c:	79bb      	ldrb	r3, [r7, #6]
 8005b2e:	3301      	adds	r3, #1
 8005b30:	71bb      	strb	r3, [r7, #6]
			}
			j++;
 8005b32:	7bfb      	ldrb	r3, [r7, #15]
 8005b34:	3301      	adds	r3, #1
 8005b36:	73fb      	strb	r3, [r7, #15]
	while (chr[j]!='\0')
 8005b38:	7bfb      	ldrb	r3, [r7, #15]
 8005b3a:	683a      	ldr	r2, [r7, #0]
 8005b3c:	4413      	add	r3, r2
 8005b3e:	781b      	ldrb	r3, [r3, #0]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d1c9      	bne.n	8005ad8 <OLED_ShowString+0x1c>
	}
}
 8005b44:	bf00      	nop
 8005b46:	bf00      	nop
 8005b48:	3714      	adds	r7, #20
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd90      	pop	{r4, r7, pc}

08005b4e <OLED_DrawBMP>:
 * @param {uint8_t} *BMP待显示的图像数据
 * @param {uint8_t} Color_Turn是否反相显示(1反相、0不反相)
 * @return {*}
 */
void OLED_DrawBMP(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1, uint8_t *  BMP,uint8_t Color_Turn)
{
 8005b4e:	b590      	push	{r4, r7, lr}
 8005b50:	b085      	sub	sp, #20
 8005b52:	af00      	add	r7, sp, #0
 8005b54:	4604      	mov	r4, r0
 8005b56:	4608      	mov	r0, r1
 8005b58:	4611      	mov	r1, r2
 8005b5a:	461a      	mov	r2, r3
 8005b5c:	4623      	mov	r3, r4
 8005b5e:	71fb      	strb	r3, [r7, #7]
 8005b60:	4603      	mov	r3, r0
 8005b62:	71bb      	strb	r3, [r7, #6]
 8005b64:	460b      	mov	r3, r1
 8005b66:	717b      	strb	r3, [r7, #5]
 8005b68:	4613      	mov	r3, r2
 8005b6a:	713b      	strb	r3, [r7, #4]
   uint32_t j = 0;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	60fb      	str	r3, [r7, #12]
   uint8_t x = 0, y = 0;
 8005b70:	2300      	movs	r3, #0
 8005b72:	72fb      	strb	r3, [r7, #11]
 8005b74:	2300      	movs	r3, #0
 8005b76:	72bb      	strb	r3, [r7, #10]

  if(y1%8==0)
 8005b78:	793b      	ldrb	r3, [r7, #4]
 8005b7a:	f003 0307 	and.w	r3, r3, #7
 8005b7e:	b2db      	uxtb	r3, r3
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d103      	bne.n	8005b8c <OLED_DrawBMP+0x3e>
		y = y1/8;
 8005b84:	793b      	ldrb	r3, [r7, #4]
 8005b86:	08db      	lsrs	r3, r3, #3
 8005b88:	72bb      	strb	r3, [r7, #10]
 8005b8a:	e004      	b.n	8005b96 <OLED_DrawBMP+0x48>
  else
		y = y1/8 + 1;
 8005b8c:	793b      	ldrb	r3, [r7, #4]
 8005b8e:	08db      	lsrs	r3, r3, #3
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	3301      	adds	r3, #1
 8005b94:	72bb      	strb	r3, [r7, #10]
	for(y=y0;y<y1;y++)
 8005b96:	79bb      	ldrb	r3, [r7, #6]
 8005b98:	72bb      	strb	r3, [r7, #10]
 8005b9a:	e02b      	b.n	8005bf4 <OLED_DrawBMP+0xa6>
	{
		OLED_Set_Pos(x0,y);
 8005b9c:	7aba      	ldrb	r2, [r7, #10]
 8005b9e:	79fb      	ldrb	r3, [r7, #7]
 8005ba0:	4611      	mov	r1, r2
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	f7ff feb8 	bl	8005918 <OLED_Set_Pos>
    for(x=x0;x<x1;x++)
 8005ba8:	79fb      	ldrb	r3, [r7, #7]
 8005baa:	72fb      	strb	r3, [r7, #11]
 8005bac:	e01b      	b.n	8005be6 <OLED_DrawBMP+0x98>
		{
			if (Color_Turn)
 8005bae:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d00b      	beq.n	8005bce <OLED_DrawBMP+0x80>
				OLED_WR_DATA(~BMP[j++]);//显示反相图片
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	1c5a      	adds	r2, r3, #1
 8005bba:	60fa      	str	r2, [r7, #12]
 8005bbc:	6a3a      	ldr	r2, [r7, #32]
 8005bbe:	4413      	add	r3, r2
 8005bc0:	781b      	ldrb	r3, [r3, #0]
 8005bc2:	43db      	mvns	r3, r3
 8005bc4:	b2db      	uxtb	r3, r3
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	f7ff fe64 	bl	8005894 <OLED_WR_DATA>
 8005bcc:	e008      	b.n	8005be0 <OLED_DrawBMP+0x92>
			else
				OLED_WR_DATA(BMP[j++]);//显示图片
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	1c5a      	adds	r2, r3, #1
 8005bd2:	60fa      	str	r2, [r7, #12]
 8005bd4:	6a3a      	ldr	r2, [r7, #32]
 8005bd6:	4413      	add	r3, r2
 8005bd8:	781b      	ldrb	r3, [r3, #0]
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f7ff fe5a 	bl	8005894 <OLED_WR_DATA>
    for(x=x0;x<x1;x++)
 8005be0:	7afb      	ldrb	r3, [r7, #11]
 8005be2:	3301      	adds	r3, #1
 8005be4:	72fb      	strb	r3, [r7, #11]
 8005be6:	7afa      	ldrb	r2, [r7, #11]
 8005be8:	797b      	ldrb	r3, [r7, #5]
 8005bea:	429a      	cmp	r2, r3
 8005bec:	d3df      	bcc.n	8005bae <OLED_DrawBMP+0x60>
	for(y=y0;y<y1;y++)
 8005bee:	7abb      	ldrb	r3, [r7, #10]
 8005bf0:	3301      	adds	r3, #1
 8005bf2:	72bb      	strb	r3, [r7, #10]
 8005bf4:	7aba      	ldrb	r2, [r7, #10]
 8005bf6:	793b      	ldrb	r3, [r7, #4]
 8005bf8:	429a      	cmp	r2, r3
 8005bfa:	d3cf      	bcc.n	8005b9c <OLED_DrawBMP+0x4e>

		}
	}
}
 8005bfc:	bf00      	nop
 8005bfe:	bf00      	nop
 8005c00:	3714      	adds	r7, #20
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd90      	pop	{r4, r7, pc}
	...

08005c08 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005c08:	b480      	push	{r7}
 8005c0a:	b085      	sub	sp, #20
 8005c0c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c0e:	f3ef 8305 	mrs	r3, IPSR
 8005c12:	60bb      	str	r3, [r7, #8]
  return(result);
 8005c14:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d10f      	bne.n	8005c3a <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c1a:	f3ef 8310 	mrs	r3, PRIMASK
 8005c1e:	607b      	str	r3, [r7, #4]
  return(result);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d109      	bne.n	8005c3a <osKernelInitialize+0x32>
 8005c26:	4b10      	ldr	r3, [pc, #64]	; (8005c68 <osKernelInitialize+0x60>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	2b02      	cmp	r3, #2
 8005c2c:	d109      	bne.n	8005c42 <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005c2e:	f3ef 8311 	mrs	r3, BASEPRI
 8005c32:	603b      	str	r3, [r7, #0]
  return(result);
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d003      	beq.n	8005c42 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8005c3a:	f06f 0305 	mvn.w	r3, #5
 8005c3e:	60fb      	str	r3, [r7, #12]
 8005c40:	e00c      	b.n	8005c5c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005c42:	4b09      	ldr	r3, [pc, #36]	; (8005c68 <osKernelInitialize+0x60>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d105      	bne.n	8005c56 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8005c4a:	4b07      	ldr	r3, [pc, #28]	; (8005c68 <osKernelInitialize+0x60>)
 8005c4c:	2201      	movs	r2, #1
 8005c4e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005c50:	2300      	movs	r3, #0
 8005c52:	60fb      	str	r3, [r7, #12]
 8005c54:	e002      	b.n	8005c5c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8005c56:	f04f 33ff 	mov.w	r3, #4294967295
 8005c5a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	3714      	adds	r7, #20
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bc80      	pop	{r7}
 8005c66:	4770      	bx	lr
 8005c68:	200005a8 	.word	0x200005a8

08005c6c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b084      	sub	sp, #16
 8005c70:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c72:	f3ef 8305 	mrs	r3, IPSR
 8005c76:	60bb      	str	r3, [r7, #8]
  return(result);
 8005c78:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d10f      	bne.n	8005c9e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c7e:	f3ef 8310 	mrs	r3, PRIMASK
 8005c82:	607b      	str	r3, [r7, #4]
  return(result);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d109      	bne.n	8005c9e <osKernelStart+0x32>
 8005c8a:	4b11      	ldr	r3, [pc, #68]	; (8005cd0 <osKernelStart+0x64>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	2b02      	cmp	r3, #2
 8005c90:	d109      	bne.n	8005ca6 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005c92:	f3ef 8311 	mrs	r3, BASEPRI
 8005c96:	603b      	str	r3, [r7, #0]
  return(result);
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d003      	beq.n	8005ca6 <osKernelStart+0x3a>
    stat = osErrorISR;
 8005c9e:	f06f 0305 	mvn.w	r3, #5
 8005ca2:	60fb      	str	r3, [r7, #12]
 8005ca4:	e00e      	b.n	8005cc4 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8005ca6:	4b0a      	ldr	r3, [pc, #40]	; (8005cd0 <osKernelStart+0x64>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	2b01      	cmp	r3, #1
 8005cac:	d107      	bne.n	8005cbe <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8005cae:	4b08      	ldr	r3, [pc, #32]	; (8005cd0 <osKernelStart+0x64>)
 8005cb0:	2202      	movs	r2, #2
 8005cb2:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8005cb4:	f001 fb04 	bl	80072c0 <vTaskStartScheduler>
      stat = osOK;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	60fb      	str	r3, [r7, #12]
 8005cbc:	e002      	b.n	8005cc4 <osKernelStart+0x58>
    } else {
      stat = osError;
 8005cbe:	f04f 33ff 	mov.w	r3, #4294967295
 8005cc2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3710      	adds	r7, #16
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}
 8005cce:	bf00      	nop
 8005cd0:	200005a8 	.word	0x200005a8

08005cd4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b092      	sub	sp, #72	; 0x48
 8005cd8:	af04      	add	r7, sp, #16
 8005cda:	60f8      	str	r0, [r7, #12]
 8005cdc:	60b9      	str	r1, [r7, #8]
 8005cde:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ce4:	f3ef 8305 	mrs	r3, IPSR
 8005ce8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	f040 8094 	bne.w	8005e1a <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cf2:	f3ef 8310 	mrs	r3, PRIMASK
 8005cf6:	623b      	str	r3, [r7, #32]
  return(result);
 8005cf8:	6a3b      	ldr	r3, [r7, #32]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	f040 808d 	bne.w	8005e1a <osThreadNew+0x146>
 8005d00:	4b48      	ldr	r3, [pc, #288]	; (8005e24 <osThreadNew+0x150>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	2b02      	cmp	r3, #2
 8005d06:	d106      	bne.n	8005d16 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005d08:	f3ef 8311 	mrs	r3, BASEPRI
 8005d0c:	61fb      	str	r3, [r7, #28]
  return(result);
 8005d0e:	69fb      	ldr	r3, [r7, #28]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	f040 8082 	bne.w	8005e1a <osThreadNew+0x146>
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d07e      	beq.n	8005e1a <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8005d1c:	2380      	movs	r3, #128	; 0x80
 8005d1e:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8005d20:	2318      	movs	r3, #24
 8005d22:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8005d24:	2300      	movs	r3, #0
 8005d26:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8005d28:	f107 031b 	add.w	r3, r7, #27
 8005d2c:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8005d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8005d32:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d045      	beq.n	8005dc6 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d002      	beq.n	8005d48 <osThreadNew+0x74>
        name = attr->name;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	699b      	ldr	r3, [r3, #24]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d002      	beq.n	8005d56 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	699b      	ldr	r3, [r3, #24]
 8005d54:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005d56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d008      	beq.n	8005d6e <osThreadNew+0x9a>
 8005d5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d5e:	2b38      	cmp	r3, #56	; 0x38
 8005d60:	d805      	bhi.n	8005d6e <osThreadNew+0x9a>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	f003 0301 	and.w	r3, r3, #1
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d001      	beq.n	8005d72 <osThreadNew+0x9e>
        return (NULL);
 8005d6e:	2300      	movs	r3, #0
 8005d70:	e054      	b.n	8005e1c <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	695b      	ldr	r3, [r3, #20]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d003      	beq.n	8005d82 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	695b      	ldr	r3, [r3, #20]
 8005d7e:	089b      	lsrs	r3, r3, #2
 8005d80:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d00e      	beq.n	8005da8 <osThreadNew+0xd4>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	68db      	ldr	r3, [r3, #12]
 8005d8e:	2bbb      	cmp	r3, #187	; 0xbb
 8005d90:	d90a      	bls.n	8005da8 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d006      	beq.n	8005da8 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	695b      	ldr	r3, [r3, #20]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d002      	beq.n	8005da8 <osThreadNew+0xd4>
        mem = 1;
 8005da2:	2301      	movs	r3, #1
 8005da4:	62bb      	str	r3, [r7, #40]	; 0x28
 8005da6:	e010      	b.n	8005dca <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	689b      	ldr	r3, [r3, #8]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d10c      	bne.n	8005dca <osThreadNew+0xf6>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	68db      	ldr	r3, [r3, #12]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d108      	bne.n	8005dca <osThreadNew+0xf6>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	691b      	ldr	r3, [r3, #16]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d104      	bne.n	8005dca <osThreadNew+0xf6>
          mem = 0;
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	62bb      	str	r3, [r7, #40]	; 0x28
 8005dc4:	e001      	b.n	8005dca <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8005dca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dcc:	2b01      	cmp	r3, #1
 8005dce:	d110      	bne.n	8005df2 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8005dd4:	687a      	ldr	r2, [r7, #4]
 8005dd6:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005dd8:	9202      	str	r2, [sp, #8]
 8005dda:	9301      	str	r3, [sp, #4]
 8005ddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dde:	9300      	str	r3, [sp, #0]
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005de4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005de6:	68f8      	ldr	r0, [r7, #12]
 8005de8:	f000 ff78 	bl	8006cdc <xTaskCreateStatic>
 8005dec:	4603      	mov	r3, r0
 8005dee:	617b      	str	r3, [r7, #20]
 8005df0:	e013      	b.n	8005e1a <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8005df2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d110      	bne.n	8005e1a <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005df8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dfa:	b29a      	uxth	r2, r3
 8005dfc:	f107 0314 	add.w	r3, r7, #20
 8005e00:	9301      	str	r3, [sp, #4]
 8005e02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e04:	9300      	str	r3, [sp, #0]
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005e0a:	68f8      	ldr	r0, [r7, #12]
 8005e0c:	f000 ffc2 	bl	8006d94 <xTaskCreate>
 8005e10:	4603      	mov	r3, r0
 8005e12:	2b01      	cmp	r3, #1
 8005e14:	d001      	beq.n	8005e1a <osThreadNew+0x146>
          hTask = NULL;
 8005e16:	2300      	movs	r3, #0
 8005e18:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005e1a:	697b      	ldr	r3, [r7, #20]
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	3738      	adds	r7, #56	; 0x38
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd80      	pop	{r7, pc}
 8005e24:	200005a8 	.word	0x200005a8

08005e28 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005e28:	b480      	push	{r7}
 8005e2a:	b085      	sub	sp, #20
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	60f8      	str	r0, [r7, #12]
 8005e30:	60b9      	str	r1, [r7, #8]
 8005e32:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	4a06      	ldr	r2, [pc, #24]	; (8005e50 <vApplicationGetIdleTaskMemory+0x28>)
 8005e38:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	4a05      	ldr	r2, [pc, #20]	; (8005e54 <vApplicationGetIdleTaskMemory+0x2c>)
 8005e3e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2280      	movs	r2, #128	; 0x80
 8005e44:	601a      	str	r2, [r3, #0]
}
 8005e46:	bf00      	nop
 8005e48:	3714      	adds	r7, #20
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bc80      	pop	{r7}
 8005e4e:	4770      	bx	lr
 8005e50:	200005ac 	.word	0x200005ac
 8005e54:	20000668 	.word	0x20000668

08005e58 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005e58:	b480      	push	{r7}
 8005e5a:	b085      	sub	sp, #20
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	60f8      	str	r0, [r7, #12]
 8005e60:	60b9      	str	r1, [r7, #8]
 8005e62:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	4a07      	ldr	r2, [pc, #28]	; (8005e84 <vApplicationGetTimerTaskMemory+0x2c>)
 8005e68:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	4a06      	ldr	r2, [pc, #24]	; (8005e88 <vApplicationGetTimerTaskMemory+0x30>)
 8005e6e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005e76:	601a      	str	r2, [r3, #0]
}
 8005e78:	bf00      	nop
 8005e7a:	3714      	adds	r7, #20
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bc80      	pop	{r7}
 8005e80:	4770      	bx	lr
 8005e82:	bf00      	nop
 8005e84:	20000868 	.word	0x20000868
 8005e88:	20000924 	.word	0x20000924

08005e8c <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b082      	sub	sp, #8
 8005e90:	af00      	add	r7, sp, #0
	EventGroup_t *pxEventBits;

		/* Allocate the event group. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) );
 8005e92:	2020      	movs	r0, #32
 8005e94:	f002 fd12 	bl	80088bc <pvPortMalloc>
 8005e98:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d00a      	beq.n	8005eb6 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	3304      	adds	r3, #4
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f000 f982 	bl	80061b4 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
 8005eb6:	687b      	ldr	r3, [r7, #4]
	}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	3708      	adds	r7, #8
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}

08005ec0 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b090      	sub	sp, #64	; 0x40
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	60f8      	str	r0, [r7, #12]
 8005ec8:	60b9      	str	r1, [r7, #8]
 8005eca:	607a      	str	r2, [r7, #4]
 8005ecc:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d10a      	bne.n	8005ef6 <xEventGroupWaitBits+0x36>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005ee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ee4:	f383 8811 	msr	BASEPRI, r3
 8005ee8:	f3bf 8f6f 	isb	sy
 8005eec:	f3bf 8f4f 	dsb	sy
 8005ef0:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005ef2:	bf00      	nop
 8005ef4:	e7fe      	b.n	8005ef4 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d00a      	beq.n	8005f16 <xEventGroupWaitBits+0x56>
	__asm volatile
 8005f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f04:	f383 8811 	msr	BASEPRI, r3
 8005f08:	f3bf 8f6f 	isb	sy
 8005f0c:	f3bf 8f4f 	dsb	sy
 8005f10:	61fb      	str	r3, [r7, #28]
}
 8005f12:	bf00      	nop
 8005f14:	e7fe      	b.n	8005f14 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d10a      	bne.n	8005f32 <xEventGroupWaitBits+0x72>
	__asm volatile
 8005f1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f20:	f383 8811 	msr	BASEPRI, r3
 8005f24:	f3bf 8f6f 	isb	sy
 8005f28:	f3bf 8f4f 	dsb	sy
 8005f2c:	61bb      	str	r3, [r7, #24]
}
 8005f2e:	bf00      	nop
 8005f30:	e7fe      	b.n	8005f30 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005f32:	f001 fec5 	bl	8007cc0 <xTaskGetSchedulerState>
 8005f36:	4603      	mov	r3, r0
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d102      	bne.n	8005f42 <xEventGroupWaitBits+0x82>
 8005f3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d101      	bne.n	8005f46 <xEventGroupWaitBits+0x86>
 8005f42:	2301      	movs	r3, #1
 8005f44:	e000      	b.n	8005f48 <xEventGroupWaitBits+0x88>
 8005f46:	2300      	movs	r3, #0
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d10a      	bne.n	8005f62 <xEventGroupWaitBits+0xa2>
	__asm volatile
 8005f4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f50:	f383 8811 	msr	BASEPRI, r3
 8005f54:	f3bf 8f6f 	isb	sy
 8005f58:	f3bf 8f4f 	dsb	sy
 8005f5c:	617b      	str	r3, [r7, #20]
}
 8005f5e:	bf00      	nop
 8005f60:	e7fe      	b.n	8005f60 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 8005f62:	f001 fa1d 	bl	80073a0 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8005f66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8005f6c:	683a      	ldr	r2, [r7, #0]
 8005f6e:	68b9      	ldr	r1, [r7, #8]
 8005f70:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005f72:	f000 f8fe 	bl	8006172 <prvTestWaitCondition>
 8005f76:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 8005f78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d00e      	beq.n	8005f9c <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8005f7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f80:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8005f82:	2300      	movs	r3, #0
 8005f84:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d028      	beq.n	8005fde <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8005f8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f8e:	681a      	ldr	r2, [r3, #0]
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	43db      	mvns	r3, r3
 8005f94:	401a      	ands	r2, r3
 8005f96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f98:	601a      	str	r2, [r3, #0]
 8005f9a:	e020      	b.n	8005fde <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8005f9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d104      	bne.n	8005fac <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8005fa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fa4:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	633b      	str	r3, [r7, #48]	; 0x30
 8005faa:	e018      	b.n	8005fde <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d003      	beq.n	8005fba <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8005fb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fb4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005fb8:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d003      	beq.n	8005fc8 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8005fc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fc2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005fc6:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8005fc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fca:	1d18      	adds	r0, r3, #4
 8005fcc:	68ba      	ldr	r2, [r7, #8]
 8005fce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005fd4:	4619      	mov	r1, r3
 8005fd6:	f001 fbe3 	bl	80077a0 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8005fda:	2300      	movs	r3, #0
 8005fdc:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8005fde:	f001 f9ed 	bl	80073bc <xTaskResumeAll>
 8005fe2:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8005fe4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d031      	beq.n	800604e <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 8005fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d107      	bne.n	8006000 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 8005ff0:	4b19      	ldr	r3, [pc, #100]	; (8006058 <xEventGroupWaitBits+0x198>)
 8005ff2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ff6:	601a      	str	r2, [r3, #0]
 8005ff8:	f3bf 8f4f 	dsb	sy
 8005ffc:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8006000:	f001 feea 	bl	8007dd8 <uxTaskResetEventItemValue>
 8006004:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8006006:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006008:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800600c:	2b00      	cmp	r3, #0
 800600e:	d11a      	bne.n	8006046 <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 8006010:	f002 fb54 	bl	80086bc <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8006014:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 800601a:	683a      	ldr	r2, [r7, #0]
 800601c:	68b9      	ldr	r1, [r7, #8]
 800601e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8006020:	f000 f8a7 	bl	8006172 <prvTestWaitCondition>
 8006024:	4603      	mov	r3, r0
 8006026:	2b00      	cmp	r3, #0
 8006028:	d009      	beq.n	800603e <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d006      	beq.n	800603e <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8006030:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006032:	681a      	ldr	r2, [r3, #0]
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	43db      	mvns	r3, r3
 8006038:	401a      	ands	r2, r3
 800603a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800603c:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 800603e:	2301      	movs	r3, #1
 8006040:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 8006042:	f002 fb6b 	bl	800871c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8006046:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006048:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800604c:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800604e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006050:	4618      	mov	r0, r3
 8006052:	3740      	adds	r7, #64	; 0x40
 8006054:	46bd      	mov	sp, r7
 8006056:	bd80      	pop	{r7, pc}
 8006058:	e000ed04 	.word	0xe000ed04

0800605c <xEventGroupSetBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b08e      	sub	sp, #56	; 0x38
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
 8006064:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8006066:	2300      	movs	r3, #0
 8006068:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 800606e:	2300      	movs	r3, #0
 8006070:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d10a      	bne.n	800608e <xEventGroupSetBits+0x32>
	__asm volatile
 8006078:	f04f 0350 	mov.w	r3, #80	; 0x50
 800607c:	f383 8811 	msr	BASEPRI, r3
 8006080:	f3bf 8f6f 	isb	sy
 8006084:	f3bf 8f4f 	dsb	sy
 8006088:	613b      	str	r3, [r7, #16]
}
 800608a:	bf00      	nop
 800608c:	e7fe      	b.n	800608c <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8006094:	2b00      	cmp	r3, #0
 8006096:	d00a      	beq.n	80060ae <xEventGroupSetBits+0x52>
	__asm volatile
 8006098:	f04f 0350 	mov.w	r3, #80	; 0x50
 800609c:	f383 8811 	msr	BASEPRI, r3
 80060a0:	f3bf 8f6f 	isb	sy
 80060a4:	f3bf 8f4f 	dsb	sy
 80060a8:	60fb      	str	r3, [r7, #12]
}
 80060aa:	bf00      	nop
 80060ac:	e7fe      	b.n	80060ac <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 80060ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060b0:	3304      	adds	r3, #4
 80060b2:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80060b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b6:	3308      	adds	r3, #8
 80060b8:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 80060ba:	f001 f971 	bl	80073a0 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80060be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060c0:	68db      	ldr	r3, [r3, #12]
 80060c2:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80060c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060c6:	681a      	ldr	r2, [r3, #0]
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	431a      	orrs	r2, r3
 80060cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060ce:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80060d0:	e03c      	b.n	800614c <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 80060d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060d4:	685b      	ldr	r3, [r3, #4]
 80060d6:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80060d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80060de:	2300      	movs	r3, #0
 80060e0:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80060e2:	69bb      	ldr	r3, [r7, #24]
 80060e4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80060e8:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80060ea:	69bb      	ldr	r3, [r7, #24]
 80060ec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80060f0:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d108      	bne.n	800610e <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80060fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060fe:	681a      	ldr	r2, [r3, #0]
 8006100:	69bb      	ldr	r3, [r7, #24]
 8006102:	4013      	ands	r3, r2
 8006104:	2b00      	cmp	r3, #0
 8006106:	d00b      	beq.n	8006120 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 8006108:	2301      	movs	r3, #1
 800610a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800610c:	e008      	b.n	8006120 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800610e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006110:	681a      	ldr	r2, [r3, #0]
 8006112:	69bb      	ldr	r3, [r7, #24]
 8006114:	4013      	ands	r3, r2
 8006116:	69ba      	ldr	r2, [r7, #24]
 8006118:	429a      	cmp	r2, r3
 800611a:	d101      	bne.n	8006120 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800611c:	2301      	movs	r3, #1
 800611e:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8006120:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006122:	2b00      	cmp	r3, #0
 8006124:	d010      	beq.n	8006148 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800612c:	2b00      	cmp	r3, #0
 800612e:	d003      	beq.n	8006138 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8006130:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006132:	69bb      	ldr	r3, [r7, #24]
 8006134:	4313      	orrs	r3, r2
 8006136:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8006138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006140:	4619      	mov	r1, r3
 8006142:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006144:	f001 fbf8 	bl	8007938 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8006148:	69fb      	ldr	r3, [r7, #28]
 800614a:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 800614c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800614e:	6a3b      	ldr	r3, [r7, #32]
 8006150:	429a      	cmp	r2, r3
 8006152:	d1be      	bne.n	80060d2 <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8006154:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800615a:	43db      	mvns	r3, r3
 800615c:	401a      	ands	r2, r3
 800615e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006160:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8006162:	f001 f92b 	bl	80073bc <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8006166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006168:	681b      	ldr	r3, [r3, #0]
}
 800616a:	4618      	mov	r0, r3
 800616c:	3738      	adds	r7, #56	; 0x38
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}

08006172 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8006172:	b480      	push	{r7}
 8006174:	b087      	sub	sp, #28
 8006176:	af00      	add	r7, sp, #0
 8006178:	60f8      	str	r0, [r7, #12]
 800617a:	60b9      	str	r1, [r7, #8]
 800617c:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 800617e:	2300      	movs	r3, #0
 8006180:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d107      	bne.n	8006198 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8006188:	68fa      	ldr	r2, [r7, #12]
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	4013      	ands	r3, r2
 800618e:	2b00      	cmp	r3, #0
 8006190:	d00a      	beq.n	80061a8 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8006192:	2301      	movs	r3, #1
 8006194:	617b      	str	r3, [r7, #20]
 8006196:	e007      	b.n	80061a8 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8006198:	68fa      	ldr	r2, [r7, #12]
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	4013      	ands	r3, r2
 800619e:	68ba      	ldr	r2, [r7, #8]
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d101      	bne.n	80061a8 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80061a4:	2301      	movs	r3, #1
 80061a6:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80061a8:	697b      	ldr	r3, [r7, #20]
}
 80061aa:	4618      	mov	r0, r3
 80061ac:	371c      	adds	r7, #28
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bc80      	pop	{r7}
 80061b2:	4770      	bx	lr

080061b4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80061b4:	b480      	push	{r7}
 80061b6:	b083      	sub	sp, #12
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f103 0208 	add.w	r2, r3, #8
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	f04f 32ff 	mov.w	r2, #4294967295
 80061cc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f103 0208 	add.w	r2, r3, #8
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	f103 0208 	add.w	r2, r3, #8
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2200      	movs	r2, #0
 80061e6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80061e8:	bf00      	nop
 80061ea:	370c      	adds	r7, #12
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bc80      	pop	{r7}
 80061f0:	4770      	bx	lr

080061f2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80061f2:	b480      	push	{r7}
 80061f4:	b083      	sub	sp, #12
 80061f6:	af00      	add	r7, sp, #0
 80061f8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2200      	movs	r2, #0
 80061fe:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006200:	bf00      	nop
 8006202:	370c      	adds	r7, #12
 8006204:	46bd      	mov	sp, r7
 8006206:	bc80      	pop	{r7}
 8006208:	4770      	bx	lr

0800620a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800620a:	b480      	push	{r7}
 800620c:	b085      	sub	sp, #20
 800620e:	af00      	add	r7, sp, #0
 8006210:	6078      	str	r0, [r7, #4]
 8006212:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	68fa      	ldr	r2, [r7, #12]
 800621e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	689a      	ldr	r2, [r3, #8]
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	689b      	ldr	r3, [r3, #8]
 800622c:	683a      	ldr	r2, [r7, #0]
 800622e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	683a      	ldr	r2, [r7, #0]
 8006234:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	687a      	ldr	r2, [r7, #4]
 800623a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	1c5a      	adds	r2, r3, #1
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	601a      	str	r2, [r3, #0]
}
 8006246:	bf00      	nop
 8006248:	3714      	adds	r7, #20
 800624a:	46bd      	mov	sp, r7
 800624c:	bc80      	pop	{r7}
 800624e:	4770      	bx	lr

08006250 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006250:	b480      	push	{r7}
 8006252:	b085      	sub	sp, #20
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
 8006258:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006266:	d103      	bne.n	8006270 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	691b      	ldr	r3, [r3, #16]
 800626c:	60fb      	str	r3, [r7, #12]
 800626e:	e00c      	b.n	800628a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	3308      	adds	r3, #8
 8006274:	60fb      	str	r3, [r7, #12]
 8006276:	e002      	b.n	800627e <vListInsert+0x2e>
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	685b      	ldr	r3, [r3, #4]
 800627c:	60fb      	str	r3, [r7, #12]
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	68ba      	ldr	r2, [r7, #8]
 8006286:	429a      	cmp	r2, r3
 8006288:	d2f6      	bcs.n	8006278 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	685a      	ldr	r2, [r3, #4]
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	683a      	ldr	r2, [r7, #0]
 8006298:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	68fa      	ldr	r2, [r7, #12]
 800629e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	683a      	ldr	r2, [r7, #0]
 80062a4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	687a      	ldr	r2, [r7, #4]
 80062aa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	1c5a      	adds	r2, r3, #1
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	601a      	str	r2, [r3, #0]
}
 80062b6:	bf00      	nop
 80062b8:	3714      	adds	r7, #20
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bc80      	pop	{r7}
 80062be:	4770      	bx	lr

080062c0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80062c0:	b480      	push	{r7}
 80062c2:	b085      	sub	sp, #20
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	691b      	ldr	r3, [r3, #16]
 80062cc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	687a      	ldr	r2, [r7, #4]
 80062d4:	6892      	ldr	r2, [r2, #8]
 80062d6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	689b      	ldr	r3, [r3, #8]
 80062dc:	687a      	ldr	r2, [r7, #4]
 80062de:	6852      	ldr	r2, [r2, #4]
 80062e0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	685b      	ldr	r3, [r3, #4]
 80062e6:	687a      	ldr	r2, [r7, #4]
 80062e8:	429a      	cmp	r2, r3
 80062ea:	d103      	bne.n	80062f4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	689a      	ldr	r2, [r3, #8]
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2200      	movs	r2, #0
 80062f8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	1e5a      	subs	r2, r3, #1
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
}
 8006308:	4618      	mov	r0, r3
 800630a:	3714      	adds	r7, #20
 800630c:	46bd      	mov	sp, r7
 800630e:	bc80      	pop	{r7}
 8006310:	4770      	bx	lr
	...

08006314 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b084      	sub	sp, #16
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
 800631c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d10a      	bne.n	800633e <xQueueGenericReset+0x2a>
	__asm volatile
 8006328:	f04f 0350 	mov.w	r3, #80	; 0x50
 800632c:	f383 8811 	msr	BASEPRI, r3
 8006330:	f3bf 8f6f 	isb	sy
 8006334:	f3bf 8f4f 	dsb	sy
 8006338:	60bb      	str	r3, [r7, #8]
}
 800633a:	bf00      	nop
 800633c:	e7fe      	b.n	800633c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800633e:	f002 f9bd 	bl	80086bc <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681a      	ldr	r2, [r3, #0]
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800634a:	68f9      	ldr	r1, [r7, #12]
 800634c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800634e:	fb01 f303 	mul.w	r3, r1, r3
 8006352:	441a      	add	r2, r3
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2200      	movs	r2, #0
 800635c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681a      	ldr	r2, [r3, #0]
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681a      	ldr	r2, [r3, #0]
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800636e:	3b01      	subs	r3, #1
 8006370:	68f9      	ldr	r1, [r7, #12]
 8006372:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006374:	fb01 f303 	mul.w	r3, r1, r3
 8006378:	441a      	add	r2, r3
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	22ff      	movs	r2, #255	; 0xff
 8006382:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	22ff      	movs	r2, #255	; 0xff
 800638a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d114      	bne.n	80063be <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	691b      	ldr	r3, [r3, #16]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d01a      	beq.n	80063d2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	3310      	adds	r3, #16
 80063a0:	4618      	mov	r0, r3
 80063a2:	f001 fa65 	bl	8007870 <xTaskRemoveFromEventList>
 80063a6:	4603      	mov	r3, r0
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d012      	beq.n	80063d2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80063ac:	4b0c      	ldr	r3, [pc, #48]	; (80063e0 <xQueueGenericReset+0xcc>)
 80063ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063b2:	601a      	str	r2, [r3, #0]
 80063b4:	f3bf 8f4f 	dsb	sy
 80063b8:	f3bf 8f6f 	isb	sy
 80063bc:	e009      	b.n	80063d2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	3310      	adds	r3, #16
 80063c2:	4618      	mov	r0, r3
 80063c4:	f7ff fef6 	bl	80061b4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	3324      	adds	r3, #36	; 0x24
 80063cc:	4618      	mov	r0, r3
 80063ce:	f7ff fef1 	bl	80061b4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80063d2:	f002 f9a3 	bl	800871c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80063d6:	2301      	movs	r3, #1
}
 80063d8:	4618      	mov	r0, r3
 80063da:	3710      	adds	r7, #16
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}
 80063e0:	e000ed04 	.word	0xe000ed04

080063e4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b08e      	sub	sp, #56	; 0x38
 80063e8:	af02      	add	r7, sp, #8
 80063ea:	60f8      	str	r0, [r7, #12]
 80063ec:	60b9      	str	r1, [r7, #8]
 80063ee:	607a      	str	r2, [r7, #4]
 80063f0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d10a      	bne.n	800640e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80063f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063fc:	f383 8811 	msr	BASEPRI, r3
 8006400:	f3bf 8f6f 	isb	sy
 8006404:	f3bf 8f4f 	dsb	sy
 8006408:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800640a:	bf00      	nop
 800640c:	e7fe      	b.n	800640c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d10a      	bne.n	800642a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006418:	f383 8811 	msr	BASEPRI, r3
 800641c:	f3bf 8f6f 	isb	sy
 8006420:	f3bf 8f4f 	dsb	sy
 8006424:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006426:	bf00      	nop
 8006428:	e7fe      	b.n	8006428 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d002      	beq.n	8006436 <xQueueGenericCreateStatic+0x52>
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d001      	beq.n	800643a <xQueueGenericCreateStatic+0x56>
 8006436:	2301      	movs	r3, #1
 8006438:	e000      	b.n	800643c <xQueueGenericCreateStatic+0x58>
 800643a:	2300      	movs	r3, #0
 800643c:	2b00      	cmp	r3, #0
 800643e:	d10a      	bne.n	8006456 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006440:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006444:	f383 8811 	msr	BASEPRI, r3
 8006448:	f3bf 8f6f 	isb	sy
 800644c:	f3bf 8f4f 	dsb	sy
 8006450:	623b      	str	r3, [r7, #32]
}
 8006452:	bf00      	nop
 8006454:	e7fe      	b.n	8006454 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d102      	bne.n	8006462 <xQueueGenericCreateStatic+0x7e>
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d101      	bne.n	8006466 <xQueueGenericCreateStatic+0x82>
 8006462:	2301      	movs	r3, #1
 8006464:	e000      	b.n	8006468 <xQueueGenericCreateStatic+0x84>
 8006466:	2300      	movs	r3, #0
 8006468:	2b00      	cmp	r3, #0
 800646a:	d10a      	bne.n	8006482 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800646c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006470:	f383 8811 	msr	BASEPRI, r3
 8006474:	f3bf 8f6f 	isb	sy
 8006478:	f3bf 8f4f 	dsb	sy
 800647c:	61fb      	str	r3, [r7, #28]
}
 800647e:	bf00      	nop
 8006480:	e7fe      	b.n	8006480 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006482:	2350      	movs	r3, #80	; 0x50
 8006484:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006486:	697b      	ldr	r3, [r7, #20]
 8006488:	2b50      	cmp	r3, #80	; 0x50
 800648a:	d00a      	beq.n	80064a2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800648c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006490:	f383 8811 	msr	BASEPRI, r3
 8006494:	f3bf 8f6f 	isb	sy
 8006498:	f3bf 8f4f 	dsb	sy
 800649c:	61bb      	str	r3, [r7, #24]
}
 800649e:	bf00      	nop
 80064a0:	e7fe      	b.n	80064a0 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80064a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d00d      	beq.n	80064c8 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80064ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064ae:	2201      	movs	r2, #1
 80064b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80064b4:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80064b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064ba:	9300      	str	r3, [sp, #0]
 80064bc:	4613      	mov	r3, r2
 80064be:	687a      	ldr	r2, [r7, #4]
 80064c0:	68b9      	ldr	r1, [r7, #8]
 80064c2:	68f8      	ldr	r0, [r7, #12]
 80064c4:	f000 f805 	bl	80064d2 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80064c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80064ca:	4618      	mov	r0, r3
 80064cc:	3730      	adds	r7, #48	; 0x30
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bd80      	pop	{r7, pc}

080064d2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80064d2:	b580      	push	{r7, lr}
 80064d4:	b084      	sub	sp, #16
 80064d6:	af00      	add	r7, sp, #0
 80064d8:	60f8      	str	r0, [r7, #12]
 80064da:	60b9      	str	r1, [r7, #8]
 80064dc:	607a      	str	r2, [r7, #4]
 80064de:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d103      	bne.n	80064ee <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80064e6:	69bb      	ldr	r3, [r7, #24]
 80064e8:	69ba      	ldr	r2, [r7, #24]
 80064ea:	601a      	str	r2, [r3, #0]
 80064ec:	e002      	b.n	80064f4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80064ee:	69bb      	ldr	r3, [r7, #24]
 80064f0:	687a      	ldr	r2, [r7, #4]
 80064f2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80064f4:	69bb      	ldr	r3, [r7, #24]
 80064f6:	68fa      	ldr	r2, [r7, #12]
 80064f8:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80064fa:	69bb      	ldr	r3, [r7, #24]
 80064fc:	68ba      	ldr	r2, [r7, #8]
 80064fe:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006500:	2101      	movs	r1, #1
 8006502:	69b8      	ldr	r0, [r7, #24]
 8006504:	f7ff ff06 	bl	8006314 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006508:	69bb      	ldr	r3, [r7, #24]
 800650a:	78fa      	ldrb	r2, [r7, #3]
 800650c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006510:	bf00      	nop
 8006512:	3710      	adds	r7, #16
 8006514:	46bd      	mov	sp, r7
 8006516:	bd80      	pop	{r7, pc}

08006518 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b08e      	sub	sp, #56	; 0x38
 800651c:	af00      	add	r7, sp, #0
 800651e:	60f8      	str	r0, [r7, #12]
 8006520:	60b9      	str	r1, [r7, #8]
 8006522:	607a      	str	r2, [r7, #4]
 8006524:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006526:	2300      	movs	r3, #0
 8006528:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800652e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006530:	2b00      	cmp	r3, #0
 8006532:	d10a      	bne.n	800654a <xQueueGenericSend+0x32>
	__asm volatile
 8006534:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006538:	f383 8811 	msr	BASEPRI, r3
 800653c:	f3bf 8f6f 	isb	sy
 8006540:	f3bf 8f4f 	dsb	sy
 8006544:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006546:	bf00      	nop
 8006548:	e7fe      	b.n	8006548 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800654a:	68bb      	ldr	r3, [r7, #8]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d103      	bne.n	8006558 <xQueueGenericSend+0x40>
 8006550:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006554:	2b00      	cmp	r3, #0
 8006556:	d101      	bne.n	800655c <xQueueGenericSend+0x44>
 8006558:	2301      	movs	r3, #1
 800655a:	e000      	b.n	800655e <xQueueGenericSend+0x46>
 800655c:	2300      	movs	r3, #0
 800655e:	2b00      	cmp	r3, #0
 8006560:	d10a      	bne.n	8006578 <xQueueGenericSend+0x60>
	__asm volatile
 8006562:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006566:	f383 8811 	msr	BASEPRI, r3
 800656a:	f3bf 8f6f 	isb	sy
 800656e:	f3bf 8f4f 	dsb	sy
 8006572:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006574:	bf00      	nop
 8006576:	e7fe      	b.n	8006576 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	2b02      	cmp	r3, #2
 800657c:	d103      	bne.n	8006586 <xQueueGenericSend+0x6e>
 800657e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006580:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006582:	2b01      	cmp	r3, #1
 8006584:	d101      	bne.n	800658a <xQueueGenericSend+0x72>
 8006586:	2301      	movs	r3, #1
 8006588:	e000      	b.n	800658c <xQueueGenericSend+0x74>
 800658a:	2300      	movs	r3, #0
 800658c:	2b00      	cmp	r3, #0
 800658e:	d10a      	bne.n	80065a6 <xQueueGenericSend+0x8e>
	__asm volatile
 8006590:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006594:	f383 8811 	msr	BASEPRI, r3
 8006598:	f3bf 8f6f 	isb	sy
 800659c:	f3bf 8f4f 	dsb	sy
 80065a0:	623b      	str	r3, [r7, #32]
}
 80065a2:	bf00      	nop
 80065a4:	e7fe      	b.n	80065a4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80065a6:	f001 fb8b 	bl	8007cc0 <xTaskGetSchedulerState>
 80065aa:	4603      	mov	r3, r0
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d102      	bne.n	80065b6 <xQueueGenericSend+0x9e>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d101      	bne.n	80065ba <xQueueGenericSend+0xa2>
 80065b6:	2301      	movs	r3, #1
 80065b8:	e000      	b.n	80065bc <xQueueGenericSend+0xa4>
 80065ba:	2300      	movs	r3, #0
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d10a      	bne.n	80065d6 <xQueueGenericSend+0xbe>
	__asm volatile
 80065c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065c4:	f383 8811 	msr	BASEPRI, r3
 80065c8:	f3bf 8f6f 	isb	sy
 80065cc:	f3bf 8f4f 	dsb	sy
 80065d0:	61fb      	str	r3, [r7, #28]
}
 80065d2:	bf00      	nop
 80065d4:	e7fe      	b.n	80065d4 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80065d6:	f002 f871 	bl	80086bc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80065da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065e2:	429a      	cmp	r2, r3
 80065e4:	d302      	bcc.n	80065ec <xQueueGenericSend+0xd4>
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	2b02      	cmp	r3, #2
 80065ea:	d129      	bne.n	8006640 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80065ec:	683a      	ldr	r2, [r7, #0]
 80065ee:	68b9      	ldr	r1, [r7, #8]
 80065f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80065f2:	f000 fa07 	bl	8006a04 <prvCopyDataToQueue>
 80065f6:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80065f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d010      	beq.n	8006622 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006602:	3324      	adds	r3, #36	; 0x24
 8006604:	4618      	mov	r0, r3
 8006606:	f001 f933 	bl	8007870 <xTaskRemoveFromEventList>
 800660a:	4603      	mov	r3, r0
 800660c:	2b00      	cmp	r3, #0
 800660e:	d013      	beq.n	8006638 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006610:	4b3f      	ldr	r3, [pc, #252]	; (8006710 <xQueueGenericSend+0x1f8>)
 8006612:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006616:	601a      	str	r2, [r3, #0]
 8006618:	f3bf 8f4f 	dsb	sy
 800661c:	f3bf 8f6f 	isb	sy
 8006620:	e00a      	b.n	8006638 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006624:	2b00      	cmp	r3, #0
 8006626:	d007      	beq.n	8006638 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006628:	4b39      	ldr	r3, [pc, #228]	; (8006710 <xQueueGenericSend+0x1f8>)
 800662a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800662e:	601a      	str	r2, [r3, #0]
 8006630:	f3bf 8f4f 	dsb	sy
 8006634:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006638:	f002 f870 	bl	800871c <vPortExitCritical>
				return pdPASS;
 800663c:	2301      	movs	r3, #1
 800663e:	e063      	b.n	8006708 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d103      	bne.n	800664e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006646:	f002 f869 	bl	800871c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800664a:	2300      	movs	r3, #0
 800664c:	e05c      	b.n	8006708 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800664e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006650:	2b00      	cmp	r3, #0
 8006652:	d106      	bne.n	8006662 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006654:	f107 0314 	add.w	r3, r7, #20
 8006658:	4618      	mov	r0, r3
 800665a:	f001 f9cf 	bl	80079fc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800665e:	2301      	movs	r3, #1
 8006660:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006662:	f002 f85b 	bl	800871c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006666:	f000 fe9b 	bl	80073a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800666a:	f002 f827 	bl	80086bc <vPortEnterCritical>
 800666e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006670:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006674:	b25b      	sxtb	r3, r3
 8006676:	f1b3 3fff 	cmp.w	r3, #4294967295
 800667a:	d103      	bne.n	8006684 <xQueueGenericSend+0x16c>
 800667c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800667e:	2200      	movs	r2, #0
 8006680:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006686:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800668a:	b25b      	sxtb	r3, r3
 800668c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006690:	d103      	bne.n	800669a <xQueueGenericSend+0x182>
 8006692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006694:	2200      	movs	r2, #0
 8006696:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800669a:	f002 f83f 	bl	800871c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800669e:	1d3a      	adds	r2, r7, #4
 80066a0:	f107 0314 	add.w	r3, r7, #20
 80066a4:	4611      	mov	r1, r2
 80066a6:	4618      	mov	r0, r3
 80066a8:	f001 f9be 	bl	8007a28 <xTaskCheckForTimeOut>
 80066ac:	4603      	mov	r3, r0
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d124      	bne.n	80066fc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80066b2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80066b4:	f000 fa9e 	bl	8006bf4 <prvIsQueueFull>
 80066b8:	4603      	mov	r3, r0
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d018      	beq.n	80066f0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80066be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066c0:	3310      	adds	r3, #16
 80066c2:	687a      	ldr	r2, [r7, #4]
 80066c4:	4611      	mov	r1, r2
 80066c6:	4618      	mov	r0, r3
 80066c8:	f001 f846 	bl	8007758 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80066cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80066ce:	f000 fa29 	bl	8006b24 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80066d2:	f000 fe73 	bl	80073bc <xTaskResumeAll>
 80066d6:	4603      	mov	r3, r0
 80066d8:	2b00      	cmp	r3, #0
 80066da:	f47f af7c 	bne.w	80065d6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80066de:	4b0c      	ldr	r3, [pc, #48]	; (8006710 <xQueueGenericSend+0x1f8>)
 80066e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80066e4:	601a      	str	r2, [r3, #0]
 80066e6:	f3bf 8f4f 	dsb	sy
 80066ea:	f3bf 8f6f 	isb	sy
 80066ee:	e772      	b.n	80065d6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80066f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80066f2:	f000 fa17 	bl	8006b24 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80066f6:	f000 fe61 	bl	80073bc <xTaskResumeAll>
 80066fa:	e76c      	b.n	80065d6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80066fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80066fe:	f000 fa11 	bl	8006b24 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006702:	f000 fe5b 	bl	80073bc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006706:	2300      	movs	r3, #0
		}
	}
}
 8006708:	4618      	mov	r0, r3
 800670a:	3738      	adds	r7, #56	; 0x38
 800670c:	46bd      	mov	sp, r7
 800670e:	bd80      	pop	{r7, pc}
 8006710:	e000ed04 	.word	0xe000ed04

08006714 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b08e      	sub	sp, #56	; 0x38
 8006718:	af00      	add	r7, sp, #0
 800671a:	60f8      	str	r0, [r7, #12]
 800671c:	60b9      	str	r1, [r7, #8]
 800671e:	607a      	str	r2, [r7, #4]
 8006720:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006728:	2b00      	cmp	r3, #0
 800672a:	d10a      	bne.n	8006742 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800672c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006730:	f383 8811 	msr	BASEPRI, r3
 8006734:	f3bf 8f6f 	isb	sy
 8006738:	f3bf 8f4f 	dsb	sy
 800673c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800673e:	bf00      	nop
 8006740:	e7fe      	b.n	8006740 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d103      	bne.n	8006750 <xQueueGenericSendFromISR+0x3c>
 8006748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800674a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800674c:	2b00      	cmp	r3, #0
 800674e:	d101      	bne.n	8006754 <xQueueGenericSendFromISR+0x40>
 8006750:	2301      	movs	r3, #1
 8006752:	e000      	b.n	8006756 <xQueueGenericSendFromISR+0x42>
 8006754:	2300      	movs	r3, #0
 8006756:	2b00      	cmp	r3, #0
 8006758:	d10a      	bne.n	8006770 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800675a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800675e:	f383 8811 	msr	BASEPRI, r3
 8006762:	f3bf 8f6f 	isb	sy
 8006766:	f3bf 8f4f 	dsb	sy
 800676a:	623b      	str	r3, [r7, #32]
}
 800676c:	bf00      	nop
 800676e:	e7fe      	b.n	800676e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	2b02      	cmp	r3, #2
 8006774:	d103      	bne.n	800677e <xQueueGenericSendFromISR+0x6a>
 8006776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006778:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800677a:	2b01      	cmp	r3, #1
 800677c:	d101      	bne.n	8006782 <xQueueGenericSendFromISR+0x6e>
 800677e:	2301      	movs	r3, #1
 8006780:	e000      	b.n	8006784 <xQueueGenericSendFromISR+0x70>
 8006782:	2300      	movs	r3, #0
 8006784:	2b00      	cmp	r3, #0
 8006786:	d10a      	bne.n	800679e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800678c:	f383 8811 	msr	BASEPRI, r3
 8006790:	f3bf 8f6f 	isb	sy
 8006794:	f3bf 8f4f 	dsb	sy
 8006798:	61fb      	str	r3, [r7, #28]
}
 800679a:	bf00      	nop
 800679c:	e7fe      	b.n	800679c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800679e:	f002 f84f 	bl	8008840 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80067a2:	f3ef 8211 	mrs	r2, BASEPRI
 80067a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067aa:	f383 8811 	msr	BASEPRI, r3
 80067ae:	f3bf 8f6f 	isb	sy
 80067b2:	f3bf 8f4f 	dsb	sy
 80067b6:	61ba      	str	r2, [r7, #24]
 80067b8:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80067ba:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80067bc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80067be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80067c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067c6:	429a      	cmp	r2, r3
 80067c8:	d302      	bcc.n	80067d0 <xQueueGenericSendFromISR+0xbc>
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	2b02      	cmp	r3, #2
 80067ce:	d12c      	bne.n	800682a <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80067d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80067d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80067da:	683a      	ldr	r2, [r7, #0]
 80067dc:	68b9      	ldr	r1, [r7, #8]
 80067de:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80067e0:	f000 f910 	bl	8006a04 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80067e4:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80067e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067ec:	d112      	bne.n	8006814 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80067ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d016      	beq.n	8006824 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80067f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067f8:	3324      	adds	r3, #36	; 0x24
 80067fa:	4618      	mov	r0, r3
 80067fc:	f001 f838 	bl	8007870 <xTaskRemoveFromEventList>
 8006800:	4603      	mov	r3, r0
 8006802:	2b00      	cmp	r3, #0
 8006804:	d00e      	beq.n	8006824 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d00b      	beq.n	8006824 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2201      	movs	r2, #1
 8006810:	601a      	str	r2, [r3, #0]
 8006812:	e007      	b.n	8006824 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006814:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006818:	3301      	adds	r3, #1
 800681a:	b2db      	uxtb	r3, r3
 800681c:	b25a      	sxtb	r2, r3
 800681e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006820:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006824:	2301      	movs	r3, #1
 8006826:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8006828:	e001      	b.n	800682e <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800682a:	2300      	movs	r3, #0
 800682c:	637b      	str	r3, [r7, #52]	; 0x34
 800682e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006830:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006838:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800683a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800683c:	4618      	mov	r0, r3
 800683e:	3738      	adds	r7, #56	; 0x38
 8006840:	46bd      	mov	sp, r7
 8006842:	bd80      	pop	{r7, pc}

08006844 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b08c      	sub	sp, #48	; 0x30
 8006848:	af00      	add	r7, sp, #0
 800684a:	60f8      	str	r0, [r7, #12]
 800684c:	60b9      	str	r1, [r7, #8]
 800684e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006850:	2300      	movs	r3, #0
 8006852:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800685a:	2b00      	cmp	r3, #0
 800685c:	d10a      	bne.n	8006874 <xQueueReceive+0x30>
	__asm volatile
 800685e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006862:	f383 8811 	msr	BASEPRI, r3
 8006866:	f3bf 8f6f 	isb	sy
 800686a:	f3bf 8f4f 	dsb	sy
 800686e:	623b      	str	r3, [r7, #32]
}
 8006870:	bf00      	nop
 8006872:	e7fe      	b.n	8006872 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006874:	68bb      	ldr	r3, [r7, #8]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d103      	bne.n	8006882 <xQueueReceive+0x3e>
 800687a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800687c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800687e:	2b00      	cmp	r3, #0
 8006880:	d101      	bne.n	8006886 <xQueueReceive+0x42>
 8006882:	2301      	movs	r3, #1
 8006884:	e000      	b.n	8006888 <xQueueReceive+0x44>
 8006886:	2300      	movs	r3, #0
 8006888:	2b00      	cmp	r3, #0
 800688a:	d10a      	bne.n	80068a2 <xQueueReceive+0x5e>
	__asm volatile
 800688c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006890:	f383 8811 	msr	BASEPRI, r3
 8006894:	f3bf 8f6f 	isb	sy
 8006898:	f3bf 8f4f 	dsb	sy
 800689c:	61fb      	str	r3, [r7, #28]
}
 800689e:	bf00      	nop
 80068a0:	e7fe      	b.n	80068a0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80068a2:	f001 fa0d 	bl	8007cc0 <xTaskGetSchedulerState>
 80068a6:	4603      	mov	r3, r0
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d102      	bne.n	80068b2 <xQueueReceive+0x6e>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d101      	bne.n	80068b6 <xQueueReceive+0x72>
 80068b2:	2301      	movs	r3, #1
 80068b4:	e000      	b.n	80068b8 <xQueueReceive+0x74>
 80068b6:	2300      	movs	r3, #0
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d10a      	bne.n	80068d2 <xQueueReceive+0x8e>
	__asm volatile
 80068bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068c0:	f383 8811 	msr	BASEPRI, r3
 80068c4:	f3bf 8f6f 	isb	sy
 80068c8:	f3bf 8f4f 	dsb	sy
 80068cc:	61bb      	str	r3, [r7, #24]
}
 80068ce:	bf00      	nop
 80068d0:	e7fe      	b.n	80068d0 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80068d2:	f001 fef3 	bl	80086bc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80068d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068da:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80068dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d01f      	beq.n	8006922 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80068e2:	68b9      	ldr	r1, [r7, #8]
 80068e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80068e6:	f000 f8f7 	bl	8006ad8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80068ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ec:	1e5a      	subs	r2, r3, #1
 80068ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068f0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80068f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068f4:	691b      	ldr	r3, [r3, #16]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d00f      	beq.n	800691a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80068fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068fc:	3310      	adds	r3, #16
 80068fe:	4618      	mov	r0, r3
 8006900:	f000 ffb6 	bl	8007870 <xTaskRemoveFromEventList>
 8006904:	4603      	mov	r3, r0
 8006906:	2b00      	cmp	r3, #0
 8006908:	d007      	beq.n	800691a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800690a:	4b3d      	ldr	r3, [pc, #244]	; (8006a00 <xQueueReceive+0x1bc>)
 800690c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006910:	601a      	str	r2, [r3, #0]
 8006912:	f3bf 8f4f 	dsb	sy
 8006916:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800691a:	f001 feff 	bl	800871c <vPortExitCritical>
				return pdPASS;
 800691e:	2301      	movs	r3, #1
 8006920:	e069      	b.n	80069f6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d103      	bne.n	8006930 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006928:	f001 fef8 	bl	800871c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800692c:	2300      	movs	r3, #0
 800692e:	e062      	b.n	80069f6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006932:	2b00      	cmp	r3, #0
 8006934:	d106      	bne.n	8006944 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006936:	f107 0310 	add.w	r3, r7, #16
 800693a:	4618      	mov	r0, r3
 800693c:	f001 f85e 	bl	80079fc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006940:	2301      	movs	r3, #1
 8006942:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006944:	f001 feea 	bl	800871c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006948:	f000 fd2a 	bl	80073a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800694c:	f001 feb6 	bl	80086bc <vPortEnterCritical>
 8006950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006952:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006956:	b25b      	sxtb	r3, r3
 8006958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800695c:	d103      	bne.n	8006966 <xQueueReceive+0x122>
 800695e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006960:	2200      	movs	r2, #0
 8006962:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006968:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800696c:	b25b      	sxtb	r3, r3
 800696e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006972:	d103      	bne.n	800697c <xQueueReceive+0x138>
 8006974:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006976:	2200      	movs	r2, #0
 8006978:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800697c:	f001 fece 	bl	800871c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006980:	1d3a      	adds	r2, r7, #4
 8006982:	f107 0310 	add.w	r3, r7, #16
 8006986:	4611      	mov	r1, r2
 8006988:	4618      	mov	r0, r3
 800698a:	f001 f84d 	bl	8007a28 <xTaskCheckForTimeOut>
 800698e:	4603      	mov	r3, r0
 8006990:	2b00      	cmp	r3, #0
 8006992:	d123      	bne.n	80069dc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006994:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006996:	f000 f917 	bl	8006bc8 <prvIsQueueEmpty>
 800699a:	4603      	mov	r3, r0
 800699c:	2b00      	cmp	r3, #0
 800699e:	d017      	beq.n	80069d0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80069a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069a2:	3324      	adds	r3, #36	; 0x24
 80069a4:	687a      	ldr	r2, [r7, #4]
 80069a6:	4611      	mov	r1, r2
 80069a8:	4618      	mov	r0, r3
 80069aa:	f000 fed5 	bl	8007758 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80069ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80069b0:	f000 f8b8 	bl	8006b24 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80069b4:	f000 fd02 	bl	80073bc <xTaskResumeAll>
 80069b8:	4603      	mov	r3, r0
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d189      	bne.n	80068d2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80069be:	4b10      	ldr	r3, [pc, #64]	; (8006a00 <xQueueReceive+0x1bc>)
 80069c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069c4:	601a      	str	r2, [r3, #0]
 80069c6:	f3bf 8f4f 	dsb	sy
 80069ca:	f3bf 8f6f 	isb	sy
 80069ce:	e780      	b.n	80068d2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80069d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80069d2:	f000 f8a7 	bl	8006b24 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80069d6:	f000 fcf1 	bl	80073bc <xTaskResumeAll>
 80069da:	e77a      	b.n	80068d2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80069dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80069de:	f000 f8a1 	bl	8006b24 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80069e2:	f000 fceb 	bl	80073bc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80069e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80069e8:	f000 f8ee 	bl	8006bc8 <prvIsQueueEmpty>
 80069ec:	4603      	mov	r3, r0
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	f43f af6f 	beq.w	80068d2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80069f4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	3730      	adds	r7, #48	; 0x30
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}
 80069fe:	bf00      	nop
 8006a00:	e000ed04 	.word	0xe000ed04

08006a04 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b086      	sub	sp, #24
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	60f8      	str	r0, [r7, #12]
 8006a0c:	60b9      	str	r1, [r7, #8]
 8006a0e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006a10:	2300      	movs	r3, #0
 8006a12:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a18:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d10d      	bne.n	8006a3e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d14d      	bne.n	8006ac6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	685b      	ldr	r3, [r3, #4]
 8006a2e:	4618      	mov	r0, r3
 8006a30:	f001 f964 	bl	8007cfc <xTaskPriorityDisinherit>
 8006a34:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	605a      	str	r2, [r3, #4]
 8006a3c:	e043      	b.n	8006ac6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d119      	bne.n	8006a78 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	6898      	ldr	r0, [r3, #8]
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a4c:	461a      	mov	r2, r3
 8006a4e:	68b9      	ldr	r1, [r7, #8]
 8006a50:	f002 fa2f 	bl	8008eb2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	689a      	ldr	r2, [r3, #8]
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a5c:	441a      	add	r2, r3
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	689a      	ldr	r2, [r3, #8]
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	685b      	ldr	r3, [r3, #4]
 8006a6a:	429a      	cmp	r2, r3
 8006a6c:	d32b      	bcc.n	8006ac6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681a      	ldr	r2, [r3, #0]
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	609a      	str	r2, [r3, #8]
 8006a76:	e026      	b.n	8006ac6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	68d8      	ldr	r0, [r3, #12]
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a80:	461a      	mov	r2, r3
 8006a82:	68b9      	ldr	r1, [r7, #8]
 8006a84:	f002 fa15 	bl	8008eb2 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	68da      	ldr	r2, [r3, #12]
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a90:	425b      	negs	r3, r3
 8006a92:	441a      	add	r2, r3
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	68da      	ldr	r2, [r3, #12]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	429a      	cmp	r2, r3
 8006aa2:	d207      	bcs.n	8006ab4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	685a      	ldr	r2, [r3, #4]
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aac:	425b      	negs	r3, r3
 8006aae:	441a      	add	r2, r3
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2b02      	cmp	r3, #2
 8006ab8:	d105      	bne.n	8006ac6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006aba:	693b      	ldr	r3, [r7, #16]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d002      	beq.n	8006ac6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006ac0:	693b      	ldr	r3, [r7, #16]
 8006ac2:	3b01      	subs	r3, #1
 8006ac4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006ac6:	693b      	ldr	r3, [r7, #16]
 8006ac8:	1c5a      	adds	r2, r3, #1
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006ace:	697b      	ldr	r3, [r7, #20]
}
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	3718      	adds	r7, #24
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	bd80      	pop	{r7, pc}

08006ad8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b082      	sub	sp, #8
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
 8006ae0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d018      	beq.n	8006b1c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	68da      	ldr	r2, [r3, #12]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006af2:	441a      	add	r2, r3
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	68da      	ldr	r2, [r3, #12]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	685b      	ldr	r3, [r3, #4]
 8006b00:	429a      	cmp	r2, r3
 8006b02:	d303      	bcc.n	8006b0c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681a      	ldr	r2, [r3, #0]
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	68d9      	ldr	r1, [r3, #12]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b14:	461a      	mov	r2, r3
 8006b16:	6838      	ldr	r0, [r7, #0]
 8006b18:	f002 f9cb 	bl	8008eb2 <memcpy>
	}
}
 8006b1c:	bf00      	nop
 8006b1e:	3708      	adds	r7, #8
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}

08006b24 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b084      	sub	sp, #16
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006b2c:	f001 fdc6 	bl	80086bc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006b36:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006b38:	e011      	b.n	8006b5e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d012      	beq.n	8006b68 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	3324      	adds	r3, #36	; 0x24
 8006b46:	4618      	mov	r0, r3
 8006b48:	f000 fe92 	bl	8007870 <xTaskRemoveFromEventList>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d001      	beq.n	8006b56 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006b52:	f000 ffcb 	bl	8007aec <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006b56:	7bfb      	ldrb	r3, [r7, #15]
 8006b58:	3b01      	subs	r3, #1
 8006b5a:	b2db      	uxtb	r3, r3
 8006b5c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006b5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	dce9      	bgt.n	8006b3a <prvUnlockQueue+0x16>
 8006b66:	e000      	b.n	8006b6a <prvUnlockQueue+0x46>
					break;
 8006b68:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	22ff      	movs	r2, #255	; 0xff
 8006b6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006b72:	f001 fdd3 	bl	800871c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006b76:	f001 fda1 	bl	80086bc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006b80:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006b82:	e011      	b.n	8006ba8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	691b      	ldr	r3, [r3, #16]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d012      	beq.n	8006bb2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	3310      	adds	r3, #16
 8006b90:	4618      	mov	r0, r3
 8006b92:	f000 fe6d 	bl	8007870 <xTaskRemoveFromEventList>
 8006b96:	4603      	mov	r3, r0
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d001      	beq.n	8006ba0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006b9c:	f000 ffa6 	bl	8007aec <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006ba0:	7bbb      	ldrb	r3, [r7, #14]
 8006ba2:	3b01      	subs	r3, #1
 8006ba4:	b2db      	uxtb	r3, r3
 8006ba6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006ba8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	dce9      	bgt.n	8006b84 <prvUnlockQueue+0x60>
 8006bb0:	e000      	b.n	8006bb4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006bb2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	22ff      	movs	r2, #255	; 0xff
 8006bb8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006bbc:	f001 fdae 	bl	800871c <vPortExitCritical>
}
 8006bc0:	bf00      	nop
 8006bc2:	3710      	adds	r7, #16
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	bd80      	pop	{r7, pc}

08006bc8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b084      	sub	sp, #16
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006bd0:	f001 fd74 	bl	80086bc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d102      	bne.n	8006be2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006bdc:	2301      	movs	r3, #1
 8006bde:	60fb      	str	r3, [r7, #12]
 8006be0:	e001      	b.n	8006be6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006be2:	2300      	movs	r3, #0
 8006be4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006be6:	f001 fd99 	bl	800871c <vPortExitCritical>

	return xReturn;
 8006bea:	68fb      	ldr	r3, [r7, #12]
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	3710      	adds	r7, #16
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}

08006bf4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b084      	sub	sp, #16
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006bfc:	f001 fd5e 	bl	80086bc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c08:	429a      	cmp	r2, r3
 8006c0a:	d102      	bne.n	8006c12 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	60fb      	str	r3, [r7, #12]
 8006c10:	e001      	b.n	8006c16 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006c12:	2300      	movs	r3, #0
 8006c14:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006c16:	f001 fd81 	bl	800871c <vPortExitCritical>

	return xReturn;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
}
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	3710      	adds	r7, #16
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bd80      	pop	{r7, pc}

08006c24 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006c24:	b480      	push	{r7}
 8006c26:	b085      	sub	sp, #20
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
 8006c2c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006c2e:	2300      	movs	r3, #0
 8006c30:	60fb      	str	r3, [r7, #12]
 8006c32:	e014      	b.n	8006c5e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006c34:	4a0e      	ldr	r2, [pc, #56]	; (8006c70 <vQueueAddToRegistry+0x4c>)
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d10b      	bne.n	8006c58 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006c40:	490b      	ldr	r1, [pc, #44]	; (8006c70 <vQueueAddToRegistry+0x4c>)
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	683a      	ldr	r2, [r7, #0]
 8006c46:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006c4a:	4a09      	ldr	r2, [pc, #36]	; (8006c70 <vQueueAddToRegistry+0x4c>)
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	00db      	lsls	r3, r3, #3
 8006c50:	4413      	add	r3, r2
 8006c52:	687a      	ldr	r2, [r7, #4]
 8006c54:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006c56:	e006      	b.n	8006c66 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	3301      	adds	r3, #1
 8006c5c:	60fb      	str	r3, [r7, #12]
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	2b07      	cmp	r3, #7
 8006c62:	d9e7      	bls.n	8006c34 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006c64:	bf00      	nop
 8006c66:	bf00      	nop
 8006c68:	3714      	adds	r7, #20
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bc80      	pop	{r7}
 8006c6e:	4770      	bx	lr
 8006c70:	20000d24 	.word	0x20000d24

08006c74 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b086      	sub	sp, #24
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	60f8      	str	r0, [r7, #12]
 8006c7c:	60b9      	str	r1, [r7, #8]
 8006c7e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006c84:	f001 fd1a 	bl	80086bc <vPortEnterCritical>
 8006c88:	697b      	ldr	r3, [r7, #20]
 8006c8a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006c8e:	b25b      	sxtb	r3, r3
 8006c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c94:	d103      	bne.n	8006c9e <vQueueWaitForMessageRestricted+0x2a>
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006ca4:	b25b      	sxtb	r3, r3
 8006ca6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006caa:	d103      	bne.n	8006cb4 <vQueueWaitForMessageRestricted+0x40>
 8006cac:	697b      	ldr	r3, [r7, #20]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006cb4:	f001 fd32 	bl	800871c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006cb8:	697b      	ldr	r3, [r7, #20]
 8006cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d106      	bne.n	8006cce <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	3324      	adds	r3, #36	; 0x24
 8006cc4:	687a      	ldr	r2, [r7, #4]
 8006cc6:	68b9      	ldr	r1, [r7, #8]
 8006cc8:	4618      	mov	r0, r3
 8006cca:	f000 fda5 	bl	8007818 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006cce:	6978      	ldr	r0, [r7, #20]
 8006cd0:	f7ff ff28 	bl	8006b24 <prvUnlockQueue>
	}
 8006cd4:	bf00      	nop
 8006cd6:	3718      	adds	r7, #24
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	bd80      	pop	{r7, pc}

08006cdc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b08e      	sub	sp, #56	; 0x38
 8006ce0:	af04      	add	r7, sp, #16
 8006ce2:	60f8      	str	r0, [r7, #12]
 8006ce4:	60b9      	str	r1, [r7, #8]
 8006ce6:	607a      	str	r2, [r7, #4]
 8006ce8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006cea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d10a      	bne.n	8006d06 <xTaskCreateStatic+0x2a>
	__asm volatile
 8006cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cf4:	f383 8811 	msr	BASEPRI, r3
 8006cf8:	f3bf 8f6f 	isb	sy
 8006cfc:	f3bf 8f4f 	dsb	sy
 8006d00:	623b      	str	r3, [r7, #32]
}
 8006d02:	bf00      	nop
 8006d04:	e7fe      	b.n	8006d04 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006d06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d10a      	bne.n	8006d22 <xTaskCreateStatic+0x46>
	__asm volatile
 8006d0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d10:	f383 8811 	msr	BASEPRI, r3
 8006d14:	f3bf 8f6f 	isb	sy
 8006d18:	f3bf 8f4f 	dsb	sy
 8006d1c:	61fb      	str	r3, [r7, #28]
}
 8006d1e:	bf00      	nop
 8006d20:	e7fe      	b.n	8006d20 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006d22:	23bc      	movs	r3, #188	; 0xbc
 8006d24:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006d26:	693b      	ldr	r3, [r7, #16]
 8006d28:	2bbc      	cmp	r3, #188	; 0xbc
 8006d2a:	d00a      	beq.n	8006d42 <xTaskCreateStatic+0x66>
	__asm volatile
 8006d2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d30:	f383 8811 	msr	BASEPRI, r3
 8006d34:	f3bf 8f6f 	isb	sy
 8006d38:	f3bf 8f4f 	dsb	sy
 8006d3c:	61bb      	str	r3, [r7, #24]
}
 8006d3e:	bf00      	nop
 8006d40:	e7fe      	b.n	8006d40 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006d42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d01e      	beq.n	8006d86 <xTaskCreateStatic+0xaa>
 8006d48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d01b      	beq.n	8006d86 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006d4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d50:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d54:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006d56:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d5a:	2202      	movs	r2, #2
 8006d5c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006d60:	2300      	movs	r3, #0
 8006d62:	9303      	str	r3, [sp, #12]
 8006d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d66:	9302      	str	r3, [sp, #8]
 8006d68:	f107 0314 	add.w	r3, r7, #20
 8006d6c:	9301      	str	r3, [sp, #4]
 8006d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d70:	9300      	str	r3, [sp, #0]
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	687a      	ldr	r2, [r7, #4]
 8006d76:	68b9      	ldr	r1, [r7, #8]
 8006d78:	68f8      	ldr	r0, [r7, #12]
 8006d7a:	f000 f851 	bl	8006e20 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006d7e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006d80:	f000 f8ec 	bl	8006f5c <prvAddNewTaskToReadyList>
 8006d84:	e001      	b.n	8006d8a <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8006d86:	2300      	movs	r3, #0
 8006d88:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006d8a:	697b      	ldr	r3, [r7, #20]
	}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	3728      	adds	r7, #40	; 0x28
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}

08006d94 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b08c      	sub	sp, #48	; 0x30
 8006d98:	af04      	add	r7, sp, #16
 8006d9a:	60f8      	str	r0, [r7, #12]
 8006d9c:	60b9      	str	r1, [r7, #8]
 8006d9e:	603b      	str	r3, [r7, #0]
 8006da0:	4613      	mov	r3, r2
 8006da2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006da4:	88fb      	ldrh	r3, [r7, #6]
 8006da6:	009b      	lsls	r3, r3, #2
 8006da8:	4618      	mov	r0, r3
 8006daa:	f001 fd87 	bl	80088bc <pvPortMalloc>
 8006dae:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006db0:	697b      	ldr	r3, [r7, #20]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d00e      	beq.n	8006dd4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8006db6:	20bc      	movs	r0, #188	; 0xbc
 8006db8:	f001 fd80 	bl	80088bc <pvPortMalloc>
 8006dbc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006dbe:	69fb      	ldr	r3, [r7, #28]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d003      	beq.n	8006dcc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006dc4:	69fb      	ldr	r3, [r7, #28]
 8006dc6:	697a      	ldr	r2, [r7, #20]
 8006dc8:	631a      	str	r2, [r3, #48]	; 0x30
 8006dca:	e005      	b.n	8006dd8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006dcc:	6978      	ldr	r0, [r7, #20]
 8006dce:	f001 fe39 	bl	8008a44 <vPortFree>
 8006dd2:	e001      	b.n	8006dd8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006dd8:	69fb      	ldr	r3, [r7, #28]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d017      	beq.n	8006e0e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006dde:	69fb      	ldr	r3, [r7, #28]
 8006de0:	2200      	movs	r2, #0
 8006de2:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006de6:	88fa      	ldrh	r2, [r7, #6]
 8006de8:	2300      	movs	r3, #0
 8006dea:	9303      	str	r3, [sp, #12]
 8006dec:	69fb      	ldr	r3, [r7, #28]
 8006dee:	9302      	str	r3, [sp, #8]
 8006df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006df2:	9301      	str	r3, [sp, #4]
 8006df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006df6:	9300      	str	r3, [sp, #0]
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	68b9      	ldr	r1, [r7, #8]
 8006dfc:	68f8      	ldr	r0, [r7, #12]
 8006dfe:	f000 f80f 	bl	8006e20 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006e02:	69f8      	ldr	r0, [r7, #28]
 8006e04:	f000 f8aa 	bl	8006f5c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006e08:	2301      	movs	r3, #1
 8006e0a:	61bb      	str	r3, [r7, #24]
 8006e0c:	e002      	b.n	8006e14 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006e0e:	f04f 33ff 	mov.w	r3, #4294967295
 8006e12:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006e14:	69bb      	ldr	r3, [r7, #24]
	}
 8006e16:	4618      	mov	r0, r3
 8006e18:	3720      	adds	r7, #32
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bd80      	pop	{r7, pc}
	...

08006e20 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b088      	sub	sp, #32
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	60f8      	str	r0, [r7, #12]
 8006e28:	60b9      	str	r1, [r7, #8]
 8006e2a:	607a      	str	r2, [r7, #4]
 8006e2c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e30:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	009b      	lsls	r3, r3, #2
 8006e36:	461a      	mov	r2, r3
 8006e38:	21a5      	movs	r1, #165	; 0xa5
 8006e3a:	f002 f848 	bl	8008ece <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8006e3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006e48:	3b01      	subs	r3, #1
 8006e4a:	009b      	lsls	r3, r3, #2
 8006e4c:	4413      	add	r3, r2
 8006e4e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8006e50:	69bb      	ldr	r3, [r7, #24]
 8006e52:	f023 0307 	bic.w	r3, r3, #7
 8006e56:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006e58:	69bb      	ldr	r3, [r7, #24]
 8006e5a:	f003 0307 	and.w	r3, r3, #7
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d00a      	beq.n	8006e78 <prvInitialiseNewTask+0x58>
	__asm volatile
 8006e62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e66:	f383 8811 	msr	BASEPRI, r3
 8006e6a:	f3bf 8f6f 	isb	sy
 8006e6e:	f3bf 8f4f 	dsb	sy
 8006e72:	617b      	str	r3, [r7, #20]
}
 8006e74:	bf00      	nop
 8006e76:	e7fe      	b.n	8006e76 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006e78:	2300      	movs	r3, #0
 8006e7a:	61fb      	str	r3, [r7, #28]
 8006e7c:	e012      	b.n	8006ea4 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006e7e:	68ba      	ldr	r2, [r7, #8]
 8006e80:	69fb      	ldr	r3, [r7, #28]
 8006e82:	4413      	add	r3, r2
 8006e84:	7819      	ldrb	r1, [r3, #0]
 8006e86:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e88:	69fb      	ldr	r3, [r7, #28]
 8006e8a:	4413      	add	r3, r2
 8006e8c:	3334      	adds	r3, #52	; 0x34
 8006e8e:	460a      	mov	r2, r1
 8006e90:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8006e92:	68ba      	ldr	r2, [r7, #8]
 8006e94:	69fb      	ldr	r3, [r7, #28]
 8006e96:	4413      	add	r3, r2
 8006e98:	781b      	ldrb	r3, [r3, #0]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d006      	beq.n	8006eac <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006e9e:	69fb      	ldr	r3, [r7, #28]
 8006ea0:	3301      	adds	r3, #1
 8006ea2:	61fb      	str	r3, [r7, #28]
 8006ea4:	69fb      	ldr	r3, [r7, #28]
 8006ea6:	2b0f      	cmp	r3, #15
 8006ea8:	d9e9      	bls.n	8006e7e <prvInitialiseNewTask+0x5e>
 8006eaa:	e000      	b.n	8006eae <prvInitialiseNewTask+0x8e>
		{
			break;
 8006eac:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006eae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006eb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eb8:	2b37      	cmp	r3, #55	; 0x37
 8006eba:	d901      	bls.n	8006ec0 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006ebc:	2337      	movs	r3, #55	; 0x37
 8006ebe:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ec2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ec4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ec8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006eca:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006ecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ece:	2200      	movs	r2, #0
 8006ed0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ed4:	3304      	adds	r3, #4
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f7ff f98b 	bl	80061f2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ede:	3318      	adds	r3, #24
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	f7ff f986 	bl	80061f2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006ee6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ee8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006eea:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006eec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eee:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006ef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ef4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006ef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ef8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006efa:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006efc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006efe:	2200      	movs	r2, #0
 8006f00:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006f04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f06:	2200      	movs	r2, #0
 8006f08:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006f0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f0e:	3354      	adds	r3, #84	; 0x54
 8006f10:	2260      	movs	r2, #96	; 0x60
 8006f12:	2100      	movs	r1, #0
 8006f14:	4618      	mov	r0, r3
 8006f16:	f001 ffda 	bl	8008ece <memset>
 8006f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f1c:	4a0c      	ldr	r2, [pc, #48]	; (8006f50 <prvInitialiseNewTask+0x130>)
 8006f1e:	659a      	str	r2, [r3, #88]	; 0x58
 8006f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f22:	4a0c      	ldr	r2, [pc, #48]	; (8006f54 <prvInitialiseNewTask+0x134>)
 8006f24:	65da      	str	r2, [r3, #92]	; 0x5c
 8006f26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f28:	4a0b      	ldr	r2, [pc, #44]	; (8006f58 <prvInitialiseNewTask+0x138>)
 8006f2a:	661a      	str	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006f2c:	683a      	ldr	r2, [r7, #0]
 8006f2e:	68f9      	ldr	r1, [r7, #12]
 8006f30:	69b8      	ldr	r0, [r7, #24]
 8006f32:	f001 facf 	bl	80084d4 <pxPortInitialiseStack>
 8006f36:	4602      	mov	r2, r0
 8006f38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f3a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8006f3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d002      	beq.n	8006f48 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006f42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f46:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006f48:	bf00      	nop
 8006f4a:	3720      	adds	r7, #32
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}
 8006f50:	0800e574 	.word	0x0800e574
 8006f54:	0800e594 	.word	0x0800e594
 8006f58:	0800e554 	.word	0x0800e554

08006f5c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b082      	sub	sp, #8
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006f64:	f001 fbaa 	bl	80086bc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006f68:	4b2d      	ldr	r3, [pc, #180]	; (8007020 <prvAddNewTaskToReadyList+0xc4>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	3301      	adds	r3, #1
 8006f6e:	4a2c      	ldr	r2, [pc, #176]	; (8007020 <prvAddNewTaskToReadyList+0xc4>)
 8006f70:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006f72:	4b2c      	ldr	r3, [pc, #176]	; (8007024 <prvAddNewTaskToReadyList+0xc8>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d109      	bne.n	8006f8e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006f7a:	4a2a      	ldr	r2, [pc, #168]	; (8007024 <prvAddNewTaskToReadyList+0xc8>)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006f80:	4b27      	ldr	r3, [pc, #156]	; (8007020 <prvAddNewTaskToReadyList+0xc4>)
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	d110      	bne.n	8006faa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006f88:	f000 fdd4 	bl	8007b34 <prvInitialiseTaskLists>
 8006f8c:	e00d      	b.n	8006faa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006f8e:	4b26      	ldr	r3, [pc, #152]	; (8007028 <prvAddNewTaskToReadyList+0xcc>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d109      	bne.n	8006faa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006f96:	4b23      	ldr	r3, [pc, #140]	; (8007024 <prvAddNewTaskToReadyList+0xc8>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fa0:	429a      	cmp	r2, r3
 8006fa2:	d802      	bhi.n	8006faa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006fa4:	4a1f      	ldr	r2, [pc, #124]	; (8007024 <prvAddNewTaskToReadyList+0xc8>)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006faa:	4b20      	ldr	r3, [pc, #128]	; (800702c <prvAddNewTaskToReadyList+0xd0>)
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	3301      	adds	r3, #1
 8006fb0:	4a1e      	ldr	r2, [pc, #120]	; (800702c <prvAddNewTaskToReadyList+0xd0>)
 8006fb2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006fb4:	4b1d      	ldr	r3, [pc, #116]	; (800702c <prvAddNewTaskToReadyList+0xd0>)
 8006fb6:	681a      	ldr	r2, [r3, #0]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fc0:	4b1b      	ldr	r3, [pc, #108]	; (8007030 <prvAddNewTaskToReadyList+0xd4>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	429a      	cmp	r2, r3
 8006fc6:	d903      	bls.n	8006fd0 <prvAddNewTaskToReadyList+0x74>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fcc:	4a18      	ldr	r2, [pc, #96]	; (8007030 <prvAddNewTaskToReadyList+0xd4>)
 8006fce:	6013      	str	r3, [r2, #0]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fd4:	4613      	mov	r3, r2
 8006fd6:	009b      	lsls	r3, r3, #2
 8006fd8:	4413      	add	r3, r2
 8006fda:	009b      	lsls	r3, r3, #2
 8006fdc:	4a15      	ldr	r2, [pc, #84]	; (8007034 <prvAddNewTaskToReadyList+0xd8>)
 8006fde:	441a      	add	r2, r3
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	3304      	adds	r3, #4
 8006fe4:	4619      	mov	r1, r3
 8006fe6:	4610      	mov	r0, r2
 8006fe8:	f7ff f90f 	bl	800620a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006fec:	f001 fb96 	bl	800871c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006ff0:	4b0d      	ldr	r3, [pc, #52]	; (8007028 <prvAddNewTaskToReadyList+0xcc>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d00e      	beq.n	8007016 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006ff8:	4b0a      	ldr	r3, [pc, #40]	; (8007024 <prvAddNewTaskToReadyList+0xc8>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007002:	429a      	cmp	r2, r3
 8007004:	d207      	bcs.n	8007016 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007006:	4b0c      	ldr	r3, [pc, #48]	; (8007038 <prvAddNewTaskToReadyList+0xdc>)
 8007008:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800700c:	601a      	str	r2, [r3, #0]
 800700e:	f3bf 8f4f 	dsb	sy
 8007012:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007016:	bf00      	nop
 8007018:	3708      	adds	r7, #8
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}
 800701e:	bf00      	nop
 8007020:	20001238 	.word	0x20001238
 8007024:	20000d64 	.word	0x20000d64
 8007028:	20001244 	.word	0x20001244
 800702c:	20001254 	.word	0x20001254
 8007030:	20001240 	.word	0x20001240
 8007034:	20000d68 	.word	0x20000d68
 8007038:	e000ed04 	.word	0xe000ed04

0800703c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800703c:	b580      	push	{r7, lr}
 800703e:	b084      	sub	sp, #16
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007044:	2300      	movs	r3, #0
 8007046:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d017      	beq.n	800707e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800704e:	4b13      	ldr	r3, [pc, #76]	; (800709c <vTaskDelay+0x60>)
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d00a      	beq.n	800706c <vTaskDelay+0x30>
	__asm volatile
 8007056:	f04f 0350 	mov.w	r3, #80	; 0x50
 800705a:	f383 8811 	msr	BASEPRI, r3
 800705e:	f3bf 8f6f 	isb	sy
 8007062:	f3bf 8f4f 	dsb	sy
 8007066:	60bb      	str	r3, [r7, #8]
}
 8007068:	bf00      	nop
 800706a:	e7fe      	b.n	800706a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800706c:	f000 f998 	bl	80073a0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007070:	2100      	movs	r1, #0
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f000 fec8 	bl	8007e08 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007078:	f000 f9a0 	bl	80073bc <xTaskResumeAll>
 800707c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d107      	bne.n	8007094 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007084:	4b06      	ldr	r3, [pc, #24]	; (80070a0 <vTaskDelay+0x64>)
 8007086:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800708a:	601a      	str	r2, [r3, #0]
 800708c:	f3bf 8f4f 	dsb	sy
 8007090:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007094:	bf00      	nop
 8007096:	3710      	adds	r7, #16
 8007098:	46bd      	mov	sp, r7
 800709a:	bd80      	pop	{r7, pc}
 800709c:	20001260 	.word	0x20001260
 80070a0:	e000ed04 	.word	0xe000ed04

080070a4 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b084      	sub	sp, #16
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80070ac:	f001 fb06 	bl	80086bc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d102      	bne.n	80070bc <vTaskSuspend+0x18>
 80070b6:	4b30      	ldr	r3, [pc, #192]	; (8007178 <vTaskSuspend+0xd4>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	e000      	b.n	80070be <vTaskSuspend+0x1a>
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	3304      	adds	r3, #4
 80070c4:	4618      	mov	r0, r3
 80070c6:	f7ff f8fb 	bl	80062c0 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d004      	beq.n	80070dc <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	3318      	adds	r3, #24
 80070d6:	4618      	mov	r0, r3
 80070d8:	f7ff f8f2 	bl	80062c0 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	3304      	adds	r3, #4
 80070e0:	4619      	mov	r1, r3
 80070e2:	4826      	ldr	r0, [pc, #152]	; (800717c <vTaskSuspend+0xd8>)
 80070e4:	f7ff f891 	bl	800620a <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80070ee:	b2db      	uxtb	r3, r3
 80070f0:	2b01      	cmp	r3, #1
 80070f2:	d103      	bne.n	80070fc <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	2200      	movs	r2, #0
 80070f8:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 80070fc:	f001 fb0e 	bl	800871c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8007100:	4b1f      	ldr	r3, [pc, #124]	; (8007180 <vTaskSuspend+0xdc>)
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d005      	beq.n	8007114 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8007108:	f001 fad8 	bl	80086bc <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800710c:	f000 fdb4 	bl	8007c78 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8007110:	f001 fb04 	bl	800871c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8007114:	4b18      	ldr	r3, [pc, #96]	; (8007178 <vTaskSuspend+0xd4>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	68fa      	ldr	r2, [r7, #12]
 800711a:	429a      	cmp	r2, r3
 800711c:	d127      	bne.n	800716e <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 800711e:	4b18      	ldr	r3, [pc, #96]	; (8007180 <vTaskSuspend+0xdc>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d017      	beq.n	8007156 <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8007126:	4b17      	ldr	r3, [pc, #92]	; (8007184 <vTaskSuspend+0xe0>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d00a      	beq.n	8007144 <vTaskSuspend+0xa0>
	__asm volatile
 800712e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007132:	f383 8811 	msr	BASEPRI, r3
 8007136:	f3bf 8f6f 	isb	sy
 800713a:	f3bf 8f4f 	dsb	sy
 800713e:	60bb      	str	r3, [r7, #8]
}
 8007140:	bf00      	nop
 8007142:	e7fe      	b.n	8007142 <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 8007144:	4b10      	ldr	r3, [pc, #64]	; (8007188 <vTaskSuspend+0xe4>)
 8007146:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800714a:	601a      	str	r2, [r3, #0]
 800714c:	f3bf 8f4f 	dsb	sy
 8007150:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007154:	e00b      	b.n	800716e <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 8007156:	4b09      	ldr	r3, [pc, #36]	; (800717c <vTaskSuspend+0xd8>)
 8007158:	681a      	ldr	r2, [r3, #0]
 800715a:	4b0c      	ldr	r3, [pc, #48]	; (800718c <vTaskSuspend+0xe8>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	429a      	cmp	r2, r3
 8007160:	d103      	bne.n	800716a <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 8007162:	4b05      	ldr	r3, [pc, #20]	; (8007178 <vTaskSuspend+0xd4>)
 8007164:	2200      	movs	r2, #0
 8007166:	601a      	str	r2, [r3, #0]
	}
 8007168:	e001      	b.n	800716e <vTaskSuspend+0xca>
					vTaskSwitchContext();
 800716a:	f000 fa91 	bl	8007690 <vTaskSwitchContext>
	}
 800716e:	bf00      	nop
 8007170:	3710      	adds	r7, #16
 8007172:	46bd      	mov	sp, r7
 8007174:	bd80      	pop	{r7, pc}
 8007176:	bf00      	nop
 8007178:	20000d64 	.word	0x20000d64
 800717c:	20001224 	.word	0x20001224
 8007180:	20001244 	.word	0x20001244
 8007184:	20001260 	.word	0x20001260
 8007188:	e000ed04 	.word	0xe000ed04
 800718c:	20001238 	.word	0x20001238

08007190 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8007190:	b480      	push	{r7}
 8007192:	b087      	sub	sp, #28
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8007198:	2300      	movs	r3, #0
 800719a:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d10a      	bne.n	80071bc <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 80071a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071aa:	f383 8811 	msr	BASEPRI, r3
 80071ae:	f3bf 8f6f 	isb	sy
 80071b2:	f3bf 8f4f 	dsb	sy
 80071b6:	60fb      	str	r3, [r7, #12]
}
 80071b8:	bf00      	nop
 80071ba:	e7fe      	b.n	80071ba <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 80071bc:	693b      	ldr	r3, [r7, #16]
 80071be:	695b      	ldr	r3, [r3, #20]
 80071c0:	4a0e      	ldr	r2, [pc, #56]	; (80071fc <prvTaskIsTaskSuspended+0x6c>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d101      	bne.n	80071ca <prvTaskIsTaskSuspended+0x3a>
 80071c6:	2301      	movs	r3, #1
 80071c8:	e000      	b.n	80071cc <prvTaskIsTaskSuspended+0x3c>
 80071ca:	2300      	movs	r3, #0
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d00f      	beq.n	80071f0 <prvTaskIsTaskSuspended+0x60>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 80071d0:	693b      	ldr	r3, [r7, #16]
 80071d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071d4:	4a0a      	ldr	r2, [pc, #40]	; (8007200 <prvTaskIsTaskSuspended+0x70>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d00a      	beq.n	80071f0 <prvTaskIsTaskSuspended+0x60>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 80071da:	693b      	ldr	r3, [r7, #16]
 80071dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d101      	bne.n	80071e6 <prvTaskIsTaskSuspended+0x56>
 80071e2:	2301      	movs	r3, #1
 80071e4:	e000      	b.n	80071e8 <prvTaskIsTaskSuspended+0x58>
 80071e6:	2300      	movs	r3, #0
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d001      	beq.n	80071f0 <prvTaskIsTaskSuspended+0x60>
				{
					xReturn = pdTRUE;
 80071ec:	2301      	movs	r3, #1
 80071ee:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80071f0:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80071f2:	4618      	mov	r0, r3
 80071f4:	371c      	adds	r7, #28
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bc80      	pop	{r7}
 80071fa:	4770      	bx	lr
 80071fc:	20001224 	.word	0x20001224
 8007200:	200011f8 	.word	0x200011f8

08007204 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8007204:	b580      	push	{r7, lr}
 8007206:	b084      	sub	sp, #16
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d10a      	bne.n	800722c <vTaskResume+0x28>
	__asm volatile
 8007216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800721a:	f383 8811 	msr	BASEPRI, r3
 800721e:	f3bf 8f6f 	isb	sy
 8007222:	f3bf 8f4f 	dsb	sy
 8007226:	60bb      	str	r3, [r7, #8]
}
 8007228:	bf00      	nop
 800722a:	e7fe      	b.n	800722a <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d03a      	beq.n	80072a8 <vTaskResume+0xa4>
 8007232:	4b1f      	ldr	r3, [pc, #124]	; (80072b0 <vTaskResume+0xac>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	68fa      	ldr	r2, [r7, #12]
 8007238:	429a      	cmp	r2, r3
 800723a:	d035      	beq.n	80072a8 <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 800723c:	f001 fa3e 	bl	80086bc <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8007240:	68f8      	ldr	r0, [r7, #12]
 8007242:	f7ff ffa5 	bl	8007190 <prvTaskIsTaskSuspended>
 8007246:	4603      	mov	r3, r0
 8007248:	2b00      	cmp	r3, #0
 800724a:	d02b      	beq.n	80072a4 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	3304      	adds	r3, #4
 8007250:	4618      	mov	r0, r3
 8007252:	f7ff f835 	bl	80062c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800725a:	4b16      	ldr	r3, [pc, #88]	; (80072b4 <vTaskResume+0xb0>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	429a      	cmp	r2, r3
 8007260:	d903      	bls.n	800726a <vTaskResume+0x66>
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007266:	4a13      	ldr	r2, [pc, #76]	; (80072b4 <vTaskResume+0xb0>)
 8007268:	6013      	str	r3, [r2, #0]
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800726e:	4613      	mov	r3, r2
 8007270:	009b      	lsls	r3, r3, #2
 8007272:	4413      	add	r3, r2
 8007274:	009b      	lsls	r3, r3, #2
 8007276:	4a10      	ldr	r2, [pc, #64]	; (80072b8 <vTaskResume+0xb4>)
 8007278:	441a      	add	r2, r3
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	3304      	adds	r3, #4
 800727e:	4619      	mov	r1, r3
 8007280:	4610      	mov	r0, r2
 8007282:	f7fe ffc2 	bl	800620a <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800728a:	4b09      	ldr	r3, [pc, #36]	; (80072b0 <vTaskResume+0xac>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007290:	429a      	cmp	r2, r3
 8007292:	d307      	bcc.n	80072a4 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8007294:	4b09      	ldr	r3, [pc, #36]	; (80072bc <vTaskResume+0xb8>)
 8007296:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800729a:	601a      	str	r2, [r3, #0]
 800729c:	f3bf 8f4f 	dsb	sy
 80072a0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 80072a4:	f001 fa3a 	bl	800871c <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80072a8:	bf00      	nop
 80072aa:	3710      	adds	r7, #16
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bd80      	pop	{r7, pc}
 80072b0:	20000d64 	.word	0x20000d64
 80072b4:	20001240 	.word	0x20001240
 80072b8:	20000d68 	.word	0x20000d68
 80072bc:	e000ed04 	.word	0xe000ed04

080072c0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b08a      	sub	sp, #40	; 0x28
 80072c4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80072c6:	2300      	movs	r3, #0
 80072c8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80072ca:	2300      	movs	r3, #0
 80072cc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80072ce:	463a      	mov	r2, r7
 80072d0:	1d39      	adds	r1, r7, #4
 80072d2:	f107 0308 	add.w	r3, r7, #8
 80072d6:	4618      	mov	r0, r3
 80072d8:	f7fe fda6 	bl	8005e28 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80072dc:	6839      	ldr	r1, [r7, #0]
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	68ba      	ldr	r2, [r7, #8]
 80072e2:	9202      	str	r2, [sp, #8]
 80072e4:	9301      	str	r3, [sp, #4]
 80072e6:	2300      	movs	r3, #0
 80072e8:	9300      	str	r3, [sp, #0]
 80072ea:	2300      	movs	r3, #0
 80072ec:	460a      	mov	r2, r1
 80072ee:	4924      	ldr	r1, [pc, #144]	; (8007380 <vTaskStartScheduler+0xc0>)
 80072f0:	4824      	ldr	r0, [pc, #144]	; (8007384 <vTaskStartScheduler+0xc4>)
 80072f2:	f7ff fcf3 	bl	8006cdc <xTaskCreateStatic>
 80072f6:	4603      	mov	r3, r0
 80072f8:	4a23      	ldr	r2, [pc, #140]	; (8007388 <vTaskStartScheduler+0xc8>)
 80072fa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80072fc:	4b22      	ldr	r3, [pc, #136]	; (8007388 <vTaskStartScheduler+0xc8>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d002      	beq.n	800730a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007304:	2301      	movs	r3, #1
 8007306:	617b      	str	r3, [r7, #20]
 8007308:	e001      	b.n	800730e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800730a:	2300      	movs	r3, #0
 800730c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	2b01      	cmp	r3, #1
 8007312:	d102      	bne.n	800731a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007314:	f000 fdcc 	bl	8007eb0 <xTimerCreateTimerTask>
 8007318:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	2b01      	cmp	r3, #1
 800731e:	d11b      	bne.n	8007358 <vTaskStartScheduler+0x98>
	__asm volatile
 8007320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007324:	f383 8811 	msr	BASEPRI, r3
 8007328:	f3bf 8f6f 	isb	sy
 800732c:	f3bf 8f4f 	dsb	sy
 8007330:	613b      	str	r3, [r7, #16]
}
 8007332:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007334:	4b15      	ldr	r3, [pc, #84]	; (800738c <vTaskStartScheduler+0xcc>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	3354      	adds	r3, #84	; 0x54
 800733a:	4a15      	ldr	r2, [pc, #84]	; (8007390 <vTaskStartScheduler+0xd0>)
 800733c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800733e:	4b15      	ldr	r3, [pc, #84]	; (8007394 <vTaskStartScheduler+0xd4>)
 8007340:	f04f 32ff 	mov.w	r2, #4294967295
 8007344:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007346:	4b14      	ldr	r3, [pc, #80]	; (8007398 <vTaskStartScheduler+0xd8>)
 8007348:	2201      	movs	r2, #1
 800734a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800734c:	4b13      	ldr	r3, [pc, #76]	; (800739c <vTaskStartScheduler+0xdc>)
 800734e:	2200      	movs	r2, #0
 8007350:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007352:	f001 f941 	bl	80085d8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007356:	e00e      	b.n	8007376 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007358:	697b      	ldr	r3, [r7, #20]
 800735a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800735e:	d10a      	bne.n	8007376 <vTaskStartScheduler+0xb6>
	__asm volatile
 8007360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007364:	f383 8811 	msr	BASEPRI, r3
 8007368:	f3bf 8f6f 	isb	sy
 800736c:	f3bf 8f4f 	dsb	sy
 8007370:	60fb      	str	r3, [r7, #12]
}
 8007372:	bf00      	nop
 8007374:	e7fe      	b.n	8007374 <vTaskStartScheduler+0xb4>
}
 8007376:	bf00      	nop
 8007378:	3718      	adds	r7, #24
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}
 800737e:	bf00      	nop
 8007380:	0800dc8c 	.word	0x0800dc8c
 8007384:	08007b05 	.word	0x08007b05
 8007388:	2000125c 	.word	0x2000125c
 800738c:	20000d64 	.word	0x20000d64
 8007390:	200000b4 	.word	0x200000b4
 8007394:	20001258 	.word	0x20001258
 8007398:	20001244 	.word	0x20001244
 800739c:	2000123c 	.word	0x2000123c

080073a0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80073a0:	b480      	push	{r7}
 80073a2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80073a4:	4b04      	ldr	r3, [pc, #16]	; (80073b8 <vTaskSuspendAll+0x18>)
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	3301      	adds	r3, #1
 80073aa:	4a03      	ldr	r2, [pc, #12]	; (80073b8 <vTaskSuspendAll+0x18>)
 80073ac:	6013      	str	r3, [r2, #0]
}
 80073ae:	bf00      	nop
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bc80      	pop	{r7}
 80073b4:	4770      	bx	lr
 80073b6:	bf00      	nop
 80073b8:	20001260 	.word	0x20001260

080073bc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b084      	sub	sp, #16
 80073c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80073c2:	2300      	movs	r3, #0
 80073c4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80073c6:	2300      	movs	r3, #0
 80073c8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80073ca:	4b42      	ldr	r3, [pc, #264]	; (80074d4 <xTaskResumeAll+0x118>)
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d10a      	bne.n	80073e8 <xTaskResumeAll+0x2c>
	__asm volatile
 80073d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073d6:	f383 8811 	msr	BASEPRI, r3
 80073da:	f3bf 8f6f 	isb	sy
 80073de:	f3bf 8f4f 	dsb	sy
 80073e2:	603b      	str	r3, [r7, #0]
}
 80073e4:	bf00      	nop
 80073e6:	e7fe      	b.n	80073e6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80073e8:	f001 f968 	bl	80086bc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80073ec:	4b39      	ldr	r3, [pc, #228]	; (80074d4 <xTaskResumeAll+0x118>)
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	3b01      	subs	r3, #1
 80073f2:	4a38      	ldr	r2, [pc, #224]	; (80074d4 <xTaskResumeAll+0x118>)
 80073f4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80073f6:	4b37      	ldr	r3, [pc, #220]	; (80074d4 <xTaskResumeAll+0x118>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d162      	bne.n	80074c4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80073fe:	4b36      	ldr	r3, [pc, #216]	; (80074d8 <xTaskResumeAll+0x11c>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d05e      	beq.n	80074c4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007406:	e02f      	b.n	8007468 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8007408:	4b34      	ldr	r3, [pc, #208]	; (80074dc <xTaskResumeAll+0x120>)
 800740a:	68db      	ldr	r3, [r3, #12]
 800740c:	68db      	ldr	r3, [r3, #12]
 800740e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	3318      	adds	r3, #24
 8007414:	4618      	mov	r0, r3
 8007416:	f7fe ff53 	bl	80062c0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	3304      	adds	r3, #4
 800741e:	4618      	mov	r0, r3
 8007420:	f7fe ff4e 	bl	80062c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007428:	4b2d      	ldr	r3, [pc, #180]	; (80074e0 <xTaskResumeAll+0x124>)
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	429a      	cmp	r2, r3
 800742e:	d903      	bls.n	8007438 <xTaskResumeAll+0x7c>
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007434:	4a2a      	ldr	r2, [pc, #168]	; (80074e0 <xTaskResumeAll+0x124>)
 8007436:	6013      	str	r3, [r2, #0]
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800743c:	4613      	mov	r3, r2
 800743e:	009b      	lsls	r3, r3, #2
 8007440:	4413      	add	r3, r2
 8007442:	009b      	lsls	r3, r3, #2
 8007444:	4a27      	ldr	r2, [pc, #156]	; (80074e4 <xTaskResumeAll+0x128>)
 8007446:	441a      	add	r2, r3
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	3304      	adds	r3, #4
 800744c:	4619      	mov	r1, r3
 800744e:	4610      	mov	r0, r2
 8007450:	f7fe fedb 	bl	800620a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007458:	4b23      	ldr	r3, [pc, #140]	; (80074e8 <xTaskResumeAll+0x12c>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800745e:	429a      	cmp	r2, r3
 8007460:	d302      	bcc.n	8007468 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007462:	4b22      	ldr	r3, [pc, #136]	; (80074ec <xTaskResumeAll+0x130>)
 8007464:	2201      	movs	r2, #1
 8007466:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007468:	4b1c      	ldr	r3, [pc, #112]	; (80074dc <xTaskResumeAll+0x120>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d1cb      	bne.n	8007408 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d001      	beq.n	800747a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007476:	f000 fbff 	bl	8007c78 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800747a:	4b1d      	ldr	r3, [pc, #116]	; (80074f0 <xTaskResumeAll+0x134>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d010      	beq.n	80074a8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007486:	f000 f845 	bl	8007514 <xTaskIncrementTick>
 800748a:	4603      	mov	r3, r0
 800748c:	2b00      	cmp	r3, #0
 800748e:	d002      	beq.n	8007496 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007490:	4b16      	ldr	r3, [pc, #88]	; (80074ec <xTaskResumeAll+0x130>)
 8007492:	2201      	movs	r2, #1
 8007494:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	3b01      	subs	r3, #1
 800749a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d1f1      	bne.n	8007486 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 80074a2:	4b13      	ldr	r3, [pc, #76]	; (80074f0 <xTaskResumeAll+0x134>)
 80074a4:	2200      	movs	r2, #0
 80074a6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80074a8:	4b10      	ldr	r3, [pc, #64]	; (80074ec <xTaskResumeAll+0x130>)
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d009      	beq.n	80074c4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80074b0:	2301      	movs	r3, #1
 80074b2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80074b4:	4b0f      	ldr	r3, [pc, #60]	; (80074f4 <xTaskResumeAll+0x138>)
 80074b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074ba:	601a      	str	r2, [r3, #0]
 80074bc:	f3bf 8f4f 	dsb	sy
 80074c0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80074c4:	f001 f92a 	bl	800871c <vPortExitCritical>

	return xAlreadyYielded;
 80074c8:	68bb      	ldr	r3, [r7, #8]
}
 80074ca:	4618      	mov	r0, r3
 80074cc:	3710      	adds	r7, #16
 80074ce:	46bd      	mov	sp, r7
 80074d0:	bd80      	pop	{r7, pc}
 80074d2:	bf00      	nop
 80074d4:	20001260 	.word	0x20001260
 80074d8:	20001238 	.word	0x20001238
 80074dc:	200011f8 	.word	0x200011f8
 80074e0:	20001240 	.word	0x20001240
 80074e4:	20000d68 	.word	0x20000d68
 80074e8:	20000d64 	.word	0x20000d64
 80074ec:	2000124c 	.word	0x2000124c
 80074f0:	20001248 	.word	0x20001248
 80074f4:	e000ed04 	.word	0xe000ed04

080074f8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80074f8:	b480      	push	{r7}
 80074fa:	b083      	sub	sp, #12
 80074fc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80074fe:	4b04      	ldr	r3, [pc, #16]	; (8007510 <xTaskGetTickCount+0x18>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007504:	687b      	ldr	r3, [r7, #4]
}
 8007506:	4618      	mov	r0, r3
 8007508:	370c      	adds	r7, #12
 800750a:	46bd      	mov	sp, r7
 800750c:	bc80      	pop	{r7}
 800750e:	4770      	bx	lr
 8007510:	2000123c 	.word	0x2000123c

08007514 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b086      	sub	sp, #24
 8007518:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800751a:	2300      	movs	r3, #0
 800751c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800751e:	4b51      	ldr	r3, [pc, #324]	; (8007664 <xTaskIncrementTick+0x150>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	2b00      	cmp	r3, #0
 8007524:	f040 808e 	bne.w	8007644 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007528:	4b4f      	ldr	r3, [pc, #316]	; (8007668 <xTaskIncrementTick+0x154>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	3301      	adds	r3, #1
 800752e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007530:	4a4d      	ldr	r2, [pc, #308]	; (8007668 <xTaskIncrementTick+0x154>)
 8007532:	693b      	ldr	r3, [r7, #16]
 8007534:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007536:	693b      	ldr	r3, [r7, #16]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d120      	bne.n	800757e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800753c:	4b4b      	ldr	r3, [pc, #300]	; (800766c <xTaskIncrementTick+0x158>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d00a      	beq.n	800755c <xTaskIncrementTick+0x48>
	__asm volatile
 8007546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800754a:	f383 8811 	msr	BASEPRI, r3
 800754e:	f3bf 8f6f 	isb	sy
 8007552:	f3bf 8f4f 	dsb	sy
 8007556:	603b      	str	r3, [r7, #0]
}
 8007558:	bf00      	nop
 800755a:	e7fe      	b.n	800755a <xTaskIncrementTick+0x46>
 800755c:	4b43      	ldr	r3, [pc, #268]	; (800766c <xTaskIncrementTick+0x158>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	60fb      	str	r3, [r7, #12]
 8007562:	4b43      	ldr	r3, [pc, #268]	; (8007670 <xTaskIncrementTick+0x15c>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4a41      	ldr	r2, [pc, #260]	; (800766c <xTaskIncrementTick+0x158>)
 8007568:	6013      	str	r3, [r2, #0]
 800756a:	4a41      	ldr	r2, [pc, #260]	; (8007670 <xTaskIncrementTick+0x15c>)
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	6013      	str	r3, [r2, #0]
 8007570:	4b40      	ldr	r3, [pc, #256]	; (8007674 <xTaskIncrementTick+0x160>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	3301      	adds	r3, #1
 8007576:	4a3f      	ldr	r2, [pc, #252]	; (8007674 <xTaskIncrementTick+0x160>)
 8007578:	6013      	str	r3, [r2, #0]
 800757a:	f000 fb7d 	bl	8007c78 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800757e:	4b3e      	ldr	r3, [pc, #248]	; (8007678 <xTaskIncrementTick+0x164>)
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	693a      	ldr	r2, [r7, #16]
 8007584:	429a      	cmp	r2, r3
 8007586:	d34e      	bcc.n	8007626 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007588:	4b38      	ldr	r3, [pc, #224]	; (800766c <xTaskIncrementTick+0x158>)
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d101      	bne.n	8007596 <xTaskIncrementTick+0x82>
 8007592:	2301      	movs	r3, #1
 8007594:	e000      	b.n	8007598 <xTaskIncrementTick+0x84>
 8007596:	2300      	movs	r3, #0
 8007598:	2b00      	cmp	r3, #0
 800759a:	d004      	beq.n	80075a6 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800759c:	4b36      	ldr	r3, [pc, #216]	; (8007678 <xTaskIncrementTick+0x164>)
 800759e:	f04f 32ff 	mov.w	r2, #4294967295
 80075a2:	601a      	str	r2, [r3, #0]
					break;
 80075a4:	e03f      	b.n	8007626 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80075a6:	4b31      	ldr	r3, [pc, #196]	; (800766c <xTaskIncrementTick+0x158>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	68db      	ldr	r3, [r3, #12]
 80075ac:	68db      	ldr	r3, [r3, #12]
 80075ae:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	685b      	ldr	r3, [r3, #4]
 80075b4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80075b6:	693a      	ldr	r2, [r7, #16]
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	429a      	cmp	r2, r3
 80075bc:	d203      	bcs.n	80075c6 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80075be:	4a2e      	ldr	r2, [pc, #184]	; (8007678 <xTaskIncrementTick+0x164>)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6013      	str	r3, [r2, #0]
						break;
 80075c4:	e02f      	b.n	8007626 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	3304      	adds	r3, #4
 80075ca:	4618      	mov	r0, r3
 80075cc:	f7fe fe78 	bl	80062c0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d004      	beq.n	80075e2 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	3318      	adds	r3, #24
 80075dc:	4618      	mov	r0, r3
 80075de:	f7fe fe6f 	bl	80062c0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075e6:	4b25      	ldr	r3, [pc, #148]	; (800767c <xTaskIncrementTick+0x168>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	429a      	cmp	r2, r3
 80075ec:	d903      	bls.n	80075f6 <xTaskIncrementTick+0xe2>
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075f2:	4a22      	ldr	r2, [pc, #136]	; (800767c <xTaskIncrementTick+0x168>)
 80075f4:	6013      	str	r3, [r2, #0]
 80075f6:	68bb      	ldr	r3, [r7, #8]
 80075f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075fa:	4613      	mov	r3, r2
 80075fc:	009b      	lsls	r3, r3, #2
 80075fe:	4413      	add	r3, r2
 8007600:	009b      	lsls	r3, r3, #2
 8007602:	4a1f      	ldr	r2, [pc, #124]	; (8007680 <xTaskIncrementTick+0x16c>)
 8007604:	441a      	add	r2, r3
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	3304      	adds	r3, #4
 800760a:	4619      	mov	r1, r3
 800760c:	4610      	mov	r0, r2
 800760e:	f7fe fdfc 	bl	800620a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007616:	4b1b      	ldr	r3, [pc, #108]	; (8007684 <xTaskIncrementTick+0x170>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800761c:	429a      	cmp	r2, r3
 800761e:	d3b3      	bcc.n	8007588 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007620:	2301      	movs	r3, #1
 8007622:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007624:	e7b0      	b.n	8007588 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007626:	4b17      	ldr	r3, [pc, #92]	; (8007684 <xTaskIncrementTick+0x170>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800762c:	4914      	ldr	r1, [pc, #80]	; (8007680 <xTaskIncrementTick+0x16c>)
 800762e:	4613      	mov	r3, r2
 8007630:	009b      	lsls	r3, r3, #2
 8007632:	4413      	add	r3, r2
 8007634:	009b      	lsls	r3, r3, #2
 8007636:	440b      	add	r3, r1
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	2b01      	cmp	r3, #1
 800763c:	d907      	bls.n	800764e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800763e:	2301      	movs	r3, #1
 8007640:	617b      	str	r3, [r7, #20]
 8007642:	e004      	b.n	800764e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007644:	4b10      	ldr	r3, [pc, #64]	; (8007688 <xTaskIncrementTick+0x174>)
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	3301      	adds	r3, #1
 800764a:	4a0f      	ldr	r2, [pc, #60]	; (8007688 <xTaskIncrementTick+0x174>)
 800764c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800764e:	4b0f      	ldr	r3, [pc, #60]	; (800768c <xTaskIncrementTick+0x178>)
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d001      	beq.n	800765a <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8007656:	2301      	movs	r3, #1
 8007658:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800765a:	697b      	ldr	r3, [r7, #20]
}
 800765c:	4618      	mov	r0, r3
 800765e:	3718      	adds	r7, #24
 8007660:	46bd      	mov	sp, r7
 8007662:	bd80      	pop	{r7, pc}
 8007664:	20001260 	.word	0x20001260
 8007668:	2000123c 	.word	0x2000123c
 800766c:	200011f0 	.word	0x200011f0
 8007670:	200011f4 	.word	0x200011f4
 8007674:	20001250 	.word	0x20001250
 8007678:	20001258 	.word	0x20001258
 800767c:	20001240 	.word	0x20001240
 8007680:	20000d68 	.word	0x20000d68
 8007684:	20000d64 	.word	0x20000d64
 8007688:	20001248 	.word	0x20001248
 800768c:	2000124c 	.word	0x2000124c

08007690 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007690:	b480      	push	{r7}
 8007692:	b085      	sub	sp, #20
 8007694:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007696:	4b2a      	ldr	r3, [pc, #168]	; (8007740 <vTaskSwitchContext+0xb0>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d003      	beq.n	80076a6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800769e:	4b29      	ldr	r3, [pc, #164]	; (8007744 <vTaskSwitchContext+0xb4>)
 80076a0:	2201      	movs	r2, #1
 80076a2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80076a4:	e046      	b.n	8007734 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80076a6:	4b27      	ldr	r3, [pc, #156]	; (8007744 <vTaskSwitchContext+0xb4>)
 80076a8:	2200      	movs	r2, #0
 80076aa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80076ac:	4b26      	ldr	r3, [pc, #152]	; (8007748 <vTaskSwitchContext+0xb8>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	60fb      	str	r3, [r7, #12]
 80076b2:	e010      	b.n	80076d6 <vTaskSwitchContext+0x46>
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d10a      	bne.n	80076d0 <vTaskSwitchContext+0x40>
	__asm volatile
 80076ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076be:	f383 8811 	msr	BASEPRI, r3
 80076c2:	f3bf 8f6f 	isb	sy
 80076c6:	f3bf 8f4f 	dsb	sy
 80076ca:	607b      	str	r3, [r7, #4]
}
 80076cc:	bf00      	nop
 80076ce:	e7fe      	b.n	80076ce <vTaskSwitchContext+0x3e>
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	3b01      	subs	r3, #1
 80076d4:	60fb      	str	r3, [r7, #12]
 80076d6:	491d      	ldr	r1, [pc, #116]	; (800774c <vTaskSwitchContext+0xbc>)
 80076d8:	68fa      	ldr	r2, [r7, #12]
 80076da:	4613      	mov	r3, r2
 80076dc:	009b      	lsls	r3, r3, #2
 80076de:	4413      	add	r3, r2
 80076e0:	009b      	lsls	r3, r3, #2
 80076e2:	440b      	add	r3, r1
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d0e4      	beq.n	80076b4 <vTaskSwitchContext+0x24>
 80076ea:	68fa      	ldr	r2, [r7, #12]
 80076ec:	4613      	mov	r3, r2
 80076ee:	009b      	lsls	r3, r3, #2
 80076f0:	4413      	add	r3, r2
 80076f2:	009b      	lsls	r3, r3, #2
 80076f4:	4a15      	ldr	r2, [pc, #84]	; (800774c <vTaskSwitchContext+0xbc>)
 80076f6:	4413      	add	r3, r2
 80076f8:	60bb      	str	r3, [r7, #8]
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	685b      	ldr	r3, [r3, #4]
 80076fe:	685a      	ldr	r2, [r3, #4]
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	605a      	str	r2, [r3, #4]
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	685a      	ldr	r2, [r3, #4]
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	3308      	adds	r3, #8
 800770c:	429a      	cmp	r2, r3
 800770e:	d104      	bne.n	800771a <vTaskSwitchContext+0x8a>
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	685a      	ldr	r2, [r3, #4]
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	605a      	str	r2, [r3, #4]
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	685b      	ldr	r3, [r3, #4]
 800771e:	68db      	ldr	r3, [r3, #12]
 8007720:	4a0b      	ldr	r2, [pc, #44]	; (8007750 <vTaskSwitchContext+0xc0>)
 8007722:	6013      	str	r3, [r2, #0]
 8007724:	4a08      	ldr	r2, [pc, #32]	; (8007748 <vTaskSwitchContext+0xb8>)
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800772a:	4b09      	ldr	r3, [pc, #36]	; (8007750 <vTaskSwitchContext+0xc0>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	3354      	adds	r3, #84	; 0x54
 8007730:	4a08      	ldr	r2, [pc, #32]	; (8007754 <vTaskSwitchContext+0xc4>)
 8007732:	6013      	str	r3, [r2, #0]
}
 8007734:	bf00      	nop
 8007736:	3714      	adds	r7, #20
 8007738:	46bd      	mov	sp, r7
 800773a:	bc80      	pop	{r7}
 800773c:	4770      	bx	lr
 800773e:	bf00      	nop
 8007740:	20001260 	.word	0x20001260
 8007744:	2000124c 	.word	0x2000124c
 8007748:	20001240 	.word	0x20001240
 800774c:	20000d68 	.word	0x20000d68
 8007750:	20000d64 	.word	0x20000d64
 8007754:	200000b4 	.word	0x200000b4

08007758 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b084      	sub	sp, #16
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
 8007760:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d10a      	bne.n	800777e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007768:	f04f 0350 	mov.w	r3, #80	; 0x50
 800776c:	f383 8811 	msr	BASEPRI, r3
 8007770:	f3bf 8f6f 	isb	sy
 8007774:	f3bf 8f4f 	dsb	sy
 8007778:	60fb      	str	r3, [r7, #12]
}
 800777a:	bf00      	nop
 800777c:	e7fe      	b.n	800777c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800777e:	4b07      	ldr	r3, [pc, #28]	; (800779c <vTaskPlaceOnEventList+0x44>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	3318      	adds	r3, #24
 8007784:	4619      	mov	r1, r3
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f7fe fd62 	bl	8006250 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800778c:	2101      	movs	r1, #1
 800778e:	6838      	ldr	r0, [r7, #0]
 8007790:	f000 fb3a 	bl	8007e08 <prvAddCurrentTaskToDelayedList>
}
 8007794:	bf00      	nop
 8007796:	3710      	adds	r7, #16
 8007798:	46bd      	mov	sp, r7
 800779a:	bd80      	pop	{r7, pc}
 800779c:	20000d64 	.word	0x20000d64

080077a0 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b086      	sub	sp, #24
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	60f8      	str	r0, [r7, #12]
 80077a8:	60b9      	str	r1, [r7, #8]
 80077aa:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d10a      	bne.n	80077c8 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 80077b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077b6:	f383 8811 	msr	BASEPRI, r3
 80077ba:	f3bf 8f6f 	isb	sy
 80077be:	f3bf 8f4f 	dsb	sy
 80077c2:	617b      	str	r3, [r7, #20]
}
 80077c4:	bf00      	nop
 80077c6:	e7fe      	b.n	80077c6 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 80077c8:	4b11      	ldr	r3, [pc, #68]	; (8007810 <vTaskPlaceOnUnorderedEventList+0x70>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d10a      	bne.n	80077e6 <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 80077d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077d4:	f383 8811 	msr	BASEPRI, r3
 80077d8:	f3bf 8f6f 	isb	sy
 80077dc:	f3bf 8f4f 	dsb	sy
 80077e0:	613b      	str	r3, [r7, #16]
}
 80077e2:	bf00      	nop
 80077e4:	e7fe      	b.n	80077e4 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80077e6:	4b0b      	ldr	r3, [pc, #44]	; (8007814 <vTaskPlaceOnUnorderedEventList+0x74>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	68ba      	ldr	r2, [r7, #8]
 80077ec:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80077f0:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80077f2:	4b08      	ldr	r3, [pc, #32]	; (8007814 <vTaskPlaceOnUnorderedEventList+0x74>)
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	3318      	adds	r3, #24
 80077f8:	4619      	mov	r1, r3
 80077fa:	68f8      	ldr	r0, [r7, #12]
 80077fc:	f7fe fd05 	bl	800620a <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007800:	2101      	movs	r1, #1
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f000 fb00 	bl	8007e08 <prvAddCurrentTaskToDelayedList>
}
 8007808:	bf00      	nop
 800780a:	3718      	adds	r7, #24
 800780c:	46bd      	mov	sp, r7
 800780e:	bd80      	pop	{r7, pc}
 8007810:	20001260 	.word	0x20001260
 8007814:	20000d64 	.word	0x20000d64

08007818 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007818:	b580      	push	{r7, lr}
 800781a:	b086      	sub	sp, #24
 800781c:	af00      	add	r7, sp, #0
 800781e:	60f8      	str	r0, [r7, #12]
 8007820:	60b9      	str	r1, [r7, #8]
 8007822:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d10a      	bne.n	8007840 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800782a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800782e:	f383 8811 	msr	BASEPRI, r3
 8007832:	f3bf 8f6f 	isb	sy
 8007836:	f3bf 8f4f 	dsb	sy
 800783a:	617b      	str	r3, [r7, #20]
}
 800783c:	bf00      	nop
 800783e:	e7fe      	b.n	800783e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007840:	4b0a      	ldr	r3, [pc, #40]	; (800786c <vTaskPlaceOnEventListRestricted+0x54>)
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	3318      	adds	r3, #24
 8007846:	4619      	mov	r1, r3
 8007848:	68f8      	ldr	r0, [r7, #12]
 800784a:	f7fe fcde 	bl	800620a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d002      	beq.n	800785a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007854:	f04f 33ff 	mov.w	r3, #4294967295
 8007858:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800785a:	6879      	ldr	r1, [r7, #4]
 800785c:	68b8      	ldr	r0, [r7, #8]
 800785e:	f000 fad3 	bl	8007e08 <prvAddCurrentTaskToDelayedList>
	}
 8007862:	bf00      	nop
 8007864:	3718      	adds	r7, #24
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}
 800786a:	bf00      	nop
 800786c:	20000d64 	.word	0x20000d64

08007870 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b086      	sub	sp, #24
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	68db      	ldr	r3, [r3, #12]
 800787c:	68db      	ldr	r3, [r3, #12]
 800787e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007880:	693b      	ldr	r3, [r7, #16]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d10a      	bne.n	800789c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800788a:	f383 8811 	msr	BASEPRI, r3
 800788e:	f3bf 8f6f 	isb	sy
 8007892:	f3bf 8f4f 	dsb	sy
 8007896:	60fb      	str	r3, [r7, #12]
}
 8007898:	bf00      	nop
 800789a:	e7fe      	b.n	800789a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800789c:	693b      	ldr	r3, [r7, #16]
 800789e:	3318      	adds	r3, #24
 80078a0:	4618      	mov	r0, r3
 80078a2:	f7fe fd0d 	bl	80062c0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80078a6:	4b1e      	ldr	r3, [pc, #120]	; (8007920 <xTaskRemoveFromEventList+0xb0>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d11d      	bne.n	80078ea <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80078ae:	693b      	ldr	r3, [r7, #16]
 80078b0:	3304      	adds	r3, #4
 80078b2:	4618      	mov	r0, r3
 80078b4:	f7fe fd04 	bl	80062c0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80078b8:	693b      	ldr	r3, [r7, #16]
 80078ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078bc:	4b19      	ldr	r3, [pc, #100]	; (8007924 <xTaskRemoveFromEventList+0xb4>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	429a      	cmp	r2, r3
 80078c2:	d903      	bls.n	80078cc <xTaskRemoveFromEventList+0x5c>
 80078c4:	693b      	ldr	r3, [r7, #16]
 80078c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078c8:	4a16      	ldr	r2, [pc, #88]	; (8007924 <xTaskRemoveFromEventList+0xb4>)
 80078ca:	6013      	str	r3, [r2, #0]
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078d0:	4613      	mov	r3, r2
 80078d2:	009b      	lsls	r3, r3, #2
 80078d4:	4413      	add	r3, r2
 80078d6:	009b      	lsls	r3, r3, #2
 80078d8:	4a13      	ldr	r2, [pc, #76]	; (8007928 <xTaskRemoveFromEventList+0xb8>)
 80078da:	441a      	add	r2, r3
 80078dc:	693b      	ldr	r3, [r7, #16]
 80078de:	3304      	adds	r3, #4
 80078e0:	4619      	mov	r1, r3
 80078e2:	4610      	mov	r0, r2
 80078e4:	f7fe fc91 	bl	800620a <vListInsertEnd>
 80078e8:	e005      	b.n	80078f6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80078ea:	693b      	ldr	r3, [r7, #16]
 80078ec:	3318      	adds	r3, #24
 80078ee:	4619      	mov	r1, r3
 80078f0:	480e      	ldr	r0, [pc, #56]	; (800792c <xTaskRemoveFromEventList+0xbc>)
 80078f2:	f7fe fc8a 	bl	800620a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80078f6:	693b      	ldr	r3, [r7, #16]
 80078f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078fa:	4b0d      	ldr	r3, [pc, #52]	; (8007930 <xTaskRemoveFromEventList+0xc0>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007900:	429a      	cmp	r2, r3
 8007902:	d905      	bls.n	8007910 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007904:	2301      	movs	r3, #1
 8007906:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007908:	4b0a      	ldr	r3, [pc, #40]	; (8007934 <xTaskRemoveFromEventList+0xc4>)
 800790a:	2201      	movs	r2, #1
 800790c:	601a      	str	r2, [r3, #0]
 800790e:	e001      	b.n	8007914 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007910:	2300      	movs	r3, #0
 8007912:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8007914:	697b      	ldr	r3, [r7, #20]
}
 8007916:	4618      	mov	r0, r3
 8007918:	3718      	adds	r7, #24
 800791a:	46bd      	mov	sp, r7
 800791c:	bd80      	pop	{r7, pc}
 800791e:	bf00      	nop
 8007920:	20001260 	.word	0x20001260
 8007924:	20001240 	.word	0x20001240
 8007928:	20000d68 	.word	0x20000d68
 800792c:	200011f8 	.word	0x200011f8
 8007930:	20000d64 	.word	0x20000d64
 8007934:	2000124c 	.word	0x2000124c

08007938 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b086      	sub	sp, #24
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
 8007940:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8007942:	4b29      	ldr	r3, [pc, #164]	; (80079e8 <vTaskRemoveFromUnorderedEventList+0xb0>)
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d10a      	bne.n	8007960 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 800794a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800794e:	f383 8811 	msr	BASEPRI, r3
 8007952:	f3bf 8f6f 	isb	sy
 8007956:	f3bf 8f4f 	dsb	sy
 800795a:	613b      	str	r3, [r7, #16]
}
 800795c:	bf00      	nop
 800795e:	e7fe      	b.n	800795e <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	68db      	ldr	r3, [r3, #12]
 800796e:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8007970:	697b      	ldr	r3, [r7, #20]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d10a      	bne.n	800798c <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 8007976:	f04f 0350 	mov.w	r3, #80	; 0x50
 800797a:	f383 8811 	msr	BASEPRI, r3
 800797e:	f3bf 8f6f 	isb	sy
 8007982:	f3bf 8f4f 	dsb	sy
 8007986:	60fb      	str	r3, [r7, #12]
}
 8007988:	bf00      	nop
 800798a:	e7fe      	b.n	800798a <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	f7fe fc97 	bl	80062c0 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	3304      	adds	r3, #4
 8007996:	4618      	mov	r0, r3
 8007998:	f7fe fc92 	bl	80062c0 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 800799c:	697b      	ldr	r3, [r7, #20]
 800799e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079a0:	4b12      	ldr	r3, [pc, #72]	; (80079ec <vTaskRemoveFromUnorderedEventList+0xb4>)
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	429a      	cmp	r2, r3
 80079a6:	d903      	bls.n	80079b0 <vTaskRemoveFromUnorderedEventList+0x78>
 80079a8:	697b      	ldr	r3, [r7, #20]
 80079aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079ac:	4a0f      	ldr	r2, [pc, #60]	; (80079ec <vTaskRemoveFromUnorderedEventList+0xb4>)
 80079ae:	6013      	str	r3, [r2, #0]
 80079b0:	697b      	ldr	r3, [r7, #20]
 80079b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079b4:	4613      	mov	r3, r2
 80079b6:	009b      	lsls	r3, r3, #2
 80079b8:	4413      	add	r3, r2
 80079ba:	009b      	lsls	r3, r3, #2
 80079bc:	4a0c      	ldr	r2, [pc, #48]	; (80079f0 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80079be:	441a      	add	r2, r3
 80079c0:	697b      	ldr	r3, [r7, #20]
 80079c2:	3304      	adds	r3, #4
 80079c4:	4619      	mov	r1, r3
 80079c6:	4610      	mov	r0, r2
 80079c8:	f7fe fc1f 	bl	800620a <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80079cc:	697b      	ldr	r3, [r7, #20]
 80079ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079d0:	4b08      	ldr	r3, [pc, #32]	; (80079f4 <vTaskRemoveFromUnorderedEventList+0xbc>)
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079d6:	429a      	cmp	r2, r3
 80079d8:	d902      	bls.n	80079e0 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 80079da:	4b07      	ldr	r3, [pc, #28]	; (80079f8 <vTaskRemoveFromUnorderedEventList+0xc0>)
 80079dc:	2201      	movs	r2, #1
 80079de:	601a      	str	r2, [r3, #0]
	}
}
 80079e0:	bf00      	nop
 80079e2:	3718      	adds	r7, #24
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}
 80079e8:	20001260 	.word	0x20001260
 80079ec:	20001240 	.word	0x20001240
 80079f0:	20000d68 	.word	0x20000d68
 80079f4:	20000d64 	.word	0x20000d64
 80079f8:	2000124c 	.word	0x2000124c

080079fc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80079fc:	b480      	push	{r7}
 80079fe:	b083      	sub	sp, #12
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007a04:	4b06      	ldr	r3, [pc, #24]	; (8007a20 <vTaskInternalSetTimeOutState+0x24>)
 8007a06:	681a      	ldr	r2, [r3, #0]
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007a0c:	4b05      	ldr	r3, [pc, #20]	; (8007a24 <vTaskInternalSetTimeOutState+0x28>)
 8007a0e:	681a      	ldr	r2, [r3, #0]
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	605a      	str	r2, [r3, #4]
}
 8007a14:	bf00      	nop
 8007a16:	370c      	adds	r7, #12
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	bc80      	pop	{r7}
 8007a1c:	4770      	bx	lr
 8007a1e:	bf00      	nop
 8007a20:	20001250 	.word	0x20001250
 8007a24:	2000123c 	.word	0x2000123c

08007a28 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b088      	sub	sp, #32
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
 8007a30:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d10a      	bne.n	8007a4e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007a38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a3c:	f383 8811 	msr	BASEPRI, r3
 8007a40:	f3bf 8f6f 	isb	sy
 8007a44:	f3bf 8f4f 	dsb	sy
 8007a48:	613b      	str	r3, [r7, #16]
}
 8007a4a:	bf00      	nop
 8007a4c:	e7fe      	b.n	8007a4c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d10a      	bne.n	8007a6a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007a54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a58:	f383 8811 	msr	BASEPRI, r3
 8007a5c:	f3bf 8f6f 	isb	sy
 8007a60:	f3bf 8f4f 	dsb	sy
 8007a64:	60fb      	str	r3, [r7, #12]
}
 8007a66:	bf00      	nop
 8007a68:	e7fe      	b.n	8007a68 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007a6a:	f000 fe27 	bl	80086bc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007a6e:	4b1d      	ldr	r3, [pc, #116]	; (8007ae4 <xTaskCheckForTimeOut+0xbc>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	685b      	ldr	r3, [r3, #4]
 8007a78:	69ba      	ldr	r2, [r7, #24]
 8007a7a:	1ad3      	subs	r3, r2, r3
 8007a7c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a86:	d102      	bne.n	8007a8e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007a88:	2300      	movs	r3, #0
 8007a8a:	61fb      	str	r3, [r7, #28]
 8007a8c:	e023      	b.n	8007ad6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681a      	ldr	r2, [r3, #0]
 8007a92:	4b15      	ldr	r3, [pc, #84]	; (8007ae8 <xTaskCheckForTimeOut+0xc0>)
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	429a      	cmp	r2, r3
 8007a98:	d007      	beq.n	8007aaa <xTaskCheckForTimeOut+0x82>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	685b      	ldr	r3, [r3, #4]
 8007a9e:	69ba      	ldr	r2, [r7, #24]
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	d302      	bcc.n	8007aaa <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	61fb      	str	r3, [r7, #28]
 8007aa8:	e015      	b.n	8007ad6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	697a      	ldr	r2, [r7, #20]
 8007ab0:	429a      	cmp	r2, r3
 8007ab2:	d20b      	bcs.n	8007acc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	681a      	ldr	r2, [r3, #0]
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	1ad2      	subs	r2, r2, r3
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f7ff ff9b 	bl	80079fc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	61fb      	str	r3, [r7, #28]
 8007aca:	e004      	b.n	8007ad6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	2200      	movs	r2, #0
 8007ad0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007ad6:	f000 fe21 	bl	800871c <vPortExitCritical>

	return xReturn;
 8007ada:	69fb      	ldr	r3, [r7, #28]
}
 8007adc:	4618      	mov	r0, r3
 8007ade:	3720      	adds	r7, #32
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	bd80      	pop	{r7, pc}
 8007ae4:	2000123c 	.word	0x2000123c
 8007ae8:	20001250 	.word	0x20001250

08007aec <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007aec:	b480      	push	{r7}
 8007aee:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007af0:	4b03      	ldr	r3, [pc, #12]	; (8007b00 <vTaskMissedYield+0x14>)
 8007af2:	2201      	movs	r2, #1
 8007af4:	601a      	str	r2, [r3, #0]
}
 8007af6:	bf00      	nop
 8007af8:	46bd      	mov	sp, r7
 8007afa:	bc80      	pop	{r7}
 8007afc:	4770      	bx	lr
 8007afe:	bf00      	nop
 8007b00:	2000124c 	.word	0x2000124c

08007b04 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b082      	sub	sp, #8
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007b0c:	f000 f852 	bl	8007bb4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007b10:	4b06      	ldr	r3, [pc, #24]	; (8007b2c <prvIdleTask+0x28>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	2b01      	cmp	r3, #1
 8007b16:	d9f9      	bls.n	8007b0c <prvIdleTask+0x8>
			{
				taskYIELD();
 8007b18:	4b05      	ldr	r3, [pc, #20]	; (8007b30 <prvIdleTask+0x2c>)
 8007b1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b1e:	601a      	str	r2, [r3, #0]
 8007b20:	f3bf 8f4f 	dsb	sy
 8007b24:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007b28:	e7f0      	b.n	8007b0c <prvIdleTask+0x8>
 8007b2a:	bf00      	nop
 8007b2c:	20000d68 	.word	0x20000d68
 8007b30:	e000ed04 	.word	0xe000ed04

08007b34 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b082      	sub	sp, #8
 8007b38:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	607b      	str	r3, [r7, #4]
 8007b3e:	e00c      	b.n	8007b5a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007b40:	687a      	ldr	r2, [r7, #4]
 8007b42:	4613      	mov	r3, r2
 8007b44:	009b      	lsls	r3, r3, #2
 8007b46:	4413      	add	r3, r2
 8007b48:	009b      	lsls	r3, r3, #2
 8007b4a:	4a12      	ldr	r2, [pc, #72]	; (8007b94 <prvInitialiseTaskLists+0x60>)
 8007b4c:	4413      	add	r3, r2
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f7fe fb30 	bl	80061b4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	3301      	adds	r3, #1
 8007b58:	607b      	str	r3, [r7, #4]
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2b37      	cmp	r3, #55	; 0x37
 8007b5e:	d9ef      	bls.n	8007b40 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007b60:	480d      	ldr	r0, [pc, #52]	; (8007b98 <prvInitialiseTaskLists+0x64>)
 8007b62:	f7fe fb27 	bl	80061b4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007b66:	480d      	ldr	r0, [pc, #52]	; (8007b9c <prvInitialiseTaskLists+0x68>)
 8007b68:	f7fe fb24 	bl	80061b4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007b6c:	480c      	ldr	r0, [pc, #48]	; (8007ba0 <prvInitialiseTaskLists+0x6c>)
 8007b6e:	f7fe fb21 	bl	80061b4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007b72:	480c      	ldr	r0, [pc, #48]	; (8007ba4 <prvInitialiseTaskLists+0x70>)
 8007b74:	f7fe fb1e 	bl	80061b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007b78:	480b      	ldr	r0, [pc, #44]	; (8007ba8 <prvInitialiseTaskLists+0x74>)
 8007b7a:	f7fe fb1b 	bl	80061b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007b7e:	4b0b      	ldr	r3, [pc, #44]	; (8007bac <prvInitialiseTaskLists+0x78>)
 8007b80:	4a05      	ldr	r2, [pc, #20]	; (8007b98 <prvInitialiseTaskLists+0x64>)
 8007b82:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007b84:	4b0a      	ldr	r3, [pc, #40]	; (8007bb0 <prvInitialiseTaskLists+0x7c>)
 8007b86:	4a05      	ldr	r2, [pc, #20]	; (8007b9c <prvInitialiseTaskLists+0x68>)
 8007b88:	601a      	str	r2, [r3, #0]
}
 8007b8a:	bf00      	nop
 8007b8c:	3708      	adds	r7, #8
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	bd80      	pop	{r7, pc}
 8007b92:	bf00      	nop
 8007b94:	20000d68 	.word	0x20000d68
 8007b98:	200011c8 	.word	0x200011c8
 8007b9c:	200011dc 	.word	0x200011dc
 8007ba0:	200011f8 	.word	0x200011f8
 8007ba4:	2000120c 	.word	0x2000120c
 8007ba8:	20001224 	.word	0x20001224
 8007bac:	200011f0 	.word	0x200011f0
 8007bb0:	200011f4 	.word	0x200011f4

08007bb4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b082      	sub	sp, #8
 8007bb8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007bba:	e019      	b.n	8007bf0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007bbc:	f000 fd7e 	bl	80086bc <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007bc0:	4b10      	ldr	r3, [pc, #64]	; (8007c04 <prvCheckTasksWaitingTermination+0x50>)
 8007bc2:	68db      	ldr	r3, [r3, #12]
 8007bc4:	68db      	ldr	r3, [r3, #12]
 8007bc6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	3304      	adds	r3, #4
 8007bcc:	4618      	mov	r0, r3
 8007bce:	f7fe fb77 	bl	80062c0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007bd2:	4b0d      	ldr	r3, [pc, #52]	; (8007c08 <prvCheckTasksWaitingTermination+0x54>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	3b01      	subs	r3, #1
 8007bd8:	4a0b      	ldr	r2, [pc, #44]	; (8007c08 <prvCheckTasksWaitingTermination+0x54>)
 8007bda:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007bdc:	4b0b      	ldr	r3, [pc, #44]	; (8007c0c <prvCheckTasksWaitingTermination+0x58>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	3b01      	subs	r3, #1
 8007be2:	4a0a      	ldr	r2, [pc, #40]	; (8007c0c <prvCheckTasksWaitingTermination+0x58>)
 8007be4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007be6:	f000 fd99 	bl	800871c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007bea:	6878      	ldr	r0, [r7, #4]
 8007bec:	f000 f810 	bl	8007c10 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007bf0:	4b06      	ldr	r3, [pc, #24]	; (8007c0c <prvCheckTasksWaitingTermination+0x58>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d1e1      	bne.n	8007bbc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007bf8:	bf00      	nop
 8007bfa:	bf00      	nop
 8007bfc:	3708      	adds	r7, #8
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bd80      	pop	{r7, pc}
 8007c02:	bf00      	nop
 8007c04:	2000120c 	.word	0x2000120c
 8007c08:	20001238 	.word	0x20001238
 8007c0c:	20001220 	.word	0x20001220

08007c10 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b084      	sub	sp, #16
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	3354      	adds	r3, #84	; 0x54
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	f002 f911 	bl	8009e44 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d108      	bne.n	8007c3e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c30:	4618      	mov	r0, r3
 8007c32:	f000 ff07 	bl	8008a44 <vPortFree>
				vPortFree( pxTCB );
 8007c36:	6878      	ldr	r0, [r7, #4]
 8007c38:	f000 ff04 	bl	8008a44 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007c3c:	e018      	b.n	8007c70 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007c44:	2b01      	cmp	r3, #1
 8007c46:	d103      	bne.n	8007c50 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007c48:	6878      	ldr	r0, [r7, #4]
 8007c4a:	f000 fefb 	bl	8008a44 <vPortFree>
	}
 8007c4e:	e00f      	b.n	8007c70 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007c56:	2b02      	cmp	r3, #2
 8007c58:	d00a      	beq.n	8007c70 <prvDeleteTCB+0x60>
	__asm volatile
 8007c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c5e:	f383 8811 	msr	BASEPRI, r3
 8007c62:	f3bf 8f6f 	isb	sy
 8007c66:	f3bf 8f4f 	dsb	sy
 8007c6a:	60fb      	str	r3, [r7, #12]
}
 8007c6c:	bf00      	nop
 8007c6e:	e7fe      	b.n	8007c6e <prvDeleteTCB+0x5e>
	}
 8007c70:	bf00      	nop
 8007c72:	3710      	adds	r7, #16
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}

08007c78 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b083      	sub	sp, #12
 8007c7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c7e:	4b0e      	ldr	r3, [pc, #56]	; (8007cb8 <prvResetNextTaskUnblockTime+0x40>)
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d101      	bne.n	8007c8c <prvResetNextTaskUnblockTime+0x14>
 8007c88:	2301      	movs	r3, #1
 8007c8a:	e000      	b.n	8007c8e <prvResetNextTaskUnblockTime+0x16>
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d004      	beq.n	8007c9c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007c92:	4b0a      	ldr	r3, [pc, #40]	; (8007cbc <prvResetNextTaskUnblockTime+0x44>)
 8007c94:	f04f 32ff 	mov.w	r2, #4294967295
 8007c98:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007c9a:	e008      	b.n	8007cae <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007c9c:	4b06      	ldr	r3, [pc, #24]	; (8007cb8 <prvResetNextTaskUnblockTime+0x40>)
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	68db      	ldr	r3, [r3, #12]
 8007ca2:	68db      	ldr	r3, [r3, #12]
 8007ca4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	685b      	ldr	r3, [r3, #4]
 8007caa:	4a04      	ldr	r2, [pc, #16]	; (8007cbc <prvResetNextTaskUnblockTime+0x44>)
 8007cac:	6013      	str	r3, [r2, #0]
}
 8007cae:	bf00      	nop
 8007cb0:	370c      	adds	r7, #12
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	bc80      	pop	{r7}
 8007cb6:	4770      	bx	lr
 8007cb8:	200011f0 	.word	0x200011f0
 8007cbc:	20001258 	.word	0x20001258

08007cc0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b083      	sub	sp, #12
 8007cc4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007cc6:	4b0b      	ldr	r3, [pc, #44]	; (8007cf4 <xTaskGetSchedulerState+0x34>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d102      	bne.n	8007cd4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007cce:	2301      	movs	r3, #1
 8007cd0:	607b      	str	r3, [r7, #4]
 8007cd2:	e008      	b.n	8007ce6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007cd4:	4b08      	ldr	r3, [pc, #32]	; (8007cf8 <xTaskGetSchedulerState+0x38>)
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d102      	bne.n	8007ce2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007cdc:	2302      	movs	r3, #2
 8007cde:	607b      	str	r3, [r7, #4]
 8007ce0:	e001      	b.n	8007ce6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007ce6:	687b      	ldr	r3, [r7, #4]
	}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	370c      	adds	r7, #12
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bc80      	pop	{r7}
 8007cf0:	4770      	bx	lr
 8007cf2:	bf00      	nop
 8007cf4:	20001244 	.word	0x20001244
 8007cf8:	20001260 	.word	0x20001260

08007cfc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b086      	sub	sp, #24
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007d08:	2300      	movs	r3, #0
 8007d0a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d056      	beq.n	8007dc0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007d12:	4b2e      	ldr	r3, [pc, #184]	; (8007dcc <xTaskPriorityDisinherit+0xd0>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	693a      	ldr	r2, [r7, #16]
 8007d18:	429a      	cmp	r2, r3
 8007d1a:	d00a      	beq.n	8007d32 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007d1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d20:	f383 8811 	msr	BASEPRI, r3
 8007d24:	f3bf 8f6f 	isb	sy
 8007d28:	f3bf 8f4f 	dsb	sy
 8007d2c:	60fb      	str	r3, [r7, #12]
}
 8007d2e:	bf00      	nop
 8007d30:	e7fe      	b.n	8007d30 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007d32:	693b      	ldr	r3, [r7, #16]
 8007d34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d10a      	bne.n	8007d50 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d3e:	f383 8811 	msr	BASEPRI, r3
 8007d42:	f3bf 8f6f 	isb	sy
 8007d46:	f3bf 8f4f 	dsb	sy
 8007d4a:	60bb      	str	r3, [r7, #8]
}
 8007d4c:	bf00      	nop
 8007d4e:	e7fe      	b.n	8007d4e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d54:	1e5a      	subs	r2, r3, #1
 8007d56:	693b      	ldr	r3, [r7, #16]
 8007d58:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007d5a:	693b      	ldr	r3, [r7, #16]
 8007d5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d5e:	693b      	ldr	r3, [r7, #16]
 8007d60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d62:	429a      	cmp	r2, r3
 8007d64:	d02c      	beq.n	8007dc0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007d66:	693b      	ldr	r3, [r7, #16]
 8007d68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d128      	bne.n	8007dc0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	3304      	adds	r3, #4
 8007d72:	4618      	mov	r0, r3
 8007d74:	f7fe faa4 	bl	80062c0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007d78:	693b      	ldr	r3, [r7, #16]
 8007d7a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007d7c:	693b      	ldr	r3, [r7, #16]
 8007d7e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d80:	693b      	ldr	r3, [r7, #16]
 8007d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d84:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007d88:	693b      	ldr	r3, [r7, #16]
 8007d8a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007d8c:	693b      	ldr	r3, [r7, #16]
 8007d8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d90:	4b0f      	ldr	r3, [pc, #60]	; (8007dd0 <xTaskPriorityDisinherit+0xd4>)
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	429a      	cmp	r2, r3
 8007d96:	d903      	bls.n	8007da0 <xTaskPriorityDisinherit+0xa4>
 8007d98:	693b      	ldr	r3, [r7, #16]
 8007d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d9c:	4a0c      	ldr	r2, [pc, #48]	; (8007dd0 <xTaskPriorityDisinherit+0xd4>)
 8007d9e:	6013      	str	r3, [r2, #0]
 8007da0:	693b      	ldr	r3, [r7, #16]
 8007da2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007da4:	4613      	mov	r3, r2
 8007da6:	009b      	lsls	r3, r3, #2
 8007da8:	4413      	add	r3, r2
 8007daa:	009b      	lsls	r3, r3, #2
 8007dac:	4a09      	ldr	r2, [pc, #36]	; (8007dd4 <xTaskPriorityDisinherit+0xd8>)
 8007dae:	441a      	add	r2, r3
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	3304      	adds	r3, #4
 8007db4:	4619      	mov	r1, r3
 8007db6:	4610      	mov	r0, r2
 8007db8:	f7fe fa27 	bl	800620a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007dc0:	697b      	ldr	r3, [r7, #20]
	}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3718      	adds	r7, #24
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}
 8007dca:	bf00      	nop
 8007dcc:	20000d64 	.word	0x20000d64
 8007dd0:	20001240 	.word	0x20001240
 8007dd4:	20000d68 	.word	0x20000d68

08007dd8 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8007dd8:	b480      	push	{r7}
 8007dda:	b083      	sub	sp, #12
 8007ddc:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8007dde:	4b09      	ldr	r3, [pc, #36]	; (8007e04 <uxTaskResetEventItemValue+0x2c>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	699b      	ldr	r3, [r3, #24]
 8007de4:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007de6:	4b07      	ldr	r3, [pc, #28]	; (8007e04 <uxTaskResetEventItemValue+0x2c>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dec:	4b05      	ldr	r3, [pc, #20]	; (8007e04 <uxTaskResetEventItemValue+0x2c>)
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 8007df4:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8007df6:	687b      	ldr	r3, [r7, #4]
}
 8007df8:	4618      	mov	r0, r3
 8007dfa:	370c      	adds	r7, #12
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	bc80      	pop	{r7}
 8007e00:	4770      	bx	lr
 8007e02:	bf00      	nop
 8007e04:	20000d64 	.word	0x20000d64

08007e08 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b084      	sub	sp, #16
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
 8007e10:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007e12:	4b21      	ldr	r3, [pc, #132]	; (8007e98 <prvAddCurrentTaskToDelayedList+0x90>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e18:	4b20      	ldr	r3, [pc, #128]	; (8007e9c <prvAddCurrentTaskToDelayedList+0x94>)
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	3304      	adds	r3, #4
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f7fe fa4e 	bl	80062c0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e2a:	d10a      	bne.n	8007e42 <prvAddCurrentTaskToDelayedList+0x3a>
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d007      	beq.n	8007e42 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007e32:	4b1a      	ldr	r3, [pc, #104]	; (8007e9c <prvAddCurrentTaskToDelayedList+0x94>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	3304      	adds	r3, #4
 8007e38:	4619      	mov	r1, r3
 8007e3a:	4819      	ldr	r0, [pc, #100]	; (8007ea0 <prvAddCurrentTaskToDelayedList+0x98>)
 8007e3c:	f7fe f9e5 	bl	800620a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007e40:	e026      	b.n	8007e90 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007e42:	68fa      	ldr	r2, [r7, #12]
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	4413      	add	r3, r2
 8007e48:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007e4a:	4b14      	ldr	r3, [pc, #80]	; (8007e9c <prvAddCurrentTaskToDelayedList+0x94>)
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	68ba      	ldr	r2, [r7, #8]
 8007e50:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007e52:	68ba      	ldr	r2, [r7, #8]
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	429a      	cmp	r2, r3
 8007e58:	d209      	bcs.n	8007e6e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007e5a:	4b12      	ldr	r3, [pc, #72]	; (8007ea4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	4b0f      	ldr	r3, [pc, #60]	; (8007e9c <prvAddCurrentTaskToDelayedList+0x94>)
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	3304      	adds	r3, #4
 8007e64:	4619      	mov	r1, r3
 8007e66:	4610      	mov	r0, r2
 8007e68:	f7fe f9f2 	bl	8006250 <vListInsert>
}
 8007e6c:	e010      	b.n	8007e90 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007e6e:	4b0e      	ldr	r3, [pc, #56]	; (8007ea8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007e70:	681a      	ldr	r2, [r3, #0]
 8007e72:	4b0a      	ldr	r3, [pc, #40]	; (8007e9c <prvAddCurrentTaskToDelayedList+0x94>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	3304      	adds	r3, #4
 8007e78:	4619      	mov	r1, r3
 8007e7a:	4610      	mov	r0, r2
 8007e7c:	f7fe f9e8 	bl	8006250 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007e80:	4b0a      	ldr	r3, [pc, #40]	; (8007eac <prvAddCurrentTaskToDelayedList+0xa4>)
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	68ba      	ldr	r2, [r7, #8]
 8007e86:	429a      	cmp	r2, r3
 8007e88:	d202      	bcs.n	8007e90 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007e8a:	4a08      	ldr	r2, [pc, #32]	; (8007eac <prvAddCurrentTaskToDelayedList+0xa4>)
 8007e8c:	68bb      	ldr	r3, [r7, #8]
 8007e8e:	6013      	str	r3, [r2, #0]
}
 8007e90:	bf00      	nop
 8007e92:	3710      	adds	r7, #16
 8007e94:	46bd      	mov	sp, r7
 8007e96:	bd80      	pop	{r7, pc}
 8007e98:	2000123c 	.word	0x2000123c
 8007e9c:	20000d64 	.word	0x20000d64
 8007ea0:	20001224 	.word	0x20001224
 8007ea4:	200011f4 	.word	0x200011f4
 8007ea8:	200011f0 	.word	0x200011f0
 8007eac:	20001258 	.word	0x20001258

08007eb0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b08a      	sub	sp, #40	; 0x28
 8007eb4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007eba:	f000 facb 	bl	8008454 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007ebe:	4b1c      	ldr	r3, [pc, #112]	; (8007f30 <xTimerCreateTimerTask+0x80>)
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d021      	beq.n	8007f0a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007eca:	2300      	movs	r3, #0
 8007ecc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007ece:	1d3a      	adds	r2, r7, #4
 8007ed0:	f107 0108 	add.w	r1, r7, #8
 8007ed4:	f107 030c 	add.w	r3, r7, #12
 8007ed8:	4618      	mov	r0, r3
 8007eda:	f7fd ffbd 	bl	8005e58 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007ede:	6879      	ldr	r1, [r7, #4]
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	68fa      	ldr	r2, [r7, #12]
 8007ee4:	9202      	str	r2, [sp, #8]
 8007ee6:	9301      	str	r3, [sp, #4]
 8007ee8:	2302      	movs	r3, #2
 8007eea:	9300      	str	r3, [sp, #0]
 8007eec:	2300      	movs	r3, #0
 8007eee:	460a      	mov	r2, r1
 8007ef0:	4910      	ldr	r1, [pc, #64]	; (8007f34 <xTimerCreateTimerTask+0x84>)
 8007ef2:	4811      	ldr	r0, [pc, #68]	; (8007f38 <xTimerCreateTimerTask+0x88>)
 8007ef4:	f7fe fef2 	bl	8006cdc <xTaskCreateStatic>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	4a10      	ldr	r2, [pc, #64]	; (8007f3c <xTimerCreateTimerTask+0x8c>)
 8007efc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007efe:	4b0f      	ldr	r3, [pc, #60]	; (8007f3c <xTimerCreateTimerTask+0x8c>)
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d001      	beq.n	8007f0a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007f06:	2301      	movs	r3, #1
 8007f08:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d10a      	bne.n	8007f26 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007f10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f14:	f383 8811 	msr	BASEPRI, r3
 8007f18:	f3bf 8f6f 	isb	sy
 8007f1c:	f3bf 8f4f 	dsb	sy
 8007f20:	613b      	str	r3, [r7, #16]
}
 8007f22:	bf00      	nop
 8007f24:	e7fe      	b.n	8007f24 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007f26:	697b      	ldr	r3, [r7, #20]
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	3718      	adds	r7, #24
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bd80      	pop	{r7, pc}
 8007f30:	20001294 	.word	0x20001294
 8007f34:	0800dc94 	.word	0x0800dc94
 8007f38:	0800805d 	.word	0x0800805d
 8007f3c:	20001298 	.word	0x20001298

08007f40 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b08a      	sub	sp, #40	; 0x28
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	60f8      	str	r0, [r7, #12]
 8007f48:	60b9      	str	r1, [r7, #8]
 8007f4a:	607a      	str	r2, [r7, #4]
 8007f4c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007f4e:	2300      	movs	r3, #0
 8007f50:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d10a      	bne.n	8007f6e <xTimerGenericCommand+0x2e>
	__asm volatile
 8007f58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f5c:	f383 8811 	msr	BASEPRI, r3
 8007f60:	f3bf 8f6f 	isb	sy
 8007f64:	f3bf 8f4f 	dsb	sy
 8007f68:	623b      	str	r3, [r7, #32]
}
 8007f6a:	bf00      	nop
 8007f6c:	e7fe      	b.n	8007f6c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007f6e:	4b1a      	ldr	r3, [pc, #104]	; (8007fd8 <xTimerGenericCommand+0x98>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d02a      	beq.n	8007fcc <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007f76:	68bb      	ldr	r3, [r7, #8]
 8007f78:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	2b05      	cmp	r3, #5
 8007f86:	dc18      	bgt.n	8007fba <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007f88:	f7ff fe9a 	bl	8007cc0 <xTaskGetSchedulerState>
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	2b02      	cmp	r3, #2
 8007f90:	d109      	bne.n	8007fa6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007f92:	4b11      	ldr	r3, [pc, #68]	; (8007fd8 <xTimerGenericCommand+0x98>)
 8007f94:	6818      	ldr	r0, [r3, #0]
 8007f96:	f107 0110 	add.w	r1, r7, #16
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007f9e:	f7fe fabb 	bl	8006518 <xQueueGenericSend>
 8007fa2:	6278      	str	r0, [r7, #36]	; 0x24
 8007fa4:	e012      	b.n	8007fcc <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007fa6:	4b0c      	ldr	r3, [pc, #48]	; (8007fd8 <xTimerGenericCommand+0x98>)
 8007fa8:	6818      	ldr	r0, [r3, #0]
 8007faa:	f107 0110 	add.w	r1, r7, #16
 8007fae:	2300      	movs	r3, #0
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	f7fe fab1 	bl	8006518 <xQueueGenericSend>
 8007fb6:	6278      	str	r0, [r7, #36]	; 0x24
 8007fb8:	e008      	b.n	8007fcc <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007fba:	4b07      	ldr	r3, [pc, #28]	; (8007fd8 <xTimerGenericCommand+0x98>)
 8007fbc:	6818      	ldr	r0, [r3, #0]
 8007fbe:	f107 0110 	add.w	r1, r7, #16
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	683a      	ldr	r2, [r7, #0]
 8007fc6:	f7fe fba5 	bl	8006714 <xQueueGenericSendFromISR>
 8007fca:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007fce:	4618      	mov	r0, r3
 8007fd0:	3728      	adds	r7, #40	; 0x28
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	bd80      	pop	{r7, pc}
 8007fd6:	bf00      	nop
 8007fd8:	20001294 	.word	0x20001294

08007fdc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b088      	sub	sp, #32
 8007fe0:	af02      	add	r7, sp, #8
 8007fe2:	6078      	str	r0, [r7, #4]
 8007fe4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007fe6:	4b1c      	ldr	r3, [pc, #112]	; (8008058 <prvProcessExpiredTimer+0x7c>)
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	68db      	ldr	r3, [r3, #12]
 8007fec:	68db      	ldr	r3, [r3, #12]
 8007fee:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007ff0:	697b      	ldr	r3, [r7, #20]
 8007ff2:	3304      	adds	r3, #4
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	f7fe f963 	bl	80062c0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007ffa:	697b      	ldr	r3, [r7, #20]
 8007ffc:	69db      	ldr	r3, [r3, #28]
 8007ffe:	2b01      	cmp	r3, #1
 8008000:	d122      	bne.n	8008048 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	699a      	ldr	r2, [r3, #24]
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	18d1      	adds	r1, r2, r3
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	683a      	ldr	r2, [r7, #0]
 800800e:	6978      	ldr	r0, [r7, #20]
 8008010:	f000 f8c8 	bl	80081a4 <prvInsertTimerInActiveList>
 8008014:	4603      	mov	r3, r0
 8008016:	2b00      	cmp	r3, #0
 8008018:	d016      	beq.n	8008048 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800801a:	2300      	movs	r3, #0
 800801c:	9300      	str	r3, [sp, #0]
 800801e:	2300      	movs	r3, #0
 8008020:	687a      	ldr	r2, [r7, #4]
 8008022:	2100      	movs	r1, #0
 8008024:	6978      	ldr	r0, [r7, #20]
 8008026:	f7ff ff8b 	bl	8007f40 <xTimerGenericCommand>
 800802a:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d10a      	bne.n	8008048 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 8008032:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008036:	f383 8811 	msr	BASEPRI, r3
 800803a:	f3bf 8f6f 	isb	sy
 800803e:	f3bf 8f4f 	dsb	sy
 8008042:	60fb      	str	r3, [r7, #12]
}
 8008044:	bf00      	nop
 8008046:	e7fe      	b.n	8008046 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008048:	697b      	ldr	r3, [r7, #20]
 800804a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800804c:	6978      	ldr	r0, [r7, #20]
 800804e:	4798      	blx	r3
}
 8008050:	bf00      	nop
 8008052:	3718      	adds	r7, #24
 8008054:	46bd      	mov	sp, r7
 8008056:	bd80      	pop	{r7, pc}
 8008058:	2000128c 	.word	0x2000128c

0800805c <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b084      	sub	sp, #16
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008064:	f107 0308 	add.w	r3, r7, #8
 8008068:	4618      	mov	r0, r3
 800806a:	f000 f857 	bl	800811c <prvGetNextExpireTime>
 800806e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	4619      	mov	r1, r3
 8008074:	68f8      	ldr	r0, [r7, #12]
 8008076:	f000 f803 	bl	8008080 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800807a:	f000 f8d5 	bl	8008228 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800807e:	e7f1      	b.n	8008064 <prvTimerTask+0x8>

08008080 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b084      	sub	sp, #16
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
 8008088:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800808a:	f7ff f989 	bl	80073a0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800808e:	f107 0308 	add.w	r3, r7, #8
 8008092:	4618      	mov	r0, r3
 8008094:	f000 f866 	bl	8008164 <prvSampleTimeNow>
 8008098:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d130      	bne.n	8008102 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d10a      	bne.n	80080bc <prvProcessTimerOrBlockTask+0x3c>
 80080a6:	687a      	ldr	r2, [r7, #4]
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	429a      	cmp	r2, r3
 80080ac:	d806      	bhi.n	80080bc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80080ae:	f7ff f985 	bl	80073bc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80080b2:	68f9      	ldr	r1, [r7, #12]
 80080b4:	6878      	ldr	r0, [r7, #4]
 80080b6:	f7ff ff91 	bl	8007fdc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80080ba:	e024      	b.n	8008106 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d008      	beq.n	80080d4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80080c2:	4b13      	ldr	r3, [pc, #76]	; (8008110 <prvProcessTimerOrBlockTask+0x90>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	bf0c      	ite	eq
 80080cc:	2301      	moveq	r3, #1
 80080ce:	2300      	movne	r3, #0
 80080d0:	b2db      	uxtb	r3, r3
 80080d2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80080d4:	4b0f      	ldr	r3, [pc, #60]	; (8008114 <prvProcessTimerOrBlockTask+0x94>)
 80080d6:	6818      	ldr	r0, [r3, #0]
 80080d8:	687a      	ldr	r2, [r7, #4]
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	1ad3      	subs	r3, r2, r3
 80080de:	683a      	ldr	r2, [r7, #0]
 80080e0:	4619      	mov	r1, r3
 80080e2:	f7fe fdc7 	bl	8006c74 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80080e6:	f7ff f969 	bl	80073bc <xTaskResumeAll>
 80080ea:	4603      	mov	r3, r0
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d10a      	bne.n	8008106 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80080f0:	4b09      	ldr	r3, [pc, #36]	; (8008118 <prvProcessTimerOrBlockTask+0x98>)
 80080f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80080f6:	601a      	str	r2, [r3, #0]
 80080f8:	f3bf 8f4f 	dsb	sy
 80080fc:	f3bf 8f6f 	isb	sy
}
 8008100:	e001      	b.n	8008106 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008102:	f7ff f95b 	bl	80073bc <xTaskResumeAll>
}
 8008106:	bf00      	nop
 8008108:	3710      	adds	r7, #16
 800810a:	46bd      	mov	sp, r7
 800810c:	bd80      	pop	{r7, pc}
 800810e:	bf00      	nop
 8008110:	20001290 	.word	0x20001290
 8008114:	20001294 	.word	0x20001294
 8008118:	e000ed04 	.word	0xe000ed04

0800811c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800811c:	b480      	push	{r7}
 800811e:	b085      	sub	sp, #20
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008124:	4b0e      	ldr	r3, [pc, #56]	; (8008160 <prvGetNextExpireTime+0x44>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	2b00      	cmp	r3, #0
 800812c:	bf0c      	ite	eq
 800812e:	2301      	moveq	r3, #1
 8008130:	2300      	movne	r3, #0
 8008132:	b2db      	uxtb	r3, r3
 8008134:	461a      	mov	r2, r3
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d105      	bne.n	800814e <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008142:	4b07      	ldr	r3, [pc, #28]	; (8008160 <prvGetNextExpireTime+0x44>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	68db      	ldr	r3, [r3, #12]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	60fb      	str	r3, [r7, #12]
 800814c:	e001      	b.n	8008152 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800814e:	2300      	movs	r3, #0
 8008150:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008152:	68fb      	ldr	r3, [r7, #12]
}
 8008154:	4618      	mov	r0, r3
 8008156:	3714      	adds	r7, #20
 8008158:	46bd      	mov	sp, r7
 800815a:	bc80      	pop	{r7}
 800815c:	4770      	bx	lr
 800815e:	bf00      	nop
 8008160:	2000128c 	.word	0x2000128c

08008164 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b084      	sub	sp, #16
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800816c:	f7ff f9c4 	bl	80074f8 <xTaskGetTickCount>
 8008170:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008172:	4b0b      	ldr	r3, [pc, #44]	; (80081a0 <prvSampleTimeNow+0x3c>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	68fa      	ldr	r2, [r7, #12]
 8008178:	429a      	cmp	r2, r3
 800817a:	d205      	bcs.n	8008188 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800817c:	f000 f908 	bl	8008390 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2201      	movs	r2, #1
 8008184:	601a      	str	r2, [r3, #0]
 8008186:	e002      	b.n	800818e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2200      	movs	r2, #0
 800818c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800818e:	4a04      	ldr	r2, [pc, #16]	; (80081a0 <prvSampleTimeNow+0x3c>)
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008194:	68fb      	ldr	r3, [r7, #12]
}
 8008196:	4618      	mov	r0, r3
 8008198:	3710      	adds	r7, #16
 800819a:	46bd      	mov	sp, r7
 800819c:	bd80      	pop	{r7, pc}
 800819e:	bf00      	nop
 80081a0:	2000129c 	.word	0x2000129c

080081a4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b086      	sub	sp, #24
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	60f8      	str	r0, [r7, #12]
 80081ac:	60b9      	str	r1, [r7, #8]
 80081ae:	607a      	str	r2, [r7, #4]
 80081b0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80081b2:	2300      	movs	r3, #0
 80081b4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	68ba      	ldr	r2, [r7, #8]
 80081ba:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	68fa      	ldr	r2, [r7, #12]
 80081c0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80081c2:	68ba      	ldr	r2, [r7, #8]
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	429a      	cmp	r2, r3
 80081c8:	d812      	bhi.n	80081f0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081ca:	687a      	ldr	r2, [r7, #4]
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	1ad2      	subs	r2, r2, r3
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	699b      	ldr	r3, [r3, #24]
 80081d4:	429a      	cmp	r2, r3
 80081d6:	d302      	bcc.n	80081de <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80081d8:	2301      	movs	r3, #1
 80081da:	617b      	str	r3, [r7, #20]
 80081dc:	e01b      	b.n	8008216 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80081de:	4b10      	ldr	r3, [pc, #64]	; (8008220 <prvInsertTimerInActiveList+0x7c>)
 80081e0:	681a      	ldr	r2, [r3, #0]
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	3304      	adds	r3, #4
 80081e6:	4619      	mov	r1, r3
 80081e8:	4610      	mov	r0, r2
 80081ea:	f7fe f831 	bl	8006250 <vListInsert>
 80081ee:	e012      	b.n	8008216 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80081f0:	687a      	ldr	r2, [r7, #4]
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	429a      	cmp	r2, r3
 80081f6:	d206      	bcs.n	8008206 <prvInsertTimerInActiveList+0x62>
 80081f8:	68ba      	ldr	r2, [r7, #8]
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	429a      	cmp	r2, r3
 80081fe:	d302      	bcc.n	8008206 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008200:	2301      	movs	r3, #1
 8008202:	617b      	str	r3, [r7, #20]
 8008204:	e007      	b.n	8008216 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008206:	4b07      	ldr	r3, [pc, #28]	; (8008224 <prvInsertTimerInActiveList+0x80>)
 8008208:	681a      	ldr	r2, [r3, #0]
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	3304      	adds	r3, #4
 800820e:	4619      	mov	r1, r3
 8008210:	4610      	mov	r0, r2
 8008212:	f7fe f81d 	bl	8006250 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008216:	697b      	ldr	r3, [r7, #20]
}
 8008218:	4618      	mov	r0, r3
 800821a:	3718      	adds	r7, #24
 800821c:	46bd      	mov	sp, r7
 800821e:	bd80      	pop	{r7, pc}
 8008220:	20001290 	.word	0x20001290
 8008224:	2000128c 	.word	0x2000128c

08008228 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b08e      	sub	sp, #56	; 0x38
 800822c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800822e:	e09d      	b.n	800836c <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2b00      	cmp	r3, #0
 8008234:	da18      	bge.n	8008268 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008236:	1d3b      	adds	r3, r7, #4
 8008238:	3304      	adds	r3, #4
 800823a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800823c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800823e:	2b00      	cmp	r3, #0
 8008240:	d10a      	bne.n	8008258 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8008242:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008246:	f383 8811 	msr	BASEPRI, r3
 800824a:	f3bf 8f6f 	isb	sy
 800824e:	f3bf 8f4f 	dsb	sy
 8008252:	61fb      	str	r3, [r7, #28]
}
 8008254:	bf00      	nop
 8008256:	e7fe      	b.n	8008256 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008258:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800825e:	6850      	ldr	r0, [r2, #4]
 8008260:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008262:	6892      	ldr	r2, [r2, #8]
 8008264:	4611      	mov	r1, r2
 8008266:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2b00      	cmp	r3, #0
 800826c:	db7d      	blt.n	800836a <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008272:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008274:	695b      	ldr	r3, [r3, #20]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d004      	beq.n	8008284 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800827a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800827c:	3304      	adds	r3, #4
 800827e:	4618      	mov	r0, r3
 8008280:	f7fe f81e 	bl	80062c0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008284:	463b      	mov	r3, r7
 8008286:	4618      	mov	r0, r3
 8008288:	f7ff ff6c 	bl	8008164 <prvSampleTimeNow>
 800828c:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2b09      	cmp	r3, #9
 8008292:	d86b      	bhi.n	800836c <prvProcessReceivedCommands+0x144>
 8008294:	a201      	add	r2, pc, #4	; (adr r2, 800829c <prvProcessReceivedCommands+0x74>)
 8008296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800829a:	bf00      	nop
 800829c:	080082c5 	.word	0x080082c5
 80082a0:	080082c5 	.word	0x080082c5
 80082a4:	080082c5 	.word	0x080082c5
 80082a8:	0800836d 	.word	0x0800836d
 80082ac:	08008321 	.word	0x08008321
 80082b0:	08008359 	.word	0x08008359
 80082b4:	080082c5 	.word	0x080082c5
 80082b8:	080082c5 	.word	0x080082c5
 80082bc:	0800836d 	.word	0x0800836d
 80082c0:	08008321 	.word	0x08008321
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80082c4:	68ba      	ldr	r2, [r7, #8]
 80082c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082c8:	699b      	ldr	r3, [r3, #24]
 80082ca:	18d1      	adds	r1, r2, r3
 80082cc:	68bb      	ldr	r3, [r7, #8]
 80082ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80082d2:	f7ff ff67 	bl	80081a4 <prvInsertTimerInActiveList>
 80082d6:	4603      	mov	r3, r0
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d047      	beq.n	800836c <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80082dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80082e2:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80082e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082e6:	69db      	ldr	r3, [r3, #28]
 80082e8:	2b01      	cmp	r3, #1
 80082ea:	d13f      	bne.n	800836c <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80082ec:	68ba      	ldr	r2, [r7, #8]
 80082ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082f0:	699b      	ldr	r3, [r3, #24]
 80082f2:	441a      	add	r2, r3
 80082f4:	2300      	movs	r3, #0
 80082f6:	9300      	str	r3, [sp, #0]
 80082f8:	2300      	movs	r3, #0
 80082fa:	2100      	movs	r1, #0
 80082fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80082fe:	f7ff fe1f 	bl	8007f40 <xTimerGenericCommand>
 8008302:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008304:	6a3b      	ldr	r3, [r7, #32]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d130      	bne.n	800836c <prvProcessReceivedCommands+0x144>
	__asm volatile
 800830a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800830e:	f383 8811 	msr	BASEPRI, r3
 8008312:	f3bf 8f6f 	isb	sy
 8008316:	f3bf 8f4f 	dsb	sy
 800831a:	61bb      	str	r3, [r7, #24]
}
 800831c:	bf00      	nop
 800831e:	e7fe      	b.n	800831e <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008320:	68ba      	ldr	r2, [r7, #8]
 8008322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008324:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008328:	699b      	ldr	r3, [r3, #24]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d10a      	bne.n	8008344 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 800832e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008332:	f383 8811 	msr	BASEPRI, r3
 8008336:	f3bf 8f6f 	isb	sy
 800833a:	f3bf 8f4f 	dsb	sy
 800833e:	617b      	str	r3, [r7, #20]
}
 8008340:	bf00      	nop
 8008342:	e7fe      	b.n	8008342 <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008346:	699a      	ldr	r2, [r3, #24]
 8008348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800834a:	18d1      	adds	r1, r2, r3
 800834c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800834e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008350:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008352:	f7ff ff27 	bl	80081a4 <prvInsertTimerInActiveList>
					break;
 8008356:	e009      	b.n	800836c <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800835a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800835e:	2b00      	cmp	r3, #0
 8008360:	d104      	bne.n	800836c <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 8008362:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008364:	f000 fb6e 	bl	8008a44 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008368:	e000      	b.n	800836c <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800836a:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800836c:	4b07      	ldr	r3, [pc, #28]	; (800838c <prvProcessReceivedCommands+0x164>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	1d39      	adds	r1, r7, #4
 8008372:	2200      	movs	r2, #0
 8008374:	4618      	mov	r0, r3
 8008376:	f7fe fa65 	bl	8006844 <xQueueReceive>
 800837a:	4603      	mov	r3, r0
 800837c:	2b00      	cmp	r3, #0
 800837e:	f47f af57 	bne.w	8008230 <prvProcessReceivedCommands+0x8>
	}
}
 8008382:	bf00      	nop
 8008384:	bf00      	nop
 8008386:	3730      	adds	r7, #48	; 0x30
 8008388:	46bd      	mov	sp, r7
 800838a:	bd80      	pop	{r7, pc}
 800838c:	20001294 	.word	0x20001294

08008390 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008390:	b580      	push	{r7, lr}
 8008392:	b088      	sub	sp, #32
 8008394:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008396:	e045      	b.n	8008424 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008398:	4b2c      	ldr	r3, [pc, #176]	; (800844c <prvSwitchTimerLists+0xbc>)
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	68db      	ldr	r3, [r3, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80083a2:	4b2a      	ldr	r3, [pc, #168]	; (800844c <prvSwitchTimerLists+0xbc>)
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	68db      	ldr	r3, [r3, #12]
 80083a8:	68db      	ldr	r3, [r3, #12]
 80083aa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	3304      	adds	r3, #4
 80083b0:	4618      	mov	r0, r3
 80083b2:	f7fd ff85 	bl	80062c0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083ba:	68f8      	ldr	r0, [r7, #12]
 80083bc:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	69db      	ldr	r3, [r3, #28]
 80083c2:	2b01      	cmp	r3, #1
 80083c4:	d12e      	bne.n	8008424 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	699b      	ldr	r3, [r3, #24]
 80083ca:	693a      	ldr	r2, [r7, #16]
 80083cc:	4413      	add	r3, r2
 80083ce:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80083d0:	68ba      	ldr	r2, [r7, #8]
 80083d2:	693b      	ldr	r3, [r7, #16]
 80083d4:	429a      	cmp	r2, r3
 80083d6:	d90e      	bls.n	80083f6 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	68ba      	ldr	r2, [r7, #8]
 80083dc:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	68fa      	ldr	r2, [r7, #12]
 80083e2:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80083e4:	4b19      	ldr	r3, [pc, #100]	; (800844c <prvSwitchTimerLists+0xbc>)
 80083e6:	681a      	ldr	r2, [r3, #0]
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	3304      	adds	r3, #4
 80083ec:	4619      	mov	r1, r3
 80083ee:	4610      	mov	r0, r2
 80083f0:	f7fd ff2e 	bl	8006250 <vListInsert>
 80083f4:	e016      	b.n	8008424 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80083f6:	2300      	movs	r3, #0
 80083f8:	9300      	str	r3, [sp, #0]
 80083fa:	2300      	movs	r3, #0
 80083fc:	693a      	ldr	r2, [r7, #16]
 80083fe:	2100      	movs	r1, #0
 8008400:	68f8      	ldr	r0, [r7, #12]
 8008402:	f7ff fd9d 	bl	8007f40 <xTimerGenericCommand>
 8008406:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d10a      	bne.n	8008424 <prvSwitchTimerLists+0x94>
	__asm volatile
 800840e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008412:	f383 8811 	msr	BASEPRI, r3
 8008416:	f3bf 8f6f 	isb	sy
 800841a:	f3bf 8f4f 	dsb	sy
 800841e:	603b      	str	r3, [r7, #0]
}
 8008420:	bf00      	nop
 8008422:	e7fe      	b.n	8008422 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008424:	4b09      	ldr	r3, [pc, #36]	; (800844c <prvSwitchTimerLists+0xbc>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d1b4      	bne.n	8008398 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800842e:	4b07      	ldr	r3, [pc, #28]	; (800844c <prvSwitchTimerLists+0xbc>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008434:	4b06      	ldr	r3, [pc, #24]	; (8008450 <prvSwitchTimerLists+0xc0>)
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	4a04      	ldr	r2, [pc, #16]	; (800844c <prvSwitchTimerLists+0xbc>)
 800843a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800843c:	4a04      	ldr	r2, [pc, #16]	; (8008450 <prvSwitchTimerLists+0xc0>)
 800843e:	697b      	ldr	r3, [r7, #20]
 8008440:	6013      	str	r3, [r2, #0]
}
 8008442:	bf00      	nop
 8008444:	3718      	adds	r7, #24
 8008446:	46bd      	mov	sp, r7
 8008448:	bd80      	pop	{r7, pc}
 800844a:	bf00      	nop
 800844c:	2000128c 	.word	0x2000128c
 8008450:	20001290 	.word	0x20001290

08008454 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b082      	sub	sp, #8
 8008458:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800845a:	f000 f92f 	bl	80086bc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800845e:	4b15      	ldr	r3, [pc, #84]	; (80084b4 <prvCheckForValidListAndQueue+0x60>)
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d120      	bne.n	80084a8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008466:	4814      	ldr	r0, [pc, #80]	; (80084b8 <prvCheckForValidListAndQueue+0x64>)
 8008468:	f7fd fea4 	bl	80061b4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800846c:	4813      	ldr	r0, [pc, #76]	; (80084bc <prvCheckForValidListAndQueue+0x68>)
 800846e:	f7fd fea1 	bl	80061b4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008472:	4b13      	ldr	r3, [pc, #76]	; (80084c0 <prvCheckForValidListAndQueue+0x6c>)
 8008474:	4a10      	ldr	r2, [pc, #64]	; (80084b8 <prvCheckForValidListAndQueue+0x64>)
 8008476:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008478:	4b12      	ldr	r3, [pc, #72]	; (80084c4 <prvCheckForValidListAndQueue+0x70>)
 800847a:	4a10      	ldr	r2, [pc, #64]	; (80084bc <prvCheckForValidListAndQueue+0x68>)
 800847c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800847e:	2300      	movs	r3, #0
 8008480:	9300      	str	r3, [sp, #0]
 8008482:	4b11      	ldr	r3, [pc, #68]	; (80084c8 <prvCheckForValidListAndQueue+0x74>)
 8008484:	4a11      	ldr	r2, [pc, #68]	; (80084cc <prvCheckForValidListAndQueue+0x78>)
 8008486:	2110      	movs	r1, #16
 8008488:	200a      	movs	r0, #10
 800848a:	f7fd ffab 	bl	80063e4 <xQueueGenericCreateStatic>
 800848e:	4603      	mov	r3, r0
 8008490:	4a08      	ldr	r2, [pc, #32]	; (80084b4 <prvCheckForValidListAndQueue+0x60>)
 8008492:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008494:	4b07      	ldr	r3, [pc, #28]	; (80084b4 <prvCheckForValidListAndQueue+0x60>)
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d005      	beq.n	80084a8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800849c:	4b05      	ldr	r3, [pc, #20]	; (80084b4 <prvCheckForValidListAndQueue+0x60>)
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	490b      	ldr	r1, [pc, #44]	; (80084d0 <prvCheckForValidListAndQueue+0x7c>)
 80084a2:	4618      	mov	r0, r3
 80084a4:	f7fe fbbe 	bl	8006c24 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80084a8:	f000 f938 	bl	800871c <vPortExitCritical>
}
 80084ac:	bf00      	nop
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}
 80084b2:	bf00      	nop
 80084b4:	20001294 	.word	0x20001294
 80084b8:	20001264 	.word	0x20001264
 80084bc:	20001278 	.word	0x20001278
 80084c0:	2000128c 	.word	0x2000128c
 80084c4:	20001290 	.word	0x20001290
 80084c8:	20001340 	.word	0x20001340
 80084cc:	200012a0 	.word	0x200012a0
 80084d0:	0800dc9c 	.word	0x0800dc9c

080084d4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80084d4:	b480      	push	{r7}
 80084d6:	b085      	sub	sp, #20
 80084d8:	af00      	add	r7, sp, #0
 80084da:	60f8      	str	r0, [r7, #12]
 80084dc:	60b9      	str	r1, [r7, #8]
 80084de:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	3b04      	subs	r3, #4
 80084e4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80084ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	3b04      	subs	r3, #4
 80084f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	f023 0201 	bic.w	r2, r3, #1
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	3b04      	subs	r3, #4
 8008502:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008504:	4a08      	ldr	r2, [pc, #32]	; (8008528 <pxPortInitialiseStack+0x54>)
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	3b14      	subs	r3, #20
 800850e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008510:	687a      	ldr	r2, [r7, #4]
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	3b20      	subs	r3, #32
 800851a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800851c:	68fb      	ldr	r3, [r7, #12]
}
 800851e:	4618      	mov	r0, r3
 8008520:	3714      	adds	r7, #20
 8008522:	46bd      	mov	sp, r7
 8008524:	bc80      	pop	{r7}
 8008526:	4770      	bx	lr
 8008528:	0800852d 	.word	0x0800852d

0800852c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800852c:	b480      	push	{r7}
 800852e:	b085      	sub	sp, #20
 8008530:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8008532:	2300      	movs	r3, #0
 8008534:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008536:	4b12      	ldr	r3, [pc, #72]	; (8008580 <prvTaskExitError+0x54>)
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800853e:	d00a      	beq.n	8008556 <prvTaskExitError+0x2a>
	__asm volatile
 8008540:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008544:	f383 8811 	msr	BASEPRI, r3
 8008548:	f3bf 8f6f 	isb	sy
 800854c:	f3bf 8f4f 	dsb	sy
 8008550:	60fb      	str	r3, [r7, #12]
}
 8008552:	bf00      	nop
 8008554:	e7fe      	b.n	8008554 <prvTaskExitError+0x28>
	__asm volatile
 8008556:	f04f 0350 	mov.w	r3, #80	; 0x50
 800855a:	f383 8811 	msr	BASEPRI, r3
 800855e:	f3bf 8f6f 	isb	sy
 8008562:	f3bf 8f4f 	dsb	sy
 8008566:	60bb      	str	r3, [r7, #8]
}
 8008568:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800856a:	bf00      	nop
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d0fc      	beq.n	800856c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008572:	bf00      	nop
 8008574:	bf00      	nop
 8008576:	3714      	adds	r7, #20
 8008578:	46bd      	mov	sp, r7
 800857a:	bc80      	pop	{r7}
 800857c:	4770      	bx	lr
 800857e:	bf00      	nop
 8008580:	200000b0 	.word	0x200000b0
	...

08008590 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008590:	4b07      	ldr	r3, [pc, #28]	; (80085b0 <pxCurrentTCBConst2>)
 8008592:	6819      	ldr	r1, [r3, #0]
 8008594:	6808      	ldr	r0, [r1, #0]
 8008596:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800859a:	f380 8809 	msr	PSP, r0
 800859e:	f3bf 8f6f 	isb	sy
 80085a2:	f04f 0000 	mov.w	r0, #0
 80085a6:	f380 8811 	msr	BASEPRI, r0
 80085aa:	f04e 0e0d 	orr.w	lr, lr, #13
 80085ae:	4770      	bx	lr

080085b0 <pxCurrentTCBConst2>:
 80085b0:	20000d64 	.word	0x20000d64
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80085b4:	bf00      	nop
 80085b6:	bf00      	nop

080085b8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80085b8:	4806      	ldr	r0, [pc, #24]	; (80085d4 <prvPortStartFirstTask+0x1c>)
 80085ba:	6800      	ldr	r0, [r0, #0]
 80085bc:	6800      	ldr	r0, [r0, #0]
 80085be:	f380 8808 	msr	MSP, r0
 80085c2:	b662      	cpsie	i
 80085c4:	b661      	cpsie	f
 80085c6:	f3bf 8f4f 	dsb	sy
 80085ca:	f3bf 8f6f 	isb	sy
 80085ce:	df00      	svc	0
 80085d0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80085d2:	bf00      	nop
 80085d4:	e000ed08 	.word	0xe000ed08

080085d8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b084      	sub	sp, #16
 80085dc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80085de:	4b32      	ldr	r3, [pc, #200]	; (80086a8 <xPortStartScheduler+0xd0>)
 80085e0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	781b      	ldrb	r3, [r3, #0]
 80085e6:	b2db      	uxtb	r3, r3
 80085e8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	22ff      	movs	r2, #255	; 0xff
 80085ee:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	781b      	ldrb	r3, [r3, #0]
 80085f4:	b2db      	uxtb	r3, r3
 80085f6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80085f8:	78fb      	ldrb	r3, [r7, #3]
 80085fa:	b2db      	uxtb	r3, r3
 80085fc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008600:	b2da      	uxtb	r2, r3
 8008602:	4b2a      	ldr	r3, [pc, #168]	; (80086ac <xPortStartScheduler+0xd4>)
 8008604:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008606:	4b2a      	ldr	r3, [pc, #168]	; (80086b0 <xPortStartScheduler+0xd8>)
 8008608:	2207      	movs	r2, #7
 800860a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800860c:	e009      	b.n	8008622 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800860e:	4b28      	ldr	r3, [pc, #160]	; (80086b0 <xPortStartScheduler+0xd8>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	3b01      	subs	r3, #1
 8008614:	4a26      	ldr	r2, [pc, #152]	; (80086b0 <xPortStartScheduler+0xd8>)
 8008616:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008618:	78fb      	ldrb	r3, [r7, #3]
 800861a:	b2db      	uxtb	r3, r3
 800861c:	005b      	lsls	r3, r3, #1
 800861e:	b2db      	uxtb	r3, r3
 8008620:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008622:	78fb      	ldrb	r3, [r7, #3]
 8008624:	b2db      	uxtb	r3, r3
 8008626:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800862a:	2b80      	cmp	r3, #128	; 0x80
 800862c:	d0ef      	beq.n	800860e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800862e:	4b20      	ldr	r3, [pc, #128]	; (80086b0 <xPortStartScheduler+0xd8>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f1c3 0307 	rsb	r3, r3, #7
 8008636:	2b04      	cmp	r3, #4
 8008638:	d00a      	beq.n	8008650 <xPortStartScheduler+0x78>
	__asm volatile
 800863a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800863e:	f383 8811 	msr	BASEPRI, r3
 8008642:	f3bf 8f6f 	isb	sy
 8008646:	f3bf 8f4f 	dsb	sy
 800864a:	60bb      	str	r3, [r7, #8]
}
 800864c:	bf00      	nop
 800864e:	e7fe      	b.n	800864e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008650:	4b17      	ldr	r3, [pc, #92]	; (80086b0 <xPortStartScheduler+0xd8>)
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	021b      	lsls	r3, r3, #8
 8008656:	4a16      	ldr	r2, [pc, #88]	; (80086b0 <xPortStartScheduler+0xd8>)
 8008658:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800865a:	4b15      	ldr	r3, [pc, #84]	; (80086b0 <xPortStartScheduler+0xd8>)
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008662:	4a13      	ldr	r2, [pc, #76]	; (80086b0 <xPortStartScheduler+0xd8>)
 8008664:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	b2da      	uxtb	r2, r3
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800866e:	4b11      	ldr	r3, [pc, #68]	; (80086b4 <xPortStartScheduler+0xdc>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	4a10      	ldr	r2, [pc, #64]	; (80086b4 <xPortStartScheduler+0xdc>)
 8008674:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008678:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800867a:	4b0e      	ldr	r3, [pc, #56]	; (80086b4 <xPortStartScheduler+0xdc>)
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4a0d      	ldr	r2, [pc, #52]	; (80086b4 <xPortStartScheduler+0xdc>)
 8008680:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008684:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008686:	f000 f8b9 	bl	80087fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800868a:	4b0b      	ldr	r3, [pc, #44]	; (80086b8 <xPortStartScheduler+0xe0>)
 800868c:	2200      	movs	r2, #0
 800868e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008690:	f7ff ff92 	bl	80085b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008694:	f7fe fffc 	bl	8007690 <vTaskSwitchContext>
	prvTaskExitError();
 8008698:	f7ff ff48 	bl	800852c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800869c:	2300      	movs	r3, #0
}
 800869e:	4618      	mov	r0, r3
 80086a0:	3710      	adds	r7, #16
 80086a2:	46bd      	mov	sp, r7
 80086a4:	bd80      	pop	{r7, pc}
 80086a6:	bf00      	nop
 80086a8:	e000e400 	.word	0xe000e400
 80086ac:	20001390 	.word	0x20001390
 80086b0:	20001394 	.word	0x20001394
 80086b4:	e000ed20 	.word	0xe000ed20
 80086b8:	200000b0 	.word	0x200000b0

080086bc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80086bc:	b480      	push	{r7}
 80086be:	b083      	sub	sp, #12
 80086c0:	af00      	add	r7, sp, #0
	__asm volatile
 80086c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086c6:	f383 8811 	msr	BASEPRI, r3
 80086ca:	f3bf 8f6f 	isb	sy
 80086ce:	f3bf 8f4f 	dsb	sy
 80086d2:	607b      	str	r3, [r7, #4]
}
 80086d4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80086d6:	4b0f      	ldr	r3, [pc, #60]	; (8008714 <vPortEnterCritical+0x58>)
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	3301      	adds	r3, #1
 80086dc:	4a0d      	ldr	r2, [pc, #52]	; (8008714 <vPortEnterCritical+0x58>)
 80086de:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80086e0:	4b0c      	ldr	r3, [pc, #48]	; (8008714 <vPortEnterCritical+0x58>)
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	2b01      	cmp	r3, #1
 80086e6:	d10f      	bne.n	8008708 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80086e8:	4b0b      	ldr	r3, [pc, #44]	; (8008718 <vPortEnterCritical+0x5c>)
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	b2db      	uxtb	r3, r3
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d00a      	beq.n	8008708 <vPortEnterCritical+0x4c>
	__asm volatile
 80086f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086f6:	f383 8811 	msr	BASEPRI, r3
 80086fa:	f3bf 8f6f 	isb	sy
 80086fe:	f3bf 8f4f 	dsb	sy
 8008702:	603b      	str	r3, [r7, #0]
}
 8008704:	bf00      	nop
 8008706:	e7fe      	b.n	8008706 <vPortEnterCritical+0x4a>
	}
}
 8008708:	bf00      	nop
 800870a:	370c      	adds	r7, #12
 800870c:	46bd      	mov	sp, r7
 800870e:	bc80      	pop	{r7}
 8008710:	4770      	bx	lr
 8008712:	bf00      	nop
 8008714:	200000b0 	.word	0x200000b0
 8008718:	e000ed04 	.word	0xe000ed04

0800871c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800871c:	b480      	push	{r7}
 800871e:	b083      	sub	sp, #12
 8008720:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008722:	4b11      	ldr	r3, [pc, #68]	; (8008768 <vPortExitCritical+0x4c>)
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d10a      	bne.n	8008740 <vPortExitCritical+0x24>
	__asm volatile
 800872a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800872e:	f383 8811 	msr	BASEPRI, r3
 8008732:	f3bf 8f6f 	isb	sy
 8008736:	f3bf 8f4f 	dsb	sy
 800873a:	607b      	str	r3, [r7, #4]
}
 800873c:	bf00      	nop
 800873e:	e7fe      	b.n	800873e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008740:	4b09      	ldr	r3, [pc, #36]	; (8008768 <vPortExitCritical+0x4c>)
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	3b01      	subs	r3, #1
 8008746:	4a08      	ldr	r2, [pc, #32]	; (8008768 <vPortExitCritical+0x4c>)
 8008748:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800874a:	4b07      	ldr	r3, [pc, #28]	; (8008768 <vPortExitCritical+0x4c>)
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d105      	bne.n	800875e <vPortExitCritical+0x42>
 8008752:	2300      	movs	r3, #0
 8008754:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	f383 8811 	msr	BASEPRI, r3
}
 800875c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800875e:	bf00      	nop
 8008760:	370c      	adds	r7, #12
 8008762:	46bd      	mov	sp, r7
 8008764:	bc80      	pop	{r7}
 8008766:	4770      	bx	lr
 8008768:	200000b0 	.word	0x200000b0
 800876c:	00000000 	.word	0x00000000

08008770 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008770:	f3ef 8009 	mrs	r0, PSP
 8008774:	f3bf 8f6f 	isb	sy
 8008778:	4b0d      	ldr	r3, [pc, #52]	; (80087b0 <pxCurrentTCBConst>)
 800877a:	681a      	ldr	r2, [r3, #0]
 800877c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008780:	6010      	str	r0, [r2, #0]
 8008782:	e92d 4008 	stmdb	sp!, {r3, lr}
 8008786:	f04f 0050 	mov.w	r0, #80	; 0x50
 800878a:	f380 8811 	msr	BASEPRI, r0
 800878e:	f7fe ff7f 	bl	8007690 <vTaskSwitchContext>
 8008792:	f04f 0000 	mov.w	r0, #0
 8008796:	f380 8811 	msr	BASEPRI, r0
 800879a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800879e:	6819      	ldr	r1, [r3, #0]
 80087a0:	6808      	ldr	r0, [r1, #0]
 80087a2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80087a6:	f380 8809 	msr	PSP, r0
 80087aa:	f3bf 8f6f 	isb	sy
 80087ae:	4770      	bx	lr

080087b0 <pxCurrentTCBConst>:
 80087b0:	20000d64 	.word	0x20000d64
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80087b4:	bf00      	nop
 80087b6:	bf00      	nop

080087b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b082      	sub	sp, #8
 80087bc:	af00      	add	r7, sp, #0
	__asm volatile
 80087be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087c2:	f383 8811 	msr	BASEPRI, r3
 80087c6:	f3bf 8f6f 	isb	sy
 80087ca:	f3bf 8f4f 	dsb	sy
 80087ce:	607b      	str	r3, [r7, #4]
}
 80087d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80087d2:	f7fe fe9f 	bl	8007514 <xTaskIncrementTick>
 80087d6:	4603      	mov	r3, r0
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d003      	beq.n	80087e4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80087dc:	4b06      	ldr	r3, [pc, #24]	; (80087f8 <SysTick_Handler+0x40>)
 80087de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80087e2:	601a      	str	r2, [r3, #0]
 80087e4:	2300      	movs	r3, #0
 80087e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	f383 8811 	msr	BASEPRI, r3
}
 80087ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80087f0:	bf00      	nop
 80087f2:	3708      	adds	r7, #8
 80087f4:	46bd      	mov	sp, r7
 80087f6:	bd80      	pop	{r7, pc}
 80087f8:	e000ed04 	.word	0xe000ed04

080087fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80087fc:	b480      	push	{r7}
 80087fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008800:	4b0a      	ldr	r3, [pc, #40]	; (800882c <vPortSetupTimerInterrupt+0x30>)
 8008802:	2200      	movs	r2, #0
 8008804:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008806:	4b0a      	ldr	r3, [pc, #40]	; (8008830 <vPortSetupTimerInterrupt+0x34>)
 8008808:	2200      	movs	r2, #0
 800880a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800880c:	4b09      	ldr	r3, [pc, #36]	; (8008834 <vPortSetupTimerInterrupt+0x38>)
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4a09      	ldr	r2, [pc, #36]	; (8008838 <vPortSetupTimerInterrupt+0x3c>)
 8008812:	fba2 2303 	umull	r2, r3, r2, r3
 8008816:	099b      	lsrs	r3, r3, #6
 8008818:	4a08      	ldr	r2, [pc, #32]	; (800883c <vPortSetupTimerInterrupt+0x40>)
 800881a:	3b01      	subs	r3, #1
 800881c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800881e:	4b03      	ldr	r3, [pc, #12]	; (800882c <vPortSetupTimerInterrupt+0x30>)
 8008820:	2207      	movs	r2, #7
 8008822:	601a      	str	r2, [r3, #0]
}
 8008824:	bf00      	nop
 8008826:	46bd      	mov	sp, r7
 8008828:	bc80      	pop	{r7}
 800882a:	4770      	bx	lr
 800882c:	e000e010 	.word	0xe000e010
 8008830:	e000e018 	.word	0xe000e018
 8008834:	20000000 	.word	0x20000000
 8008838:	10624dd3 	.word	0x10624dd3
 800883c:	e000e014 	.word	0xe000e014

08008840 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008840:	b480      	push	{r7}
 8008842:	b085      	sub	sp, #20
 8008844:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008846:	f3ef 8305 	mrs	r3, IPSR
 800884a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	2b0f      	cmp	r3, #15
 8008850:	d914      	bls.n	800887c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008852:	4a16      	ldr	r2, [pc, #88]	; (80088ac <vPortValidateInterruptPriority+0x6c>)
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	4413      	add	r3, r2
 8008858:	781b      	ldrb	r3, [r3, #0]
 800885a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800885c:	4b14      	ldr	r3, [pc, #80]	; (80088b0 <vPortValidateInterruptPriority+0x70>)
 800885e:	781b      	ldrb	r3, [r3, #0]
 8008860:	7afa      	ldrb	r2, [r7, #11]
 8008862:	429a      	cmp	r2, r3
 8008864:	d20a      	bcs.n	800887c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8008866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800886a:	f383 8811 	msr	BASEPRI, r3
 800886e:	f3bf 8f6f 	isb	sy
 8008872:	f3bf 8f4f 	dsb	sy
 8008876:	607b      	str	r3, [r7, #4]
}
 8008878:	bf00      	nop
 800887a:	e7fe      	b.n	800887a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800887c:	4b0d      	ldr	r3, [pc, #52]	; (80088b4 <vPortValidateInterruptPriority+0x74>)
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008884:	4b0c      	ldr	r3, [pc, #48]	; (80088b8 <vPortValidateInterruptPriority+0x78>)
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	429a      	cmp	r2, r3
 800888a:	d90a      	bls.n	80088a2 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800888c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008890:	f383 8811 	msr	BASEPRI, r3
 8008894:	f3bf 8f6f 	isb	sy
 8008898:	f3bf 8f4f 	dsb	sy
 800889c:	603b      	str	r3, [r7, #0]
}
 800889e:	bf00      	nop
 80088a0:	e7fe      	b.n	80088a0 <vPortValidateInterruptPriority+0x60>
	}
 80088a2:	bf00      	nop
 80088a4:	3714      	adds	r7, #20
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bc80      	pop	{r7}
 80088aa:	4770      	bx	lr
 80088ac:	e000e3f0 	.word	0xe000e3f0
 80088b0:	20001390 	.word	0x20001390
 80088b4:	e000ed0c 	.word	0xe000ed0c
 80088b8:	20001394 	.word	0x20001394

080088bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b08a      	sub	sp, #40	; 0x28
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80088c4:	2300      	movs	r3, #0
 80088c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80088c8:	f7fe fd6a 	bl	80073a0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80088cc:	4b58      	ldr	r3, [pc, #352]	; (8008a30 <pvPortMalloc+0x174>)
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d101      	bne.n	80088d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80088d4:	f000 f910 	bl	8008af8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80088d8:	4b56      	ldr	r3, [pc, #344]	; (8008a34 <pvPortMalloc+0x178>)
 80088da:	681a      	ldr	r2, [r3, #0]
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	4013      	ands	r3, r2
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	f040 808e 	bne.w	8008a02 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d01d      	beq.n	8008928 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80088ec:	2208      	movs	r2, #8
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	4413      	add	r3, r2
 80088f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f003 0307 	and.w	r3, r3, #7
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d014      	beq.n	8008928 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	f023 0307 	bic.w	r3, r3, #7
 8008904:	3308      	adds	r3, #8
 8008906:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f003 0307 	and.w	r3, r3, #7
 800890e:	2b00      	cmp	r3, #0
 8008910:	d00a      	beq.n	8008928 <pvPortMalloc+0x6c>
	__asm volatile
 8008912:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008916:	f383 8811 	msr	BASEPRI, r3
 800891a:	f3bf 8f6f 	isb	sy
 800891e:	f3bf 8f4f 	dsb	sy
 8008922:	617b      	str	r3, [r7, #20]
}
 8008924:	bf00      	nop
 8008926:	e7fe      	b.n	8008926 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d069      	beq.n	8008a02 <pvPortMalloc+0x146>
 800892e:	4b42      	ldr	r3, [pc, #264]	; (8008a38 <pvPortMalloc+0x17c>)
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	687a      	ldr	r2, [r7, #4]
 8008934:	429a      	cmp	r2, r3
 8008936:	d864      	bhi.n	8008a02 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008938:	4b40      	ldr	r3, [pc, #256]	; (8008a3c <pvPortMalloc+0x180>)
 800893a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800893c:	4b3f      	ldr	r3, [pc, #252]	; (8008a3c <pvPortMalloc+0x180>)
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008942:	e004      	b.n	800894e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008946:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800894e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008950:	685b      	ldr	r3, [r3, #4]
 8008952:	687a      	ldr	r2, [r7, #4]
 8008954:	429a      	cmp	r2, r3
 8008956:	d903      	bls.n	8008960 <pvPortMalloc+0xa4>
 8008958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d1f1      	bne.n	8008944 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008960:	4b33      	ldr	r3, [pc, #204]	; (8008a30 <pvPortMalloc+0x174>)
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008966:	429a      	cmp	r2, r3
 8008968:	d04b      	beq.n	8008a02 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800896a:	6a3b      	ldr	r3, [r7, #32]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	2208      	movs	r2, #8
 8008970:	4413      	add	r3, r2
 8008972:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008976:	681a      	ldr	r2, [r3, #0]
 8008978:	6a3b      	ldr	r3, [r7, #32]
 800897a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800897c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800897e:	685a      	ldr	r2, [r3, #4]
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	1ad2      	subs	r2, r2, r3
 8008984:	2308      	movs	r3, #8
 8008986:	005b      	lsls	r3, r3, #1
 8008988:	429a      	cmp	r2, r3
 800898a:	d91f      	bls.n	80089cc <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800898c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	4413      	add	r3, r2
 8008992:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008994:	69bb      	ldr	r3, [r7, #24]
 8008996:	f003 0307 	and.w	r3, r3, #7
 800899a:	2b00      	cmp	r3, #0
 800899c:	d00a      	beq.n	80089b4 <pvPortMalloc+0xf8>
	__asm volatile
 800899e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089a2:	f383 8811 	msr	BASEPRI, r3
 80089a6:	f3bf 8f6f 	isb	sy
 80089aa:	f3bf 8f4f 	dsb	sy
 80089ae:	613b      	str	r3, [r7, #16]
}
 80089b0:	bf00      	nop
 80089b2:	e7fe      	b.n	80089b2 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80089b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089b6:	685a      	ldr	r2, [r3, #4]
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	1ad2      	subs	r2, r2, r3
 80089bc:	69bb      	ldr	r3, [r7, #24]
 80089be:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80089c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089c2:	687a      	ldr	r2, [r7, #4]
 80089c4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80089c6:	69b8      	ldr	r0, [r7, #24]
 80089c8:	f000 f8f8 	bl	8008bbc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80089cc:	4b1a      	ldr	r3, [pc, #104]	; (8008a38 <pvPortMalloc+0x17c>)
 80089ce:	681a      	ldr	r2, [r3, #0]
 80089d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	1ad3      	subs	r3, r2, r3
 80089d6:	4a18      	ldr	r2, [pc, #96]	; (8008a38 <pvPortMalloc+0x17c>)
 80089d8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80089da:	4b17      	ldr	r3, [pc, #92]	; (8008a38 <pvPortMalloc+0x17c>)
 80089dc:	681a      	ldr	r2, [r3, #0]
 80089de:	4b18      	ldr	r3, [pc, #96]	; (8008a40 <pvPortMalloc+0x184>)
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	429a      	cmp	r2, r3
 80089e4:	d203      	bcs.n	80089ee <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80089e6:	4b14      	ldr	r3, [pc, #80]	; (8008a38 <pvPortMalloc+0x17c>)
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4a15      	ldr	r2, [pc, #84]	; (8008a40 <pvPortMalloc+0x184>)
 80089ec:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80089ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089f0:	685a      	ldr	r2, [r3, #4]
 80089f2:	4b10      	ldr	r3, [pc, #64]	; (8008a34 <pvPortMalloc+0x178>)
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	431a      	orrs	r2, r3
 80089f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089fa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80089fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089fe:	2200      	movs	r2, #0
 8008a00:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008a02:	f7fe fcdb 	bl	80073bc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008a06:	69fb      	ldr	r3, [r7, #28]
 8008a08:	f003 0307 	and.w	r3, r3, #7
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d00a      	beq.n	8008a26 <pvPortMalloc+0x16a>
	__asm volatile
 8008a10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a14:	f383 8811 	msr	BASEPRI, r3
 8008a18:	f3bf 8f6f 	isb	sy
 8008a1c:	f3bf 8f4f 	dsb	sy
 8008a20:	60fb      	str	r3, [r7, #12]
}
 8008a22:	bf00      	nop
 8008a24:	e7fe      	b.n	8008a24 <pvPortMalloc+0x168>
	return pvReturn;
 8008a26:	69fb      	ldr	r3, [r7, #28]
}
 8008a28:	4618      	mov	r0, r3
 8008a2a:	3728      	adds	r7, #40	; 0x28
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	bd80      	pop	{r7, pc}
 8008a30:	20002728 	.word	0x20002728
 8008a34:	20002734 	.word	0x20002734
 8008a38:	2000272c 	.word	0x2000272c
 8008a3c:	20002720 	.word	0x20002720
 8008a40:	20002730 	.word	0x20002730

08008a44 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b086      	sub	sp, #24
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d048      	beq.n	8008ae8 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008a56:	2308      	movs	r3, #8
 8008a58:	425b      	negs	r3, r3
 8008a5a:	697a      	ldr	r2, [r7, #20]
 8008a5c:	4413      	add	r3, r2
 8008a5e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008a60:	697b      	ldr	r3, [r7, #20]
 8008a62:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008a64:	693b      	ldr	r3, [r7, #16]
 8008a66:	685a      	ldr	r2, [r3, #4]
 8008a68:	4b21      	ldr	r3, [pc, #132]	; (8008af0 <vPortFree+0xac>)
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	4013      	ands	r3, r2
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d10a      	bne.n	8008a88 <vPortFree+0x44>
	__asm volatile
 8008a72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a76:	f383 8811 	msr	BASEPRI, r3
 8008a7a:	f3bf 8f6f 	isb	sy
 8008a7e:	f3bf 8f4f 	dsb	sy
 8008a82:	60fb      	str	r3, [r7, #12]
}
 8008a84:	bf00      	nop
 8008a86:	e7fe      	b.n	8008a86 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008a88:	693b      	ldr	r3, [r7, #16]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d00a      	beq.n	8008aa6 <vPortFree+0x62>
	__asm volatile
 8008a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a94:	f383 8811 	msr	BASEPRI, r3
 8008a98:	f3bf 8f6f 	isb	sy
 8008a9c:	f3bf 8f4f 	dsb	sy
 8008aa0:	60bb      	str	r3, [r7, #8]
}
 8008aa2:	bf00      	nop
 8008aa4:	e7fe      	b.n	8008aa4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008aa6:	693b      	ldr	r3, [r7, #16]
 8008aa8:	685a      	ldr	r2, [r3, #4]
 8008aaa:	4b11      	ldr	r3, [pc, #68]	; (8008af0 <vPortFree+0xac>)
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	4013      	ands	r3, r2
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d019      	beq.n	8008ae8 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008ab4:	693b      	ldr	r3, [r7, #16]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d115      	bne.n	8008ae8 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008abc:	693b      	ldr	r3, [r7, #16]
 8008abe:	685a      	ldr	r2, [r3, #4]
 8008ac0:	4b0b      	ldr	r3, [pc, #44]	; (8008af0 <vPortFree+0xac>)
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	43db      	mvns	r3, r3
 8008ac6:	401a      	ands	r2, r3
 8008ac8:	693b      	ldr	r3, [r7, #16]
 8008aca:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008acc:	f7fe fc68 	bl	80073a0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008ad0:	693b      	ldr	r3, [r7, #16]
 8008ad2:	685a      	ldr	r2, [r3, #4]
 8008ad4:	4b07      	ldr	r3, [pc, #28]	; (8008af4 <vPortFree+0xb0>)
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	4413      	add	r3, r2
 8008ada:	4a06      	ldr	r2, [pc, #24]	; (8008af4 <vPortFree+0xb0>)
 8008adc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008ade:	6938      	ldr	r0, [r7, #16]
 8008ae0:	f000 f86c 	bl	8008bbc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008ae4:	f7fe fc6a 	bl	80073bc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008ae8:	bf00      	nop
 8008aea:	3718      	adds	r7, #24
 8008aec:	46bd      	mov	sp, r7
 8008aee:	bd80      	pop	{r7, pc}
 8008af0:	20002734 	.word	0x20002734
 8008af4:	2000272c 	.word	0x2000272c

08008af8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008af8:	b480      	push	{r7}
 8008afa:	b085      	sub	sp, #20
 8008afc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008afe:	f241 3388 	movw	r3, #5000	; 0x1388
 8008b02:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008b04:	4b27      	ldr	r3, [pc, #156]	; (8008ba4 <prvHeapInit+0xac>)
 8008b06:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	f003 0307 	and.w	r3, r3, #7
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d00c      	beq.n	8008b2c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	3307      	adds	r3, #7
 8008b16:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	f023 0307 	bic.w	r3, r3, #7
 8008b1e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008b20:	68ba      	ldr	r2, [r7, #8]
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	1ad3      	subs	r3, r2, r3
 8008b26:	4a1f      	ldr	r2, [pc, #124]	; (8008ba4 <prvHeapInit+0xac>)
 8008b28:	4413      	add	r3, r2
 8008b2a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008b30:	4a1d      	ldr	r2, [pc, #116]	; (8008ba8 <prvHeapInit+0xb0>)
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008b36:	4b1c      	ldr	r3, [pc, #112]	; (8008ba8 <prvHeapInit+0xb0>)
 8008b38:	2200      	movs	r2, #0
 8008b3a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	68ba      	ldr	r2, [r7, #8]
 8008b40:	4413      	add	r3, r2
 8008b42:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008b44:	2208      	movs	r2, #8
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	1a9b      	subs	r3, r3, r2
 8008b4a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	f023 0307 	bic.w	r3, r3, #7
 8008b52:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	4a15      	ldr	r2, [pc, #84]	; (8008bac <prvHeapInit+0xb4>)
 8008b58:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008b5a:	4b14      	ldr	r3, [pc, #80]	; (8008bac <prvHeapInit+0xb4>)
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008b62:	4b12      	ldr	r3, [pc, #72]	; (8008bac <prvHeapInit+0xb4>)
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	2200      	movs	r2, #0
 8008b68:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	68fa      	ldr	r2, [r7, #12]
 8008b72:	1ad2      	subs	r2, r2, r3
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008b78:	4b0c      	ldr	r3, [pc, #48]	; (8008bac <prvHeapInit+0xb4>)
 8008b7a:	681a      	ldr	r2, [r3, #0]
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	685b      	ldr	r3, [r3, #4]
 8008b84:	4a0a      	ldr	r2, [pc, #40]	; (8008bb0 <prvHeapInit+0xb8>)
 8008b86:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008b88:	683b      	ldr	r3, [r7, #0]
 8008b8a:	685b      	ldr	r3, [r3, #4]
 8008b8c:	4a09      	ldr	r2, [pc, #36]	; (8008bb4 <prvHeapInit+0xbc>)
 8008b8e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008b90:	4b09      	ldr	r3, [pc, #36]	; (8008bb8 <prvHeapInit+0xc0>)
 8008b92:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008b96:	601a      	str	r2, [r3, #0]
}
 8008b98:	bf00      	nop
 8008b9a:	3714      	adds	r7, #20
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	bc80      	pop	{r7}
 8008ba0:	4770      	bx	lr
 8008ba2:	bf00      	nop
 8008ba4:	20001398 	.word	0x20001398
 8008ba8:	20002720 	.word	0x20002720
 8008bac:	20002728 	.word	0x20002728
 8008bb0:	20002730 	.word	0x20002730
 8008bb4:	2000272c 	.word	0x2000272c
 8008bb8:	20002734 	.word	0x20002734

08008bbc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	b085      	sub	sp, #20
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008bc4:	4b27      	ldr	r3, [pc, #156]	; (8008c64 <prvInsertBlockIntoFreeList+0xa8>)
 8008bc6:	60fb      	str	r3, [r7, #12]
 8008bc8:	e002      	b.n	8008bd0 <prvInsertBlockIntoFreeList+0x14>
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	60fb      	str	r3, [r7, #12]
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	687a      	ldr	r2, [r7, #4]
 8008bd6:	429a      	cmp	r2, r3
 8008bd8:	d8f7      	bhi.n	8008bca <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	685b      	ldr	r3, [r3, #4]
 8008be2:	68ba      	ldr	r2, [r7, #8]
 8008be4:	4413      	add	r3, r2
 8008be6:	687a      	ldr	r2, [r7, #4]
 8008be8:	429a      	cmp	r2, r3
 8008bea:	d108      	bne.n	8008bfe <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	685a      	ldr	r2, [r3, #4]
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	685b      	ldr	r3, [r3, #4]
 8008bf4:	441a      	add	r2, r3
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	685b      	ldr	r3, [r3, #4]
 8008c06:	68ba      	ldr	r2, [r7, #8]
 8008c08:	441a      	add	r2, r3
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	429a      	cmp	r2, r3
 8008c10:	d118      	bne.n	8008c44 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	681a      	ldr	r2, [r3, #0]
 8008c16:	4b14      	ldr	r3, [pc, #80]	; (8008c68 <prvInsertBlockIntoFreeList+0xac>)
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	429a      	cmp	r2, r3
 8008c1c:	d00d      	beq.n	8008c3a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	685a      	ldr	r2, [r3, #4]
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	685b      	ldr	r3, [r3, #4]
 8008c28:	441a      	add	r2, r3
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	681a      	ldr	r2, [r3, #0]
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	601a      	str	r2, [r3, #0]
 8008c38:	e008      	b.n	8008c4c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008c3a:	4b0b      	ldr	r3, [pc, #44]	; (8008c68 <prvInsertBlockIntoFreeList+0xac>)
 8008c3c:	681a      	ldr	r2, [r3, #0]
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	601a      	str	r2, [r3, #0]
 8008c42:	e003      	b.n	8008c4c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	681a      	ldr	r2, [r3, #0]
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008c4c:	68fa      	ldr	r2, [r7, #12]
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	429a      	cmp	r2, r3
 8008c52:	d002      	beq.n	8008c5a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	687a      	ldr	r2, [r7, #4]
 8008c58:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008c5a:	bf00      	nop
 8008c5c:	3714      	adds	r7, #20
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	bc80      	pop	{r7}
 8008c62:	4770      	bx	lr
 8008c64:	20002720 	.word	0x20002720
 8008c68:	20002728 	.word	0x20002728

08008c6c <__errno>:
 8008c6c:	4b01      	ldr	r3, [pc, #4]	; (8008c74 <__errno+0x8>)
 8008c6e:	6818      	ldr	r0, [r3, #0]
 8008c70:	4770      	bx	lr
 8008c72:	bf00      	nop
 8008c74:	200000b4 	.word	0x200000b4

08008c78 <std>:
 8008c78:	2300      	movs	r3, #0
 8008c7a:	b510      	push	{r4, lr}
 8008c7c:	4604      	mov	r4, r0
 8008c7e:	e9c0 3300 	strd	r3, r3, [r0]
 8008c82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c86:	6083      	str	r3, [r0, #8]
 8008c88:	8181      	strh	r1, [r0, #12]
 8008c8a:	6643      	str	r3, [r0, #100]	; 0x64
 8008c8c:	81c2      	strh	r2, [r0, #14]
 8008c8e:	6183      	str	r3, [r0, #24]
 8008c90:	4619      	mov	r1, r3
 8008c92:	2208      	movs	r2, #8
 8008c94:	305c      	adds	r0, #92	; 0x5c
 8008c96:	f000 f91a 	bl	8008ece <memset>
 8008c9a:	4b05      	ldr	r3, [pc, #20]	; (8008cb0 <std+0x38>)
 8008c9c:	6224      	str	r4, [r4, #32]
 8008c9e:	6263      	str	r3, [r4, #36]	; 0x24
 8008ca0:	4b04      	ldr	r3, [pc, #16]	; (8008cb4 <std+0x3c>)
 8008ca2:	62a3      	str	r3, [r4, #40]	; 0x28
 8008ca4:	4b04      	ldr	r3, [pc, #16]	; (8008cb8 <std+0x40>)
 8008ca6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008ca8:	4b04      	ldr	r3, [pc, #16]	; (8008cbc <std+0x44>)
 8008caa:	6323      	str	r3, [r4, #48]	; 0x30
 8008cac:	bd10      	pop	{r4, pc}
 8008cae:	bf00      	nop
 8008cb0:	08009f65 	.word	0x08009f65
 8008cb4:	08009f87 	.word	0x08009f87
 8008cb8:	08009fbf 	.word	0x08009fbf
 8008cbc:	08009fe3 	.word	0x08009fe3

08008cc0 <_cleanup_r>:
 8008cc0:	4901      	ldr	r1, [pc, #4]	; (8008cc8 <_cleanup_r+0x8>)
 8008cc2:	f000 b8af 	b.w	8008e24 <_fwalk_reent>
 8008cc6:	bf00      	nop
 8008cc8:	0800bcf1 	.word	0x0800bcf1

08008ccc <__sfmoreglue>:
 8008ccc:	2268      	movs	r2, #104	; 0x68
 8008cce:	b570      	push	{r4, r5, r6, lr}
 8008cd0:	1e4d      	subs	r5, r1, #1
 8008cd2:	4355      	muls	r5, r2
 8008cd4:	460e      	mov	r6, r1
 8008cd6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008cda:	f000 f921 	bl	8008f20 <_malloc_r>
 8008cde:	4604      	mov	r4, r0
 8008ce0:	b140      	cbz	r0, 8008cf4 <__sfmoreglue+0x28>
 8008ce2:	2100      	movs	r1, #0
 8008ce4:	e9c0 1600 	strd	r1, r6, [r0]
 8008ce8:	300c      	adds	r0, #12
 8008cea:	60a0      	str	r0, [r4, #8]
 8008cec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008cf0:	f000 f8ed 	bl	8008ece <memset>
 8008cf4:	4620      	mov	r0, r4
 8008cf6:	bd70      	pop	{r4, r5, r6, pc}

08008cf8 <__sfp_lock_acquire>:
 8008cf8:	4801      	ldr	r0, [pc, #4]	; (8008d00 <__sfp_lock_acquire+0x8>)
 8008cfa:	f000 b8d8 	b.w	8008eae <__retarget_lock_acquire_recursive>
 8008cfe:	bf00      	nop
 8008d00:	20002739 	.word	0x20002739

08008d04 <__sfp_lock_release>:
 8008d04:	4801      	ldr	r0, [pc, #4]	; (8008d0c <__sfp_lock_release+0x8>)
 8008d06:	f000 b8d3 	b.w	8008eb0 <__retarget_lock_release_recursive>
 8008d0a:	bf00      	nop
 8008d0c:	20002739 	.word	0x20002739

08008d10 <__sinit_lock_acquire>:
 8008d10:	4801      	ldr	r0, [pc, #4]	; (8008d18 <__sinit_lock_acquire+0x8>)
 8008d12:	f000 b8cc 	b.w	8008eae <__retarget_lock_acquire_recursive>
 8008d16:	bf00      	nop
 8008d18:	2000273a 	.word	0x2000273a

08008d1c <__sinit_lock_release>:
 8008d1c:	4801      	ldr	r0, [pc, #4]	; (8008d24 <__sinit_lock_release+0x8>)
 8008d1e:	f000 b8c7 	b.w	8008eb0 <__retarget_lock_release_recursive>
 8008d22:	bf00      	nop
 8008d24:	2000273a 	.word	0x2000273a

08008d28 <__sinit>:
 8008d28:	b510      	push	{r4, lr}
 8008d2a:	4604      	mov	r4, r0
 8008d2c:	f7ff fff0 	bl	8008d10 <__sinit_lock_acquire>
 8008d30:	69a3      	ldr	r3, [r4, #24]
 8008d32:	b11b      	cbz	r3, 8008d3c <__sinit+0x14>
 8008d34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d38:	f7ff bff0 	b.w	8008d1c <__sinit_lock_release>
 8008d3c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008d40:	6523      	str	r3, [r4, #80]	; 0x50
 8008d42:	4b13      	ldr	r3, [pc, #76]	; (8008d90 <__sinit+0x68>)
 8008d44:	4a13      	ldr	r2, [pc, #76]	; (8008d94 <__sinit+0x6c>)
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	62a2      	str	r2, [r4, #40]	; 0x28
 8008d4a:	42a3      	cmp	r3, r4
 8008d4c:	bf08      	it	eq
 8008d4e:	2301      	moveq	r3, #1
 8008d50:	4620      	mov	r0, r4
 8008d52:	bf08      	it	eq
 8008d54:	61a3      	streq	r3, [r4, #24]
 8008d56:	f000 f81f 	bl	8008d98 <__sfp>
 8008d5a:	6060      	str	r0, [r4, #4]
 8008d5c:	4620      	mov	r0, r4
 8008d5e:	f000 f81b 	bl	8008d98 <__sfp>
 8008d62:	60a0      	str	r0, [r4, #8]
 8008d64:	4620      	mov	r0, r4
 8008d66:	f000 f817 	bl	8008d98 <__sfp>
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	2104      	movs	r1, #4
 8008d6e:	60e0      	str	r0, [r4, #12]
 8008d70:	6860      	ldr	r0, [r4, #4]
 8008d72:	f7ff ff81 	bl	8008c78 <std>
 8008d76:	2201      	movs	r2, #1
 8008d78:	2109      	movs	r1, #9
 8008d7a:	68a0      	ldr	r0, [r4, #8]
 8008d7c:	f7ff ff7c 	bl	8008c78 <std>
 8008d80:	2202      	movs	r2, #2
 8008d82:	2112      	movs	r1, #18
 8008d84:	68e0      	ldr	r0, [r4, #12]
 8008d86:	f7ff ff77 	bl	8008c78 <std>
 8008d8a:	2301      	movs	r3, #1
 8008d8c:	61a3      	str	r3, [r4, #24]
 8008d8e:	e7d1      	b.n	8008d34 <__sinit+0xc>
 8008d90:	0800e5b4 	.word	0x0800e5b4
 8008d94:	08008cc1 	.word	0x08008cc1

08008d98 <__sfp>:
 8008d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d9a:	4607      	mov	r7, r0
 8008d9c:	f7ff ffac 	bl	8008cf8 <__sfp_lock_acquire>
 8008da0:	4b1e      	ldr	r3, [pc, #120]	; (8008e1c <__sfp+0x84>)
 8008da2:	681e      	ldr	r6, [r3, #0]
 8008da4:	69b3      	ldr	r3, [r6, #24]
 8008da6:	b913      	cbnz	r3, 8008dae <__sfp+0x16>
 8008da8:	4630      	mov	r0, r6
 8008daa:	f7ff ffbd 	bl	8008d28 <__sinit>
 8008dae:	3648      	adds	r6, #72	; 0x48
 8008db0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008db4:	3b01      	subs	r3, #1
 8008db6:	d503      	bpl.n	8008dc0 <__sfp+0x28>
 8008db8:	6833      	ldr	r3, [r6, #0]
 8008dba:	b30b      	cbz	r3, 8008e00 <__sfp+0x68>
 8008dbc:	6836      	ldr	r6, [r6, #0]
 8008dbe:	e7f7      	b.n	8008db0 <__sfp+0x18>
 8008dc0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008dc4:	b9d5      	cbnz	r5, 8008dfc <__sfp+0x64>
 8008dc6:	4b16      	ldr	r3, [pc, #88]	; (8008e20 <__sfp+0x88>)
 8008dc8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008dcc:	60e3      	str	r3, [r4, #12]
 8008dce:	6665      	str	r5, [r4, #100]	; 0x64
 8008dd0:	f000 f86c 	bl	8008eac <__retarget_lock_init_recursive>
 8008dd4:	f7ff ff96 	bl	8008d04 <__sfp_lock_release>
 8008dd8:	2208      	movs	r2, #8
 8008dda:	4629      	mov	r1, r5
 8008ddc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008de0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008de4:	6025      	str	r5, [r4, #0]
 8008de6:	61a5      	str	r5, [r4, #24]
 8008de8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008dec:	f000 f86f 	bl	8008ece <memset>
 8008df0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008df4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008df8:	4620      	mov	r0, r4
 8008dfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008dfc:	3468      	adds	r4, #104	; 0x68
 8008dfe:	e7d9      	b.n	8008db4 <__sfp+0x1c>
 8008e00:	2104      	movs	r1, #4
 8008e02:	4638      	mov	r0, r7
 8008e04:	f7ff ff62 	bl	8008ccc <__sfmoreglue>
 8008e08:	4604      	mov	r4, r0
 8008e0a:	6030      	str	r0, [r6, #0]
 8008e0c:	2800      	cmp	r0, #0
 8008e0e:	d1d5      	bne.n	8008dbc <__sfp+0x24>
 8008e10:	f7ff ff78 	bl	8008d04 <__sfp_lock_release>
 8008e14:	230c      	movs	r3, #12
 8008e16:	603b      	str	r3, [r7, #0]
 8008e18:	e7ee      	b.n	8008df8 <__sfp+0x60>
 8008e1a:	bf00      	nop
 8008e1c:	0800e5b4 	.word	0x0800e5b4
 8008e20:	ffff0001 	.word	0xffff0001

08008e24 <_fwalk_reent>:
 8008e24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e28:	4606      	mov	r6, r0
 8008e2a:	4688      	mov	r8, r1
 8008e2c:	2700      	movs	r7, #0
 8008e2e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008e32:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008e36:	f1b9 0901 	subs.w	r9, r9, #1
 8008e3a:	d505      	bpl.n	8008e48 <_fwalk_reent+0x24>
 8008e3c:	6824      	ldr	r4, [r4, #0]
 8008e3e:	2c00      	cmp	r4, #0
 8008e40:	d1f7      	bne.n	8008e32 <_fwalk_reent+0xe>
 8008e42:	4638      	mov	r0, r7
 8008e44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e48:	89ab      	ldrh	r3, [r5, #12]
 8008e4a:	2b01      	cmp	r3, #1
 8008e4c:	d907      	bls.n	8008e5e <_fwalk_reent+0x3a>
 8008e4e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008e52:	3301      	adds	r3, #1
 8008e54:	d003      	beq.n	8008e5e <_fwalk_reent+0x3a>
 8008e56:	4629      	mov	r1, r5
 8008e58:	4630      	mov	r0, r6
 8008e5a:	47c0      	blx	r8
 8008e5c:	4307      	orrs	r7, r0
 8008e5e:	3568      	adds	r5, #104	; 0x68
 8008e60:	e7e9      	b.n	8008e36 <_fwalk_reent+0x12>
	...

08008e64 <__libc_init_array>:
 8008e64:	b570      	push	{r4, r5, r6, lr}
 8008e66:	2600      	movs	r6, #0
 8008e68:	4d0c      	ldr	r5, [pc, #48]	; (8008e9c <__libc_init_array+0x38>)
 8008e6a:	4c0d      	ldr	r4, [pc, #52]	; (8008ea0 <__libc_init_array+0x3c>)
 8008e6c:	1b64      	subs	r4, r4, r5
 8008e6e:	10a4      	asrs	r4, r4, #2
 8008e70:	42a6      	cmp	r6, r4
 8008e72:	d109      	bne.n	8008e88 <__libc_init_array+0x24>
 8008e74:	f004 fcc6 	bl	800d804 <_init>
 8008e78:	2600      	movs	r6, #0
 8008e7a:	4d0a      	ldr	r5, [pc, #40]	; (8008ea4 <__libc_init_array+0x40>)
 8008e7c:	4c0a      	ldr	r4, [pc, #40]	; (8008ea8 <__libc_init_array+0x44>)
 8008e7e:	1b64      	subs	r4, r4, r5
 8008e80:	10a4      	asrs	r4, r4, #2
 8008e82:	42a6      	cmp	r6, r4
 8008e84:	d105      	bne.n	8008e92 <__libc_init_array+0x2e>
 8008e86:	bd70      	pop	{r4, r5, r6, pc}
 8008e88:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e8c:	4798      	blx	r3
 8008e8e:	3601      	adds	r6, #1
 8008e90:	e7ee      	b.n	8008e70 <__libc_init_array+0xc>
 8008e92:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e96:	4798      	blx	r3
 8008e98:	3601      	adds	r6, #1
 8008e9a:	e7f2      	b.n	8008e82 <__libc_init_array+0x1e>
 8008e9c:	0800e9fc 	.word	0x0800e9fc
 8008ea0:	0800e9fc 	.word	0x0800e9fc
 8008ea4:	0800e9fc 	.word	0x0800e9fc
 8008ea8:	0800ea00 	.word	0x0800ea00

08008eac <__retarget_lock_init_recursive>:
 8008eac:	4770      	bx	lr

08008eae <__retarget_lock_acquire_recursive>:
 8008eae:	4770      	bx	lr

08008eb0 <__retarget_lock_release_recursive>:
 8008eb0:	4770      	bx	lr

08008eb2 <memcpy>:
 8008eb2:	440a      	add	r2, r1
 8008eb4:	4291      	cmp	r1, r2
 8008eb6:	f100 33ff 	add.w	r3, r0, #4294967295
 8008eba:	d100      	bne.n	8008ebe <memcpy+0xc>
 8008ebc:	4770      	bx	lr
 8008ebe:	b510      	push	{r4, lr}
 8008ec0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ec4:	4291      	cmp	r1, r2
 8008ec6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008eca:	d1f9      	bne.n	8008ec0 <memcpy+0xe>
 8008ecc:	bd10      	pop	{r4, pc}

08008ece <memset>:
 8008ece:	4603      	mov	r3, r0
 8008ed0:	4402      	add	r2, r0
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	d100      	bne.n	8008ed8 <memset+0xa>
 8008ed6:	4770      	bx	lr
 8008ed8:	f803 1b01 	strb.w	r1, [r3], #1
 8008edc:	e7f9      	b.n	8008ed2 <memset+0x4>
	...

08008ee0 <sbrk_aligned>:
 8008ee0:	b570      	push	{r4, r5, r6, lr}
 8008ee2:	4e0e      	ldr	r6, [pc, #56]	; (8008f1c <sbrk_aligned+0x3c>)
 8008ee4:	460c      	mov	r4, r1
 8008ee6:	6831      	ldr	r1, [r6, #0]
 8008ee8:	4605      	mov	r5, r0
 8008eea:	b911      	cbnz	r1, 8008ef2 <sbrk_aligned+0x12>
 8008eec:	f001 f806 	bl	8009efc <_sbrk_r>
 8008ef0:	6030      	str	r0, [r6, #0]
 8008ef2:	4621      	mov	r1, r4
 8008ef4:	4628      	mov	r0, r5
 8008ef6:	f001 f801 	bl	8009efc <_sbrk_r>
 8008efa:	1c43      	adds	r3, r0, #1
 8008efc:	d00a      	beq.n	8008f14 <sbrk_aligned+0x34>
 8008efe:	1cc4      	adds	r4, r0, #3
 8008f00:	f024 0403 	bic.w	r4, r4, #3
 8008f04:	42a0      	cmp	r0, r4
 8008f06:	d007      	beq.n	8008f18 <sbrk_aligned+0x38>
 8008f08:	1a21      	subs	r1, r4, r0
 8008f0a:	4628      	mov	r0, r5
 8008f0c:	f000 fff6 	bl	8009efc <_sbrk_r>
 8008f10:	3001      	adds	r0, #1
 8008f12:	d101      	bne.n	8008f18 <sbrk_aligned+0x38>
 8008f14:	f04f 34ff 	mov.w	r4, #4294967295
 8008f18:	4620      	mov	r0, r4
 8008f1a:	bd70      	pop	{r4, r5, r6, pc}
 8008f1c:	20002740 	.word	0x20002740

08008f20 <_malloc_r>:
 8008f20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f24:	1ccd      	adds	r5, r1, #3
 8008f26:	f025 0503 	bic.w	r5, r5, #3
 8008f2a:	3508      	adds	r5, #8
 8008f2c:	2d0c      	cmp	r5, #12
 8008f2e:	bf38      	it	cc
 8008f30:	250c      	movcc	r5, #12
 8008f32:	2d00      	cmp	r5, #0
 8008f34:	4607      	mov	r7, r0
 8008f36:	db01      	blt.n	8008f3c <_malloc_r+0x1c>
 8008f38:	42a9      	cmp	r1, r5
 8008f3a:	d905      	bls.n	8008f48 <_malloc_r+0x28>
 8008f3c:	230c      	movs	r3, #12
 8008f3e:	2600      	movs	r6, #0
 8008f40:	603b      	str	r3, [r7, #0]
 8008f42:	4630      	mov	r0, r6
 8008f44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f48:	4e2e      	ldr	r6, [pc, #184]	; (8009004 <_malloc_r+0xe4>)
 8008f4a:	f003 fb17 	bl	800c57c <__malloc_lock>
 8008f4e:	6833      	ldr	r3, [r6, #0]
 8008f50:	461c      	mov	r4, r3
 8008f52:	bb34      	cbnz	r4, 8008fa2 <_malloc_r+0x82>
 8008f54:	4629      	mov	r1, r5
 8008f56:	4638      	mov	r0, r7
 8008f58:	f7ff ffc2 	bl	8008ee0 <sbrk_aligned>
 8008f5c:	1c43      	adds	r3, r0, #1
 8008f5e:	4604      	mov	r4, r0
 8008f60:	d14d      	bne.n	8008ffe <_malloc_r+0xde>
 8008f62:	6834      	ldr	r4, [r6, #0]
 8008f64:	4626      	mov	r6, r4
 8008f66:	2e00      	cmp	r6, #0
 8008f68:	d140      	bne.n	8008fec <_malloc_r+0xcc>
 8008f6a:	6823      	ldr	r3, [r4, #0]
 8008f6c:	4631      	mov	r1, r6
 8008f6e:	4638      	mov	r0, r7
 8008f70:	eb04 0803 	add.w	r8, r4, r3
 8008f74:	f000 ffc2 	bl	8009efc <_sbrk_r>
 8008f78:	4580      	cmp	r8, r0
 8008f7a:	d13a      	bne.n	8008ff2 <_malloc_r+0xd2>
 8008f7c:	6821      	ldr	r1, [r4, #0]
 8008f7e:	3503      	adds	r5, #3
 8008f80:	1a6d      	subs	r5, r5, r1
 8008f82:	f025 0503 	bic.w	r5, r5, #3
 8008f86:	3508      	adds	r5, #8
 8008f88:	2d0c      	cmp	r5, #12
 8008f8a:	bf38      	it	cc
 8008f8c:	250c      	movcc	r5, #12
 8008f8e:	4638      	mov	r0, r7
 8008f90:	4629      	mov	r1, r5
 8008f92:	f7ff ffa5 	bl	8008ee0 <sbrk_aligned>
 8008f96:	3001      	adds	r0, #1
 8008f98:	d02b      	beq.n	8008ff2 <_malloc_r+0xd2>
 8008f9a:	6823      	ldr	r3, [r4, #0]
 8008f9c:	442b      	add	r3, r5
 8008f9e:	6023      	str	r3, [r4, #0]
 8008fa0:	e00e      	b.n	8008fc0 <_malloc_r+0xa0>
 8008fa2:	6822      	ldr	r2, [r4, #0]
 8008fa4:	1b52      	subs	r2, r2, r5
 8008fa6:	d41e      	bmi.n	8008fe6 <_malloc_r+0xc6>
 8008fa8:	2a0b      	cmp	r2, #11
 8008faa:	d916      	bls.n	8008fda <_malloc_r+0xba>
 8008fac:	1961      	adds	r1, r4, r5
 8008fae:	42a3      	cmp	r3, r4
 8008fb0:	6025      	str	r5, [r4, #0]
 8008fb2:	bf18      	it	ne
 8008fb4:	6059      	strne	r1, [r3, #4]
 8008fb6:	6863      	ldr	r3, [r4, #4]
 8008fb8:	bf08      	it	eq
 8008fba:	6031      	streq	r1, [r6, #0]
 8008fbc:	5162      	str	r2, [r4, r5]
 8008fbe:	604b      	str	r3, [r1, #4]
 8008fc0:	4638      	mov	r0, r7
 8008fc2:	f104 060b 	add.w	r6, r4, #11
 8008fc6:	f003 fadf 	bl	800c588 <__malloc_unlock>
 8008fca:	f026 0607 	bic.w	r6, r6, #7
 8008fce:	1d23      	adds	r3, r4, #4
 8008fd0:	1af2      	subs	r2, r6, r3
 8008fd2:	d0b6      	beq.n	8008f42 <_malloc_r+0x22>
 8008fd4:	1b9b      	subs	r3, r3, r6
 8008fd6:	50a3      	str	r3, [r4, r2]
 8008fd8:	e7b3      	b.n	8008f42 <_malloc_r+0x22>
 8008fda:	6862      	ldr	r2, [r4, #4]
 8008fdc:	42a3      	cmp	r3, r4
 8008fde:	bf0c      	ite	eq
 8008fe0:	6032      	streq	r2, [r6, #0]
 8008fe2:	605a      	strne	r2, [r3, #4]
 8008fe4:	e7ec      	b.n	8008fc0 <_malloc_r+0xa0>
 8008fe6:	4623      	mov	r3, r4
 8008fe8:	6864      	ldr	r4, [r4, #4]
 8008fea:	e7b2      	b.n	8008f52 <_malloc_r+0x32>
 8008fec:	4634      	mov	r4, r6
 8008fee:	6876      	ldr	r6, [r6, #4]
 8008ff0:	e7b9      	b.n	8008f66 <_malloc_r+0x46>
 8008ff2:	230c      	movs	r3, #12
 8008ff4:	4638      	mov	r0, r7
 8008ff6:	603b      	str	r3, [r7, #0]
 8008ff8:	f003 fac6 	bl	800c588 <__malloc_unlock>
 8008ffc:	e7a1      	b.n	8008f42 <_malloc_r+0x22>
 8008ffe:	6025      	str	r5, [r4, #0]
 8009000:	e7de      	b.n	8008fc0 <_malloc_r+0xa0>
 8009002:	bf00      	nop
 8009004:	2000273c 	.word	0x2000273c

08009008 <__cvt>:
 8009008:	2b00      	cmp	r3, #0
 800900a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800900e:	461f      	mov	r7, r3
 8009010:	bfbb      	ittet	lt
 8009012:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8009016:	461f      	movlt	r7, r3
 8009018:	2300      	movge	r3, #0
 800901a:	232d      	movlt	r3, #45	; 0x2d
 800901c:	b088      	sub	sp, #32
 800901e:	4614      	mov	r4, r2
 8009020:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009022:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8009024:	7013      	strb	r3, [r2, #0]
 8009026:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009028:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800902c:	f023 0820 	bic.w	r8, r3, #32
 8009030:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009034:	d005      	beq.n	8009042 <__cvt+0x3a>
 8009036:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800903a:	d100      	bne.n	800903e <__cvt+0x36>
 800903c:	3501      	adds	r5, #1
 800903e:	2302      	movs	r3, #2
 8009040:	e000      	b.n	8009044 <__cvt+0x3c>
 8009042:	2303      	movs	r3, #3
 8009044:	aa07      	add	r2, sp, #28
 8009046:	9204      	str	r2, [sp, #16]
 8009048:	aa06      	add	r2, sp, #24
 800904a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800904e:	e9cd 3500 	strd	r3, r5, [sp]
 8009052:	4622      	mov	r2, r4
 8009054:	463b      	mov	r3, r7
 8009056:	f001 ffdb 	bl	800b010 <_dtoa_r>
 800905a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800905e:	4606      	mov	r6, r0
 8009060:	d102      	bne.n	8009068 <__cvt+0x60>
 8009062:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009064:	07db      	lsls	r3, r3, #31
 8009066:	d522      	bpl.n	80090ae <__cvt+0xa6>
 8009068:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800906c:	eb06 0905 	add.w	r9, r6, r5
 8009070:	d110      	bne.n	8009094 <__cvt+0x8c>
 8009072:	7833      	ldrb	r3, [r6, #0]
 8009074:	2b30      	cmp	r3, #48	; 0x30
 8009076:	d10a      	bne.n	800908e <__cvt+0x86>
 8009078:	2200      	movs	r2, #0
 800907a:	2300      	movs	r3, #0
 800907c:	4620      	mov	r0, r4
 800907e:	4639      	mov	r1, r7
 8009080:	f7f7 fc92 	bl	80009a8 <__aeabi_dcmpeq>
 8009084:	b918      	cbnz	r0, 800908e <__cvt+0x86>
 8009086:	f1c5 0501 	rsb	r5, r5, #1
 800908a:	f8ca 5000 	str.w	r5, [sl]
 800908e:	f8da 3000 	ldr.w	r3, [sl]
 8009092:	4499      	add	r9, r3
 8009094:	2200      	movs	r2, #0
 8009096:	2300      	movs	r3, #0
 8009098:	4620      	mov	r0, r4
 800909a:	4639      	mov	r1, r7
 800909c:	f7f7 fc84 	bl	80009a8 <__aeabi_dcmpeq>
 80090a0:	b108      	cbz	r0, 80090a6 <__cvt+0x9e>
 80090a2:	f8cd 901c 	str.w	r9, [sp, #28]
 80090a6:	2230      	movs	r2, #48	; 0x30
 80090a8:	9b07      	ldr	r3, [sp, #28]
 80090aa:	454b      	cmp	r3, r9
 80090ac:	d307      	bcc.n	80090be <__cvt+0xb6>
 80090ae:	4630      	mov	r0, r6
 80090b0:	9b07      	ldr	r3, [sp, #28]
 80090b2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80090b4:	1b9b      	subs	r3, r3, r6
 80090b6:	6013      	str	r3, [r2, #0]
 80090b8:	b008      	add	sp, #32
 80090ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090be:	1c59      	adds	r1, r3, #1
 80090c0:	9107      	str	r1, [sp, #28]
 80090c2:	701a      	strb	r2, [r3, #0]
 80090c4:	e7f0      	b.n	80090a8 <__cvt+0xa0>

080090c6 <__exponent>:
 80090c6:	4603      	mov	r3, r0
 80090c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80090ca:	2900      	cmp	r1, #0
 80090cc:	f803 2b02 	strb.w	r2, [r3], #2
 80090d0:	bfb6      	itet	lt
 80090d2:	222d      	movlt	r2, #45	; 0x2d
 80090d4:	222b      	movge	r2, #43	; 0x2b
 80090d6:	4249      	neglt	r1, r1
 80090d8:	2909      	cmp	r1, #9
 80090da:	7042      	strb	r2, [r0, #1]
 80090dc:	dd2b      	ble.n	8009136 <__exponent+0x70>
 80090de:	f10d 0407 	add.w	r4, sp, #7
 80090e2:	46a4      	mov	ip, r4
 80090e4:	270a      	movs	r7, #10
 80090e6:	fb91 f6f7 	sdiv	r6, r1, r7
 80090ea:	460a      	mov	r2, r1
 80090ec:	46a6      	mov	lr, r4
 80090ee:	fb07 1516 	mls	r5, r7, r6, r1
 80090f2:	2a63      	cmp	r2, #99	; 0x63
 80090f4:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80090f8:	4631      	mov	r1, r6
 80090fa:	f104 34ff 	add.w	r4, r4, #4294967295
 80090fe:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009102:	dcf0      	bgt.n	80090e6 <__exponent+0x20>
 8009104:	3130      	adds	r1, #48	; 0x30
 8009106:	f1ae 0502 	sub.w	r5, lr, #2
 800910a:	f804 1c01 	strb.w	r1, [r4, #-1]
 800910e:	4629      	mov	r1, r5
 8009110:	1c44      	adds	r4, r0, #1
 8009112:	4561      	cmp	r1, ip
 8009114:	d30a      	bcc.n	800912c <__exponent+0x66>
 8009116:	f10d 0209 	add.w	r2, sp, #9
 800911a:	eba2 020e 	sub.w	r2, r2, lr
 800911e:	4565      	cmp	r5, ip
 8009120:	bf88      	it	hi
 8009122:	2200      	movhi	r2, #0
 8009124:	4413      	add	r3, r2
 8009126:	1a18      	subs	r0, r3, r0
 8009128:	b003      	add	sp, #12
 800912a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800912c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009130:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009134:	e7ed      	b.n	8009112 <__exponent+0x4c>
 8009136:	2330      	movs	r3, #48	; 0x30
 8009138:	3130      	adds	r1, #48	; 0x30
 800913a:	7083      	strb	r3, [r0, #2]
 800913c:	70c1      	strb	r1, [r0, #3]
 800913e:	1d03      	adds	r3, r0, #4
 8009140:	e7f1      	b.n	8009126 <__exponent+0x60>
	...

08009144 <_printf_float>:
 8009144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009148:	b091      	sub	sp, #68	; 0x44
 800914a:	460c      	mov	r4, r1
 800914c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8009150:	4616      	mov	r6, r2
 8009152:	461f      	mov	r7, r3
 8009154:	4605      	mov	r5, r0
 8009156:	f003 f96d 	bl	800c434 <_localeconv_r>
 800915a:	6803      	ldr	r3, [r0, #0]
 800915c:	4618      	mov	r0, r3
 800915e:	9309      	str	r3, [sp, #36]	; 0x24
 8009160:	f7f6 fff6 	bl	8000150 <strlen>
 8009164:	2300      	movs	r3, #0
 8009166:	930e      	str	r3, [sp, #56]	; 0x38
 8009168:	f8d8 3000 	ldr.w	r3, [r8]
 800916c:	900a      	str	r0, [sp, #40]	; 0x28
 800916e:	3307      	adds	r3, #7
 8009170:	f023 0307 	bic.w	r3, r3, #7
 8009174:	f103 0208 	add.w	r2, r3, #8
 8009178:	f894 9018 	ldrb.w	r9, [r4, #24]
 800917c:	f8d4 b000 	ldr.w	fp, [r4]
 8009180:	f8c8 2000 	str.w	r2, [r8]
 8009184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009188:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800918c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8009190:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8009194:	930b      	str	r3, [sp, #44]	; 0x2c
 8009196:	f04f 32ff 	mov.w	r2, #4294967295
 800919a:	4640      	mov	r0, r8
 800919c:	4b9c      	ldr	r3, [pc, #624]	; (8009410 <_printf_float+0x2cc>)
 800919e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80091a0:	f7f7 fc34 	bl	8000a0c <__aeabi_dcmpun>
 80091a4:	bb70      	cbnz	r0, 8009204 <_printf_float+0xc0>
 80091a6:	f04f 32ff 	mov.w	r2, #4294967295
 80091aa:	4640      	mov	r0, r8
 80091ac:	4b98      	ldr	r3, [pc, #608]	; (8009410 <_printf_float+0x2cc>)
 80091ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80091b0:	f7f7 fc0e 	bl	80009d0 <__aeabi_dcmple>
 80091b4:	bb30      	cbnz	r0, 8009204 <_printf_float+0xc0>
 80091b6:	2200      	movs	r2, #0
 80091b8:	2300      	movs	r3, #0
 80091ba:	4640      	mov	r0, r8
 80091bc:	4651      	mov	r1, sl
 80091be:	f7f7 fbfd 	bl	80009bc <__aeabi_dcmplt>
 80091c2:	b110      	cbz	r0, 80091ca <_printf_float+0x86>
 80091c4:	232d      	movs	r3, #45	; 0x2d
 80091c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80091ca:	4b92      	ldr	r3, [pc, #584]	; (8009414 <_printf_float+0x2d0>)
 80091cc:	4892      	ldr	r0, [pc, #584]	; (8009418 <_printf_float+0x2d4>)
 80091ce:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80091d2:	bf94      	ite	ls
 80091d4:	4698      	movls	r8, r3
 80091d6:	4680      	movhi	r8, r0
 80091d8:	2303      	movs	r3, #3
 80091da:	f04f 0a00 	mov.w	sl, #0
 80091de:	6123      	str	r3, [r4, #16]
 80091e0:	f02b 0304 	bic.w	r3, fp, #4
 80091e4:	6023      	str	r3, [r4, #0]
 80091e6:	4633      	mov	r3, r6
 80091e8:	4621      	mov	r1, r4
 80091ea:	4628      	mov	r0, r5
 80091ec:	9700      	str	r7, [sp, #0]
 80091ee:	aa0f      	add	r2, sp, #60	; 0x3c
 80091f0:	f000 f9d4 	bl	800959c <_printf_common>
 80091f4:	3001      	adds	r0, #1
 80091f6:	f040 8090 	bne.w	800931a <_printf_float+0x1d6>
 80091fa:	f04f 30ff 	mov.w	r0, #4294967295
 80091fe:	b011      	add	sp, #68	; 0x44
 8009200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009204:	4642      	mov	r2, r8
 8009206:	4653      	mov	r3, sl
 8009208:	4640      	mov	r0, r8
 800920a:	4651      	mov	r1, sl
 800920c:	f7f7 fbfe 	bl	8000a0c <__aeabi_dcmpun>
 8009210:	b148      	cbz	r0, 8009226 <_printf_float+0xe2>
 8009212:	f1ba 0f00 	cmp.w	sl, #0
 8009216:	bfb8      	it	lt
 8009218:	232d      	movlt	r3, #45	; 0x2d
 800921a:	4880      	ldr	r0, [pc, #512]	; (800941c <_printf_float+0x2d8>)
 800921c:	bfb8      	it	lt
 800921e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009222:	4b7f      	ldr	r3, [pc, #508]	; (8009420 <_printf_float+0x2dc>)
 8009224:	e7d3      	b.n	80091ce <_printf_float+0x8a>
 8009226:	6863      	ldr	r3, [r4, #4]
 8009228:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800922c:	1c5a      	adds	r2, r3, #1
 800922e:	d142      	bne.n	80092b6 <_printf_float+0x172>
 8009230:	2306      	movs	r3, #6
 8009232:	6063      	str	r3, [r4, #4]
 8009234:	2200      	movs	r2, #0
 8009236:	9206      	str	r2, [sp, #24]
 8009238:	aa0e      	add	r2, sp, #56	; 0x38
 800923a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800923e:	aa0d      	add	r2, sp, #52	; 0x34
 8009240:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8009244:	9203      	str	r2, [sp, #12]
 8009246:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800924a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800924e:	6023      	str	r3, [r4, #0]
 8009250:	6863      	ldr	r3, [r4, #4]
 8009252:	4642      	mov	r2, r8
 8009254:	9300      	str	r3, [sp, #0]
 8009256:	4628      	mov	r0, r5
 8009258:	4653      	mov	r3, sl
 800925a:	910b      	str	r1, [sp, #44]	; 0x2c
 800925c:	f7ff fed4 	bl	8009008 <__cvt>
 8009260:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009262:	4680      	mov	r8, r0
 8009264:	2947      	cmp	r1, #71	; 0x47
 8009266:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009268:	d108      	bne.n	800927c <_printf_float+0x138>
 800926a:	1cc8      	adds	r0, r1, #3
 800926c:	db02      	blt.n	8009274 <_printf_float+0x130>
 800926e:	6863      	ldr	r3, [r4, #4]
 8009270:	4299      	cmp	r1, r3
 8009272:	dd40      	ble.n	80092f6 <_printf_float+0x1b2>
 8009274:	f1a9 0902 	sub.w	r9, r9, #2
 8009278:	fa5f f989 	uxtb.w	r9, r9
 800927c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009280:	d81f      	bhi.n	80092c2 <_printf_float+0x17e>
 8009282:	464a      	mov	r2, r9
 8009284:	3901      	subs	r1, #1
 8009286:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800928a:	910d      	str	r1, [sp, #52]	; 0x34
 800928c:	f7ff ff1b 	bl	80090c6 <__exponent>
 8009290:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009292:	4682      	mov	sl, r0
 8009294:	1813      	adds	r3, r2, r0
 8009296:	2a01      	cmp	r2, #1
 8009298:	6123      	str	r3, [r4, #16]
 800929a:	dc02      	bgt.n	80092a2 <_printf_float+0x15e>
 800929c:	6822      	ldr	r2, [r4, #0]
 800929e:	07d2      	lsls	r2, r2, #31
 80092a0:	d501      	bpl.n	80092a6 <_printf_float+0x162>
 80092a2:	3301      	adds	r3, #1
 80092a4:	6123      	str	r3, [r4, #16]
 80092a6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d09b      	beq.n	80091e6 <_printf_float+0xa2>
 80092ae:	232d      	movs	r3, #45	; 0x2d
 80092b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80092b4:	e797      	b.n	80091e6 <_printf_float+0xa2>
 80092b6:	2947      	cmp	r1, #71	; 0x47
 80092b8:	d1bc      	bne.n	8009234 <_printf_float+0xf0>
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d1ba      	bne.n	8009234 <_printf_float+0xf0>
 80092be:	2301      	movs	r3, #1
 80092c0:	e7b7      	b.n	8009232 <_printf_float+0xee>
 80092c2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80092c6:	d118      	bne.n	80092fa <_printf_float+0x1b6>
 80092c8:	2900      	cmp	r1, #0
 80092ca:	6863      	ldr	r3, [r4, #4]
 80092cc:	dd0b      	ble.n	80092e6 <_printf_float+0x1a2>
 80092ce:	6121      	str	r1, [r4, #16]
 80092d0:	b913      	cbnz	r3, 80092d8 <_printf_float+0x194>
 80092d2:	6822      	ldr	r2, [r4, #0]
 80092d4:	07d0      	lsls	r0, r2, #31
 80092d6:	d502      	bpl.n	80092de <_printf_float+0x19a>
 80092d8:	3301      	adds	r3, #1
 80092da:	440b      	add	r3, r1
 80092dc:	6123      	str	r3, [r4, #16]
 80092de:	f04f 0a00 	mov.w	sl, #0
 80092e2:	65a1      	str	r1, [r4, #88]	; 0x58
 80092e4:	e7df      	b.n	80092a6 <_printf_float+0x162>
 80092e6:	b913      	cbnz	r3, 80092ee <_printf_float+0x1aa>
 80092e8:	6822      	ldr	r2, [r4, #0]
 80092ea:	07d2      	lsls	r2, r2, #31
 80092ec:	d501      	bpl.n	80092f2 <_printf_float+0x1ae>
 80092ee:	3302      	adds	r3, #2
 80092f0:	e7f4      	b.n	80092dc <_printf_float+0x198>
 80092f2:	2301      	movs	r3, #1
 80092f4:	e7f2      	b.n	80092dc <_printf_float+0x198>
 80092f6:	f04f 0967 	mov.w	r9, #103	; 0x67
 80092fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80092fc:	4299      	cmp	r1, r3
 80092fe:	db05      	blt.n	800930c <_printf_float+0x1c8>
 8009300:	6823      	ldr	r3, [r4, #0]
 8009302:	6121      	str	r1, [r4, #16]
 8009304:	07d8      	lsls	r0, r3, #31
 8009306:	d5ea      	bpl.n	80092de <_printf_float+0x19a>
 8009308:	1c4b      	adds	r3, r1, #1
 800930a:	e7e7      	b.n	80092dc <_printf_float+0x198>
 800930c:	2900      	cmp	r1, #0
 800930e:	bfcc      	ite	gt
 8009310:	2201      	movgt	r2, #1
 8009312:	f1c1 0202 	rsble	r2, r1, #2
 8009316:	4413      	add	r3, r2
 8009318:	e7e0      	b.n	80092dc <_printf_float+0x198>
 800931a:	6823      	ldr	r3, [r4, #0]
 800931c:	055a      	lsls	r2, r3, #21
 800931e:	d407      	bmi.n	8009330 <_printf_float+0x1ec>
 8009320:	6923      	ldr	r3, [r4, #16]
 8009322:	4642      	mov	r2, r8
 8009324:	4631      	mov	r1, r6
 8009326:	4628      	mov	r0, r5
 8009328:	47b8      	blx	r7
 800932a:	3001      	adds	r0, #1
 800932c:	d12b      	bne.n	8009386 <_printf_float+0x242>
 800932e:	e764      	b.n	80091fa <_printf_float+0xb6>
 8009330:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009334:	f240 80dd 	bls.w	80094f2 <_printf_float+0x3ae>
 8009338:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800933c:	2200      	movs	r2, #0
 800933e:	2300      	movs	r3, #0
 8009340:	f7f7 fb32 	bl	80009a8 <__aeabi_dcmpeq>
 8009344:	2800      	cmp	r0, #0
 8009346:	d033      	beq.n	80093b0 <_printf_float+0x26c>
 8009348:	2301      	movs	r3, #1
 800934a:	4631      	mov	r1, r6
 800934c:	4628      	mov	r0, r5
 800934e:	4a35      	ldr	r2, [pc, #212]	; (8009424 <_printf_float+0x2e0>)
 8009350:	47b8      	blx	r7
 8009352:	3001      	adds	r0, #1
 8009354:	f43f af51 	beq.w	80091fa <_printf_float+0xb6>
 8009358:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800935c:	429a      	cmp	r2, r3
 800935e:	db02      	blt.n	8009366 <_printf_float+0x222>
 8009360:	6823      	ldr	r3, [r4, #0]
 8009362:	07d8      	lsls	r0, r3, #31
 8009364:	d50f      	bpl.n	8009386 <_printf_float+0x242>
 8009366:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800936a:	4631      	mov	r1, r6
 800936c:	4628      	mov	r0, r5
 800936e:	47b8      	blx	r7
 8009370:	3001      	adds	r0, #1
 8009372:	f43f af42 	beq.w	80091fa <_printf_float+0xb6>
 8009376:	f04f 0800 	mov.w	r8, #0
 800937a:	f104 091a 	add.w	r9, r4, #26
 800937e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009380:	3b01      	subs	r3, #1
 8009382:	4543      	cmp	r3, r8
 8009384:	dc09      	bgt.n	800939a <_printf_float+0x256>
 8009386:	6823      	ldr	r3, [r4, #0]
 8009388:	079b      	lsls	r3, r3, #30
 800938a:	f100 8102 	bmi.w	8009592 <_printf_float+0x44e>
 800938e:	68e0      	ldr	r0, [r4, #12]
 8009390:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009392:	4298      	cmp	r0, r3
 8009394:	bfb8      	it	lt
 8009396:	4618      	movlt	r0, r3
 8009398:	e731      	b.n	80091fe <_printf_float+0xba>
 800939a:	2301      	movs	r3, #1
 800939c:	464a      	mov	r2, r9
 800939e:	4631      	mov	r1, r6
 80093a0:	4628      	mov	r0, r5
 80093a2:	47b8      	blx	r7
 80093a4:	3001      	adds	r0, #1
 80093a6:	f43f af28 	beq.w	80091fa <_printf_float+0xb6>
 80093aa:	f108 0801 	add.w	r8, r8, #1
 80093ae:	e7e6      	b.n	800937e <_printf_float+0x23a>
 80093b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	dc38      	bgt.n	8009428 <_printf_float+0x2e4>
 80093b6:	2301      	movs	r3, #1
 80093b8:	4631      	mov	r1, r6
 80093ba:	4628      	mov	r0, r5
 80093bc:	4a19      	ldr	r2, [pc, #100]	; (8009424 <_printf_float+0x2e0>)
 80093be:	47b8      	blx	r7
 80093c0:	3001      	adds	r0, #1
 80093c2:	f43f af1a 	beq.w	80091fa <_printf_float+0xb6>
 80093c6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80093ca:	4313      	orrs	r3, r2
 80093cc:	d102      	bne.n	80093d4 <_printf_float+0x290>
 80093ce:	6823      	ldr	r3, [r4, #0]
 80093d0:	07d9      	lsls	r1, r3, #31
 80093d2:	d5d8      	bpl.n	8009386 <_printf_float+0x242>
 80093d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80093d8:	4631      	mov	r1, r6
 80093da:	4628      	mov	r0, r5
 80093dc:	47b8      	blx	r7
 80093de:	3001      	adds	r0, #1
 80093e0:	f43f af0b 	beq.w	80091fa <_printf_float+0xb6>
 80093e4:	f04f 0900 	mov.w	r9, #0
 80093e8:	f104 0a1a 	add.w	sl, r4, #26
 80093ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80093ee:	425b      	negs	r3, r3
 80093f0:	454b      	cmp	r3, r9
 80093f2:	dc01      	bgt.n	80093f8 <_printf_float+0x2b4>
 80093f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80093f6:	e794      	b.n	8009322 <_printf_float+0x1de>
 80093f8:	2301      	movs	r3, #1
 80093fa:	4652      	mov	r2, sl
 80093fc:	4631      	mov	r1, r6
 80093fe:	4628      	mov	r0, r5
 8009400:	47b8      	blx	r7
 8009402:	3001      	adds	r0, #1
 8009404:	f43f aef9 	beq.w	80091fa <_printf_float+0xb6>
 8009408:	f109 0901 	add.w	r9, r9, #1
 800940c:	e7ee      	b.n	80093ec <_printf_float+0x2a8>
 800940e:	bf00      	nop
 8009410:	7fefffff 	.word	0x7fefffff
 8009414:	0800e5b8 	.word	0x0800e5b8
 8009418:	0800e5bc 	.word	0x0800e5bc
 800941c:	0800e5c4 	.word	0x0800e5c4
 8009420:	0800e5c0 	.word	0x0800e5c0
 8009424:	0800e5c8 	.word	0x0800e5c8
 8009428:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800942a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800942c:	429a      	cmp	r2, r3
 800942e:	bfa8      	it	ge
 8009430:	461a      	movge	r2, r3
 8009432:	2a00      	cmp	r2, #0
 8009434:	4691      	mov	r9, r2
 8009436:	dc37      	bgt.n	80094a8 <_printf_float+0x364>
 8009438:	f04f 0b00 	mov.w	fp, #0
 800943c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009440:	f104 021a 	add.w	r2, r4, #26
 8009444:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8009448:	ebaa 0309 	sub.w	r3, sl, r9
 800944c:	455b      	cmp	r3, fp
 800944e:	dc33      	bgt.n	80094b8 <_printf_float+0x374>
 8009450:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009454:	429a      	cmp	r2, r3
 8009456:	db3b      	blt.n	80094d0 <_printf_float+0x38c>
 8009458:	6823      	ldr	r3, [r4, #0]
 800945a:	07da      	lsls	r2, r3, #31
 800945c:	d438      	bmi.n	80094d0 <_printf_float+0x38c>
 800945e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009460:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009462:	eba3 020a 	sub.w	r2, r3, sl
 8009466:	eba3 0901 	sub.w	r9, r3, r1
 800946a:	4591      	cmp	r9, r2
 800946c:	bfa8      	it	ge
 800946e:	4691      	movge	r9, r2
 8009470:	f1b9 0f00 	cmp.w	r9, #0
 8009474:	dc34      	bgt.n	80094e0 <_printf_float+0x39c>
 8009476:	f04f 0800 	mov.w	r8, #0
 800947a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800947e:	f104 0a1a 	add.w	sl, r4, #26
 8009482:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009486:	1a9b      	subs	r3, r3, r2
 8009488:	eba3 0309 	sub.w	r3, r3, r9
 800948c:	4543      	cmp	r3, r8
 800948e:	f77f af7a 	ble.w	8009386 <_printf_float+0x242>
 8009492:	2301      	movs	r3, #1
 8009494:	4652      	mov	r2, sl
 8009496:	4631      	mov	r1, r6
 8009498:	4628      	mov	r0, r5
 800949a:	47b8      	blx	r7
 800949c:	3001      	adds	r0, #1
 800949e:	f43f aeac 	beq.w	80091fa <_printf_float+0xb6>
 80094a2:	f108 0801 	add.w	r8, r8, #1
 80094a6:	e7ec      	b.n	8009482 <_printf_float+0x33e>
 80094a8:	4613      	mov	r3, r2
 80094aa:	4631      	mov	r1, r6
 80094ac:	4642      	mov	r2, r8
 80094ae:	4628      	mov	r0, r5
 80094b0:	47b8      	blx	r7
 80094b2:	3001      	adds	r0, #1
 80094b4:	d1c0      	bne.n	8009438 <_printf_float+0x2f4>
 80094b6:	e6a0      	b.n	80091fa <_printf_float+0xb6>
 80094b8:	2301      	movs	r3, #1
 80094ba:	4631      	mov	r1, r6
 80094bc:	4628      	mov	r0, r5
 80094be:	920b      	str	r2, [sp, #44]	; 0x2c
 80094c0:	47b8      	blx	r7
 80094c2:	3001      	adds	r0, #1
 80094c4:	f43f ae99 	beq.w	80091fa <_printf_float+0xb6>
 80094c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80094ca:	f10b 0b01 	add.w	fp, fp, #1
 80094ce:	e7b9      	b.n	8009444 <_printf_float+0x300>
 80094d0:	4631      	mov	r1, r6
 80094d2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80094d6:	4628      	mov	r0, r5
 80094d8:	47b8      	blx	r7
 80094da:	3001      	adds	r0, #1
 80094dc:	d1bf      	bne.n	800945e <_printf_float+0x31a>
 80094de:	e68c      	b.n	80091fa <_printf_float+0xb6>
 80094e0:	464b      	mov	r3, r9
 80094e2:	4631      	mov	r1, r6
 80094e4:	4628      	mov	r0, r5
 80094e6:	eb08 020a 	add.w	r2, r8, sl
 80094ea:	47b8      	blx	r7
 80094ec:	3001      	adds	r0, #1
 80094ee:	d1c2      	bne.n	8009476 <_printf_float+0x332>
 80094f0:	e683      	b.n	80091fa <_printf_float+0xb6>
 80094f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80094f4:	2a01      	cmp	r2, #1
 80094f6:	dc01      	bgt.n	80094fc <_printf_float+0x3b8>
 80094f8:	07db      	lsls	r3, r3, #31
 80094fa:	d537      	bpl.n	800956c <_printf_float+0x428>
 80094fc:	2301      	movs	r3, #1
 80094fe:	4642      	mov	r2, r8
 8009500:	4631      	mov	r1, r6
 8009502:	4628      	mov	r0, r5
 8009504:	47b8      	blx	r7
 8009506:	3001      	adds	r0, #1
 8009508:	f43f ae77 	beq.w	80091fa <_printf_float+0xb6>
 800950c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009510:	4631      	mov	r1, r6
 8009512:	4628      	mov	r0, r5
 8009514:	47b8      	blx	r7
 8009516:	3001      	adds	r0, #1
 8009518:	f43f ae6f 	beq.w	80091fa <_printf_float+0xb6>
 800951c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009520:	2200      	movs	r2, #0
 8009522:	2300      	movs	r3, #0
 8009524:	f7f7 fa40 	bl	80009a8 <__aeabi_dcmpeq>
 8009528:	b9d8      	cbnz	r0, 8009562 <_printf_float+0x41e>
 800952a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800952c:	f108 0201 	add.w	r2, r8, #1
 8009530:	3b01      	subs	r3, #1
 8009532:	4631      	mov	r1, r6
 8009534:	4628      	mov	r0, r5
 8009536:	47b8      	blx	r7
 8009538:	3001      	adds	r0, #1
 800953a:	d10e      	bne.n	800955a <_printf_float+0x416>
 800953c:	e65d      	b.n	80091fa <_printf_float+0xb6>
 800953e:	2301      	movs	r3, #1
 8009540:	464a      	mov	r2, r9
 8009542:	4631      	mov	r1, r6
 8009544:	4628      	mov	r0, r5
 8009546:	47b8      	blx	r7
 8009548:	3001      	adds	r0, #1
 800954a:	f43f ae56 	beq.w	80091fa <_printf_float+0xb6>
 800954e:	f108 0801 	add.w	r8, r8, #1
 8009552:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009554:	3b01      	subs	r3, #1
 8009556:	4543      	cmp	r3, r8
 8009558:	dcf1      	bgt.n	800953e <_printf_float+0x3fa>
 800955a:	4653      	mov	r3, sl
 800955c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009560:	e6e0      	b.n	8009324 <_printf_float+0x1e0>
 8009562:	f04f 0800 	mov.w	r8, #0
 8009566:	f104 091a 	add.w	r9, r4, #26
 800956a:	e7f2      	b.n	8009552 <_printf_float+0x40e>
 800956c:	2301      	movs	r3, #1
 800956e:	4642      	mov	r2, r8
 8009570:	e7df      	b.n	8009532 <_printf_float+0x3ee>
 8009572:	2301      	movs	r3, #1
 8009574:	464a      	mov	r2, r9
 8009576:	4631      	mov	r1, r6
 8009578:	4628      	mov	r0, r5
 800957a:	47b8      	blx	r7
 800957c:	3001      	adds	r0, #1
 800957e:	f43f ae3c 	beq.w	80091fa <_printf_float+0xb6>
 8009582:	f108 0801 	add.w	r8, r8, #1
 8009586:	68e3      	ldr	r3, [r4, #12]
 8009588:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800958a:	1a5b      	subs	r3, r3, r1
 800958c:	4543      	cmp	r3, r8
 800958e:	dcf0      	bgt.n	8009572 <_printf_float+0x42e>
 8009590:	e6fd      	b.n	800938e <_printf_float+0x24a>
 8009592:	f04f 0800 	mov.w	r8, #0
 8009596:	f104 0919 	add.w	r9, r4, #25
 800959a:	e7f4      	b.n	8009586 <_printf_float+0x442>

0800959c <_printf_common>:
 800959c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095a0:	4616      	mov	r6, r2
 80095a2:	4699      	mov	r9, r3
 80095a4:	688a      	ldr	r2, [r1, #8]
 80095a6:	690b      	ldr	r3, [r1, #16]
 80095a8:	4607      	mov	r7, r0
 80095aa:	4293      	cmp	r3, r2
 80095ac:	bfb8      	it	lt
 80095ae:	4613      	movlt	r3, r2
 80095b0:	6033      	str	r3, [r6, #0]
 80095b2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80095b6:	460c      	mov	r4, r1
 80095b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80095bc:	b10a      	cbz	r2, 80095c2 <_printf_common+0x26>
 80095be:	3301      	adds	r3, #1
 80095c0:	6033      	str	r3, [r6, #0]
 80095c2:	6823      	ldr	r3, [r4, #0]
 80095c4:	0699      	lsls	r1, r3, #26
 80095c6:	bf42      	ittt	mi
 80095c8:	6833      	ldrmi	r3, [r6, #0]
 80095ca:	3302      	addmi	r3, #2
 80095cc:	6033      	strmi	r3, [r6, #0]
 80095ce:	6825      	ldr	r5, [r4, #0]
 80095d0:	f015 0506 	ands.w	r5, r5, #6
 80095d4:	d106      	bne.n	80095e4 <_printf_common+0x48>
 80095d6:	f104 0a19 	add.w	sl, r4, #25
 80095da:	68e3      	ldr	r3, [r4, #12]
 80095dc:	6832      	ldr	r2, [r6, #0]
 80095de:	1a9b      	subs	r3, r3, r2
 80095e0:	42ab      	cmp	r3, r5
 80095e2:	dc28      	bgt.n	8009636 <_printf_common+0x9a>
 80095e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80095e8:	1e13      	subs	r3, r2, #0
 80095ea:	6822      	ldr	r2, [r4, #0]
 80095ec:	bf18      	it	ne
 80095ee:	2301      	movne	r3, #1
 80095f0:	0692      	lsls	r2, r2, #26
 80095f2:	d42d      	bmi.n	8009650 <_printf_common+0xb4>
 80095f4:	4649      	mov	r1, r9
 80095f6:	4638      	mov	r0, r7
 80095f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80095fc:	47c0      	blx	r8
 80095fe:	3001      	adds	r0, #1
 8009600:	d020      	beq.n	8009644 <_printf_common+0xa8>
 8009602:	6823      	ldr	r3, [r4, #0]
 8009604:	68e5      	ldr	r5, [r4, #12]
 8009606:	f003 0306 	and.w	r3, r3, #6
 800960a:	2b04      	cmp	r3, #4
 800960c:	bf18      	it	ne
 800960e:	2500      	movne	r5, #0
 8009610:	6832      	ldr	r2, [r6, #0]
 8009612:	f04f 0600 	mov.w	r6, #0
 8009616:	68a3      	ldr	r3, [r4, #8]
 8009618:	bf08      	it	eq
 800961a:	1aad      	subeq	r5, r5, r2
 800961c:	6922      	ldr	r2, [r4, #16]
 800961e:	bf08      	it	eq
 8009620:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009624:	4293      	cmp	r3, r2
 8009626:	bfc4      	itt	gt
 8009628:	1a9b      	subgt	r3, r3, r2
 800962a:	18ed      	addgt	r5, r5, r3
 800962c:	341a      	adds	r4, #26
 800962e:	42b5      	cmp	r5, r6
 8009630:	d11a      	bne.n	8009668 <_printf_common+0xcc>
 8009632:	2000      	movs	r0, #0
 8009634:	e008      	b.n	8009648 <_printf_common+0xac>
 8009636:	2301      	movs	r3, #1
 8009638:	4652      	mov	r2, sl
 800963a:	4649      	mov	r1, r9
 800963c:	4638      	mov	r0, r7
 800963e:	47c0      	blx	r8
 8009640:	3001      	adds	r0, #1
 8009642:	d103      	bne.n	800964c <_printf_common+0xb0>
 8009644:	f04f 30ff 	mov.w	r0, #4294967295
 8009648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800964c:	3501      	adds	r5, #1
 800964e:	e7c4      	b.n	80095da <_printf_common+0x3e>
 8009650:	2030      	movs	r0, #48	; 0x30
 8009652:	18e1      	adds	r1, r4, r3
 8009654:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009658:	1c5a      	adds	r2, r3, #1
 800965a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800965e:	4422      	add	r2, r4
 8009660:	3302      	adds	r3, #2
 8009662:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009666:	e7c5      	b.n	80095f4 <_printf_common+0x58>
 8009668:	2301      	movs	r3, #1
 800966a:	4622      	mov	r2, r4
 800966c:	4649      	mov	r1, r9
 800966e:	4638      	mov	r0, r7
 8009670:	47c0      	blx	r8
 8009672:	3001      	adds	r0, #1
 8009674:	d0e6      	beq.n	8009644 <_printf_common+0xa8>
 8009676:	3601      	adds	r6, #1
 8009678:	e7d9      	b.n	800962e <_printf_common+0x92>
	...

0800967c <_printf_i>:
 800967c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009680:	7e0f      	ldrb	r7, [r1, #24]
 8009682:	4691      	mov	r9, r2
 8009684:	2f78      	cmp	r7, #120	; 0x78
 8009686:	4680      	mov	r8, r0
 8009688:	460c      	mov	r4, r1
 800968a:	469a      	mov	sl, r3
 800968c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800968e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009692:	d807      	bhi.n	80096a4 <_printf_i+0x28>
 8009694:	2f62      	cmp	r7, #98	; 0x62
 8009696:	d80a      	bhi.n	80096ae <_printf_i+0x32>
 8009698:	2f00      	cmp	r7, #0
 800969a:	f000 80d9 	beq.w	8009850 <_printf_i+0x1d4>
 800969e:	2f58      	cmp	r7, #88	; 0x58
 80096a0:	f000 80a4 	beq.w	80097ec <_printf_i+0x170>
 80096a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80096a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80096ac:	e03a      	b.n	8009724 <_printf_i+0xa8>
 80096ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80096b2:	2b15      	cmp	r3, #21
 80096b4:	d8f6      	bhi.n	80096a4 <_printf_i+0x28>
 80096b6:	a101      	add	r1, pc, #4	; (adr r1, 80096bc <_printf_i+0x40>)
 80096b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80096bc:	08009715 	.word	0x08009715
 80096c0:	08009729 	.word	0x08009729
 80096c4:	080096a5 	.word	0x080096a5
 80096c8:	080096a5 	.word	0x080096a5
 80096cc:	080096a5 	.word	0x080096a5
 80096d0:	080096a5 	.word	0x080096a5
 80096d4:	08009729 	.word	0x08009729
 80096d8:	080096a5 	.word	0x080096a5
 80096dc:	080096a5 	.word	0x080096a5
 80096e0:	080096a5 	.word	0x080096a5
 80096e4:	080096a5 	.word	0x080096a5
 80096e8:	08009837 	.word	0x08009837
 80096ec:	08009759 	.word	0x08009759
 80096f0:	08009819 	.word	0x08009819
 80096f4:	080096a5 	.word	0x080096a5
 80096f8:	080096a5 	.word	0x080096a5
 80096fc:	08009859 	.word	0x08009859
 8009700:	080096a5 	.word	0x080096a5
 8009704:	08009759 	.word	0x08009759
 8009708:	080096a5 	.word	0x080096a5
 800970c:	080096a5 	.word	0x080096a5
 8009710:	08009821 	.word	0x08009821
 8009714:	682b      	ldr	r3, [r5, #0]
 8009716:	1d1a      	adds	r2, r3, #4
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	602a      	str	r2, [r5, #0]
 800971c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009720:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009724:	2301      	movs	r3, #1
 8009726:	e0a4      	b.n	8009872 <_printf_i+0x1f6>
 8009728:	6820      	ldr	r0, [r4, #0]
 800972a:	6829      	ldr	r1, [r5, #0]
 800972c:	0606      	lsls	r6, r0, #24
 800972e:	f101 0304 	add.w	r3, r1, #4
 8009732:	d50a      	bpl.n	800974a <_printf_i+0xce>
 8009734:	680e      	ldr	r6, [r1, #0]
 8009736:	602b      	str	r3, [r5, #0]
 8009738:	2e00      	cmp	r6, #0
 800973a:	da03      	bge.n	8009744 <_printf_i+0xc8>
 800973c:	232d      	movs	r3, #45	; 0x2d
 800973e:	4276      	negs	r6, r6
 8009740:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009744:	230a      	movs	r3, #10
 8009746:	485e      	ldr	r0, [pc, #376]	; (80098c0 <_printf_i+0x244>)
 8009748:	e019      	b.n	800977e <_printf_i+0x102>
 800974a:	680e      	ldr	r6, [r1, #0]
 800974c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009750:	602b      	str	r3, [r5, #0]
 8009752:	bf18      	it	ne
 8009754:	b236      	sxthne	r6, r6
 8009756:	e7ef      	b.n	8009738 <_printf_i+0xbc>
 8009758:	682b      	ldr	r3, [r5, #0]
 800975a:	6820      	ldr	r0, [r4, #0]
 800975c:	1d19      	adds	r1, r3, #4
 800975e:	6029      	str	r1, [r5, #0]
 8009760:	0601      	lsls	r1, r0, #24
 8009762:	d501      	bpl.n	8009768 <_printf_i+0xec>
 8009764:	681e      	ldr	r6, [r3, #0]
 8009766:	e002      	b.n	800976e <_printf_i+0xf2>
 8009768:	0646      	lsls	r6, r0, #25
 800976a:	d5fb      	bpl.n	8009764 <_printf_i+0xe8>
 800976c:	881e      	ldrh	r6, [r3, #0]
 800976e:	2f6f      	cmp	r7, #111	; 0x6f
 8009770:	bf0c      	ite	eq
 8009772:	2308      	moveq	r3, #8
 8009774:	230a      	movne	r3, #10
 8009776:	4852      	ldr	r0, [pc, #328]	; (80098c0 <_printf_i+0x244>)
 8009778:	2100      	movs	r1, #0
 800977a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800977e:	6865      	ldr	r5, [r4, #4]
 8009780:	2d00      	cmp	r5, #0
 8009782:	bfa8      	it	ge
 8009784:	6821      	ldrge	r1, [r4, #0]
 8009786:	60a5      	str	r5, [r4, #8]
 8009788:	bfa4      	itt	ge
 800978a:	f021 0104 	bicge.w	r1, r1, #4
 800978e:	6021      	strge	r1, [r4, #0]
 8009790:	b90e      	cbnz	r6, 8009796 <_printf_i+0x11a>
 8009792:	2d00      	cmp	r5, #0
 8009794:	d04d      	beq.n	8009832 <_printf_i+0x1b6>
 8009796:	4615      	mov	r5, r2
 8009798:	fbb6 f1f3 	udiv	r1, r6, r3
 800979c:	fb03 6711 	mls	r7, r3, r1, r6
 80097a0:	5dc7      	ldrb	r7, [r0, r7]
 80097a2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80097a6:	4637      	mov	r7, r6
 80097a8:	42bb      	cmp	r3, r7
 80097aa:	460e      	mov	r6, r1
 80097ac:	d9f4      	bls.n	8009798 <_printf_i+0x11c>
 80097ae:	2b08      	cmp	r3, #8
 80097b0:	d10b      	bne.n	80097ca <_printf_i+0x14e>
 80097b2:	6823      	ldr	r3, [r4, #0]
 80097b4:	07de      	lsls	r6, r3, #31
 80097b6:	d508      	bpl.n	80097ca <_printf_i+0x14e>
 80097b8:	6923      	ldr	r3, [r4, #16]
 80097ba:	6861      	ldr	r1, [r4, #4]
 80097bc:	4299      	cmp	r1, r3
 80097be:	bfde      	ittt	le
 80097c0:	2330      	movle	r3, #48	; 0x30
 80097c2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80097c6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80097ca:	1b52      	subs	r2, r2, r5
 80097cc:	6122      	str	r2, [r4, #16]
 80097ce:	464b      	mov	r3, r9
 80097d0:	4621      	mov	r1, r4
 80097d2:	4640      	mov	r0, r8
 80097d4:	f8cd a000 	str.w	sl, [sp]
 80097d8:	aa03      	add	r2, sp, #12
 80097da:	f7ff fedf 	bl	800959c <_printf_common>
 80097de:	3001      	adds	r0, #1
 80097e0:	d14c      	bne.n	800987c <_printf_i+0x200>
 80097e2:	f04f 30ff 	mov.w	r0, #4294967295
 80097e6:	b004      	add	sp, #16
 80097e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097ec:	4834      	ldr	r0, [pc, #208]	; (80098c0 <_printf_i+0x244>)
 80097ee:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80097f2:	6829      	ldr	r1, [r5, #0]
 80097f4:	6823      	ldr	r3, [r4, #0]
 80097f6:	f851 6b04 	ldr.w	r6, [r1], #4
 80097fa:	6029      	str	r1, [r5, #0]
 80097fc:	061d      	lsls	r5, r3, #24
 80097fe:	d514      	bpl.n	800982a <_printf_i+0x1ae>
 8009800:	07df      	lsls	r7, r3, #31
 8009802:	bf44      	itt	mi
 8009804:	f043 0320 	orrmi.w	r3, r3, #32
 8009808:	6023      	strmi	r3, [r4, #0]
 800980a:	b91e      	cbnz	r6, 8009814 <_printf_i+0x198>
 800980c:	6823      	ldr	r3, [r4, #0]
 800980e:	f023 0320 	bic.w	r3, r3, #32
 8009812:	6023      	str	r3, [r4, #0]
 8009814:	2310      	movs	r3, #16
 8009816:	e7af      	b.n	8009778 <_printf_i+0xfc>
 8009818:	6823      	ldr	r3, [r4, #0]
 800981a:	f043 0320 	orr.w	r3, r3, #32
 800981e:	6023      	str	r3, [r4, #0]
 8009820:	2378      	movs	r3, #120	; 0x78
 8009822:	4828      	ldr	r0, [pc, #160]	; (80098c4 <_printf_i+0x248>)
 8009824:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009828:	e7e3      	b.n	80097f2 <_printf_i+0x176>
 800982a:	0659      	lsls	r1, r3, #25
 800982c:	bf48      	it	mi
 800982e:	b2b6      	uxthmi	r6, r6
 8009830:	e7e6      	b.n	8009800 <_printf_i+0x184>
 8009832:	4615      	mov	r5, r2
 8009834:	e7bb      	b.n	80097ae <_printf_i+0x132>
 8009836:	682b      	ldr	r3, [r5, #0]
 8009838:	6826      	ldr	r6, [r4, #0]
 800983a:	1d18      	adds	r0, r3, #4
 800983c:	6961      	ldr	r1, [r4, #20]
 800983e:	6028      	str	r0, [r5, #0]
 8009840:	0635      	lsls	r5, r6, #24
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	d501      	bpl.n	800984a <_printf_i+0x1ce>
 8009846:	6019      	str	r1, [r3, #0]
 8009848:	e002      	b.n	8009850 <_printf_i+0x1d4>
 800984a:	0670      	lsls	r0, r6, #25
 800984c:	d5fb      	bpl.n	8009846 <_printf_i+0x1ca>
 800984e:	8019      	strh	r1, [r3, #0]
 8009850:	2300      	movs	r3, #0
 8009852:	4615      	mov	r5, r2
 8009854:	6123      	str	r3, [r4, #16]
 8009856:	e7ba      	b.n	80097ce <_printf_i+0x152>
 8009858:	682b      	ldr	r3, [r5, #0]
 800985a:	2100      	movs	r1, #0
 800985c:	1d1a      	adds	r2, r3, #4
 800985e:	602a      	str	r2, [r5, #0]
 8009860:	681d      	ldr	r5, [r3, #0]
 8009862:	6862      	ldr	r2, [r4, #4]
 8009864:	4628      	mov	r0, r5
 8009866:	f002 fe7b 	bl	800c560 <memchr>
 800986a:	b108      	cbz	r0, 8009870 <_printf_i+0x1f4>
 800986c:	1b40      	subs	r0, r0, r5
 800986e:	6060      	str	r0, [r4, #4]
 8009870:	6863      	ldr	r3, [r4, #4]
 8009872:	6123      	str	r3, [r4, #16]
 8009874:	2300      	movs	r3, #0
 8009876:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800987a:	e7a8      	b.n	80097ce <_printf_i+0x152>
 800987c:	462a      	mov	r2, r5
 800987e:	4649      	mov	r1, r9
 8009880:	4640      	mov	r0, r8
 8009882:	6923      	ldr	r3, [r4, #16]
 8009884:	47d0      	blx	sl
 8009886:	3001      	adds	r0, #1
 8009888:	d0ab      	beq.n	80097e2 <_printf_i+0x166>
 800988a:	6823      	ldr	r3, [r4, #0]
 800988c:	079b      	lsls	r3, r3, #30
 800988e:	d413      	bmi.n	80098b8 <_printf_i+0x23c>
 8009890:	68e0      	ldr	r0, [r4, #12]
 8009892:	9b03      	ldr	r3, [sp, #12]
 8009894:	4298      	cmp	r0, r3
 8009896:	bfb8      	it	lt
 8009898:	4618      	movlt	r0, r3
 800989a:	e7a4      	b.n	80097e6 <_printf_i+0x16a>
 800989c:	2301      	movs	r3, #1
 800989e:	4632      	mov	r2, r6
 80098a0:	4649      	mov	r1, r9
 80098a2:	4640      	mov	r0, r8
 80098a4:	47d0      	blx	sl
 80098a6:	3001      	adds	r0, #1
 80098a8:	d09b      	beq.n	80097e2 <_printf_i+0x166>
 80098aa:	3501      	adds	r5, #1
 80098ac:	68e3      	ldr	r3, [r4, #12]
 80098ae:	9903      	ldr	r1, [sp, #12]
 80098b0:	1a5b      	subs	r3, r3, r1
 80098b2:	42ab      	cmp	r3, r5
 80098b4:	dcf2      	bgt.n	800989c <_printf_i+0x220>
 80098b6:	e7eb      	b.n	8009890 <_printf_i+0x214>
 80098b8:	2500      	movs	r5, #0
 80098ba:	f104 0619 	add.w	r6, r4, #25
 80098be:	e7f5      	b.n	80098ac <_printf_i+0x230>
 80098c0:	0800e5ca 	.word	0x0800e5ca
 80098c4:	0800e5db 	.word	0x0800e5db

080098c8 <_scanf_float>:
 80098c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098cc:	b087      	sub	sp, #28
 80098ce:	9303      	str	r3, [sp, #12]
 80098d0:	688b      	ldr	r3, [r1, #8]
 80098d2:	4617      	mov	r7, r2
 80098d4:	1e5a      	subs	r2, r3, #1
 80098d6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80098da:	bf85      	ittet	hi
 80098dc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80098e0:	195b      	addhi	r3, r3, r5
 80098e2:	2300      	movls	r3, #0
 80098e4:	9302      	strhi	r3, [sp, #8]
 80098e6:	bf88      	it	hi
 80098e8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80098ec:	468b      	mov	fp, r1
 80098ee:	f04f 0500 	mov.w	r5, #0
 80098f2:	bf8c      	ite	hi
 80098f4:	608b      	strhi	r3, [r1, #8]
 80098f6:	9302      	strls	r3, [sp, #8]
 80098f8:	680b      	ldr	r3, [r1, #0]
 80098fa:	4680      	mov	r8, r0
 80098fc:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8009900:	f84b 3b1c 	str.w	r3, [fp], #28
 8009904:	460c      	mov	r4, r1
 8009906:	465e      	mov	r6, fp
 8009908:	46aa      	mov	sl, r5
 800990a:	46a9      	mov	r9, r5
 800990c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009910:	9501      	str	r5, [sp, #4]
 8009912:	68a2      	ldr	r2, [r4, #8]
 8009914:	b152      	cbz	r2, 800992c <_scanf_float+0x64>
 8009916:	683b      	ldr	r3, [r7, #0]
 8009918:	781b      	ldrb	r3, [r3, #0]
 800991a:	2b4e      	cmp	r3, #78	; 0x4e
 800991c:	d864      	bhi.n	80099e8 <_scanf_float+0x120>
 800991e:	2b40      	cmp	r3, #64	; 0x40
 8009920:	d83c      	bhi.n	800999c <_scanf_float+0xd4>
 8009922:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8009926:	b2c8      	uxtb	r0, r1
 8009928:	280e      	cmp	r0, #14
 800992a:	d93a      	bls.n	80099a2 <_scanf_float+0xda>
 800992c:	f1b9 0f00 	cmp.w	r9, #0
 8009930:	d003      	beq.n	800993a <_scanf_float+0x72>
 8009932:	6823      	ldr	r3, [r4, #0]
 8009934:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009938:	6023      	str	r3, [r4, #0]
 800993a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800993e:	f1ba 0f01 	cmp.w	sl, #1
 8009942:	f200 8113 	bhi.w	8009b6c <_scanf_float+0x2a4>
 8009946:	455e      	cmp	r6, fp
 8009948:	f200 8105 	bhi.w	8009b56 <_scanf_float+0x28e>
 800994c:	2501      	movs	r5, #1
 800994e:	4628      	mov	r0, r5
 8009950:	b007      	add	sp, #28
 8009952:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009956:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800995a:	2a0d      	cmp	r2, #13
 800995c:	d8e6      	bhi.n	800992c <_scanf_float+0x64>
 800995e:	a101      	add	r1, pc, #4	; (adr r1, 8009964 <_scanf_float+0x9c>)
 8009960:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009964:	08009aa3 	.word	0x08009aa3
 8009968:	0800992d 	.word	0x0800992d
 800996c:	0800992d 	.word	0x0800992d
 8009970:	0800992d 	.word	0x0800992d
 8009974:	08009b03 	.word	0x08009b03
 8009978:	08009adb 	.word	0x08009adb
 800997c:	0800992d 	.word	0x0800992d
 8009980:	0800992d 	.word	0x0800992d
 8009984:	08009ab1 	.word	0x08009ab1
 8009988:	0800992d 	.word	0x0800992d
 800998c:	0800992d 	.word	0x0800992d
 8009990:	0800992d 	.word	0x0800992d
 8009994:	0800992d 	.word	0x0800992d
 8009998:	08009a69 	.word	0x08009a69
 800999c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80099a0:	e7db      	b.n	800995a <_scanf_float+0x92>
 80099a2:	290e      	cmp	r1, #14
 80099a4:	d8c2      	bhi.n	800992c <_scanf_float+0x64>
 80099a6:	a001      	add	r0, pc, #4	; (adr r0, 80099ac <_scanf_float+0xe4>)
 80099a8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80099ac:	08009a5b 	.word	0x08009a5b
 80099b0:	0800992d 	.word	0x0800992d
 80099b4:	08009a5b 	.word	0x08009a5b
 80099b8:	08009aef 	.word	0x08009aef
 80099bc:	0800992d 	.word	0x0800992d
 80099c0:	08009a09 	.word	0x08009a09
 80099c4:	08009a45 	.word	0x08009a45
 80099c8:	08009a45 	.word	0x08009a45
 80099cc:	08009a45 	.word	0x08009a45
 80099d0:	08009a45 	.word	0x08009a45
 80099d4:	08009a45 	.word	0x08009a45
 80099d8:	08009a45 	.word	0x08009a45
 80099dc:	08009a45 	.word	0x08009a45
 80099e0:	08009a45 	.word	0x08009a45
 80099e4:	08009a45 	.word	0x08009a45
 80099e8:	2b6e      	cmp	r3, #110	; 0x6e
 80099ea:	d809      	bhi.n	8009a00 <_scanf_float+0x138>
 80099ec:	2b60      	cmp	r3, #96	; 0x60
 80099ee:	d8b2      	bhi.n	8009956 <_scanf_float+0x8e>
 80099f0:	2b54      	cmp	r3, #84	; 0x54
 80099f2:	d077      	beq.n	8009ae4 <_scanf_float+0x21c>
 80099f4:	2b59      	cmp	r3, #89	; 0x59
 80099f6:	d199      	bne.n	800992c <_scanf_float+0x64>
 80099f8:	2d07      	cmp	r5, #7
 80099fa:	d197      	bne.n	800992c <_scanf_float+0x64>
 80099fc:	2508      	movs	r5, #8
 80099fe:	e029      	b.n	8009a54 <_scanf_float+0x18c>
 8009a00:	2b74      	cmp	r3, #116	; 0x74
 8009a02:	d06f      	beq.n	8009ae4 <_scanf_float+0x21c>
 8009a04:	2b79      	cmp	r3, #121	; 0x79
 8009a06:	e7f6      	b.n	80099f6 <_scanf_float+0x12e>
 8009a08:	6821      	ldr	r1, [r4, #0]
 8009a0a:	05c8      	lsls	r0, r1, #23
 8009a0c:	d51a      	bpl.n	8009a44 <_scanf_float+0x17c>
 8009a0e:	9b02      	ldr	r3, [sp, #8]
 8009a10:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009a14:	6021      	str	r1, [r4, #0]
 8009a16:	f109 0901 	add.w	r9, r9, #1
 8009a1a:	b11b      	cbz	r3, 8009a24 <_scanf_float+0x15c>
 8009a1c:	3b01      	subs	r3, #1
 8009a1e:	3201      	adds	r2, #1
 8009a20:	9302      	str	r3, [sp, #8]
 8009a22:	60a2      	str	r2, [r4, #8]
 8009a24:	68a3      	ldr	r3, [r4, #8]
 8009a26:	3b01      	subs	r3, #1
 8009a28:	60a3      	str	r3, [r4, #8]
 8009a2a:	6923      	ldr	r3, [r4, #16]
 8009a2c:	3301      	adds	r3, #1
 8009a2e:	6123      	str	r3, [r4, #16]
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	3b01      	subs	r3, #1
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	607b      	str	r3, [r7, #4]
 8009a38:	f340 8084 	ble.w	8009b44 <_scanf_float+0x27c>
 8009a3c:	683b      	ldr	r3, [r7, #0]
 8009a3e:	3301      	adds	r3, #1
 8009a40:	603b      	str	r3, [r7, #0]
 8009a42:	e766      	b.n	8009912 <_scanf_float+0x4a>
 8009a44:	eb1a 0f05 	cmn.w	sl, r5
 8009a48:	f47f af70 	bne.w	800992c <_scanf_float+0x64>
 8009a4c:	6822      	ldr	r2, [r4, #0]
 8009a4e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009a52:	6022      	str	r2, [r4, #0]
 8009a54:	f806 3b01 	strb.w	r3, [r6], #1
 8009a58:	e7e4      	b.n	8009a24 <_scanf_float+0x15c>
 8009a5a:	6822      	ldr	r2, [r4, #0]
 8009a5c:	0610      	lsls	r0, r2, #24
 8009a5e:	f57f af65 	bpl.w	800992c <_scanf_float+0x64>
 8009a62:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009a66:	e7f4      	b.n	8009a52 <_scanf_float+0x18a>
 8009a68:	f1ba 0f00 	cmp.w	sl, #0
 8009a6c:	d10e      	bne.n	8009a8c <_scanf_float+0x1c4>
 8009a6e:	f1b9 0f00 	cmp.w	r9, #0
 8009a72:	d10e      	bne.n	8009a92 <_scanf_float+0x1ca>
 8009a74:	6822      	ldr	r2, [r4, #0]
 8009a76:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009a7a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009a7e:	d108      	bne.n	8009a92 <_scanf_float+0x1ca>
 8009a80:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009a84:	f04f 0a01 	mov.w	sl, #1
 8009a88:	6022      	str	r2, [r4, #0]
 8009a8a:	e7e3      	b.n	8009a54 <_scanf_float+0x18c>
 8009a8c:	f1ba 0f02 	cmp.w	sl, #2
 8009a90:	d055      	beq.n	8009b3e <_scanf_float+0x276>
 8009a92:	2d01      	cmp	r5, #1
 8009a94:	d002      	beq.n	8009a9c <_scanf_float+0x1d4>
 8009a96:	2d04      	cmp	r5, #4
 8009a98:	f47f af48 	bne.w	800992c <_scanf_float+0x64>
 8009a9c:	3501      	adds	r5, #1
 8009a9e:	b2ed      	uxtb	r5, r5
 8009aa0:	e7d8      	b.n	8009a54 <_scanf_float+0x18c>
 8009aa2:	f1ba 0f01 	cmp.w	sl, #1
 8009aa6:	f47f af41 	bne.w	800992c <_scanf_float+0x64>
 8009aaa:	f04f 0a02 	mov.w	sl, #2
 8009aae:	e7d1      	b.n	8009a54 <_scanf_float+0x18c>
 8009ab0:	b97d      	cbnz	r5, 8009ad2 <_scanf_float+0x20a>
 8009ab2:	f1b9 0f00 	cmp.w	r9, #0
 8009ab6:	f47f af3c 	bne.w	8009932 <_scanf_float+0x6a>
 8009aba:	6822      	ldr	r2, [r4, #0]
 8009abc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009ac0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009ac4:	f47f af39 	bne.w	800993a <_scanf_float+0x72>
 8009ac8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009acc:	2501      	movs	r5, #1
 8009ace:	6022      	str	r2, [r4, #0]
 8009ad0:	e7c0      	b.n	8009a54 <_scanf_float+0x18c>
 8009ad2:	2d03      	cmp	r5, #3
 8009ad4:	d0e2      	beq.n	8009a9c <_scanf_float+0x1d4>
 8009ad6:	2d05      	cmp	r5, #5
 8009ad8:	e7de      	b.n	8009a98 <_scanf_float+0x1d0>
 8009ada:	2d02      	cmp	r5, #2
 8009adc:	f47f af26 	bne.w	800992c <_scanf_float+0x64>
 8009ae0:	2503      	movs	r5, #3
 8009ae2:	e7b7      	b.n	8009a54 <_scanf_float+0x18c>
 8009ae4:	2d06      	cmp	r5, #6
 8009ae6:	f47f af21 	bne.w	800992c <_scanf_float+0x64>
 8009aea:	2507      	movs	r5, #7
 8009aec:	e7b2      	b.n	8009a54 <_scanf_float+0x18c>
 8009aee:	6822      	ldr	r2, [r4, #0]
 8009af0:	0591      	lsls	r1, r2, #22
 8009af2:	f57f af1b 	bpl.w	800992c <_scanf_float+0x64>
 8009af6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8009afa:	6022      	str	r2, [r4, #0]
 8009afc:	f8cd 9004 	str.w	r9, [sp, #4]
 8009b00:	e7a8      	b.n	8009a54 <_scanf_float+0x18c>
 8009b02:	6822      	ldr	r2, [r4, #0]
 8009b04:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009b08:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009b0c:	d006      	beq.n	8009b1c <_scanf_float+0x254>
 8009b0e:	0550      	lsls	r0, r2, #21
 8009b10:	f57f af0c 	bpl.w	800992c <_scanf_float+0x64>
 8009b14:	f1b9 0f00 	cmp.w	r9, #0
 8009b18:	f43f af0f 	beq.w	800993a <_scanf_float+0x72>
 8009b1c:	0591      	lsls	r1, r2, #22
 8009b1e:	bf58      	it	pl
 8009b20:	9901      	ldrpl	r1, [sp, #4]
 8009b22:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009b26:	bf58      	it	pl
 8009b28:	eba9 0101 	subpl.w	r1, r9, r1
 8009b2c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009b30:	f04f 0900 	mov.w	r9, #0
 8009b34:	bf58      	it	pl
 8009b36:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009b3a:	6022      	str	r2, [r4, #0]
 8009b3c:	e78a      	b.n	8009a54 <_scanf_float+0x18c>
 8009b3e:	f04f 0a03 	mov.w	sl, #3
 8009b42:	e787      	b.n	8009a54 <_scanf_float+0x18c>
 8009b44:	4639      	mov	r1, r7
 8009b46:	4640      	mov	r0, r8
 8009b48:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009b4c:	4798      	blx	r3
 8009b4e:	2800      	cmp	r0, #0
 8009b50:	f43f aedf 	beq.w	8009912 <_scanf_float+0x4a>
 8009b54:	e6ea      	b.n	800992c <_scanf_float+0x64>
 8009b56:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009b5a:	463a      	mov	r2, r7
 8009b5c:	4640      	mov	r0, r8
 8009b5e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009b62:	4798      	blx	r3
 8009b64:	6923      	ldr	r3, [r4, #16]
 8009b66:	3b01      	subs	r3, #1
 8009b68:	6123      	str	r3, [r4, #16]
 8009b6a:	e6ec      	b.n	8009946 <_scanf_float+0x7e>
 8009b6c:	1e6b      	subs	r3, r5, #1
 8009b6e:	2b06      	cmp	r3, #6
 8009b70:	d825      	bhi.n	8009bbe <_scanf_float+0x2f6>
 8009b72:	2d02      	cmp	r5, #2
 8009b74:	d836      	bhi.n	8009be4 <_scanf_float+0x31c>
 8009b76:	455e      	cmp	r6, fp
 8009b78:	f67f aee8 	bls.w	800994c <_scanf_float+0x84>
 8009b7c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009b80:	463a      	mov	r2, r7
 8009b82:	4640      	mov	r0, r8
 8009b84:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009b88:	4798      	blx	r3
 8009b8a:	6923      	ldr	r3, [r4, #16]
 8009b8c:	3b01      	subs	r3, #1
 8009b8e:	6123      	str	r3, [r4, #16]
 8009b90:	e7f1      	b.n	8009b76 <_scanf_float+0x2ae>
 8009b92:	9802      	ldr	r0, [sp, #8]
 8009b94:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009b98:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009b9c:	463a      	mov	r2, r7
 8009b9e:	9002      	str	r0, [sp, #8]
 8009ba0:	4640      	mov	r0, r8
 8009ba2:	4798      	blx	r3
 8009ba4:	6923      	ldr	r3, [r4, #16]
 8009ba6:	3b01      	subs	r3, #1
 8009ba8:	6123      	str	r3, [r4, #16]
 8009baa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009bae:	fa5f fa8a 	uxtb.w	sl, sl
 8009bb2:	f1ba 0f02 	cmp.w	sl, #2
 8009bb6:	d1ec      	bne.n	8009b92 <_scanf_float+0x2ca>
 8009bb8:	3d03      	subs	r5, #3
 8009bba:	b2ed      	uxtb	r5, r5
 8009bbc:	1b76      	subs	r6, r6, r5
 8009bbe:	6823      	ldr	r3, [r4, #0]
 8009bc0:	05da      	lsls	r2, r3, #23
 8009bc2:	d52f      	bpl.n	8009c24 <_scanf_float+0x35c>
 8009bc4:	055b      	lsls	r3, r3, #21
 8009bc6:	d510      	bpl.n	8009bea <_scanf_float+0x322>
 8009bc8:	455e      	cmp	r6, fp
 8009bca:	f67f aebf 	bls.w	800994c <_scanf_float+0x84>
 8009bce:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009bd2:	463a      	mov	r2, r7
 8009bd4:	4640      	mov	r0, r8
 8009bd6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009bda:	4798      	blx	r3
 8009bdc:	6923      	ldr	r3, [r4, #16]
 8009bde:	3b01      	subs	r3, #1
 8009be0:	6123      	str	r3, [r4, #16]
 8009be2:	e7f1      	b.n	8009bc8 <_scanf_float+0x300>
 8009be4:	46aa      	mov	sl, r5
 8009be6:	9602      	str	r6, [sp, #8]
 8009be8:	e7df      	b.n	8009baa <_scanf_float+0x2e2>
 8009bea:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009bee:	6923      	ldr	r3, [r4, #16]
 8009bf0:	2965      	cmp	r1, #101	; 0x65
 8009bf2:	f103 33ff 	add.w	r3, r3, #4294967295
 8009bf6:	f106 35ff 	add.w	r5, r6, #4294967295
 8009bfa:	6123      	str	r3, [r4, #16]
 8009bfc:	d00c      	beq.n	8009c18 <_scanf_float+0x350>
 8009bfe:	2945      	cmp	r1, #69	; 0x45
 8009c00:	d00a      	beq.n	8009c18 <_scanf_float+0x350>
 8009c02:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009c06:	463a      	mov	r2, r7
 8009c08:	4640      	mov	r0, r8
 8009c0a:	4798      	blx	r3
 8009c0c:	6923      	ldr	r3, [r4, #16]
 8009c0e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009c12:	3b01      	subs	r3, #1
 8009c14:	1eb5      	subs	r5, r6, #2
 8009c16:	6123      	str	r3, [r4, #16]
 8009c18:	463a      	mov	r2, r7
 8009c1a:	4640      	mov	r0, r8
 8009c1c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009c20:	4798      	blx	r3
 8009c22:	462e      	mov	r6, r5
 8009c24:	6825      	ldr	r5, [r4, #0]
 8009c26:	f015 0510 	ands.w	r5, r5, #16
 8009c2a:	d155      	bne.n	8009cd8 <_scanf_float+0x410>
 8009c2c:	7035      	strb	r5, [r6, #0]
 8009c2e:	6823      	ldr	r3, [r4, #0]
 8009c30:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009c34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009c38:	d11b      	bne.n	8009c72 <_scanf_float+0x3aa>
 8009c3a:	9b01      	ldr	r3, [sp, #4]
 8009c3c:	454b      	cmp	r3, r9
 8009c3e:	eba3 0209 	sub.w	r2, r3, r9
 8009c42:	d123      	bne.n	8009c8c <_scanf_float+0x3c4>
 8009c44:	2200      	movs	r2, #0
 8009c46:	4659      	mov	r1, fp
 8009c48:	4640      	mov	r0, r8
 8009c4a:	f000 ffed 	bl	800ac28 <_strtod_r>
 8009c4e:	6822      	ldr	r2, [r4, #0]
 8009c50:	9b03      	ldr	r3, [sp, #12]
 8009c52:	f012 0f02 	tst.w	r2, #2
 8009c56:	4606      	mov	r6, r0
 8009c58:	460f      	mov	r7, r1
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	d021      	beq.n	8009ca2 <_scanf_float+0x3da>
 8009c5e:	1d1a      	adds	r2, r3, #4
 8009c60:	9903      	ldr	r1, [sp, #12]
 8009c62:	600a      	str	r2, [r1, #0]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	e9c3 6700 	strd	r6, r7, [r3]
 8009c6a:	68e3      	ldr	r3, [r4, #12]
 8009c6c:	3301      	adds	r3, #1
 8009c6e:	60e3      	str	r3, [r4, #12]
 8009c70:	e66d      	b.n	800994e <_scanf_float+0x86>
 8009c72:	9b04      	ldr	r3, [sp, #16]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d0e5      	beq.n	8009c44 <_scanf_float+0x37c>
 8009c78:	9905      	ldr	r1, [sp, #20]
 8009c7a:	230a      	movs	r3, #10
 8009c7c:	462a      	mov	r2, r5
 8009c7e:	4640      	mov	r0, r8
 8009c80:	3101      	adds	r1, #1
 8009c82:	f001 f853 	bl	800ad2c <_strtol_r>
 8009c86:	9b04      	ldr	r3, [sp, #16]
 8009c88:	9e05      	ldr	r6, [sp, #20]
 8009c8a:	1ac2      	subs	r2, r0, r3
 8009c8c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009c90:	429e      	cmp	r6, r3
 8009c92:	bf28      	it	cs
 8009c94:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009c98:	4630      	mov	r0, r6
 8009c9a:	4910      	ldr	r1, [pc, #64]	; (8009cdc <_scanf_float+0x414>)
 8009c9c:	f000 f942 	bl	8009f24 <siprintf>
 8009ca0:	e7d0      	b.n	8009c44 <_scanf_float+0x37c>
 8009ca2:	f012 0f04 	tst.w	r2, #4
 8009ca6:	f103 0204 	add.w	r2, r3, #4
 8009caa:	d1d9      	bne.n	8009c60 <_scanf_float+0x398>
 8009cac:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8009cb0:	f8cc 2000 	str.w	r2, [ip]
 8009cb4:	f8d3 8000 	ldr.w	r8, [r3]
 8009cb8:	4602      	mov	r2, r0
 8009cba:	460b      	mov	r3, r1
 8009cbc:	f7f6 fea6 	bl	8000a0c <__aeabi_dcmpun>
 8009cc0:	b128      	cbz	r0, 8009cce <_scanf_float+0x406>
 8009cc2:	4807      	ldr	r0, [pc, #28]	; (8009ce0 <_scanf_float+0x418>)
 8009cc4:	f000 f92a 	bl	8009f1c <nanf>
 8009cc8:	f8c8 0000 	str.w	r0, [r8]
 8009ccc:	e7cd      	b.n	8009c6a <_scanf_float+0x3a2>
 8009cce:	4630      	mov	r0, r6
 8009cd0:	4639      	mov	r1, r7
 8009cd2:	f7f6 fef9 	bl	8000ac8 <__aeabi_d2f>
 8009cd6:	e7f7      	b.n	8009cc8 <_scanf_float+0x400>
 8009cd8:	2500      	movs	r5, #0
 8009cda:	e638      	b.n	800994e <_scanf_float+0x86>
 8009cdc:	0800e5ec 	.word	0x0800e5ec
 8009ce0:	0800e9f8 	.word	0x0800e9f8

08009ce4 <iprintf>:
 8009ce4:	b40f      	push	{r0, r1, r2, r3}
 8009ce6:	4b0a      	ldr	r3, [pc, #40]	; (8009d10 <iprintf+0x2c>)
 8009ce8:	b513      	push	{r0, r1, r4, lr}
 8009cea:	681c      	ldr	r4, [r3, #0]
 8009cec:	b124      	cbz	r4, 8009cf8 <iprintf+0x14>
 8009cee:	69a3      	ldr	r3, [r4, #24]
 8009cf0:	b913      	cbnz	r3, 8009cf8 <iprintf+0x14>
 8009cf2:	4620      	mov	r0, r4
 8009cf4:	f7ff f818 	bl	8008d28 <__sinit>
 8009cf8:	ab05      	add	r3, sp, #20
 8009cfa:	4620      	mov	r0, r4
 8009cfc:	9a04      	ldr	r2, [sp, #16]
 8009cfe:	68a1      	ldr	r1, [r4, #8]
 8009d00:	9301      	str	r3, [sp, #4]
 8009d02:	f003 fadf 	bl	800d2c4 <_vfiprintf_r>
 8009d06:	b002      	add	sp, #8
 8009d08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d0c:	b004      	add	sp, #16
 8009d0e:	4770      	bx	lr
 8009d10:	200000b4 	.word	0x200000b4

08009d14 <putchar>:
 8009d14:	b538      	push	{r3, r4, r5, lr}
 8009d16:	4b08      	ldr	r3, [pc, #32]	; (8009d38 <putchar+0x24>)
 8009d18:	4605      	mov	r5, r0
 8009d1a:	681c      	ldr	r4, [r3, #0]
 8009d1c:	b124      	cbz	r4, 8009d28 <putchar+0x14>
 8009d1e:	69a3      	ldr	r3, [r4, #24]
 8009d20:	b913      	cbnz	r3, 8009d28 <putchar+0x14>
 8009d22:	4620      	mov	r0, r4
 8009d24:	f7ff f800 	bl	8008d28 <__sinit>
 8009d28:	4629      	mov	r1, r5
 8009d2a:	4620      	mov	r0, r4
 8009d2c:	68a2      	ldr	r2, [r4, #8]
 8009d2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d32:	f003 bbf7 	b.w	800d524 <_putc_r>
 8009d36:	bf00      	nop
 8009d38:	200000b4 	.word	0x200000b4

08009d3c <_puts_r>:
 8009d3c:	b570      	push	{r4, r5, r6, lr}
 8009d3e:	460e      	mov	r6, r1
 8009d40:	4605      	mov	r5, r0
 8009d42:	b118      	cbz	r0, 8009d4c <_puts_r+0x10>
 8009d44:	6983      	ldr	r3, [r0, #24]
 8009d46:	b90b      	cbnz	r3, 8009d4c <_puts_r+0x10>
 8009d48:	f7fe ffee 	bl	8008d28 <__sinit>
 8009d4c:	69ab      	ldr	r3, [r5, #24]
 8009d4e:	68ac      	ldr	r4, [r5, #8]
 8009d50:	b913      	cbnz	r3, 8009d58 <_puts_r+0x1c>
 8009d52:	4628      	mov	r0, r5
 8009d54:	f7fe ffe8 	bl	8008d28 <__sinit>
 8009d58:	4b2c      	ldr	r3, [pc, #176]	; (8009e0c <_puts_r+0xd0>)
 8009d5a:	429c      	cmp	r4, r3
 8009d5c:	d120      	bne.n	8009da0 <_puts_r+0x64>
 8009d5e:	686c      	ldr	r4, [r5, #4]
 8009d60:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009d62:	07db      	lsls	r3, r3, #31
 8009d64:	d405      	bmi.n	8009d72 <_puts_r+0x36>
 8009d66:	89a3      	ldrh	r3, [r4, #12]
 8009d68:	0598      	lsls	r0, r3, #22
 8009d6a:	d402      	bmi.n	8009d72 <_puts_r+0x36>
 8009d6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009d6e:	f7ff f89e 	bl	8008eae <__retarget_lock_acquire_recursive>
 8009d72:	89a3      	ldrh	r3, [r4, #12]
 8009d74:	0719      	lsls	r1, r3, #28
 8009d76:	d51d      	bpl.n	8009db4 <_puts_r+0x78>
 8009d78:	6923      	ldr	r3, [r4, #16]
 8009d7a:	b1db      	cbz	r3, 8009db4 <_puts_r+0x78>
 8009d7c:	3e01      	subs	r6, #1
 8009d7e:	68a3      	ldr	r3, [r4, #8]
 8009d80:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009d84:	3b01      	subs	r3, #1
 8009d86:	60a3      	str	r3, [r4, #8]
 8009d88:	bb39      	cbnz	r1, 8009dda <_puts_r+0x9e>
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	da38      	bge.n	8009e00 <_puts_r+0xc4>
 8009d8e:	4622      	mov	r2, r4
 8009d90:	210a      	movs	r1, #10
 8009d92:	4628      	mov	r0, r5
 8009d94:	f000 ffcc 	bl	800ad30 <__swbuf_r>
 8009d98:	3001      	adds	r0, #1
 8009d9a:	d011      	beq.n	8009dc0 <_puts_r+0x84>
 8009d9c:	250a      	movs	r5, #10
 8009d9e:	e011      	b.n	8009dc4 <_puts_r+0x88>
 8009da0:	4b1b      	ldr	r3, [pc, #108]	; (8009e10 <_puts_r+0xd4>)
 8009da2:	429c      	cmp	r4, r3
 8009da4:	d101      	bne.n	8009daa <_puts_r+0x6e>
 8009da6:	68ac      	ldr	r4, [r5, #8]
 8009da8:	e7da      	b.n	8009d60 <_puts_r+0x24>
 8009daa:	4b1a      	ldr	r3, [pc, #104]	; (8009e14 <_puts_r+0xd8>)
 8009dac:	429c      	cmp	r4, r3
 8009dae:	bf08      	it	eq
 8009db0:	68ec      	ldreq	r4, [r5, #12]
 8009db2:	e7d5      	b.n	8009d60 <_puts_r+0x24>
 8009db4:	4621      	mov	r1, r4
 8009db6:	4628      	mov	r0, r5
 8009db8:	f001 f81e 	bl	800adf8 <__swsetup_r>
 8009dbc:	2800      	cmp	r0, #0
 8009dbe:	d0dd      	beq.n	8009d7c <_puts_r+0x40>
 8009dc0:	f04f 35ff 	mov.w	r5, #4294967295
 8009dc4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009dc6:	07da      	lsls	r2, r3, #31
 8009dc8:	d405      	bmi.n	8009dd6 <_puts_r+0x9a>
 8009dca:	89a3      	ldrh	r3, [r4, #12]
 8009dcc:	059b      	lsls	r3, r3, #22
 8009dce:	d402      	bmi.n	8009dd6 <_puts_r+0x9a>
 8009dd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009dd2:	f7ff f86d 	bl	8008eb0 <__retarget_lock_release_recursive>
 8009dd6:	4628      	mov	r0, r5
 8009dd8:	bd70      	pop	{r4, r5, r6, pc}
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	da04      	bge.n	8009de8 <_puts_r+0xac>
 8009dde:	69a2      	ldr	r2, [r4, #24]
 8009de0:	429a      	cmp	r2, r3
 8009de2:	dc06      	bgt.n	8009df2 <_puts_r+0xb6>
 8009de4:	290a      	cmp	r1, #10
 8009de6:	d004      	beq.n	8009df2 <_puts_r+0xb6>
 8009de8:	6823      	ldr	r3, [r4, #0]
 8009dea:	1c5a      	adds	r2, r3, #1
 8009dec:	6022      	str	r2, [r4, #0]
 8009dee:	7019      	strb	r1, [r3, #0]
 8009df0:	e7c5      	b.n	8009d7e <_puts_r+0x42>
 8009df2:	4622      	mov	r2, r4
 8009df4:	4628      	mov	r0, r5
 8009df6:	f000 ff9b 	bl	800ad30 <__swbuf_r>
 8009dfa:	3001      	adds	r0, #1
 8009dfc:	d1bf      	bne.n	8009d7e <_puts_r+0x42>
 8009dfe:	e7df      	b.n	8009dc0 <_puts_r+0x84>
 8009e00:	250a      	movs	r5, #10
 8009e02:	6823      	ldr	r3, [r4, #0]
 8009e04:	1c5a      	adds	r2, r3, #1
 8009e06:	6022      	str	r2, [r4, #0]
 8009e08:	701d      	strb	r5, [r3, #0]
 8009e0a:	e7db      	b.n	8009dc4 <_puts_r+0x88>
 8009e0c:	0800e574 	.word	0x0800e574
 8009e10:	0800e594 	.word	0x0800e594
 8009e14:	0800e554 	.word	0x0800e554

08009e18 <puts>:
 8009e18:	4b02      	ldr	r3, [pc, #8]	; (8009e24 <puts+0xc>)
 8009e1a:	4601      	mov	r1, r0
 8009e1c:	6818      	ldr	r0, [r3, #0]
 8009e1e:	f7ff bf8d 	b.w	8009d3c <_puts_r>
 8009e22:	bf00      	nop
 8009e24:	200000b4 	.word	0x200000b4

08009e28 <cleanup_glue>:
 8009e28:	b538      	push	{r3, r4, r5, lr}
 8009e2a:	460c      	mov	r4, r1
 8009e2c:	6809      	ldr	r1, [r1, #0]
 8009e2e:	4605      	mov	r5, r0
 8009e30:	b109      	cbz	r1, 8009e36 <cleanup_glue+0xe>
 8009e32:	f7ff fff9 	bl	8009e28 <cleanup_glue>
 8009e36:	4621      	mov	r1, r4
 8009e38:	4628      	mov	r0, r5
 8009e3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e3e:	f003 b875 	b.w	800cf2c <_free_r>
	...

08009e44 <_reclaim_reent>:
 8009e44:	4b2c      	ldr	r3, [pc, #176]	; (8009ef8 <_reclaim_reent+0xb4>)
 8009e46:	b570      	push	{r4, r5, r6, lr}
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	4604      	mov	r4, r0
 8009e4c:	4283      	cmp	r3, r0
 8009e4e:	d051      	beq.n	8009ef4 <_reclaim_reent+0xb0>
 8009e50:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009e52:	b143      	cbz	r3, 8009e66 <_reclaim_reent+0x22>
 8009e54:	68db      	ldr	r3, [r3, #12]
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d14a      	bne.n	8009ef0 <_reclaim_reent+0xac>
 8009e5a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e5c:	6819      	ldr	r1, [r3, #0]
 8009e5e:	b111      	cbz	r1, 8009e66 <_reclaim_reent+0x22>
 8009e60:	4620      	mov	r0, r4
 8009e62:	f003 f863 	bl	800cf2c <_free_r>
 8009e66:	6961      	ldr	r1, [r4, #20]
 8009e68:	b111      	cbz	r1, 8009e70 <_reclaim_reent+0x2c>
 8009e6a:	4620      	mov	r0, r4
 8009e6c:	f003 f85e 	bl	800cf2c <_free_r>
 8009e70:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8009e72:	b111      	cbz	r1, 8009e7a <_reclaim_reent+0x36>
 8009e74:	4620      	mov	r0, r4
 8009e76:	f003 f859 	bl	800cf2c <_free_r>
 8009e7a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009e7c:	b111      	cbz	r1, 8009e84 <_reclaim_reent+0x40>
 8009e7e:	4620      	mov	r0, r4
 8009e80:	f003 f854 	bl	800cf2c <_free_r>
 8009e84:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8009e86:	b111      	cbz	r1, 8009e8e <_reclaim_reent+0x4a>
 8009e88:	4620      	mov	r0, r4
 8009e8a:	f003 f84f 	bl	800cf2c <_free_r>
 8009e8e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8009e90:	b111      	cbz	r1, 8009e98 <_reclaim_reent+0x54>
 8009e92:	4620      	mov	r0, r4
 8009e94:	f003 f84a 	bl	800cf2c <_free_r>
 8009e98:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8009e9a:	b111      	cbz	r1, 8009ea2 <_reclaim_reent+0x5e>
 8009e9c:	4620      	mov	r0, r4
 8009e9e:	f003 f845 	bl	800cf2c <_free_r>
 8009ea2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8009ea4:	b111      	cbz	r1, 8009eac <_reclaim_reent+0x68>
 8009ea6:	4620      	mov	r0, r4
 8009ea8:	f003 f840 	bl	800cf2c <_free_r>
 8009eac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009eae:	b111      	cbz	r1, 8009eb6 <_reclaim_reent+0x72>
 8009eb0:	4620      	mov	r0, r4
 8009eb2:	f003 f83b 	bl	800cf2c <_free_r>
 8009eb6:	69a3      	ldr	r3, [r4, #24]
 8009eb8:	b1e3      	cbz	r3, 8009ef4 <_reclaim_reent+0xb0>
 8009eba:	4620      	mov	r0, r4
 8009ebc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009ebe:	4798      	blx	r3
 8009ec0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8009ec2:	b1b9      	cbz	r1, 8009ef4 <_reclaim_reent+0xb0>
 8009ec4:	4620      	mov	r0, r4
 8009ec6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009eca:	f7ff bfad 	b.w	8009e28 <cleanup_glue>
 8009ece:	5949      	ldr	r1, [r1, r5]
 8009ed0:	b941      	cbnz	r1, 8009ee4 <_reclaim_reent+0xa0>
 8009ed2:	3504      	adds	r5, #4
 8009ed4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009ed6:	2d80      	cmp	r5, #128	; 0x80
 8009ed8:	68d9      	ldr	r1, [r3, #12]
 8009eda:	d1f8      	bne.n	8009ece <_reclaim_reent+0x8a>
 8009edc:	4620      	mov	r0, r4
 8009ede:	f003 f825 	bl	800cf2c <_free_r>
 8009ee2:	e7ba      	b.n	8009e5a <_reclaim_reent+0x16>
 8009ee4:	680e      	ldr	r6, [r1, #0]
 8009ee6:	4620      	mov	r0, r4
 8009ee8:	f003 f820 	bl	800cf2c <_free_r>
 8009eec:	4631      	mov	r1, r6
 8009eee:	e7ef      	b.n	8009ed0 <_reclaim_reent+0x8c>
 8009ef0:	2500      	movs	r5, #0
 8009ef2:	e7ef      	b.n	8009ed4 <_reclaim_reent+0x90>
 8009ef4:	bd70      	pop	{r4, r5, r6, pc}
 8009ef6:	bf00      	nop
 8009ef8:	200000b4 	.word	0x200000b4

08009efc <_sbrk_r>:
 8009efc:	b538      	push	{r3, r4, r5, lr}
 8009efe:	2300      	movs	r3, #0
 8009f00:	4d05      	ldr	r5, [pc, #20]	; (8009f18 <_sbrk_r+0x1c>)
 8009f02:	4604      	mov	r4, r0
 8009f04:	4608      	mov	r0, r1
 8009f06:	602b      	str	r3, [r5, #0]
 8009f08:	f7f7 fb3a 	bl	8001580 <_sbrk>
 8009f0c:	1c43      	adds	r3, r0, #1
 8009f0e:	d102      	bne.n	8009f16 <_sbrk_r+0x1a>
 8009f10:	682b      	ldr	r3, [r5, #0]
 8009f12:	b103      	cbz	r3, 8009f16 <_sbrk_r+0x1a>
 8009f14:	6023      	str	r3, [r4, #0]
 8009f16:	bd38      	pop	{r3, r4, r5, pc}
 8009f18:	20002744 	.word	0x20002744

08009f1c <nanf>:
 8009f1c:	4800      	ldr	r0, [pc, #0]	; (8009f20 <nanf+0x4>)
 8009f1e:	4770      	bx	lr
 8009f20:	7fc00000 	.word	0x7fc00000

08009f24 <siprintf>:
 8009f24:	b40e      	push	{r1, r2, r3}
 8009f26:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009f2a:	b500      	push	{lr}
 8009f2c:	b09c      	sub	sp, #112	; 0x70
 8009f2e:	ab1d      	add	r3, sp, #116	; 0x74
 8009f30:	9002      	str	r0, [sp, #8]
 8009f32:	9006      	str	r0, [sp, #24]
 8009f34:	9107      	str	r1, [sp, #28]
 8009f36:	9104      	str	r1, [sp, #16]
 8009f38:	4808      	ldr	r0, [pc, #32]	; (8009f5c <siprintf+0x38>)
 8009f3a:	4909      	ldr	r1, [pc, #36]	; (8009f60 <siprintf+0x3c>)
 8009f3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f40:	9105      	str	r1, [sp, #20]
 8009f42:	6800      	ldr	r0, [r0, #0]
 8009f44:	a902      	add	r1, sp, #8
 8009f46:	9301      	str	r3, [sp, #4]
 8009f48:	f003 f894 	bl	800d074 <_svfiprintf_r>
 8009f4c:	2200      	movs	r2, #0
 8009f4e:	9b02      	ldr	r3, [sp, #8]
 8009f50:	701a      	strb	r2, [r3, #0]
 8009f52:	b01c      	add	sp, #112	; 0x70
 8009f54:	f85d eb04 	ldr.w	lr, [sp], #4
 8009f58:	b003      	add	sp, #12
 8009f5a:	4770      	bx	lr
 8009f5c:	200000b4 	.word	0x200000b4
 8009f60:	ffff0208 	.word	0xffff0208

08009f64 <__sread>:
 8009f64:	b510      	push	{r4, lr}
 8009f66:	460c      	mov	r4, r1
 8009f68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f6c:	f003 fb22 	bl	800d5b4 <_read_r>
 8009f70:	2800      	cmp	r0, #0
 8009f72:	bfab      	itete	ge
 8009f74:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009f76:	89a3      	ldrhlt	r3, [r4, #12]
 8009f78:	181b      	addge	r3, r3, r0
 8009f7a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009f7e:	bfac      	ite	ge
 8009f80:	6563      	strge	r3, [r4, #84]	; 0x54
 8009f82:	81a3      	strhlt	r3, [r4, #12]
 8009f84:	bd10      	pop	{r4, pc}

08009f86 <__swrite>:
 8009f86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f8a:	461f      	mov	r7, r3
 8009f8c:	898b      	ldrh	r3, [r1, #12]
 8009f8e:	4605      	mov	r5, r0
 8009f90:	05db      	lsls	r3, r3, #23
 8009f92:	460c      	mov	r4, r1
 8009f94:	4616      	mov	r6, r2
 8009f96:	d505      	bpl.n	8009fa4 <__swrite+0x1e>
 8009f98:	2302      	movs	r3, #2
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fa0:	f002 fa4c 	bl	800c43c <_lseek_r>
 8009fa4:	89a3      	ldrh	r3, [r4, #12]
 8009fa6:	4632      	mov	r2, r6
 8009fa8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009fac:	81a3      	strh	r3, [r4, #12]
 8009fae:	4628      	mov	r0, r5
 8009fb0:	463b      	mov	r3, r7
 8009fb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009fb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009fba:	f000 bf0b 	b.w	800add4 <_write_r>

08009fbe <__sseek>:
 8009fbe:	b510      	push	{r4, lr}
 8009fc0:	460c      	mov	r4, r1
 8009fc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fc6:	f002 fa39 	bl	800c43c <_lseek_r>
 8009fca:	1c43      	adds	r3, r0, #1
 8009fcc:	89a3      	ldrh	r3, [r4, #12]
 8009fce:	bf15      	itete	ne
 8009fd0:	6560      	strne	r0, [r4, #84]	; 0x54
 8009fd2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009fd6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009fda:	81a3      	strheq	r3, [r4, #12]
 8009fdc:	bf18      	it	ne
 8009fde:	81a3      	strhne	r3, [r4, #12]
 8009fe0:	bd10      	pop	{r4, pc}

08009fe2 <__sclose>:
 8009fe2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fe6:	f000 bf75 	b.w	800aed4 <_close_r>

08009fea <strstr>:
 8009fea:	780a      	ldrb	r2, [r1, #0]
 8009fec:	b570      	push	{r4, r5, r6, lr}
 8009fee:	b96a      	cbnz	r2, 800a00c <strstr+0x22>
 8009ff0:	bd70      	pop	{r4, r5, r6, pc}
 8009ff2:	429a      	cmp	r2, r3
 8009ff4:	d109      	bne.n	800a00a <strstr+0x20>
 8009ff6:	460c      	mov	r4, r1
 8009ff8:	4605      	mov	r5, r0
 8009ffa:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d0f6      	beq.n	8009ff0 <strstr+0x6>
 800a002:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800a006:	429e      	cmp	r6, r3
 800a008:	d0f7      	beq.n	8009ffa <strstr+0x10>
 800a00a:	3001      	adds	r0, #1
 800a00c:	7803      	ldrb	r3, [r0, #0]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d1ef      	bne.n	8009ff2 <strstr+0x8>
 800a012:	4618      	mov	r0, r3
 800a014:	e7ec      	b.n	8009ff0 <strstr+0x6>

0800a016 <sulp>:
 800a016:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a01a:	460f      	mov	r7, r1
 800a01c:	4690      	mov	r8, r2
 800a01e:	f002 fe29 	bl	800cc74 <__ulp>
 800a022:	4604      	mov	r4, r0
 800a024:	460d      	mov	r5, r1
 800a026:	f1b8 0f00 	cmp.w	r8, #0
 800a02a:	d011      	beq.n	800a050 <sulp+0x3a>
 800a02c:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800a030:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a034:	2b00      	cmp	r3, #0
 800a036:	dd0b      	ble.n	800a050 <sulp+0x3a>
 800a038:	2400      	movs	r4, #0
 800a03a:	051b      	lsls	r3, r3, #20
 800a03c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a040:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a044:	4622      	mov	r2, r4
 800a046:	462b      	mov	r3, r5
 800a048:	f7f6 fa46 	bl	80004d8 <__aeabi_dmul>
 800a04c:	4604      	mov	r4, r0
 800a04e:	460d      	mov	r5, r1
 800a050:	4620      	mov	r0, r4
 800a052:	4629      	mov	r1, r5
 800a054:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a058 <_strtod_l>:
 800a058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a05c:	469b      	mov	fp, r3
 800a05e:	2300      	movs	r3, #0
 800a060:	b09f      	sub	sp, #124	; 0x7c
 800a062:	931a      	str	r3, [sp, #104]	; 0x68
 800a064:	4b9e      	ldr	r3, [pc, #632]	; (800a2e0 <_strtod_l+0x288>)
 800a066:	4682      	mov	sl, r0
 800a068:	681f      	ldr	r7, [r3, #0]
 800a06a:	460e      	mov	r6, r1
 800a06c:	4638      	mov	r0, r7
 800a06e:	9215      	str	r2, [sp, #84]	; 0x54
 800a070:	f7f6 f86e 	bl	8000150 <strlen>
 800a074:	f04f 0800 	mov.w	r8, #0
 800a078:	4604      	mov	r4, r0
 800a07a:	f04f 0900 	mov.w	r9, #0
 800a07e:	9619      	str	r6, [sp, #100]	; 0x64
 800a080:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a082:	781a      	ldrb	r2, [r3, #0]
 800a084:	2a2b      	cmp	r2, #43	; 0x2b
 800a086:	d04c      	beq.n	800a122 <_strtod_l+0xca>
 800a088:	d83a      	bhi.n	800a100 <_strtod_l+0xa8>
 800a08a:	2a0d      	cmp	r2, #13
 800a08c:	d833      	bhi.n	800a0f6 <_strtod_l+0x9e>
 800a08e:	2a08      	cmp	r2, #8
 800a090:	d833      	bhi.n	800a0fa <_strtod_l+0xa2>
 800a092:	2a00      	cmp	r2, #0
 800a094:	d03d      	beq.n	800a112 <_strtod_l+0xba>
 800a096:	2300      	movs	r3, #0
 800a098:	930a      	str	r3, [sp, #40]	; 0x28
 800a09a:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800a09c:	782b      	ldrb	r3, [r5, #0]
 800a09e:	2b30      	cmp	r3, #48	; 0x30
 800a0a0:	f040 80aa 	bne.w	800a1f8 <_strtod_l+0x1a0>
 800a0a4:	786b      	ldrb	r3, [r5, #1]
 800a0a6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a0aa:	2b58      	cmp	r3, #88	; 0x58
 800a0ac:	d166      	bne.n	800a17c <_strtod_l+0x124>
 800a0ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0b0:	4650      	mov	r0, sl
 800a0b2:	9301      	str	r3, [sp, #4]
 800a0b4:	ab1a      	add	r3, sp, #104	; 0x68
 800a0b6:	9300      	str	r3, [sp, #0]
 800a0b8:	4a8a      	ldr	r2, [pc, #552]	; (800a2e4 <_strtod_l+0x28c>)
 800a0ba:	f8cd b008 	str.w	fp, [sp, #8]
 800a0be:	ab1b      	add	r3, sp, #108	; 0x6c
 800a0c0:	a919      	add	r1, sp, #100	; 0x64
 800a0c2:	f001 feb9 	bl	800be38 <__gethex>
 800a0c6:	f010 0607 	ands.w	r6, r0, #7
 800a0ca:	4604      	mov	r4, r0
 800a0cc:	d005      	beq.n	800a0da <_strtod_l+0x82>
 800a0ce:	2e06      	cmp	r6, #6
 800a0d0:	d129      	bne.n	800a126 <_strtod_l+0xce>
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	3501      	adds	r5, #1
 800a0d6:	9519      	str	r5, [sp, #100]	; 0x64
 800a0d8:	930a      	str	r3, [sp, #40]	; 0x28
 800a0da:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	f040 858a 	bne.w	800abf6 <_strtod_l+0xb9e>
 800a0e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0e4:	b1d3      	cbz	r3, 800a11c <_strtod_l+0xc4>
 800a0e6:	4642      	mov	r2, r8
 800a0e8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a0ec:	4610      	mov	r0, r2
 800a0ee:	4619      	mov	r1, r3
 800a0f0:	b01f      	add	sp, #124	; 0x7c
 800a0f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0f6:	2a20      	cmp	r2, #32
 800a0f8:	d1cd      	bne.n	800a096 <_strtod_l+0x3e>
 800a0fa:	3301      	adds	r3, #1
 800a0fc:	9319      	str	r3, [sp, #100]	; 0x64
 800a0fe:	e7bf      	b.n	800a080 <_strtod_l+0x28>
 800a100:	2a2d      	cmp	r2, #45	; 0x2d
 800a102:	d1c8      	bne.n	800a096 <_strtod_l+0x3e>
 800a104:	2201      	movs	r2, #1
 800a106:	920a      	str	r2, [sp, #40]	; 0x28
 800a108:	1c5a      	adds	r2, r3, #1
 800a10a:	9219      	str	r2, [sp, #100]	; 0x64
 800a10c:	785b      	ldrb	r3, [r3, #1]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d1c3      	bne.n	800a09a <_strtod_l+0x42>
 800a112:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a114:	9619      	str	r6, [sp, #100]	; 0x64
 800a116:	2b00      	cmp	r3, #0
 800a118:	f040 856b 	bne.w	800abf2 <_strtod_l+0xb9a>
 800a11c:	4642      	mov	r2, r8
 800a11e:	464b      	mov	r3, r9
 800a120:	e7e4      	b.n	800a0ec <_strtod_l+0x94>
 800a122:	2200      	movs	r2, #0
 800a124:	e7ef      	b.n	800a106 <_strtod_l+0xae>
 800a126:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a128:	b13a      	cbz	r2, 800a13a <_strtod_l+0xe2>
 800a12a:	2135      	movs	r1, #53	; 0x35
 800a12c:	a81c      	add	r0, sp, #112	; 0x70
 800a12e:	f002 fea5 	bl	800ce7c <__copybits>
 800a132:	4650      	mov	r0, sl
 800a134:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a136:	f002 fa6d 	bl	800c614 <_Bfree>
 800a13a:	3e01      	subs	r6, #1
 800a13c:	2e04      	cmp	r6, #4
 800a13e:	d806      	bhi.n	800a14e <_strtod_l+0xf6>
 800a140:	e8df f006 	tbb	[pc, r6]
 800a144:	1714030a 	.word	0x1714030a
 800a148:	0a          	.byte	0x0a
 800a149:	00          	.byte	0x00
 800a14a:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800a14e:	0721      	lsls	r1, r4, #28
 800a150:	d5c3      	bpl.n	800a0da <_strtod_l+0x82>
 800a152:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800a156:	e7c0      	b.n	800a0da <_strtod_l+0x82>
 800a158:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a15a:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800a15e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a162:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a166:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800a16a:	e7f0      	b.n	800a14e <_strtod_l+0xf6>
 800a16c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800a2e8 <_strtod_l+0x290>
 800a170:	e7ed      	b.n	800a14e <_strtod_l+0xf6>
 800a172:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800a176:	f04f 38ff 	mov.w	r8, #4294967295
 800a17a:	e7e8      	b.n	800a14e <_strtod_l+0xf6>
 800a17c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a17e:	1c5a      	adds	r2, r3, #1
 800a180:	9219      	str	r2, [sp, #100]	; 0x64
 800a182:	785b      	ldrb	r3, [r3, #1]
 800a184:	2b30      	cmp	r3, #48	; 0x30
 800a186:	d0f9      	beq.n	800a17c <_strtod_l+0x124>
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d0a6      	beq.n	800a0da <_strtod_l+0x82>
 800a18c:	2301      	movs	r3, #1
 800a18e:	9307      	str	r3, [sp, #28]
 800a190:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a192:	220a      	movs	r2, #10
 800a194:	9308      	str	r3, [sp, #32]
 800a196:	2300      	movs	r3, #0
 800a198:	469b      	mov	fp, r3
 800a19a:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800a19e:	9819      	ldr	r0, [sp, #100]	; 0x64
 800a1a0:	7805      	ldrb	r5, [r0, #0]
 800a1a2:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800a1a6:	b2d9      	uxtb	r1, r3
 800a1a8:	2909      	cmp	r1, #9
 800a1aa:	d927      	bls.n	800a1fc <_strtod_l+0x1a4>
 800a1ac:	4622      	mov	r2, r4
 800a1ae:	4639      	mov	r1, r7
 800a1b0:	f003 fa18 	bl	800d5e4 <strncmp>
 800a1b4:	2800      	cmp	r0, #0
 800a1b6:	d033      	beq.n	800a220 <_strtod_l+0x1c8>
 800a1b8:	2000      	movs	r0, #0
 800a1ba:	462a      	mov	r2, r5
 800a1bc:	465c      	mov	r4, fp
 800a1be:	4603      	mov	r3, r0
 800a1c0:	9004      	str	r0, [sp, #16]
 800a1c2:	2a65      	cmp	r2, #101	; 0x65
 800a1c4:	d001      	beq.n	800a1ca <_strtod_l+0x172>
 800a1c6:	2a45      	cmp	r2, #69	; 0x45
 800a1c8:	d114      	bne.n	800a1f4 <_strtod_l+0x19c>
 800a1ca:	b91c      	cbnz	r4, 800a1d4 <_strtod_l+0x17c>
 800a1cc:	9a07      	ldr	r2, [sp, #28]
 800a1ce:	4302      	orrs	r2, r0
 800a1d0:	d09f      	beq.n	800a112 <_strtod_l+0xba>
 800a1d2:	2400      	movs	r4, #0
 800a1d4:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800a1d6:	1c72      	adds	r2, r6, #1
 800a1d8:	9219      	str	r2, [sp, #100]	; 0x64
 800a1da:	7872      	ldrb	r2, [r6, #1]
 800a1dc:	2a2b      	cmp	r2, #43	; 0x2b
 800a1de:	d079      	beq.n	800a2d4 <_strtod_l+0x27c>
 800a1e0:	2a2d      	cmp	r2, #45	; 0x2d
 800a1e2:	f000 8083 	beq.w	800a2ec <_strtod_l+0x294>
 800a1e6:	2700      	movs	r7, #0
 800a1e8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a1ec:	2909      	cmp	r1, #9
 800a1ee:	f240 8083 	bls.w	800a2f8 <_strtod_l+0x2a0>
 800a1f2:	9619      	str	r6, [sp, #100]	; 0x64
 800a1f4:	2500      	movs	r5, #0
 800a1f6:	e09f      	b.n	800a338 <_strtod_l+0x2e0>
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	e7c8      	b.n	800a18e <_strtod_l+0x136>
 800a1fc:	f1bb 0f08 	cmp.w	fp, #8
 800a200:	bfd5      	itete	le
 800a202:	9906      	ldrle	r1, [sp, #24]
 800a204:	9905      	ldrgt	r1, [sp, #20]
 800a206:	fb02 3301 	mlale	r3, r2, r1, r3
 800a20a:	fb02 3301 	mlagt	r3, r2, r1, r3
 800a20e:	f100 0001 	add.w	r0, r0, #1
 800a212:	bfd4      	ite	le
 800a214:	9306      	strle	r3, [sp, #24]
 800a216:	9305      	strgt	r3, [sp, #20]
 800a218:	f10b 0b01 	add.w	fp, fp, #1
 800a21c:	9019      	str	r0, [sp, #100]	; 0x64
 800a21e:	e7be      	b.n	800a19e <_strtod_l+0x146>
 800a220:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a222:	191a      	adds	r2, r3, r4
 800a224:	9219      	str	r2, [sp, #100]	; 0x64
 800a226:	5d1a      	ldrb	r2, [r3, r4]
 800a228:	f1bb 0f00 	cmp.w	fp, #0
 800a22c:	d036      	beq.n	800a29c <_strtod_l+0x244>
 800a22e:	465c      	mov	r4, fp
 800a230:	9004      	str	r0, [sp, #16]
 800a232:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800a236:	2b09      	cmp	r3, #9
 800a238:	d912      	bls.n	800a260 <_strtod_l+0x208>
 800a23a:	2301      	movs	r3, #1
 800a23c:	e7c1      	b.n	800a1c2 <_strtod_l+0x16a>
 800a23e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a240:	3001      	adds	r0, #1
 800a242:	1c5a      	adds	r2, r3, #1
 800a244:	9219      	str	r2, [sp, #100]	; 0x64
 800a246:	785a      	ldrb	r2, [r3, #1]
 800a248:	2a30      	cmp	r2, #48	; 0x30
 800a24a:	d0f8      	beq.n	800a23e <_strtod_l+0x1e6>
 800a24c:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800a250:	2b08      	cmp	r3, #8
 800a252:	f200 84d5 	bhi.w	800ac00 <_strtod_l+0xba8>
 800a256:	9004      	str	r0, [sp, #16]
 800a258:	2000      	movs	r0, #0
 800a25a:	4604      	mov	r4, r0
 800a25c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a25e:	9308      	str	r3, [sp, #32]
 800a260:	3a30      	subs	r2, #48	; 0x30
 800a262:	f100 0301 	add.w	r3, r0, #1
 800a266:	d013      	beq.n	800a290 <_strtod_l+0x238>
 800a268:	9904      	ldr	r1, [sp, #16]
 800a26a:	1905      	adds	r5, r0, r4
 800a26c:	4419      	add	r1, r3
 800a26e:	9104      	str	r1, [sp, #16]
 800a270:	4623      	mov	r3, r4
 800a272:	210a      	movs	r1, #10
 800a274:	42ab      	cmp	r3, r5
 800a276:	d113      	bne.n	800a2a0 <_strtod_l+0x248>
 800a278:	1823      	adds	r3, r4, r0
 800a27a:	2b08      	cmp	r3, #8
 800a27c:	f104 0401 	add.w	r4, r4, #1
 800a280:	4404      	add	r4, r0
 800a282:	dc1b      	bgt.n	800a2bc <_strtod_l+0x264>
 800a284:	230a      	movs	r3, #10
 800a286:	9906      	ldr	r1, [sp, #24]
 800a288:	fb03 2301 	mla	r3, r3, r1, r2
 800a28c:	9306      	str	r3, [sp, #24]
 800a28e:	2300      	movs	r3, #0
 800a290:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a292:	4618      	mov	r0, r3
 800a294:	1c51      	adds	r1, r2, #1
 800a296:	9119      	str	r1, [sp, #100]	; 0x64
 800a298:	7852      	ldrb	r2, [r2, #1]
 800a29a:	e7ca      	b.n	800a232 <_strtod_l+0x1da>
 800a29c:	4658      	mov	r0, fp
 800a29e:	e7d3      	b.n	800a248 <_strtod_l+0x1f0>
 800a2a0:	2b08      	cmp	r3, #8
 800a2a2:	dc04      	bgt.n	800a2ae <_strtod_l+0x256>
 800a2a4:	9f06      	ldr	r7, [sp, #24]
 800a2a6:	434f      	muls	r7, r1
 800a2a8:	9706      	str	r7, [sp, #24]
 800a2aa:	3301      	adds	r3, #1
 800a2ac:	e7e2      	b.n	800a274 <_strtod_l+0x21c>
 800a2ae:	1c5f      	adds	r7, r3, #1
 800a2b0:	2f10      	cmp	r7, #16
 800a2b2:	bfde      	ittt	le
 800a2b4:	9f05      	ldrle	r7, [sp, #20]
 800a2b6:	434f      	mulle	r7, r1
 800a2b8:	9705      	strle	r7, [sp, #20]
 800a2ba:	e7f6      	b.n	800a2aa <_strtod_l+0x252>
 800a2bc:	2c10      	cmp	r4, #16
 800a2be:	bfdf      	itttt	le
 800a2c0:	230a      	movle	r3, #10
 800a2c2:	9905      	ldrle	r1, [sp, #20]
 800a2c4:	fb03 2301 	mlale	r3, r3, r1, r2
 800a2c8:	9305      	strle	r3, [sp, #20]
 800a2ca:	e7e0      	b.n	800a28e <_strtod_l+0x236>
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	9304      	str	r3, [sp, #16]
 800a2d0:	2301      	movs	r3, #1
 800a2d2:	e77b      	b.n	800a1cc <_strtod_l+0x174>
 800a2d4:	2700      	movs	r7, #0
 800a2d6:	1cb2      	adds	r2, r6, #2
 800a2d8:	9219      	str	r2, [sp, #100]	; 0x64
 800a2da:	78b2      	ldrb	r2, [r6, #2]
 800a2dc:	e784      	b.n	800a1e8 <_strtod_l+0x190>
 800a2de:	bf00      	nop
 800a2e0:	0800e840 	.word	0x0800e840
 800a2e4:	0800e5f4 	.word	0x0800e5f4
 800a2e8:	7ff00000 	.word	0x7ff00000
 800a2ec:	2701      	movs	r7, #1
 800a2ee:	e7f2      	b.n	800a2d6 <_strtod_l+0x27e>
 800a2f0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a2f2:	1c51      	adds	r1, r2, #1
 800a2f4:	9119      	str	r1, [sp, #100]	; 0x64
 800a2f6:	7852      	ldrb	r2, [r2, #1]
 800a2f8:	2a30      	cmp	r2, #48	; 0x30
 800a2fa:	d0f9      	beq.n	800a2f0 <_strtod_l+0x298>
 800a2fc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800a300:	2908      	cmp	r1, #8
 800a302:	f63f af77 	bhi.w	800a1f4 <_strtod_l+0x19c>
 800a306:	f04f 0e0a 	mov.w	lr, #10
 800a30a:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800a30e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a310:	9209      	str	r2, [sp, #36]	; 0x24
 800a312:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a314:	1c51      	adds	r1, r2, #1
 800a316:	9119      	str	r1, [sp, #100]	; 0x64
 800a318:	7852      	ldrb	r2, [r2, #1]
 800a31a:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800a31e:	2d09      	cmp	r5, #9
 800a320:	d935      	bls.n	800a38e <_strtod_l+0x336>
 800a322:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a324:	1b49      	subs	r1, r1, r5
 800a326:	2908      	cmp	r1, #8
 800a328:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800a32c:	dc02      	bgt.n	800a334 <_strtod_l+0x2dc>
 800a32e:	4565      	cmp	r5, ip
 800a330:	bfa8      	it	ge
 800a332:	4665      	movge	r5, ip
 800a334:	b107      	cbz	r7, 800a338 <_strtod_l+0x2e0>
 800a336:	426d      	negs	r5, r5
 800a338:	2c00      	cmp	r4, #0
 800a33a:	d14c      	bne.n	800a3d6 <_strtod_l+0x37e>
 800a33c:	9907      	ldr	r1, [sp, #28]
 800a33e:	4301      	orrs	r1, r0
 800a340:	f47f aecb 	bne.w	800a0da <_strtod_l+0x82>
 800a344:	2b00      	cmp	r3, #0
 800a346:	f47f aee4 	bne.w	800a112 <_strtod_l+0xba>
 800a34a:	2a69      	cmp	r2, #105	; 0x69
 800a34c:	d026      	beq.n	800a39c <_strtod_l+0x344>
 800a34e:	dc23      	bgt.n	800a398 <_strtod_l+0x340>
 800a350:	2a49      	cmp	r2, #73	; 0x49
 800a352:	d023      	beq.n	800a39c <_strtod_l+0x344>
 800a354:	2a4e      	cmp	r2, #78	; 0x4e
 800a356:	f47f aedc 	bne.w	800a112 <_strtod_l+0xba>
 800a35a:	499d      	ldr	r1, [pc, #628]	; (800a5d0 <_strtod_l+0x578>)
 800a35c:	a819      	add	r0, sp, #100	; 0x64
 800a35e:	f001 ffb9 	bl	800c2d4 <__match>
 800a362:	2800      	cmp	r0, #0
 800a364:	f43f aed5 	beq.w	800a112 <_strtod_l+0xba>
 800a368:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a36a:	781b      	ldrb	r3, [r3, #0]
 800a36c:	2b28      	cmp	r3, #40	; 0x28
 800a36e:	d12c      	bne.n	800a3ca <_strtod_l+0x372>
 800a370:	4998      	ldr	r1, [pc, #608]	; (800a5d4 <_strtod_l+0x57c>)
 800a372:	aa1c      	add	r2, sp, #112	; 0x70
 800a374:	a819      	add	r0, sp, #100	; 0x64
 800a376:	f001 ffc1 	bl	800c2fc <__hexnan>
 800a37a:	2805      	cmp	r0, #5
 800a37c:	d125      	bne.n	800a3ca <_strtod_l+0x372>
 800a37e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a380:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800a384:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800a388:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800a38c:	e6a5      	b.n	800a0da <_strtod_l+0x82>
 800a38e:	fb0e 2c0c 	mla	ip, lr, ip, r2
 800a392:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800a396:	e7bc      	b.n	800a312 <_strtod_l+0x2ba>
 800a398:	2a6e      	cmp	r2, #110	; 0x6e
 800a39a:	e7dc      	b.n	800a356 <_strtod_l+0x2fe>
 800a39c:	498e      	ldr	r1, [pc, #568]	; (800a5d8 <_strtod_l+0x580>)
 800a39e:	a819      	add	r0, sp, #100	; 0x64
 800a3a0:	f001 ff98 	bl	800c2d4 <__match>
 800a3a4:	2800      	cmp	r0, #0
 800a3a6:	f43f aeb4 	beq.w	800a112 <_strtod_l+0xba>
 800a3aa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a3ac:	498b      	ldr	r1, [pc, #556]	; (800a5dc <_strtod_l+0x584>)
 800a3ae:	3b01      	subs	r3, #1
 800a3b0:	a819      	add	r0, sp, #100	; 0x64
 800a3b2:	9319      	str	r3, [sp, #100]	; 0x64
 800a3b4:	f001 ff8e 	bl	800c2d4 <__match>
 800a3b8:	b910      	cbnz	r0, 800a3c0 <_strtod_l+0x368>
 800a3ba:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a3bc:	3301      	adds	r3, #1
 800a3be:	9319      	str	r3, [sp, #100]	; 0x64
 800a3c0:	f04f 0800 	mov.w	r8, #0
 800a3c4:	f8df 9218 	ldr.w	r9, [pc, #536]	; 800a5e0 <_strtod_l+0x588>
 800a3c8:	e687      	b.n	800a0da <_strtod_l+0x82>
 800a3ca:	4886      	ldr	r0, [pc, #536]	; (800a5e4 <_strtod_l+0x58c>)
 800a3cc:	f003 f904 	bl	800d5d8 <nan>
 800a3d0:	4680      	mov	r8, r0
 800a3d2:	4689      	mov	r9, r1
 800a3d4:	e681      	b.n	800a0da <_strtod_l+0x82>
 800a3d6:	9b04      	ldr	r3, [sp, #16]
 800a3d8:	f1bb 0f00 	cmp.w	fp, #0
 800a3dc:	bf08      	it	eq
 800a3de:	46a3      	moveq	fp, r4
 800a3e0:	1aeb      	subs	r3, r5, r3
 800a3e2:	2c10      	cmp	r4, #16
 800a3e4:	9806      	ldr	r0, [sp, #24]
 800a3e6:	4626      	mov	r6, r4
 800a3e8:	9307      	str	r3, [sp, #28]
 800a3ea:	bfa8      	it	ge
 800a3ec:	2610      	movge	r6, #16
 800a3ee:	f7f5 fff9 	bl	80003e4 <__aeabi_ui2d>
 800a3f2:	2c09      	cmp	r4, #9
 800a3f4:	4680      	mov	r8, r0
 800a3f6:	4689      	mov	r9, r1
 800a3f8:	dd13      	ble.n	800a422 <_strtod_l+0x3ca>
 800a3fa:	4b7b      	ldr	r3, [pc, #492]	; (800a5e8 <_strtod_l+0x590>)
 800a3fc:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a400:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a404:	f7f6 f868 	bl	80004d8 <__aeabi_dmul>
 800a408:	4680      	mov	r8, r0
 800a40a:	9805      	ldr	r0, [sp, #20]
 800a40c:	4689      	mov	r9, r1
 800a40e:	f7f5 ffe9 	bl	80003e4 <__aeabi_ui2d>
 800a412:	4602      	mov	r2, r0
 800a414:	460b      	mov	r3, r1
 800a416:	4640      	mov	r0, r8
 800a418:	4649      	mov	r1, r9
 800a41a:	f7f5 fea7 	bl	800016c <__adddf3>
 800a41e:	4680      	mov	r8, r0
 800a420:	4689      	mov	r9, r1
 800a422:	2c0f      	cmp	r4, #15
 800a424:	dc36      	bgt.n	800a494 <_strtod_l+0x43c>
 800a426:	9b07      	ldr	r3, [sp, #28]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	f43f ae56 	beq.w	800a0da <_strtod_l+0x82>
 800a42e:	dd22      	ble.n	800a476 <_strtod_l+0x41e>
 800a430:	2b16      	cmp	r3, #22
 800a432:	dc09      	bgt.n	800a448 <_strtod_l+0x3f0>
 800a434:	496c      	ldr	r1, [pc, #432]	; (800a5e8 <_strtod_l+0x590>)
 800a436:	4642      	mov	r2, r8
 800a438:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a43c:	464b      	mov	r3, r9
 800a43e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a442:	f7f6 f849 	bl	80004d8 <__aeabi_dmul>
 800a446:	e7c3      	b.n	800a3d0 <_strtod_l+0x378>
 800a448:	9a07      	ldr	r2, [sp, #28]
 800a44a:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800a44e:	4293      	cmp	r3, r2
 800a450:	db20      	blt.n	800a494 <_strtod_l+0x43c>
 800a452:	4d65      	ldr	r5, [pc, #404]	; (800a5e8 <_strtod_l+0x590>)
 800a454:	f1c4 040f 	rsb	r4, r4, #15
 800a458:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800a45c:	4642      	mov	r2, r8
 800a45e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a462:	464b      	mov	r3, r9
 800a464:	f7f6 f838 	bl	80004d8 <__aeabi_dmul>
 800a468:	9b07      	ldr	r3, [sp, #28]
 800a46a:	1b1c      	subs	r4, r3, r4
 800a46c:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800a470:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a474:	e7e5      	b.n	800a442 <_strtod_l+0x3ea>
 800a476:	9b07      	ldr	r3, [sp, #28]
 800a478:	3316      	adds	r3, #22
 800a47a:	db0b      	blt.n	800a494 <_strtod_l+0x43c>
 800a47c:	9b04      	ldr	r3, [sp, #16]
 800a47e:	4640      	mov	r0, r8
 800a480:	1b5d      	subs	r5, r3, r5
 800a482:	4b59      	ldr	r3, [pc, #356]	; (800a5e8 <_strtod_l+0x590>)
 800a484:	4649      	mov	r1, r9
 800a486:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800a48a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a48e:	f7f6 f94d 	bl	800072c <__aeabi_ddiv>
 800a492:	e79d      	b.n	800a3d0 <_strtod_l+0x378>
 800a494:	9b07      	ldr	r3, [sp, #28]
 800a496:	1ba6      	subs	r6, r4, r6
 800a498:	441e      	add	r6, r3
 800a49a:	2e00      	cmp	r6, #0
 800a49c:	dd74      	ble.n	800a588 <_strtod_l+0x530>
 800a49e:	f016 030f 	ands.w	r3, r6, #15
 800a4a2:	d00a      	beq.n	800a4ba <_strtod_l+0x462>
 800a4a4:	4950      	ldr	r1, [pc, #320]	; (800a5e8 <_strtod_l+0x590>)
 800a4a6:	4642      	mov	r2, r8
 800a4a8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a4ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a4b0:	464b      	mov	r3, r9
 800a4b2:	f7f6 f811 	bl	80004d8 <__aeabi_dmul>
 800a4b6:	4680      	mov	r8, r0
 800a4b8:	4689      	mov	r9, r1
 800a4ba:	f036 060f 	bics.w	r6, r6, #15
 800a4be:	d052      	beq.n	800a566 <_strtod_l+0x50e>
 800a4c0:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800a4c4:	dd27      	ble.n	800a516 <_strtod_l+0x4be>
 800a4c6:	f04f 0b00 	mov.w	fp, #0
 800a4ca:	f8cd b010 	str.w	fp, [sp, #16]
 800a4ce:	f8cd b020 	str.w	fp, [sp, #32]
 800a4d2:	f8cd b018 	str.w	fp, [sp, #24]
 800a4d6:	2322      	movs	r3, #34	; 0x22
 800a4d8:	f04f 0800 	mov.w	r8, #0
 800a4dc:	f8df 9100 	ldr.w	r9, [pc, #256]	; 800a5e0 <_strtod_l+0x588>
 800a4e0:	f8ca 3000 	str.w	r3, [sl]
 800a4e4:	9b08      	ldr	r3, [sp, #32]
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	f43f adf7 	beq.w	800a0da <_strtod_l+0x82>
 800a4ec:	4650      	mov	r0, sl
 800a4ee:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a4f0:	f002 f890 	bl	800c614 <_Bfree>
 800a4f4:	4650      	mov	r0, sl
 800a4f6:	9906      	ldr	r1, [sp, #24]
 800a4f8:	f002 f88c 	bl	800c614 <_Bfree>
 800a4fc:	4650      	mov	r0, sl
 800a4fe:	9904      	ldr	r1, [sp, #16]
 800a500:	f002 f888 	bl	800c614 <_Bfree>
 800a504:	4650      	mov	r0, sl
 800a506:	9908      	ldr	r1, [sp, #32]
 800a508:	f002 f884 	bl	800c614 <_Bfree>
 800a50c:	4659      	mov	r1, fp
 800a50e:	4650      	mov	r0, sl
 800a510:	f002 f880 	bl	800c614 <_Bfree>
 800a514:	e5e1      	b.n	800a0da <_strtod_l+0x82>
 800a516:	4b35      	ldr	r3, [pc, #212]	; (800a5ec <_strtod_l+0x594>)
 800a518:	4640      	mov	r0, r8
 800a51a:	9305      	str	r3, [sp, #20]
 800a51c:	2300      	movs	r3, #0
 800a51e:	4649      	mov	r1, r9
 800a520:	461f      	mov	r7, r3
 800a522:	1136      	asrs	r6, r6, #4
 800a524:	2e01      	cmp	r6, #1
 800a526:	dc21      	bgt.n	800a56c <_strtod_l+0x514>
 800a528:	b10b      	cbz	r3, 800a52e <_strtod_l+0x4d6>
 800a52a:	4680      	mov	r8, r0
 800a52c:	4689      	mov	r9, r1
 800a52e:	4b2f      	ldr	r3, [pc, #188]	; (800a5ec <_strtod_l+0x594>)
 800a530:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800a534:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800a538:	4642      	mov	r2, r8
 800a53a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a53e:	464b      	mov	r3, r9
 800a540:	f7f5 ffca 	bl	80004d8 <__aeabi_dmul>
 800a544:	4b26      	ldr	r3, [pc, #152]	; (800a5e0 <_strtod_l+0x588>)
 800a546:	460a      	mov	r2, r1
 800a548:	400b      	ands	r3, r1
 800a54a:	4929      	ldr	r1, [pc, #164]	; (800a5f0 <_strtod_l+0x598>)
 800a54c:	4680      	mov	r8, r0
 800a54e:	428b      	cmp	r3, r1
 800a550:	d8b9      	bhi.n	800a4c6 <_strtod_l+0x46e>
 800a552:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a556:	428b      	cmp	r3, r1
 800a558:	bf86      	itte	hi
 800a55a:	f04f 38ff 	movhi.w	r8, #4294967295
 800a55e:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800a5f4 <_strtod_l+0x59c>
 800a562:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800a566:	2300      	movs	r3, #0
 800a568:	9305      	str	r3, [sp, #20]
 800a56a:	e07f      	b.n	800a66c <_strtod_l+0x614>
 800a56c:	07f2      	lsls	r2, r6, #31
 800a56e:	d505      	bpl.n	800a57c <_strtod_l+0x524>
 800a570:	9b05      	ldr	r3, [sp, #20]
 800a572:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a576:	f7f5 ffaf 	bl	80004d8 <__aeabi_dmul>
 800a57a:	2301      	movs	r3, #1
 800a57c:	9a05      	ldr	r2, [sp, #20]
 800a57e:	3701      	adds	r7, #1
 800a580:	3208      	adds	r2, #8
 800a582:	1076      	asrs	r6, r6, #1
 800a584:	9205      	str	r2, [sp, #20]
 800a586:	e7cd      	b.n	800a524 <_strtod_l+0x4cc>
 800a588:	d0ed      	beq.n	800a566 <_strtod_l+0x50e>
 800a58a:	4276      	negs	r6, r6
 800a58c:	f016 020f 	ands.w	r2, r6, #15
 800a590:	d00a      	beq.n	800a5a8 <_strtod_l+0x550>
 800a592:	4b15      	ldr	r3, [pc, #84]	; (800a5e8 <_strtod_l+0x590>)
 800a594:	4640      	mov	r0, r8
 800a596:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a59a:	4649      	mov	r1, r9
 800a59c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5a0:	f7f6 f8c4 	bl	800072c <__aeabi_ddiv>
 800a5a4:	4680      	mov	r8, r0
 800a5a6:	4689      	mov	r9, r1
 800a5a8:	1136      	asrs	r6, r6, #4
 800a5aa:	d0dc      	beq.n	800a566 <_strtod_l+0x50e>
 800a5ac:	2e1f      	cmp	r6, #31
 800a5ae:	dd23      	ble.n	800a5f8 <_strtod_l+0x5a0>
 800a5b0:	f04f 0b00 	mov.w	fp, #0
 800a5b4:	f8cd b010 	str.w	fp, [sp, #16]
 800a5b8:	f8cd b020 	str.w	fp, [sp, #32]
 800a5bc:	f8cd b018 	str.w	fp, [sp, #24]
 800a5c0:	2322      	movs	r3, #34	; 0x22
 800a5c2:	f04f 0800 	mov.w	r8, #0
 800a5c6:	f04f 0900 	mov.w	r9, #0
 800a5ca:	f8ca 3000 	str.w	r3, [sl]
 800a5ce:	e789      	b.n	800a4e4 <_strtod_l+0x48c>
 800a5d0:	0800e5c5 	.word	0x0800e5c5
 800a5d4:	0800e608 	.word	0x0800e608
 800a5d8:	0800e5bd 	.word	0x0800e5bd
 800a5dc:	0800e74c 	.word	0x0800e74c
 800a5e0:	7ff00000 	.word	0x7ff00000
 800a5e4:	0800e9f8 	.word	0x0800e9f8
 800a5e8:	0800e8d8 	.word	0x0800e8d8
 800a5ec:	0800e8b0 	.word	0x0800e8b0
 800a5f0:	7ca00000 	.word	0x7ca00000
 800a5f4:	7fefffff 	.word	0x7fefffff
 800a5f8:	f016 0310 	ands.w	r3, r6, #16
 800a5fc:	bf18      	it	ne
 800a5fe:	236a      	movne	r3, #106	; 0x6a
 800a600:	4640      	mov	r0, r8
 800a602:	9305      	str	r3, [sp, #20]
 800a604:	4649      	mov	r1, r9
 800a606:	2300      	movs	r3, #0
 800a608:	4fb0      	ldr	r7, [pc, #704]	; (800a8cc <_strtod_l+0x874>)
 800a60a:	07f2      	lsls	r2, r6, #31
 800a60c:	d504      	bpl.n	800a618 <_strtod_l+0x5c0>
 800a60e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a612:	f7f5 ff61 	bl	80004d8 <__aeabi_dmul>
 800a616:	2301      	movs	r3, #1
 800a618:	1076      	asrs	r6, r6, #1
 800a61a:	f107 0708 	add.w	r7, r7, #8
 800a61e:	d1f4      	bne.n	800a60a <_strtod_l+0x5b2>
 800a620:	b10b      	cbz	r3, 800a626 <_strtod_l+0x5ce>
 800a622:	4680      	mov	r8, r0
 800a624:	4689      	mov	r9, r1
 800a626:	9b05      	ldr	r3, [sp, #20]
 800a628:	b1c3      	cbz	r3, 800a65c <_strtod_l+0x604>
 800a62a:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800a62e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a632:	2b00      	cmp	r3, #0
 800a634:	4649      	mov	r1, r9
 800a636:	dd11      	ble.n	800a65c <_strtod_l+0x604>
 800a638:	2b1f      	cmp	r3, #31
 800a63a:	f340 8127 	ble.w	800a88c <_strtod_l+0x834>
 800a63e:	2b34      	cmp	r3, #52	; 0x34
 800a640:	bfd8      	it	le
 800a642:	f04f 33ff 	movle.w	r3, #4294967295
 800a646:	f04f 0800 	mov.w	r8, #0
 800a64a:	bfcf      	iteee	gt
 800a64c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800a650:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800a654:	fa03 f202 	lslle.w	r2, r3, r2
 800a658:	ea02 0901 	andle.w	r9, r2, r1
 800a65c:	2200      	movs	r2, #0
 800a65e:	2300      	movs	r3, #0
 800a660:	4640      	mov	r0, r8
 800a662:	4649      	mov	r1, r9
 800a664:	f7f6 f9a0 	bl	80009a8 <__aeabi_dcmpeq>
 800a668:	2800      	cmp	r0, #0
 800a66a:	d1a1      	bne.n	800a5b0 <_strtod_l+0x558>
 800a66c:	9b06      	ldr	r3, [sp, #24]
 800a66e:	465a      	mov	r2, fp
 800a670:	9300      	str	r3, [sp, #0]
 800a672:	4650      	mov	r0, sl
 800a674:	4623      	mov	r3, r4
 800a676:	9908      	ldr	r1, [sp, #32]
 800a678:	f002 f834 	bl	800c6e4 <__s2b>
 800a67c:	9008      	str	r0, [sp, #32]
 800a67e:	2800      	cmp	r0, #0
 800a680:	f43f af21 	beq.w	800a4c6 <_strtod_l+0x46e>
 800a684:	9b04      	ldr	r3, [sp, #16]
 800a686:	f04f 0b00 	mov.w	fp, #0
 800a68a:	1b5d      	subs	r5, r3, r5
 800a68c:	9b07      	ldr	r3, [sp, #28]
 800a68e:	f8cd b010 	str.w	fp, [sp, #16]
 800a692:	2b00      	cmp	r3, #0
 800a694:	bfb4      	ite	lt
 800a696:	462b      	movlt	r3, r5
 800a698:	2300      	movge	r3, #0
 800a69a:	930e      	str	r3, [sp, #56]	; 0x38
 800a69c:	9b07      	ldr	r3, [sp, #28]
 800a69e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a6a2:	9314      	str	r3, [sp, #80]	; 0x50
 800a6a4:	9b08      	ldr	r3, [sp, #32]
 800a6a6:	4650      	mov	r0, sl
 800a6a8:	6859      	ldr	r1, [r3, #4]
 800a6aa:	f001 ff73 	bl	800c594 <_Balloc>
 800a6ae:	9006      	str	r0, [sp, #24]
 800a6b0:	2800      	cmp	r0, #0
 800a6b2:	f43f af10 	beq.w	800a4d6 <_strtod_l+0x47e>
 800a6b6:	9b08      	ldr	r3, [sp, #32]
 800a6b8:	300c      	adds	r0, #12
 800a6ba:	691a      	ldr	r2, [r3, #16]
 800a6bc:	f103 010c 	add.w	r1, r3, #12
 800a6c0:	3202      	adds	r2, #2
 800a6c2:	0092      	lsls	r2, r2, #2
 800a6c4:	f7fe fbf5 	bl	8008eb2 <memcpy>
 800a6c8:	ab1c      	add	r3, sp, #112	; 0x70
 800a6ca:	9301      	str	r3, [sp, #4]
 800a6cc:	ab1b      	add	r3, sp, #108	; 0x6c
 800a6ce:	9300      	str	r3, [sp, #0]
 800a6d0:	4642      	mov	r2, r8
 800a6d2:	464b      	mov	r3, r9
 800a6d4:	4650      	mov	r0, sl
 800a6d6:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 800a6da:	f002 fb45 	bl	800cd68 <__d2b>
 800a6de:	901a      	str	r0, [sp, #104]	; 0x68
 800a6e0:	2800      	cmp	r0, #0
 800a6e2:	f43f aef8 	beq.w	800a4d6 <_strtod_l+0x47e>
 800a6e6:	2101      	movs	r1, #1
 800a6e8:	4650      	mov	r0, sl
 800a6ea:	f002 f893 	bl	800c814 <__i2b>
 800a6ee:	4603      	mov	r3, r0
 800a6f0:	9004      	str	r0, [sp, #16]
 800a6f2:	2800      	cmp	r0, #0
 800a6f4:	f43f aeef 	beq.w	800a4d6 <_strtod_l+0x47e>
 800a6f8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800a6fa:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800a6fc:	2d00      	cmp	r5, #0
 800a6fe:	bfab      	itete	ge
 800a700:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800a702:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 800a704:	18ee      	addge	r6, r5, r3
 800a706:	1b5c      	sublt	r4, r3, r5
 800a708:	9b05      	ldr	r3, [sp, #20]
 800a70a:	bfa8      	it	ge
 800a70c:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 800a70e:	eba5 0503 	sub.w	r5, r5, r3
 800a712:	4415      	add	r5, r2
 800a714:	4b6e      	ldr	r3, [pc, #440]	; (800a8d0 <_strtod_l+0x878>)
 800a716:	f105 35ff 	add.w	r5, r5, #4294967295
 800a71a:	bfb8      	it	lt
 800a71c:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800a71e:	429d      	cmp	r5, r3
 800a720:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a724:	f280 80c4 	bge.w	800a8b0 <_strtod_l+0x858>
 800a728:	1b5b      	subs	r3, r3, r5
 800a72a:	2b1f      	cmp	r3, #31
 800a72c:	f04f 0701 	mov.w	r7, #1
 800a730:	eba2 0203 	sub.w	r2, r2, r3
 800a734:	f300 80b1 	bgt.w	800a89a <_strtod_l+0x842>
 800a738:	2500      	movs	r5, #0
 800a73a:	fa07 f303 	lsl.w	r3, r7, r3
 800a73e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a740:	18b7      	adds	r7, r6, r2
 800a742:	9b05      	ldr	r3, [sp, #20]
 800a744:	42be      	cmp	r6, r7
 800a746:	4414      	add	r4, r2
 800a748:	441c      	add	r4, r3
 800a74a:	4633      	mov	r3, r6
 800a74c:	bfa8      	it	ge
 800a74e:	463b      	movge	r3, r7
 800a750:	42a3      	cmp	r3, r4
 800a752:	bfa8      	it	ge
 800a754:	4623      	movge	r3, r4
 800a756:	2b00      	cmp	r3, #0
 800a758:	bfc2      	ittt	gt
 800a75a:	1aff      	subgt	r7, r7, r3
 800a75c:	1ae4      	subgt	r4, r4, r3
 800a75e:	1af6      	subgt	r6, r6, r3
 800a760:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a762:	2b00      	cmp	r3, #0
 800a764:	dd17      	ble.n	800a796 <_strtod_l+0x73e>
 800a766:	461a      	mov	r2, r3
 800a768:	4650      	mov	r0, sl
 800a76a:	9904      	ldr	r1, [sp, #16]
 800a76c:	f002 f910 	bl	800c990 <__pow5mult>
 800a770:	9004      	str	r0, [sp, #16]
 800a772:	2800      	cmp	r0, #0
 800a774:	f43f aeaf 	beq.w	800a4d6 <_strtod_l+0x47e>
 800a778:	4601      	mov	r1, r0
 800a77a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a77c:	4650      	mov	r0, sl
 800a77e:	f002 f85f 	bl	800c840 <__multiply>
 800a782:	9009      	str	r0, [sp, #36]	; 0x24
 800a784:	2800      	cmp	r0, #0
 800a786:	f43f aea6 	beq.w	800a4d6 <_strtod_l+0x47e>
 800a78a:	4650      	mov	r0, sl
 800a78c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a78e:	f001 ff41 	bl	800c614 <_Bfree>
 800a792:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a794:	931a      	str	r3, [sp, #104]	; 0x68
 800a796:	2f00      	cmp	r7, #0
 800a798:	f300 808e 	bgt.w	800a8b8 <_strtod_l+0x860>
 800a79c:	9b07      	ldr	r3, [sp, #28]
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	dd08      	ble.n	800a7b4 <_strtod_l+0x75c>
 800a7a2:	4650      	mov	r0, sl
 800a7a4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a7a6:	9906      	ldr	r1, [sp, #24]
 800a7a8:	f002 f8f2 	bl	800c990 <__pow5mult>
 800a7ac:	9006      	str	r0, [sp, #24]
 800a7ae:	2800      	cmp	r0, #0
 800a7b0:	f43f ae91 	beq.w	800a4d6 <_strtod_l+0x47e>
 800a7b4:	2c00      	cmp	r4, #0
 800a7b6:	dd08      	ble.n	800a7ca <_strtod_l+0x772>
 800a7b8:	4622      	mov	r2, r4
 800a7ba:	4650      	mov	r0, sl
 800a7bc:	9906      	ldr	r1, [sp, #24]
 800a7be:	f002 f941 	bl	800ca44 <__lshift>
 800a7c2:	9006      	str	r0, [sp, #24]
 800a7c4:	2800      	cmp	r0, #0
 800a7c6:	f43f ae86 	beq.w	800a4d6 <_strtod_l+0x47e>
 800a7ca:	2e00      	cmp	r6, #0
 800a7cc:	dd08      	ble.n	800a7e0 <_strtod_l+0x788>
 800a7ce:	4632      	mov	r2, r6
 800a7d0:	4650      	mov	r0, sl
 800a7d2:	9904      	ldr	r1, [sp, #16]
 800a7d4:	f002 f936 	bl	800ca44 <__lshift>
 800a7d8:	9004      	str	r0, [sp, #16]
 800a7da:	2800      	cmp	r0, #0
 800a7dc:	f43f ae7b 	beq.w	800a4d6 <_strtod_l+0x47e>
 800a7e0:	4650      	mov	r0, sl
 800a7e2:	9a06      	ldr	r2, [sp, #24]
 800a7e4:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a7e6:	f002 f9b9 	bl	800cb5c <__mdiff>
 800a7ea:	4683      	mov	fp, r0
 800a7ec:	2800      	cmp	r0, #0
 800a7ee:	f43f ae72 	beq.w	800a4d6 <_strtod_l+0x47e>
 800a7f2:	2400      	movs	r4, #0
 800a7f4:	68c3      	ldr	r3, [r0, #12]
 800a7f6:	9904      	ldr	r1, [sp, #16]
 800a7f8:	60c4      	str	r4, [r0, #12]
 800a7fa:	930b      	str	r3, [sp, #44]	; 0x2c
 800a7fc:	f002 f992 	bl	800cb24 <__mcmp>
 800a800:	42a0      	cmp	r0, r4
 800a802:	da6b      	bge.n	800a8dc <_strtod_l+0x884>
 800a804:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a806:	ea53 0308 	orrs.w	r3, r3, r8
 800a80a:	f040 8091 	bne.w	800a930 <_strtod_l+0x8d8>
 800a80e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a812:	2b00      	cmp	r3, #0
 800a814:	f040 808c 	bne.w	800a930 <_strtod_l+0x8d8>
 800a818:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a81c:	0d1b      	lsrs	r3, r3, #20
 800a81e:	051b      	lsls	r3, r3, #20
 800a820:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a824:	f240 8084 	bls.w	800a930 <_strtod_l+0x8d8>
 800a828:	f8db 3014 	ldr.w	r3, [fp, #20]
 800a82c:	b91b      	cbnz	r3, 800a836 <_strtod_l+0x7de>
 800a82e:	f8db 3010 	ldr.w	r3, [fp, #16]
 800a832:	2b01      	cmp	r3, #1
 800a834:	dd7c      	ble.n	800a930 <_strtod_l+0x8d8>
 800a836:	4659      	mov	r1, fp
 800a838:	2201      	movs	r2, #1
 800a83a:	4650      	mov	r0, sl
 800a83c:	f002 f902 	bl	800ca44 <__lshift>
 800a840:	9904      	ldr	r1, [sp, #16]
 800a842:	4683      	mov	fp, r0
 800a844:	f002 f96e 	bl	800cb24 <__mcmp>
 800a848:	2800      	cmp	r0, #0
 800a84a:	dd71      	ble.n	800a930 <_strtod_l+0x8d8>
 800a84c:	9905      	ldr	r1, [sp, #20]
 800a84e:	464b      	mov	r3, r9
 800a850:	4a20      	ldr	r2, [pc, #128]	; (800a8d4 <_strtod_l+0x87c>)
 800a852:	2900      	cmp	r1, #0
 800a854:	f000 808c 	beq.w	800a970 <_strtod_l+0x918>
 800a858:	ea02 0109 	and.w	r1, r2, r9
 800a85c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a860:	f300 8086 	bgt.w	800a970 <_strtod_l+0x918>
 800a864:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a868:	f77f aeaa 	ble.w	800a5c0 <_strtod_l+0x568>
 800a86c:	4640      	mov	r0, r8
 800a86e:	4649      	mov	r1, r9
 800a870:	4b19      	ldr	r3, [pc, #100]	; (800a8d8 <_strtod_l+0x880>)
 800a872:	2200      	movs	r2, #0
 800a874:	f7f5 fe30 	bl	80004d8 <__aeabi_dmul>
 800a878:	460b      	mov	r3, r1
 800a87a:	4303      	orrs	r3, r0
 800a87c:	bf08      	it	eq
 800a87e:	2322      	moveq	r3, #34	; 0x22
 800a880:	4680      	mov	r8, r0
 800a882:	4689      	mov	r9, r1
 800a884:	bf08      	it	eq
 800a886:	f8ca 3000 	streq.w	r3, [sl]
 800a88a:	e62f      	b.n	800a4ec <_strtod_l+0x494>
 800a88c:	f04f 32ff 	mov.w	r2, #4294967295
 800a890:	fa02 f303 	lsl.w	r3, r2, r3
 800a894:	ea03 0808 	and.w	r8, r3, r8
 800a898:	e6e0      	b.n	800a65c <_strtod_l+0x604>
 800a89a:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800a89e:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800a8a2:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800a8a6:	35e2      	adds	r5, #226	; 0xe2
 800a8a8:	fa07 f505 	lsl.w	r5, r7, r5
 800a8ac:	970f      	str	r7, [sp, #60]	; 0x3c
 800a8ae:	e747      	b.n	800a740 <_strtod_l+0x6e8>
 800a8b0:	2301      	movs	r3, #1
 800a8b2:	2500      	movs	r5, #0
 800a8b4:	930f      	str	r3, [sp, #60]	; 0x3c
 800a8b6:	e743      	b.n	800a740 <_strtod_l+0x6e8>
 800a8b8:	463a      	mov	r2, r7
 800a8ba:	4650      	mov	r0, sl
 800a8bc:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a8be:	f002 f8c1 	bl	800ca44 <__lshift>
 800a8c2:	901a      	str	r0, [sp, #104]	; 0x68
 800a8c4:	2800      	cmp	r0, #0
 800a8c6:	f47f af69 	bne.w	800a79c <_strtod_l+0x744>
 800a8ca:	e604      	b.n	800a4d6 <_strtod_l+0x47e>
 800a8cc:	0800e620 	.word	0x0800e620
 800a8d0:	fffffc02 	.word	0xfffffc02
 800a8d4:	7ff00000 	.word	0x7ff00000
 800a8d8:	39500000 	.word	0x39500000
 800a8dc:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a8e0:	d165      	bne.n	800a9ae <_strtod_l+0x956>
 800a8e2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a8e4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a8e8:	b35a      	cbz	r2, 800a942 <_strtod_l+0x8ea>
 800a8ea:	4a99      	ldr	r2, [pc, #612]	; (800ab50 <_strtod_l+0xaf8>)
 800a8ec:	4293      	cmp	r3, r2
 800a8ee:	d12b      	bne.n	800a948 <_strtod_l+0x8f0>
 800a8f0:	9b05      	ldr	r3, [sp, #20]
 800a8f2:	4641      	mov	r1, r8
 800a8f4:	b303      	cbz	r3, 800a938 <_strtod_l+0x8e0>
 800a8f6:	464a      	mov	r2, r9
 800a8f8:	4b96      	ldr	r3, [pc, #600]	; (800ab54 <_strtod_l+0xafc>)
 800a8fa:	4013      	ands	r3, r2
 800a8fc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a900:	f04f 32ff 	mov.w	r2, #4294967295
 800a904:	d81b      	bhi.n	800a93e <_strtod_l+0x8e6>
 800a906:	0d1b      	lsrs	r3, r3, #20
 800a908:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a90c:	fa02 f303 	lsl.w	r3, r2, r3
 800a910:	4299      	cmp	r1, r3
 800a912:	d119      	bne.n	800a948 <_strtod_l+0x8f0>
 800a914:	4b90      	ldr	r3, [pc, #576]	; (800ab58 <_strtod_l+0xb00>)
 800a916:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a918:	429a      	cmp	r2, r3
 800a91a:	d102      	bne.n	800a922 <_strtod_l+0x8ca>
 800a91c:	3101      	adds	r1, #1
 800a91e:	f43f adda 	beq.w	800a4d6 <_strtod_l+0x47e>
 800a922:	f04f 0800 	mov.w	r8, #0
 800a926:	4b8b      	ldr	r3, [pc, #556]	; (800ab54 <_strtod_l+0xafc>)
 800a928:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a92a:	401a      	ands	r2, r3
 800a92c:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 800a930:	9b05      	ldr	r3, [sp, #20]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d19a      	bne.n	800a86c <_strtod_l+0x814>
 800a936:	e5d9      	b.n	800a4ec <_strtod_l+0x494>
 800a938:	f04f 33ff 	mov.w	r3, #4294967295
 800a93c:	e7e8      	b.n	800a910 <_strtod_l+0x8b8>
 800a93e:	4613      	mov	r3, r2
 800a940:	e7e6      	b.n	800a910 <_strtod_l+0x8b8>
 800a942:	ea53 0308 	orrs.w	r3, r3, r8
 800a946:	d081      	beq.n	800a84c <_strtod_l+0x7f4>
 800a948:	b1e5      	cbz	r5, 800a984 <_strtod_l+0x92c>
 800a94a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a94c:	421d      	tst	r5, r3
 800a94e:	d0ef      	beq.n	800a930 <_strtod_l+0x8d8>
 800a950:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a952:	4640      	mov	r0, r8
 800a954:	4649      	mov	r1, r9
 800a956:	9a05      	ldr	r2, [sp, #20]
 800a958:	b1c3      	cbz	r3, 800a98c <_strtod_l+0x934>
 800a95a:	f7ff fb5c 	bl	800a016 <sulp>
 800a95e:	4602      	mov	r2, r0
 800a960:	460b      	mov	r3, r1
 800a962:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a966:	f7f5 fc01 	bl	800016c <__adddf3>
 800a96a:	4680      	mov	r8, r0
 800a96c:	4689      	mov	r9, r1
 800a96e:	e7df      	b.n	800a930 <_strtod_l+0x8d8>
 800a970:	4013      	ands	r3, r2
 800a972:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a976:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800a97a:	f04f 38ff 	mov.w	r8, #4294967295
 800a97e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800a982:	e7d5      	b.n	800a930 <_strtod_l+0x8d8>
 800a984:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a986:	ea13 0f08 	tst.w	r3, r8
 800a98a:	e7e0      	b.n	800a94e <_strtod_l+0x8f6>
 800a98c:	f7ff fb43 	bl	800a016 <sulp>
 800a990:	4602      	mov	r2, r0
 800a992:	460b      	mov	r3, r1
 800a994:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a998:	f7f5 fbe6 	bl	8000168 <__aeabi_dsub>
 800a99c:	2200      	movs	r2, #0
 800a99e:	2300      	movs	r3, #0
 800a9a0:	4680      	mov	r8, r0
 800a9a2:	4689      	mov	r9, r1
 800a9a4:	f7f6 f800 	bl	80009a8 <__aeabi_dcmpeq>
 800a9a8:	2800      	cmp	r0, #0
 800a9aa:	d0c1      	beq.n	800a930 <_strtod_l+0x8d8>
 800a9ac:	e608      	b.n	800a5c0 <_strtod_l+0x568>
 800a9ae:	4658      	mov	r0, fp
 800a9b0:	9904      	ldr	r1, [sp, #16]
 800a9b2:	f002 fa35 	bl	800ce20 <__ratio>
 800a9b6:	2200      	movs	r2, #0
 800a9b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a9bc:	4606      	mov	r6, r0
 800a9be:	460f      	mov	r7, r1
 800a9c0:	f7f6 f806 	bl	80009d0 <__aeabi_dcmple>
 800a9c4:	2800      	cmp	r0, #0
 800a9c6:	d070      	beq.n	800aaaa <_strtod_l+0xa52>
 800a9c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d042      	beq.n	800aa54 <_strtod_l+0x9fc>
 800a9ce:	2600      	movs	r6, #0
 800a9d0:	4f62      	ldr	r7, [pc, #392]	; (800ab5c <_strtod_l+0xb04>)
 800a9d2:	4d62      	ldr	r5, [pc, #392]	; (800ab5c <_strtod_l+0xb04>)
 800a9d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9d6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a9da:	0d1b      	lsrs	r3, r3, #20
 800a9dc:	051b      	lsls	r3, r3, #20
 800a9de:	930f      	str	r3, [sp, #60]	; 0x3c
 800a9e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a9e2:	4b5f      	ldr	r3, [pc, #380]	; (800ab60 <_strtod_l+0xb08>)
 800a9e4:	429a      	cmp	r2, r3
 800a9e6:	f040 80c3 	bne.w	800ab70 <_strtod_l+0xb18>
 800a9ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9ec:	4640      	mov	r0, r8
 800a9ee:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800a9f2:	4649      	mov	r1, r9
 800a9f4:	f002 f93e 	bl	800cc74 <__ulp>
 800a9f8:	4602      	mov	r2, r0
 800a9fa:	460b      	mov	r3, r1
 800a9fc:	4630      	mov	r0, r6
 800a9fe:	4639      	mov	r1, r7
 800aa00:	f7f5 fd6a 	bl	80004d8 <__aeabi_dmul>
 800aa04:	4642      	mov	r2, r8
 800aa06:	464b      	mov	r3, r9
 800aa08:	f7f5 fbb0 	bl	800016c <__adddf3>
 800aa0c:	460b      	mov	r3, r1
 800aa0e:	4951      	ldr	r1, [pc, #324]	; (800ab54 <_strtod_l+0xafc>)
 800aa10:	4a54      	ldr	r2, [pc, #336]	; (800ab64 <_strtod_l+0xb0c>)
 800aa12:	4019      	ands	r1, r3
 800aa14:	4291      	cmp	r1, r2
 800aa16:	4680      	mov	r8, r0
 800aa18:	d95d      	bls.n	800aad6 <_strtod_l+0xa7e>
 800aa1a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aa1c:	4b4e      	ldr	r3, [pc, #312]	; (800ab58 <_strtod_l+0xb00>)
 800aa1e:	429a      	cmp	r2, r3
 800aa20:	d103      	bne.n	800aa2a <_strtod_l+0x9d2>
 800aa22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aa24:	3301      	adds	r3, #1
 800aa26:	f43f ad56 	beq.w	800a4d6 <_strtod_l+0x47e>
 800aa2a:	f04f 38ff 	mov.w	r8, #4294967295
 800aa2e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 800ab58 <_strtod_l+0xb00>
 800aa32:	4650      	mov	r0, sl
 800aa34:	991a      	ldr	r1, [sp, #104]	; 0x68
 800aa36:	f001 fded 	bl	800c614 <_Bfree>
 800aa3a:	4650      	mov	r0, sl
 800aa3c:	9906      	ldr	r1, [sp, #24]
 800aa3e:	f001 fde9 	bl	800c614 <_Bfree>
 800aa42:	4650      	mov	r0, sl
 800aa44:	9904      	ldr	r1, [sp, #16]
 800aa46:	f001 fde5 	bl	800c614 <_Bfree>
 800aa4a:	4659      	mov	r1, fp
 800aa4c:	4650      	mov	r0, sl
 800aa4e:	f001 fde1 	bl	800c614 <_Bfree>
 800aa52:	e627      	b.n	800a6a4 <_strtod_l+0x64c>
 800aa54:	f1b8 0f00 	cmp.w	r8, #0
 800aa58:	d119      	bne.n	800aa8e <_strtod_l+0xa36>
 800aa5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa60:	b9e3      	cbnz	r3, 800aa9c <_strtod_l+0xa44>
 800aa62:	2200      	movs	r2, #0
 800aa64:	4630      	mov	r0, r6
 800aa66:	4639      	mov	r1, r7
 800aa68:	4b3c      	ldr	r3, [pc, #240]	; (800ab5c <_strtod_l+0xb04>)
 800aa6a:	f7f5 ffa7 	bl	80009bc <__aeabi_dcmplt>
 800aa6e:	b9c8      	cbnz	r0, 800aaa4 <_strtod_l+0xa4c>
 800aa70:	2200      	movs	r2, #0
 800aa72:	4630      	mov	r0, r6
 800aa74:	4639      	mov	r1, r7
 800aa76:	4b3c      	ldr	r3, [pc, #240]	; (800ab68 <_strtod_l+0xb10>)
 800aa78:	f7f5 fd2e 	bl	80004d8 <__aeabi_dmul>
 800aa7c:	4604      	mov	r4, r0
 800aa7e:	460d      	mov	r5, r1
 800aa80:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800aa84:	9416      	str	r4, [sp, #88]	; 0x58
 800aa86:	9317      	str	r3, [sp, #92]	; 0x5c
 800aa88:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800aa8c:	e7a2      	b.n	800a9d4 <_strtod_l+0x97c>
 800aa8e:	f1b8 0f01 	cmp.w	r8, #1
 800aa92:	d103      	bne.n	800aa9c <_strtod_l+0xa44>
 800aa94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	f43f ad92 	beq.w	800a5c0 <_strtod_l+0x568>
 800aa9c:	2600      	movs	r6, #0
 800aa9e:	2400      	movs	r4, #0
 800aaa0:	4f32      	ldr	r7, [pc, #200]	; (800ab6c <_strtod_l+0xb14>)
 800aaa2:	e796      	b.n	800a9d2 <_strtod_l+0x97a>
 800aaa4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800aaa6:	4d30      	ldr	r5, [pc, #192]	; (800ab68 <_strtod_l+0xb10>)
 800aaa8:	e7ea      	b.n	800aa80 <_strtod_l+0xa28>
 800aaaa:	4b2f      	ldr	r3, [pc, #188]	; (800ab68 <_strtod_l+0xb10>)
 800aaac:	2200      	movs	r2, #0
 800aaae:	4630      	mov	r0, r6
 800aab0:	4639      	mov	r1, r7
 800aab2:	f7f5 fd11 	bl	80004d8 <__aeabi_dmul>
 800aab6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aab8:	4604      	mov	r4, r0
 800aaba:	460d      	mov	r5, r1
 800aabc:	b933      	cbnz	r3, 800aacc <_strtod_l+0xa74>
 800aabe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aac2:	9010      	str	r0, [sp, #64]	; 0x40
 800aac4:	9311      	str	r3, [sp, #68]	; 0x44
 800aac6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800aaca:	e783      	b.n	800a9d4 <_strtod_l+0x97c>
 800aacc:	4602      	mov	r2, r0
 800aace:	460b      	mov	r3, r1
 800aad0:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800aad4:	e7f7      	b.n	800aac6 <_strtod_l+0xa6e>
 800aad6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800aada:	9b05      	ldr	r3, [sp, #20]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d1a8      	bne.n	800aa32 <_strtod_l+0x9da>
 800aae0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800aae4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800aae6:	0d1b      	lsrs	r3, r3, #20
 800aae8:	051b      	lsls	r3, r3, #20
 800aaea:	429a      	cmp	r2, r3
 800aaec:	d1a1      	bne.n	800aa32 <_strtod_l+0x9da>
 800aaee:	4620      	mov	r0, r4
 800aaf0:	4629      	mov	r1, r5
 800aaf2:	f7f6 f839 	bl	8000b68 <__aeabi_d2lz>
 800aaf6:	f7f5 fcc1 	bl	800047c <__aeabi_l2d>
 800aafa:	4602      	mov	r2, r0
 800aafc:	460b      	mov	r3, r1
 800aafe:	4620      	mov	r0, r4
 800ab00:	4629      	mov	r1, r5
 800ab02:	f7f5 fb31 	bl	8000168 <__aeabi_dsub>
 800ab06:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ab08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ab0c:	ea43 0308 	orr.w	r3, r3, r8
 800ab10:	4313      	orrs	r3, r2
 800ab12:	4604      	mov	r4, r0
 800ab14:	460d      	mov	r5, r1
 800ab16:	d066      	beq.n	800abe6 <_strtod_l+0xb8e>
 800ab18:	a309      	add	r3, pc, #36	; (adr r3, 800ab40 <_strtod_l+0xae8>)
 800ab1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab1e:	f7f5 ff4d 	bl	80009bc <__aeabi_dcmplt>
 800ab22:	2800      	cmp	r0, #0
 800ab24:	f47f ace2 	bne.w	800a4ec <_strtod_l+0x494>
 800ab28:	a307      	add	r3, pc, #28	; (adr r3, 800ab48 <_strtod_l+0xaf0>)
 800ab2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab2e:	4620      	mov	r0, r4
 800ab30:	4629      	mov	r1, r5
 800ab32:	f7f5 ff61 	bl	80009f8 <__aeabi_dcmpgt>
 800ab36:	2800      	cmp	r0, #0
 800ab38:	f43f af7b 	beq.w	800aa32 <_strtod_l+0x9da>
 800ab3c:	e4d6      	b.n	800a4ec <_strtod_l+0x494>
 800ab3e:	bf00      	nop
 800ab40:	94a03595 	.word	0x94a03595
 800ab44:	3fdfffff 	.word	0x3fdfffff
 800ab48:	35afe535 	.word	0x35afe535
 800ab4c:	3fe00000 	.word	0x3fe00000
 800ab50:	000fffff 	.word	0x000fffff
 800ab54:	7ff00000 	.word	0x7ff00000
 800ab58:	7fefffff 	.word	0x7fefffff
 800ab5c:	3ff00000 	.word	0x3ff00000
 800ab60:	7fe00000 	.word	0x7fe00000
 800ab64:	7c9fffff 	.word	0x7c9fffff
 800ab68:	3fe00000 	.word	0x3fe00000
 800ab6c:	bff00000 	.word	0xbff00000
 800ab70:	9b05      	ldr	r3, [sp, #20]
 800ab72:	b313      	cbz	r3, 800abba <_strtod_l+0xb62>
 800ab74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab76:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ab7a:	d81e      	bhi.n	800abba <_strtod_l+0xb62>
 800ab7c:	a326      	add	r3, pc, #152	; (adr r3, 800ac18 <_strtod_l+0xbc0>)
 800ab7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab82:	4620      	mov	r0, r4
 800ab84:	4629      	mov	r1, r5
 800ab86:	f7f5 ff23 	bl	80009d0 <__aeabi_dcmple>
 800ab8a:	b190      	cbz	r0, 800abb2 <_strtod_l+0xb5a>
 800ab8c:	4629      	mov	r1, r5
 800ab8e:	4620      	mov	r0, r4
 800ab90:	f7f5 ff7a 	bl	8000a88 <__aeabi_d2uiz>
 800ab94:	2801      	cmp	r0, #1
 800ab96:	bf38      	it	cc
 800ab98:	2001      	movcc	r0, #1
 800ab9a:	f7f5 fc23 	bl	80003e4 <__aeabi_ui2d>
 800ab9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aba0:	4604      	mov	r4, r0
 800aba2:	460d      	mov	r5, r1
 800aba4:	b9d3      	cbnz	r3, 800abdc <_strtod_l+0xb84>
 800aba6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800abaa:	9012      	str	r0, [sp, #72]	; 0x48
 800abac:	9313      	str	r3, [sp, #76]	; 0x4c
 800abae:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800abb2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800abb4:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800abb8:	1a9f      	subs	r7, r3, r2
 800abba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800abbe:	f002 f859 	bl	800cc74 <__ulp>
 800abc2:	4602      	mov	r2, r0
 800abc4:	460b      	mov	r3, r1
 800abc6:	4630      	mov	r0, r6
 800abc8:	4639      	mov	r1, r7
 800abca:	f7f5 fc85 	bl	80004d8 <__aeabi_dmul>
 800abce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800abd2:	f7f5 facb 	bl	800016c <__adddf3>
 800abd6:	4680      	mov	r8, r0
 800abd8:	4689      	mov	r9, r1
 800abda:	e77e      	b.n	800aada <_strtod_l+0xa82>
 800abdc:	4602      	mov	r2, r0
 800abde:	460b      	mov	r3, r1
 800abe0:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800abe4:	e7e3      	b.n	800abae <_strtod_l+0xb56>
 800abe6:	a30e      	add	r3, pc, #56	; (adr r3, 800ac20 <_strtod_l+0xbc8>)
 800abe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abec:	f7f5 fee6 	bl	80009bc <__aeabi_dcmplt>
 800abf0:	e7a1      	b.n	800ab36 <_strtod_l+0xade>
 800abf2:	2300      	movs	r3, #0
 800abf4:	930a      	str	r3, [sp, #40]	; 0x28
 800abf6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800abf8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800abfa:	6013      	str	r3, [r2, #0]
 800abfc:	f7ff ba71 	b.w	800a0e2 <_strtod_l+0x8a>
 800ac00:	2a65      	cmp	r2, #101	; 0x65
 800ac02:	f43f ab63 	beq.w	800a2cc <_strtod_l+0x274>
 800ac06:	2a45      	cmp	r2, #69	; 0x45
 800ac08:	f43f ab60 	beq.w	800a2cc <_strtod_l+0x274>
 800ac0c:	2301      	movs	r3, #1
 800ac0e:	f7ff bb95 	b.w	800a33c <_strtod_l+0x2e4>
 800ac12:	bf00      	nop
 800ac14:	f3af 8000 	nop.w
 800ac18:	ffc00000 	.word	0xffc00000
 800ac1c:	41dfffff 	.word	0x41dfffff
 800ac20:	94a03595 	.word	0x94a03595
 800ac24:	3fcfffff 	.word	0x3fcfffff

0800ac28 <_strtod_r>:
 800ac28:	4b01      	ldr	r3, [pc, #4]	; (800ac30 <_strtod_r+0x8>)
 800ac2a:	f7ff ba15 	b.w	800a058 <_strtod_l>
 800ac2e:	bf00      	nop
 800ac30:	2000011c 	.word	0x2000011c

0800ac34 <_strtol_l.constprop.0>:
 800ac34:	2b01      	cmp	r3, #1
 800ac36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac3a:	4680      	mov	r8, r0
 800ac3c:	d001      	beq.n	800ac42 <_strtol_l.constprop.0+0xe>
 800ac3e:	2b24      	cmp	r3, #36	; 0x24
 800ac40:	d906      	bls.n	800ac50 <_strtol_l.constprop.0+0x1c>
 800ac42:	f7fe f813 	bl	8008c6c <__errno>
 800ac46:	2316      	movs	r3, #22
 800ac48:	6003      	str	r3, [r0, #0]
 800ac4a:	2000      	movs	r0, #0
 800ac4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac50:	460d      	mov	r5, r1
 800ac52:	4f35      	ldr	r7, [pc, #212]	; (800ad28 <_strtol_l.constprop.0+0xf4>)
 800ac54:	4628      	mov	r0, r5
 800ac56:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac5a:	5de6      	ldrb	r6, [r4, r7]
 800ac5c:	f016 0608 	ands.w	r6, r6, #8
 800ac60:	d1f8      	bne.n	800ac54 <_strtol_l.constprop.0+0x20>
 800ac62:	2c2d      	cmp	r4, #45	; 0x2d
 800ac64:	d12f      	bne.n	800acc6 <_strtol_l.constprop.0+0x92>
 800ac66:	2601      	movs	r6, #1
 800ac68:	782c      	ldrb	r4, [r5, #0]
 800ac6a:	1c85      	adds	r5, r0, #2
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d057      	beq.n	800ad20 <_strtol_l.constprop.0+0xec>
 800ac70:	2b10      	cmp	r3, #16
 800ac72:	d109      	bne.n	800ac88 <_strtol_l.constprop.0+0x54>
 800ac74:	2c30      	cmp	r4, #48	; 0x30
 800ac76:	d107      	bne.n	800ac88 <_strtol_l.constprop.0+0x54>
 800ac78:	7828      	ldrb	r0, [r5, #0]
 800ac7a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800ac7e:	2858      	cmp	r0, #88	; 0x58
 800ac80:	d149      	bne.n	800ad16 <_strtol_l.constprop.0+0xe2>
 800ac82:	2310      	movs	r3, #16
 800ac84:	786c      	ldrb	r4, [r5, #1]
 800ac86:	3502      	adds	r5, #2
 800ac88:	2700      	movs	r7, #0
 800ac8a:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800ac8e:	f10e 3eff 	add.w	lr, lr, #4294967295
 800ac92:	fbbe f9f3 	udiv	r9, lr, r3
 800ac96:	4638      	mov	r0, r7
 800ac98:	fb03 ea19 	mls	sl, r3, r9, lr
 800ac9c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800aca0:	f1bc 0f09 	cmp.w	ip, #9
 800aca4:	d814      	bhi.n	800acd0 <_strtol_l.constprop.0+0x9c>
 800aca6:	4664      	mov	r4, ip
 800aca8:	42a3      	cmp	r3, r4
 800acaa:	dd22      	ble.n	800acf2 <_strtol_l.constprop.0+0xbe>
 800acac:	2f00      	cmp	r7, #0
 800acae:	db1d      	blt.n	800acec <_strtol_l.constprop.0+0xb8>
 800acb0:	4581      	cmp	r9, r0
 800acb2:	d31b      	bcc.n	800acec <_strtol_l.constprop.0+0xb8>
 800acb4:	d101      	bne.n	800acba <_strtol_l.constprop.0+0x86>
 800acb6:	45a2      	cmp	sl, r4
 800acb8:	db18      	blt.n	800acec <_strtol_l.constprop.0+0xb8>
 800acba:	2701      	movs	r7, #1
 800acbc:	fb00 4003 	mla	r0, r0, r3, r4
 800acc0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800acc4:	e7ea      	b.n	800ac9c <_strtol_l.constprop.0+0x68>
 800acc6:	2c2b      	cmp	r4, #43	; 0x2b
 800acc8:	bf04      	itt	eq
 800acca:	782c      	ldrbeq	r4, [r5, #0]
 800accc:	1c85      	addeq	r5, r0, #2
 800acce:	e7cd      	b.n	800ac6c <_strtol_l.constprop.0+0x38>
 800acd0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800acd4:	f1bc 0f19 	cmp.w	ip, #25
 800acd8:	d801      	bhi.n	800acde <_strtol_l.constprop.0+0xaa>
 800acda:	3c37      	subs	r4, #55	; 0x37
 800acdc:	e7e4      	b.n	800aca8 <_strtol_l.constprop.0+0x74>
 800acde:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800ace2:	f1bc 0f19 	cmp.w	ip, #25
 800ace6:	d804      	bhi.n	800acf2 <_strtol_l.constprop.0+0xbe>
 800ace8:	3c57      	subs	r4, #87	; 0x57
 800acea:	e7dd      	b.n	800aca8 <_strtol_l.constprop.0+0x74>
 800acec:	f04f 37ff 	mov.w	r7, #4294967295
 800acf0:	e7e6      	b.n	800acc0 <_strtol_l.constprop.0+0x8c>
 800acf2:	2f00      	cmp	r7, #0
 800acf4:	da07      	bge.n	800ad06 <_strtol_l.constprop.0+0xd2>
 800acf6:	2322      	movs	r3, #34	; 0x22
 800acf8:	4670      	mov	r0, lr
 800acfa:	f8c8 3000 	str.w	r3, [r8]
 800acfe:	2a00      	cmp	r2, #0
 800ad00:	d0a4      	beq.n	800ac4c <_strtol_l.constprop.0+0x18>
 800ad02:	1e69      	subs	r1, r5, #1
 800ad04:	e005      	b.n	800ad12 <_strtol_l.constprop.0+0xde>
 800ad06:	b106      	cbz	r6, 800ad0a <_strtol_l.constprop.0+0xd6>
 800ad08:	4240      	negs	r0, r0
 800ad0a:	2a00      	cmp	r2, #0
 800ad0c:	d09e      	beq.n	800ac4c <_strtol_l.constprop.0+0x18>
 800ad0e:	2f00      	cmp	r7, #0
 800ad10:	d1f7      	bne.n	800ad02 <_strtol_l.constprop.0+0xce>
 800ad12:	6011      	str	r1, [r2, #0]
 800ad14:	e79a      	b.n	800ac4c <_strtol_l.constprop.0+0x18>
 800ad16:	2430      	movs	r4, #48	; 0x30
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d1b5      	bne.n	800ac88 <_strtol_l.constprop.0+0x54>
 800ad1c:	2308      	movs	r3, #8
 800ad1e:	e7b3      	b.n	800ac88 <_strtol_l.constprop.0+0x54>
 800ad20:	2c30      	cmp	r4, #48	; 0x30
 800ad22:	d0a9      	beq.n	800ac78 <_strtol_l.constprop.0+0x44>
 800ad24:	230a      	movs	r3, #10
 800ad26:	e7af      	b.n	800ac88 <_strtol_l.constprop.0+0x54>
 800ad28:	0800e649 	.word	0x0800e649

0800ad2c <_strtol_r>:
 800ad2c:	f7ff bf82 	b.w	800ac34 <_strtol_l.constprop.0>

0800ad30 <__swbuf_r>:
 800ad30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad32:	460e      	mov	r6, r1
 800ad34:	4614      	mov	r4, r2
 800ad36:	4605      	mov	r5, r0
 800ad38:	b118      	cbz	r0, 800ad42 <__swbuf_r+0x12>
 800ad3a:	6983      	ldr	r3, [r0, #24]
 800ad3c:	b90b      	cbnz	r3, 800ad42 <__swbuf_r+0x12>
 800ad3e:	f7fd fff3 	bl	8008d28 <__sinit>
 800ad42:	4b21      	ldr	r3, [pc, #132]	; (800adc8 <__swbuf_r+0x98>)
 800ad44:	429c      	cmp	r4, r3
 800ad46:	d12b      	bne.n	800ada0 <__swbuf_r+0x70>
 800ad48:	686c      	ldr	r4, [r5, #4]
 800ad4a:	69a3      	ldr	r3, [r4, #24]
 800ad4c:	60a3      	str	r3, [r4, #8]
 800ad4e:	89a3      	ldrh	r3, [r4, #12]
 800ad50:	071a      	lsls	r2, r3, #28
 800ad52:	d52f      	bpl.n	800adb4 <__swbuf_r+0x84>
 800ad54:	6923      	ldr	r3, [r4, #16]
 800ad56:	b36b      	cbz	r3, 800adb4 <__swbuf_r+0x84>
 800ad58:	6923      	ldr	r3, [r4, #16]
 800ad5a:	6820      	ldr	r0, [r4, #0]
 800ad5c:	b2f6      	uxtb	r6, r6
 800ad5e:	1ac0      	subs	r0, r0, r3
 800ad60:	6963      	ldr	r3, [r4, #20]
 800ad62:	4637      	mov	r7, r6
 800ad64:	4283      	cmp	r3, r0
 800ad66:	dc04      	bgt.n	800ad72 <__swbuf_r+0x42>
 800ad68:	4621      	mov	r1, r4
 800ad6a:	4628      	mov	r0, r5
 800ad6c:	f000 ffc0 	bl	800bcf0 <_fflush_r>
 800ad70:	bb30      	cbnz	r0, 800adc0 <__swbuf_r+0x90>
 800ad72:	68a3      	ldr	r3, [r4, #8]
 800ad74:	3001      	adds	r0, #1
 800ad76:	3b01      	subs	r3, #1
 800ad78:	60a3      	str	r3, [r4, #8]
 800ad7a:	6823      	ldr	r3, [r4, #0]
 800ad7c:	1c5a      	adds	r2, r3, #1
 800ad7e:	6022      	str	r2, [r4, #0]
 800ad80:	701e      	strb	r6, [r3, #0]
 800ad82:	6963      	ldr	r3, [r4, #20]
 800ad84:	4283      	cmp	r3, r0
 800ad86:	d004      	beq.n	800ad92 <__swbuf_r+0x62>
 800ad88:	89a3      	ldrh	r3, [r4, #12]
 800ad8a:	07db      	lsls	r3, r3, #31
 800ad8c:	d506      	bpl.n	800ad9c <__swbuf_r+0x6c>
 800ad8e:	2e0a      	cmp	r6, #10
 800ad90:	d104      	bne.n	800ad9c <__swbuf_r+0x6c>
 800ad92:	4621      	mov	r1, r4
 800ad94:	4628      	mov	r0, r5
 800ad96:	f000 ffab 	bl	800bcf0 <_fflush_r>
 800ad9a:	b988      	cbnz	r0, 800adc0 <__swbuf_r+0x90>
 800ad9c:	4638      	mov	r0, r7
 800ad9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ada0:	4b0a      	ldr	r3, [pc, #40]	; (800adcc <__swbuf_r+0x9c>)
 800ada2:	429c      	cmp	r4, r3
 800ada4:	d101      	bne.n	800adaa <__swbuf_r+0x7a>
 800ada6:	68ac      	ldr	r4, [r5, #8]
 800ada8:	e7cf      	b.n	800ad4a <__swbuf_r+0x1a>
 800adaa:	4b09      	ldr	r3, [pc, #36]	; (800add0 <__swbuf_r+0xa0>)
 800adac:	429c      	cmp	r4, r3
 800adae:	bf08      	it	eq
 800adb0:	68ec      	ldreq	r4, [r5, #12]
 800adb2:	e7ca      	b.n	800ad4a <__swbuf_r+0x1a>
 800adb4:	4621      	mov	r1, r4
 800adb6:	4628      	mov	r0, r5
 800adb8:	f000 f81e 	bl	800adf8 <__swsetup_r>
 800adbc:	2800      	cmp	r0, #0
 800adbe:	d0cb      	beq.n	800ad58 <__swbuf_r+0x28>
 800adc0:	f04f 37ff 	mov.w	r7, #4294967295
 800adc4:	e7ea      	b.n	800ad9c <__swbuf_r+0x6c>
 800adc6:	bf00      	nop
 800adc8:	0800e574 	.word	0x0800e574
 800adcc:	0800e594 	.word	0x0800e594
 800add0:	0800e554 	.word	0x0800e554

0800add4 <_write_r>:
 800add4:	b538      	push	{r3, r4, r5, lr}
 800add6:	4604      	mov	r4, r0
 800add8:	4608      	mov	r0, r1
 800adda:	4611      	mov	r1, r2
 800addc:	2200      	movs	r2, #0
 800adde:	4d05      	ldr	r5, [pc, #20]	; (800adf4 <_write_r+0x20>)
 800ade0:	602a      	str	r2, [r5, #0]
 800ade2:	461a      	mov	r2, r3
 800ade4:	f7f6 fb80 	bl	80014e8 <_write>
 800ade8:	1c43      	adds	r3, r0, #1
 800adea:	d102      	bne.n	800adf2 <_write_r+0x1e>
 800adec:	682b      	ldr	r3, [r5, #0]
 800adee:	b103      	cbz	r3, 800adf2 <_write_r+0x1e>
 800adf0:	6023      	str	r3, [r4, #0]
 800adf2:	bd38      	pop	{r3, r4, r5, pc}
 800adf4:	20002744 	.word	0x20002744

0800adf8 <__swsetup_r>:
 800adf8:	4b32      	ldr	r3, [pc, #200]	; (800aec4 <__swsetup_r+0xcc>)
 800adfa:	b570      	push	{r4, r5, r6, lr}
 800adfc:	681d      	ldr	r5, [r3, #0]
 800adfe:	4606      	mov	r6, r0
 800ae00:	460c      	mov	r4, r1
 800ae02:	b125      	cbz	r5, 800ae0e <__swsetup_r+0x16>
 800ae04:	69ab      	ldr	r3, [r5, #24]
 800ae06:	b913      	cbnz	r3, 800ae0e <__swsetup_r+0x16>
 800ae08:	4628      	mov	r0, r5
 800ae0a:	f7fd ff8d 	bl	8008d28 <__sinit>
 800ae0e:	4b2e      	ldr	r3, [pc, #184]	; (800aec8 <__swsetup_r+0xd0>)
 800ae10:	429c      	cmp	r4, r3
 800ae12:	d10f      	bne.n	800ae34 <__swsetup_r+0x3c>
 800ae14:	686c      	ldr	r4, [r5, #4]
 800ae16:	89a3      	ldrh	r3, [r4, #12]
 800ae18:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ae1c:	0719      	lsls	r1, r3, #28
 800ae1e:	d42c      	bmi.n	800ae7a <__swsetup_r+0x82>
 800ae20:	06dd      	lsls	r5, r3, #27
 800ae22:	d411      	bmi.n	800ae48 <__swsetup_r+0x50>
 800ae24:	2309      	movs	r3, #9
 800ae26:	6033      	str	r3, [r6, #0]
 800ae28:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ae2c:	f04f 30ff 	mov.w	r0, #4294967295
 800ae30:	81a3      	strh	r3, [r4, #12]
 800ae32:	e03e      	b.n	800aeb2 <__swsetup_r+0xba>
 800ae34:	4b25      	ldr	r3, [pc, #148]	; (800aecc <__swsetup_r+0xd4>)
 800ae36:	429c      	cmp	r4, r3
 800ae38:	d101      	bne.n	800ae3e <__swsetup_r+0x46>
 800ae3a:	68ac      	ldr	r4, [r5, #8]
 800ae3c:	e7eb      	b.n	800ae16 <__swsetup_r+0x1e>
 800ae3e:	4b24      	ldr	r3, [pc, #144]	; (800aed0 <__swsetup_r+0xd8>)
 800ae40:	429c      	cmp	r4, r3
 800ae42:	bf08      	it	eq
 800ae44:	68ec      	ldreq	r4, [r5, #12]
 800ae46:	e7e6      	b.n	800ae16 <__swsetup_r+0x1e>
 800ae48:	0758      	lsls	r0, r3, #29
 800ae4a:	d512      	bpl.n	800ae72 <__swsetup_r+0x7a>
 800ae4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ae4e:	b141      	cbz	r1, 800ae62 <__swsetup_r+0x6a>
 800ae50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ae54:	4299      	cmp	r1, r3
 800ae56:	d002      	beq.n	800ae5e <__swsetup_r+0x66>
 800ae58:	4630      	mov	r0, r6
 800ae5a:	f002 f867 	bl	800cf2c <_free_r>
 800ae5e:	2300      	movs	r3, #0
 800ae60:	6363      	str	r3, [r4, #52]	; 0x34
 800ae62:	89a3      	ldrh	r3, [r4, #12]
 800ae64:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ae68:	81a3      	strh	r3, [r4, #12]
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	6063      	str	r3, [r4, #4]
 800ae6e:	6923      	ldr	r3, [r4, #16]
 800ae70:	6023      	str	r3, [r4, #0]
 800ae72:	89a3      	ldrh	r3, [r4, #12]
 800ae74:	f043 0308 	orr.w	r3, r3, #8
 800ae78:	81a3      	strh	r3, [r4, #12]
 800ae7a:	6923      	ldr	r3, [r4, #16]
 800ae7c:	b94b      	cbnz	r3, 800ae92 <__swsetup_r+0x9a>
 800ae7e:	89a3      	ldrh	r3, [r4, #12]
 800ae80:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ae84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ae88:	d003      	beq.n	800ae92 <__swsetup_r+0x9a>
 800ae8a:	4621      	mov	r1, r4
 800ae8c:	4630      	mov	r0, r6
 800ae8e:	f001 fb0d 	bl	800c4ac <__smakebuf_r>
 800ae92:	89a0      	ldrh	r0, [r4, #12]
 800ae94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ae98:	f010 0301 	ands.w	r3, r0, #1
 800ae9c:	d00a      	beq.n	800aeb4 <__swsetup_r+0xbc>
 800ae9e:	2300      	movs	r3, #0
 800aea0:	60a3      	str	r3, [r4, #8]
 800aea2:	6963      	ldr	r3, [r4, #20]
 800aea4:	425b      	negs	r3, r3
 800aea6:	61a3      	str	r3, [r4, #24]
 800aea8:	6923      	ldr	r3, [r4, #16]
 800aeaa:	b943      	cbnz	r3, 800aebe <__swsetup_r+0xc6>
 800aeac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800aeb0:	d1ba      	bne.n	800ae28 <__swsetup_r+0x30>
 800aeb2:	bd70      	pop	{r4, r5, r6, pc}
 800aeb4:	0781      	lsls	r1, r0, #30
 800aeb6:	bf58      	it	pl
 800aeb8:	6963      	ldrpl	r3, [r4, #20]
 800aeba:	60a3      	str	r3, [r4, #8]
 800aebc:	e7f4      	b.n	800aea8 <__swsetup_r+0xb0>
 800aebe:	2000      	movs	r0, #0
 800aec0:	e7f7      	b.n	800aeb2 <__swsetup_r+0xba>
 800aec2:	bf00      	nop
 800aec4:	200000b4 	.word	0x200000b4
 800aec8:	0800e574 	.word	0x0800e574
 800aecc:	0800e594 	.word	0x0800e594
 800aed0:	0800e554 	.word	0x0800e554

0800aed4 <_close_r>:
 800aed4:	b538      	push	{r3, r4, r5, lr}
 800aed6:	2300      	movs	r3, #0
 800aed8:	4d05      	ldr	r5, [pc, #20]	; (800aef0 <_close_r+0x1c>)
 800aeda:	4604      	mov	r4, r0
 800aedc:	4608      	mov	r0, r1
 800aede:	602b      	str	r3, [r5, #0]
 800aee0:	f7f6 fb1e 	bl	8001520 <_close>
 800aee4:	1c43      	adds	r3, r0, #1
 800aee6:	d102      	bne.n	800aeee <_close_r+0x1a>
 800aee8:	682b      	ldr	r3, [r5, #0]
 800aeea:	b103      	cbz	r3, 800aeee <_close_r+0x1a>
 800aeec:	6023      	str	r3, [r4, #0]
 800aeee:	bd38      	pop	{r3, r4, r5, pc}
 800aef0:	20002744 	.word	0x20002744

0800aef4 <quorem>:
 800aef4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aef8:	6903      	ldr	r3, [r0, #16]
 800aefa:	690c      	ldr	r4, [r1, #16]
 800aefc:	4607      	mov	r7, r0
 800aefe:	42a3      	cmp	r3, r4
 800af00:	f2c0 8082 	blt.w	800b008 <quorem+0x114>
 800af04:	3c01      	subs	r4, #1
 800af06:	f100 0514 	add.w	r5, r0, #20
 800af0a:	f101 0814 	add.w	r8, r1, #20
 800af0e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800af12:	9301      	str	r3, [sp, #4]
 800af14:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800af18:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800af1c:	3301      	adds	r3, #1
 800af1e:	429a      	cmp	r2, r3
 800af20:	fbb2 f6f3 	udiv	r6, r2, r3
 800af24:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800af28:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800af2c:	d331      	bcc.n	800af92 <quorem+0x9e>
 800af2e:	f04f 0e00 	mov.w	lr, #0
 800af32:	4640      	mov	r0, r8
 800af34:	46ac      	mov	ip, r5
 800af36:	46f2      	mov	sl, lr
 800af38:	f850 2b04 	ldr.w	r2, [r0], #4
 800af3c:	b293      	uxth	r3, r2
 800af3e:	fb06 e303 	mla	r3, r6, r3, lr
 800af42:	0c12      	lsrs	r2, r2, #16
 800af44:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800af48:	b29b      	uxth	r3, r3
 800af4a:	fb06 e202 	mla	r2, r6, r2, lr
 800af4e:	ebaa 0303 	sub.w	r3, sl, r3
 800af52:	f8dc a000 	ldr.w	sl, [ip]
 800af56:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800af5a:	fa1f fa8a 	uxth.w	sl, sl
 800af5e:	4453      	add	r3, sl
 800af60:	f8dc a000 	ldr.w	sl, [ip]
 800af64:	b292      	uxth	r2, r2
 800af66:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800af6a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800af6e:	b29b      	uxth	r3, r3
 800af70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800af74:	4581      	cmp	r9, r0
 800af76:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800af7a:	f84c 3b04 	str.w	r3, [ip], #4
 800af7e:	d2db      	bcs.n	800af38 <quorem+0x44>
 800af80:	f855 300b 	ldr.w	r3, [r5, fp]
 800af84:	b92b      	cbnz	r3, 800af92 <quorem+0x9e>
 800af86:	9b01      	ldr	r3, [sp, #4]
 800af88:	3b04      	subs	r3, #4
 800af8a:	429d      	cmp	r5, r3
 800af8c:	461a      	mov	r2, r3
 800af8e:	d32f      	bcc.n	800aff0 <quorem+0xfc>
 800af90:	613c      	str	r4, [r7, #16]
 800af92:	4638      	mov	r0, r7
 800af94:	f001 fdc6 	bl	800cb24 <__mcmp>
 800af98:	2800      	cmp	r0, #0
 800af9a:	db25      	blt.n	800afe8 <quorem+0xf4>
 800af9c:	4628      	mov	r0, r5
 800af9e:	f04f 0c00 	mov.w	ip, #0
 800afa2:	3601      	adds	r6, #1
 800afa4:	f858 1b04 	ldr.w	r1, [r8], #4
 800afa8:	f8d0 e000 	ldr.w	lr, [r0]
 800afac:	b28b      	uxth	r3, r1
 800afae:	ebac 0303 	sub.w	r3, ip, r3
 800afb2:	fa1f f28e 	uxth.w	r2, lr
 800afb6:	4413      	add	r3, r2
 800afb8:	0c0a      	lsrs	r2, r1, #16
 800afba:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800afbe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800afc2:	b29b      	uxth	r3, r3
 800afc4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800afc8:	45c1      	cmp	r9, r8
 800afca:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800afce:	f840 3b04 	str.w	r3, [r0], #4
 800afd2:	d2e7      	bcs.n	800afa4 <quorem+0xb0>
 800afd4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800afd8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800afdc:	b922      	cbnz	r2, 800afe8 <quorem+0xf4>
 800afde:	3b04      	subs	r3, #4
 800afe0:	429d      	cmp	r5, r3
 800afe2:	461a      	mov	r2, r3
 800afe4:	d30a      	bcc.n	800affc <quorem+0x108>
 800afe6:	613c      	str	r4, [r7, #16]
 800afe8:	4630      	mov	r0, r6
 800afea:	b003      	add	sp, #12
 800afec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aff0:	6812      	ldr	r2, [r2, #0]
 800aff2:	3b04      	subs	r3, #4
 800aff4:	2a00      	cmp	r2, #0
 800aff6:	d1cb      	bne.n	800af90 <quorem+0x9c>
 800aff8:	3c01      	subs	r4, #1
 800affa:	e7c6      	b.n	800af8a <quorem+0x96>
 800affc:	6812      	ldr	r2, [r2, #0]
 800affe:	3b04      	subs	r3, #4
 800b000:	2a00      	cmp	r2, #0
 800b002:	d1f0      	bne.n	800afe6 <quorem+0xf2>
 800b004:	3c01      	subs	r4, #1
 800b006:	e7eb      	b.n	800afe0 <quorem+0xec>
 800b008:	2000      	movs	r0, #0
 800b00a:	e7ee      	b.n	800afea <quorem+0xf6>
 800b00c:	0000      	movs	r0, r0
	...

0800b010 <_dtoa_r>:
 800b010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b014:	4616      	mov	r6, r2
 800b016:	461f      	mov	r7, r3
 800b018:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800b01a:	b099      	sub	sp, #100	; 0x64
 800b01c:	4605      	mov	r5, r0
 800b01e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800b022:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800b026:	b974      	cbnz	r4, 800b046 <_dtoa_r+0x36>
 800b028:	2010      	movs	r0, #16
 800b02a:	f001 fa7f 	bl	800c52c <malloc>
 800b02e:	4602      	mov	r2, r0
 800b030:	6268      	str	r0, [r5, #36]	; 0x24
 800b032:	b920      	cbnz	r0, 800b03e <_dtoa_r+0x2e>
 800b034:	21ea      	movs	r1, #234	; 0xea
 800b036:	4ba8      	ldr	r3, [pc, #672]	; (800b2d8 <_dtoa_r+0x2c8>)
 800b038:	48a8      	ldr	r0, [pc, #672]	; (800b2dc <_dtoa_r+0x2cc>)
 800b03a:	f002 faf5 	bl	800d628 <__assert_func>
 800b03e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b042:	6004      	str	r4, [r0, #0]
 800b044:	60c4      	str	r4, [r0, #12]
 800b046:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b048:	6819      	ldr	r1, [r3, #0]
 800b04a:	b151      	cbz	r1, 800b062 <_dtoa_r+0x52>
 800b04c:	685a      	ldr	r2, [r3, #4]
 800b04e:	2301      	movs	r3, #1
 800b050:	4093      	lsls	r3, r2
 800b052:	604a      	str	r2, [r1, #4]
 800b054:	608b      	str	r3, [r1, #8]
 800b056:	4628      	mov	r0, r5
 800b058:	f001 fadc 	bl	800c614 <_Bfree>
 800b05c:	2200      	movs	r2, #0
 800b05e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b060:	601a      	str	r2, [r3, #0]
 800b062:	1e3b      	subs	r3, r7, #0
 800b064:	bfaf      	iteee	ge
 800b066:	2300      	movge	r3, #0
 800b068:	2201      	movlt	r2, #1
 800b06a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b06e:	9305      	strlt	r3, [sp, #20]
 800b070:	bfa8      	it	ge
 800b072:	f8c8 3000 	strge.w	r3, [r8]
 800b076:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800b07a:	4b99      	ldr	r3, [pc, #612]	; (800b2e0 <_dtoa_r+0x2d0>)
 800b07c:	bfb8      	it	lt
 800b07e:	f8c8 2000 	strlt.w	r2, [r8]
 800b082:	ea33 0309 	bics.w	r3, r3, r9
 800b086:	d119      	bne.n	800b0bc <_dtoa_r+0xac>
 800b088:	f242 730f 	movw	r3, #9999	; 0x270f
 800b08c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b08e:	6013      	str	r3, [r2, #0]
 800b090:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b094:	4333      	orrs	r3, r6
 800b096:	f000 857f 	beq.w	800bb98 <_dtoa_r+0xb88>
 800b09a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b09c:	b953      	cbnz	r3, 800b0b4 <_dtoa_r+0xa4>
 800b09e:	4b91      	ldr	r3, [pc, #580]	; (800b2e4 <_dtoa_r+0x2d4>)
 800b0a0:	e022      	b.n	800b0e8 <_dtoa_r+0xd8>
 800b0a2:	4b91      	ldr	r3, [pc, #580]	; (800b2e8 <_dtoa_r+0x2d8>)
 800b0a4:	9303      	str	r3, [sp, #12]
 800b0a6:	3308      	adds	r3, #8
 800b0a8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b0aa:	6013      	str	r3, [r2, #0]
 800b0ac:	9803      	ldr	r0, [sp, #12]
 800b0ae:	b019      	add	sp, #100	; 0x64
 800b0b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0b4:	4b8b      	ldr	r3, [pc, #556]	; (800b2e4 <_dtoa_r+0x2d4>)
 800b0b6:	9303      	str	r3, [sp, #12]
 800b0b8:	3303      	adds	r3, #3
 800b0ba:	e7f5      	b.n	800b0a8 <_dtoa_r+0x98>
 800b0bc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800b0c0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800b0c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b0c8:	2200      	movs	r2, #0
 800b0ca:	2300      	movs	r3, #0
 800b0cc:	f7f5 fc6c 	bl	80009a8 <__aeabi_dcmpeq>
 800b0d0:	4680      	mov	r8, r0
 800b0d2:	b158      	cbz	r0, 800b0ec <_dtoa_r+0xdc>
 800b0d4:	2301      	movs	r3, #1
 800b0d6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b0d8:	6013      	str	r3, [r2, #0]
 800b0da:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	f000 8558 	beq.w	800bb92 <_dtoa_r+0xb82>
 800b0e2:	4882      	ldr	r0, [pc, #520]	; (800b2ec <_dtoa_r+0x2dc>)
 800b0e4:	6018      	str	r0, [r3, #0]
 800b0e6:	1e43      	subs	r3, r0, #1
 800b0e8:	9303      	str	r3, [sp, #12]
 800b0ea:	e7df      	b.n	800b0ac <_dtoa_r+0x9c>
 800b0ec:	ab16      	add	r3, sp, #88	; 0x58
 800b0ee:	9301      	str	r3, [sp, #4]
 800b0f0:	ab17      	add	r3, sp, #92	; 0x5c
 800b0f2:	9300      	str	r3, [sp, #0]
 800b0f4:	4628      	mov	r0, r5
 800b0f6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b0fa:	f001 fe35 	bl	800cd68 <__d2b>
 800b0fe:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800b102:	4683      	mov	fp, r0
 800b104:	2c00      	cmp	r4, #0
 800b106:	d07f      	beq.n	800b208 <_dtoa_r+0x1f8>
 800b108:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b10c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b10e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800b112:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b116:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800b11a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800b11e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800b122:	2200      	movs	r2, #0
 800b124:	4b72      	ldr	r3, [pc, #456]	; (800b2f0 <_dtoa_r+0x2e0>)
 800b126:	f7f5 f81f 	bl	8000168 <__aeabi_dsub>
 800b12a:	a365      	add	r3, pc, #404	; (adr r3, 800b2c0 <_dtoa_r+0x2b0>)
 800b12c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b130:	f7f5 f9d2 	bl	80004d8 <__aeabi_dmul>
 800b134:	a364      	add	r3, pc, #400	; (adr r3, 800b2c8 <_dtoa_r+0x2b8>)
 800b136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b13a:	f7f5 f817 	bl	800016c <__adddf3>
 800b13e:	4606      	mov	r6, r0
 800b140:	4620      	mov	r0, r4
 800b142:	460f      	mov	r7, r1
 800b144:	f7f5 f95e 	bl	8000404 <__aeabi_i2d>
 800b148:	a361      	add	r3, pc, #388	; (adr r3, 800b2d0 <_dtoa_r+0x2c0>)
 800b14a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b14e:	f7f5 f9c3 	bl	80004d8 <__aeabi_dmul>
 800b152:	4602      	mov	r2, r0
 800b154:	460b      	mov	r3, r1
 800b156:	4630      	mov	r0, r6
 800b158:	4639      	mov	r1, r7
 800b15a:	f7f5 f807 	bl	800016c <__adddf3>
 800b15e:	4606      	mov	r6, r0
 800b160:	460f      	mov	r7, r1
 800b162:	f7f5 fc69 	bl	8000a38 <__aeabi_d2iz>
 800b166:	2200      	movs	r2, #0
 800b168:	4682      	mov	sl, r0
 800b16a:	2300      	movs	r3, #0
 800b16c:	4630      	mov	r0, r6
 800b16e:	4639      	mov	r1, r7
 800b170:	f7f5 fc24 	bl	80009bc <__aeabi_dcmplt>
 800b174:	b148      	cbz	r0, 800b18a <_dtoa_r+0x17a>
 800b176:	4650      	mov	r0, sl
 800b178:	f7f5 f944 	bl	8000404 <__aeabi_i2d>
 800b17c:	4632      	mov	r2, r6
 800b17e:	463b      	mov	r3, r7
 800b180:	f7f5 fc12 	bl	80009a8 <__aeabi_dcmpeq>
 800b184:	b908      	cbnz	r0, 800b18a <_dtoa_r+0x17a>
 800b186:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b18a:	f1ba 0f16 	cmp.w	sl, #22
 800b18e:	d858      	bhi.n	800b242 <_dtoa_r+0x232>
 800b190:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b194:	4b57      	ldr	r3, [pc, #348]	; (800b2f4 <_dtoa_r+0x2e4>)
 800b196:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b19a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b19e:	f7f5 fc0d 	bl	80009bc <__aeabi_dcmplt>
 800b1a2:	2800      	cmp	r0, #0
 800b1a4:	d04f      	beq.n	800b246 <_dtoa_r+0x236>
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b1ac:	930f      	str	r3, [sp, #60]	; 0x3c
 800b1ae:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b1b0:	1b1c      	subs	r4, r3, r4
 800b1b2:	1e63      	subs	r3, r4, #1
 800b1b4:	9309      	str	r3, [sp, #36]	; 0x24
 800b1b6:	bf49      	itett	mi
 800b1b8:	f1c4 0301 	rsbmi	r3, r4, #1
 800b1bc:	2300      	movpl	r3, #0
 800b1be:	9306      	strmi	r3, [sp, #24]
 800b1c0:	2300      	movmi	r3, #0
 800b1c2:	bf54      	ite	pl
 800b1c4:	9306      	strpl	r3, [sp, #24]
 800b1c6:	9309      	strmi	r3, [sp, #36]	; 0x24
 800b1c8:	f1ba 0f00 	cmp.w	sl, #0
 800b1cc:	db3d      	blt.n	800b24a <_dtoa_r+0x23a>
 800b1ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1d0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800b1d4:	4453      	add	r3, sl
 800b1d6:	9309      	str	r3, [sp, #36]	; 0x24
 800b1d8:	2300      	movs	r3, #0
 800b1da:	930a      	str	r3, [sp, #40]	; 0x28
 800b1dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b1de:	2b09      	cmp	r3, #9
 800b1e0:	f200 808c 	bhi.w	800b2fc <_dtoa_r+0x2ec>
 800b1e4:	2b05      	cmp	r3, #5
 800b1e6:	bfc4      	itt	gt
 800b1e8:	3b04      	subgt	r3, #4
 800b1ea:	9322      	strgt	r3, [sp, #136]	; 0x88
 800b1ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b1ee:	bfc8      	it	gt
 800b1f0:	2400      	movgt	r4, #0
 800b1f2:	f1a3 0302 	sub.w	r3, r3, #2
 800b1f6:	bfd8      	it	le
 800b1f8:	2401      	movle	r4, #1
 800b1fa:	2b03      	cmp	r3, #3
 800b1fc:	f200 808a 	bhi.w	800b314 <_dtoa_r+0x304>
 800b200:	e8df f003 	tbb	[pc, r3]
 800b204:	5b4d4f2d 	.word	0x5b4d4f2d
 800b208:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800b20c:	441c      	add	r4, r3
 800b20e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800b212:	2b20      	cmp	r3, #32
 800b214:	bfc3      	ittte	gt
 800b216:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b21a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800b21e:	fa09 f303 	lslgt.w	r3, r9, r3
 800b222:	f1c3 0320 	rsble	r3, r3, #32
 800b226:	bfc6      	itte	gt
 800b228:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b22c:	4318      	orrgt	r0, r3
 800b22e:	fa06 f003 	lslle.w	r0, r6, r3
 800b232:	f7f5 f8d7 	bl	80003e4 <__aeabi_ui2d>
 800b236:	2301      	movs	r3, #1
 800b238:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800b23c:	3c01      	subs	r4, #1
 800b23e:	9313      	str	r3, [sp, #76]	; 0x4c
 800b240:	e76f      	b.n	800b122 <_dtoa_r+0x112>
 800b242:	2301      	movs	r3, #1
 800b244:	e7b2      	b.n	800b1ac <_dtoa_r+0x19c>
 800b246:	900f      	str	r0, [sp, #60]	; 0x3c
 800b248:	e7b1      	b.n	800b1ae <_dtoa_r+0x19e>
 800b24a:	9b06      	ldr	r3, [sp, #24]
 800b24c:	eba3 030a 	sub.w	r3, r3, sl
 800b250:	9306      	str	r3, [sp, #24]
 800b252:	f1ca 0300 	rsb	r3, sl, #0
 800b256:	930a      	str	r3, [sp, #40]	; 0x28
 800b258:	2300      	movs	r3, #0
 800b25a:	930e      	str	r3, [sp, #56]	; 0x38
 800b25c:	e7be      	b.n	800b1dc <_dtoa_r+0x1cc>
 800b25e:	2300      	movs	r3, #0
 800b260:	930b      	str	r3, [sp, #44]	; 0x2c
 800b262:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b264:	2b00      	cmp	r3, #0
 800b266:	dc58      	bgt.n	800b31a <_dtoa_r+0x30a>
 800b268:	f04f 0901 	mov.w	r9, #1
 800b26c:	464b      	mov	r3, r9
 800b26e:	f8cd 9020 	str.w	r9, [sp, #32]
 800b272:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800b276:	2200      	movs	r2, #0
 800b278:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800b27a:	6042      	str	r2, [r0, #4]
 800b27c:	2204      	movs	r2, #4
 800b27e:	f102 0614 	add.w	r6, r2, #20
 800b282:	429e      	cmp	r6, r3
 800b284:	6841      	ldr	r1, [r0, #4]
 800b286:	d94e      	bls.n	800b326 <_dtoa_r+0x316>
 800b288:	4628      	mov	r0, r5
 800b28a:	f001 f983 	bl	800c594 <_Balloc>
 800b28e:	9003      	str	r0, [sp, #12]
 800b290:	2800      	cmp	r0, #0
 800b292:	d14c      	bne.n	800b32e <_dtoa_r+0x31e>
 800b294:	4602      	mov	r2, r0
 800b296:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b29a:	4b17      	ldr	r3, [pc, #92]	; (800b2f8 <_dtoa_r+0x2e8>)
 800b29c:	e6cc      	b.n	800b038 <_dtoa_r+0x28>
 800b29e:	2301      	movs	r3, #1
 800b2a0:	e7de      	b.n	800b260 <_dtoa_r+0x250>
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	930b      	str	r3, [sp, #44]	; 0x2c
 800b2a6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b2a8:	eb0a 0903 	add.w	r9, sl, r3
 800b2ac:	f109 0301 	add.w	r3, r9, #1
 800b2b0:	2b01      	cmp	r3, #1
 800b2b2:	9308      	str	r3, [sp, #32]
 800b2b4:	bfb8      	it	lt
 800b2b6:	2301      	movlt	r3, #1
 800b2b8:	e7dd      	b.n	800b276 <_dtoa_r+0x266>
 800b2ba:	2301      	movs	r3, #1
 800b2bc:	e7f2      	b.n	800b2a4 <_dtoa_r+0x294>
 800b2be:	bf00      	nop
 800b2c0:	636f4361 	.word	0x636f4361
 800b2c4:	3fd287a7 	.word	0x3fd287a7
 800b2c8:	8b60c8b3 	.word	0x8b60c8b3
 800b2cc:	3fc68a28 	.word	0x3fc68a28
 800b2d0:	509f79fb 	.word	0x509f79fb
 800b2d4:	3fd34413 	.word	0x3fd34413
 800b2d8:	0800e756 	.word	0x0800e756
 800b2dc:	0800e76d 	.word	0x0800e76d
 800b2e0:	7ff00000 	.word	0x7ff00000
 800b2e4:	0800e752 	.word	0x0800e752
 800b2e8:	0800e749 	.word	0x0800e749
 800b2ec:	0800e5c9 	.word	0x0800e5c9
 800b2f0:	3ff80000 	.word	0x3ff80000
 800b2f4:	0800e8d8 	.word	0x0800e8d8
 800b2f8:	0800e7c8 	.word	0x0800e7c8
 800b2fc:	2401      	movs	r4, #1
 800b2fe:	2300      	movs	r3, #0
 800b300:	940b      	str	r4, [sp, #44]	; 0x2c
 800b302:	9322      	str	r3, [sp, #136]	; 0x88
 800b304:	f04f 39ff 	mov.w	r9, #4294967295
 800b308:	2200      	movs	r2, #0
 800b30a:	2312      	movs	r3, #18
 800b30c:	f8cd 9020 	str.w	r9, [sp, #32]
 800b310:	9223      	str	r2, [sp, #140]	; 0x8c
 800b312:	e7b0      	b.n	800b276 <_dtoa_r+0x266>
 800b314:	2301      	movs	r3, #1
 800b316:	930b      	str	r3, [sp, #44]	; 0x2c
 800b318:	e7f4      	b.n	800b304 <_dtoa_r+0x2f4>
 800b31a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800b31e:	464b      	mov	r3, r9
 800b320:	f8cd 9020 	str.w	r9, [sp, #32]
 800b324:	e7a7      	b.n	800b276 <_dtoa_r+0x266>
 800b326:	3101      	adds	r1, #1
 800b328:	6041      	str	r1, [r0, #4]
 800b32a:	0052      	lsls	r2, r2, #1
 800b32c:	e7a7      	b.n	800b27e <_dtoa_r+0x26e>
 800b32e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b330:	9a03      	ldr	r2, [sp, #12]
 800b332:	601a      	str	r2, [r3, #0]
 800b334:	9b08      	ldr	r3, [sp, #32]
 800b336:	2b0e      	cmp	r3, #14
 800b338:	f200 80a8 	bhi.w	800b48c <_dtoa_r+0x47c>
 800b33c:	2c00      	cmp	r4, #0
 800b33e:	f000 80a5 	beq.w	800b48c <_dtoa_r+0x47c>
 800b342:	f1ba 0f00 	cmp.w	sl, #0
 800b346:	dd34      	ble.n	800b3b2 <_dtoa_r+0x3a2>
 800b348:	4a9a      	ldr	r2, [pc, #616]	; (800b5b4 <_dtoa_r+0x5a4>)
 800b34a:	f00a 030f 	and.w	r3, sl, #15
 800b34e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b352:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800b356:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b35a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800b35e:	ea4f 142a 	mov.w	r4, sl, asr #4
 800b362:	d016      	beq.n	800b392 <_dtoa_r+0x382>
 800b364:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b368:	4b93      	ldr	r3, [pc, #588]	; (800b5b8 <_dtoa_r+0x5a8>)
 800b36a:	2703      	movs	r7, #3
 800b36c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b370:	f7f5 f9dc 	bl	800072c <__aeabi_ddiv>
 800b374:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b378:	f004 040f 	and.w	r4, r4, #15
 800b37c:	4e8e      	ldr	r6, [pc, #568]	; (800b5b8 <_dtoa_r+0x5a8>)
 800b37e:	b954      	cbnz	r4, 800b396 <_dtoa_r+0x386>
 800b380:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b384:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b388:	f7f5 f9d0 	bl	800072c <__aeabi_ddiv>
 800b38c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b390:	e029      	b.n	800b3e6 <_dtoa_r+0x3d6>
 800b392:	2702      	movs	r7, #2
 800b394:	e7f2      	b.n	800b37c <_dtoa_r+0x36c>
 800b396:	07e1      	lsls	r1, r4, #31
 800b398:	d508      	bpl.n	800b3ac <_dtoa_r+0x39c>
 800b39a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b39e:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b3a2:	f7f5 f899 	bl	80004d8 <__aeabi_dmul>
 800b3a6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b3aa:	3701      	adds	r7, #1
 800b3ac:	1064      	asrs	r4, r4, #1
 800b3ae:	3608      	adds	r6, #8
 800b3b0:	e7e5      	b.n	800b37e <_dtoa_r+0x36e>
 800b3b2:	f000 80a5 	beq.w	800b500 <_dtoa_r+0x4f0>
 800b3b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b3ba:	f1ca 0400 	rsb	r4, sl, #0
 800b3be:	4b7d      	ldr	r3, [pc, #500]	; (800b5b4 <_dtoa_r+0x5a4>)
 800b3c0:	f004 020f 	and.w	r2, r4, #15
 800b3c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b3c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3cc:	f7f5 f884 	bl	80004d8 <__aeabi_dmul>
 800b3d0:	2702      	movs	r7, #2
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b3d8:	4e77      	ldr	r6, [pc, #476]	; (800b5b8 <_dtoa_r+0x5a8>)
 800b3da:	1124      	asrs	r4, r4, #4
 800b3dc:	2c00      	cmp	r4, #0
 800b3de:	f040 8084 	bne.w	800b4ea <_dtoa_r+0x4da>
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d1d2      	bne.n	800b38c <_dtoa_r+0x37c>
 800b3e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	f000 808b 	beq.w	800b504 <_dtoa_r+0x4f4>
 800b3ee:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800b3f2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800b3f6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b3fa:	2200      	movs	r2, #0
 800b3fc:	4b6f      	ldr	r3, [pc, #444]	; (800b5bc <_dtoa_r+0x5ac>)
 800b3fe:	f7f5 fadd 	bl	80009bc <__aeabi_dcmplt>
 800b402:	2800      	cmp	r0, #0
 800b404:	d07e      	beq.n	800b504 <_dtoa_r+0x4f4>
 800b406:	9b08      	ldr	r3, [sp, #32]
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d07b      	beq.n	800b504 <_dtoa_r+0x4f4>
 800b40c:	f1b9 0f00 	cmp.w	r9, #0
 800b410:	dd38      	ble.n	800b484 <_dtoa_r+0x474>
 800b412:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b416:	2200      	movs	r2, #0
 800b418:	4b69      	ldr	r3, [pc, #420]	; (800b5c0 <_dtoa_r+0x5b0>)
 800b41a:	f7f5 f85d 	bl	80004d8 <__aeabi_dmul>
 800b41e:	464c      	mov	r4, r9
 800b420:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b424:	f10a 38ff 	add.w	r8, sl, #4294967295
 800b428:	3701      	adds	r7, #1
 800b42a:	4638      	mov	r0, r7
 800b42c:	f7f4 ffea 	bl	8000404 <__aeabi_i2d>
 800b430:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b434:	f7f5 f850 	bl	80004d8 <__aeabi_dmul>
 800b438:	2200      	movs	r2, #0
 800b43a:	4b62      	ldr	r3, [pc, #392]	; (800b5c4 <_dtoa_r+0x5b4>)
 800b43c:	f7f4 fe96 	bl	800016c <__adddf3>
 800b440:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800b444:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b448:	9611      	str	r6, [sp, #68]	; 0x44
 800b44a:	2c00      	cmp	r4, #0
 800b44c:	d15d      	bne.n	800b50a <_dtoa_r+0x4fa>
 800b44e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b452:	2200      	movs	r2, #0
 800b454:	4b5c      	ldr	r3, [pc, #368]	; (800b5c8 <_dtoa_r+0x5b8>)
 800b456:	f7f4 fe87 	bl	8000168 <__aeabi_dsub>
 800b45a:	4602      	mov	r2, r0
 800b45c:	460b      	mov	r3, r1
 800b45e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b462:	4633      	mov	r3, r6
 800b464:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b466:	f7f5 fac7 	bl	80009f8 <__aeabi_dcmpgt>
 800b46a:	2800      	cmp	r0, #0
 800b46c:	f040 829c 	bne.w	800b9a8 <_dtoa_r+0x998>
 800b470:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b474:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b476:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800b47a:	f7f5 fa9f 	bl	80009bc <__aeabi_dcmplt>
 800b47e:	2800      	cmp	r0, #0
 800b480:	f040 8290 	bne.w	800b9a4 <_dtoa_r+0x994>
 800b484:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800b488:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b48c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b48e:	2b00      	cmp	r3, #0
 800b490:	f2c0 8152 	blt.w	800b738 <_dtoa_r+0x728>
 800b494:	f1ba 0f0e 	cmp.w	sl, #14
 800b498:	f300 814e 	bgt.w	800b738 <_dtoa_r+0x728>
 800b49c:	4b45      	ldr	r3, [pc, #276]	; (800b5b4 <_dtoa_r+0x5a4>)
 800b49e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b4a2:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b4a6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800b4aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	f280 80db 	bge.w	800b668 <_dtoa_r+0x658>
 800b4b2:	9b08      	ldr	r3, [sp, #32]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	f300 80d7 	bgt.w	800b668 <_dtoa_r+0x658>
 800b4ba:	f040 8272 	bne.w	800b9a2 <_dtoa_r+0x992>
 800b4be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	4b40      	ldr	r3, [pc, #256]	; (800b5c8 <_dtoa_r+0x5b8>)
 800b4c6:	f7f5 f807 	bl	80004d8 <__aeabi_dmul>
 800b4ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b4ce:	f7f5 fa89 	bl	80009e4 <__aeabi_dcmpge>
 800b4d2:	9c08      	ldr	r4, [sp, #32]
 800b4d4:	4626      	mov	r6, r4
 800b4d6:	2800      	cmp	r0, #0
 800b4d8:	f040 8248 	bne.w	800b96c <_dtoa_r+0x95c>
 800b4dc:	2331      	movs	r3, #49	; 0x31
 800b4de:	9f03      	ldr	r7, [sp, #12]
 800b4e0:	f10a 0a01 	add.w	sl, sl, #1
 800b4e4:	f807 3b01 	strb.w	r3, [r7], #1
 800b4e8:	e244      	b.n	800b974 <_dtoa_r+0x964>
 800b4ea:	07e2      	lsls	r2, r4, #31
 800b4ec:	d505      	bpl.n	800b4fa <_dtoa_r+0x4ea>
 800b4ee:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b4f2:	f7f4 fff1 	bl	80004d8 <__aeabi_dmul>
 800b4f6:	2301      	movs	r3, #1
 800b4f8:	3701      	adds	r7, #1
 800b4fa:	1064      	asrs	r4, r4, #1
 800b4fc:	3608      	adds	r6, #8
 800b4fe:	e76d      	b.n	800b3dc <_dtoa_r+0x3cc>
 800b500:	2702      	movs	r7, #2
 800b502:	e770      	b.n	800b3e6 <_dtoa_r+0x3d6>
 800b504:	46d0      	mov	r8, sl
 800b506:	9c08      	ldr	r4, [sp, #32]
 800b508:	e78f      	b.n	800b42a <_dtoa_r+0x41a>
 800b50a:	9903      	ldr	r1, [sp, #12]
 800b50c:	4b29      	ldr	r3, [pc, #164]	; (800b5b4 <_dtoa_r+0x5a4>)
 800b50e:	4421      	add	r1, r4
 800b510:	9112      	str	r1, [sp, #72]	; 0x48
 800b512:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b514:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b518:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800b51c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b520:	2900      	cmp	r1, #0
 800b522:	d055      	beq.n	800b5d0 <_dtoa_r+0x5c0>
 800b524:	2000      	movs	r0, #0
 800b526:	4929      	ldr	r1, [pc, #164]	; (800b5cc <_dtoa_r+0x5bc>)
 800b528:	f7f5 f900 	bl	800072c <__aeabi_ddiv>
 800b52c:	463b      	mov	r3, r7
 800b52e:	4632      	mov	r2, r6
 800b530:	f7f4 fe1a 	bl	8000168 <__aeabi_dsub>
 800b534:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b538:	9f03      	ldr	r7, [sp, #12]
 800b53a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b53e:	f7f5 fa7b 	bl	8000a38 <__aeabi_d2iz>
 800b542:	4604      	mov	r4, r0
 800b544:	f7f4 ff5e 	bl	8000404 <__aeabi_i2d>
 800b548:	4602      	mov	r2, r0
 800b54a:	460b      	mov	r3, r1
 800b54c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b550:	f7f4 fe0a 	bl	8000168 <__aeabi_dsub>
 800b554:	4602      	mov	r2, r0
 800b556:	460b      	mov	r3, r1
 800b558:	3430      	adds	r4, #48	; 0x30
 800b55a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b55e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b562:	f807 4b01 	strb.w	r4, [r7], #1
 800b566:	f7f5 fa29 	bl	80009bc <__aeabi_dcmplt>
 800b56a:	2800      	cmp	r0, #0
 800b56c:	d174      	bne.n	800b658 <_dtoa_r+0x648>
 800b56e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b572:	2000      	movs	r0, #0
 800b574:	4911      	ldr	r1, [pc, #68]	; (800b5bc <_dtoa_r+0x5ac>)
 800b576:	f7f4 fdf7 	bl	8000168 <__aeabi_dsub>
 800b57a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b57e:	f7f5 fa1d 	bl	80009bc <__aeabi_dcmplt>
 800b582:	2800      	cmp	r0, #0
 800b584:	f040 80b7 	bne.w	800b6f6 <_dtoa_r+0x6e6>
 800b588:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b58a:	429f      	cmp	r7, r3
 800b58c:	f43f af7a 	beq.w	800b484 <_dtoa_r+0x474>
 800b590:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b594:	2200      	movs	r2, #0
 800b596:	4b0a      	ldr	r3, [pc, #40]	; (800b5c0 <_dtoa_r+0x5b0>)
 800b598:	f7f4 ff9e 	bl	80004d8 <__aeabi_dmul>
 800b59c:	2200      	movs	r2, #0
 800b59e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b5a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5a6:	4b06      	ldr	r3, [pc, #24]	; (800b5c0 <_dtoa_r+0x5b0>)
 800b5a8:	f7f4 ff96 	bl	80004d8 <__aeabi_dmul>
 800b5ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b5b0:	e7c3      	b.n	800b53a <_dtoa_r+0x52a>
 800b5b2:	bf00      	nop
 800b5b4:	0800e8d8 	.word	0x0800e8d8
 800b5b8:	0800e8b0 	.word	0x0800e8b0
 800b5bc:	3ff00000 	.word	0x3ff00000
 800b5c0:	40240000 	.word	0x40240000
 800b5c4:	401c0000 	.word	0x401c0000
 800b5c8:	40140000 	.word	0x40140000
 800b5cc:	3fe00000 	.word	0x3fe00000
 800b5d0:	4630      	mov	r0, r6
 800b5d2:	4639      	mov	r1, r7
 800b5d4:	f7f4 ff80 	bl	80004d8 <__aeabi_dmul>
 800b5d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b5da:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b5de:	9c03      	ldr	r4, [sp, #12]
 800b5e0:	9314      	str	r3, [sp, #80]	; 0x50
 800b5e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5e6:	f7f5 fa27 	bl	8000a38 <__aeabi_d2iz>
 800b5ea:	9015      	str	r0, [sp, #84]	; 0x54
 800b5ec:	f7f4 ff0a 	bl	8000404 <__aeabi_i2d>
 800b5f0:	4602      	mov	r2, r0
 800b5f2:	460b      	mov	r3, r1
 800b5f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5f8:	f7f4 fdb6 	bl	8000168 <__aeabi_dsub>
 800b5fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b5fe:	4606      	mov	r6, r0
 800b600:	3330      	adds	r3, #48	; 0x30
 800b602:	f804 3b01 	strb.w	r3, [r4], #1
 800b606:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b608:	460f      	mov	r7, r1
 800b60a:	429c      	cmp	r4, r3
 800b60c:	f04f 0200 	mov.w	r2, #0
 800b610:	d124      	bne.n	800b65c <_dtoa_r+0x64c>
 800b612:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b616:	4bb0      	ldr	r3, [pc, #704]	; (800b8d8 <_dtoa_r+0x8c8>)
 800b618:	f7f4 fda8 	bl	800016c <__adddf3>
 800b61c:	4602      	mov	r2, r0
 800b61e:	460b      	mov	r3, r1
 800b620:	4630      	mov	r0, r6
 800b622:	4639      	mov	r1, r7
 800b624:	f7f5 f9e8 	bl	80009f8 <__aeabi_dcmpgt>
 800b628:	2800      	cmp	r0, #0
 800b62a:	d163      	bne.n	800b6f4 <_dtoa_r+0x6e4>
 800b62c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b630:	2000      	movs	r0, #0
 800b632:	49a9      	ldr	r1, [pc, #676]	; (800b8d8 <_dtoa_r+0x8c8>)
 800b634:	f7f4 fd98 	bl	8000168 <__aeabi_dsub>
 800b638:	4602      	mov	r2, r0
 800b63a:	460b      	mov	r3, r1
 800b63c:	4630      	mov	r0, r6
 800b63e:	4639      	mov	r1, r7
 800b640:	f7f5 f9bc 	bl	80009bc <__aeabi_dcmplt>
 800b644:	2800      	cmp	r0, #0
 800b646:	f43f af1d 	beq.w	800b484 <_dtoa_r+0x474>
 800b64a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800b64c:	1e7b      	subs	r3, r7, #1
 800b64e:	9314      	str	r3, [sp, #80]	; 0x50
 800b650:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800b654:	2b30      	cmp	r3, #48	; 0x30
 800b656:	d0f8      	beq.n	800b64a <_dtoa_r+0x63a>
 800b658:	46c2      	mov	sl, r8
 800b65a:	e03b      	b.n	800b6d4 <_dtoa_r+0x6c4>
 800b65c:	4b9f      	ldr	r3, [pc, #636]	; (800b8dc <_dtoa_r+0x8cc>)
 800b65e:	f7f4 ff3b 	bl	80004d8 <__aeabi_dmul>
 800b662:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b666:	e7bc      	b.n	800b5e2 <_dtoa_r+0x5d2>
 800b668:	9f03      	ldr	r7, [sp, #12]
 800b66a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800b66e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b672:	4640      	mov	r0, r8
 800b674:	4649      	mov	r1, r9
 800b676:	f7f5 f859 	bl	800072c <__aeabi_ddiv>
 800b67a:	f7f5 f9dd 	bl	8000a38 <__aeabi_d2iz>
 800b67e:	4604      	mov	r4, r0
 800b680:	f7f4 fec0 	bl	8000404 <__aeabi_i2d>
 800b684:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b688:	f7f4 ff26 	bl	80004d8 <__aeabi_dmul>
 800b68c:	4602      	mov	r2, r0
 800b68e:	460b      	mov	r3, r1
 800b690:	4640      	mov	r0, r8
 800b692:	4649      	mov	r1, r9
 800b694:	f7f4 fd68 	bl	8000168 <__aeabi_dsub>
 800b698:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800b69c:	f807 6b01 	strb.w	r6, [r7], #1
 800b6a0:	9e03      	ldr	r6, [sp, #12]
 800b6a2:	f8dd c020 	ldr.w	ip, [sp, #32]
 800b6a6:	1bbe      	subs	r6, r7, r6
 800b6a8:	45b4      	cmp	ip, r6
 800b6aa:	4602      	mov	r2, r0
 800b6ac:	460b      	mov	r3, r1
 800b6ae:	d136      	bne.n	800b71e <_dtoa_r+0x70e>
 800b6b0:	f7f4 fd5c 	bl	800016c <__adddf3>
 800b6b4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b6b8:	4680      	mov	r8, r0
 800b6ba:	4689      	mov	r9, r1
 800b6bc:	f7f5 f99c 	bl	80009f8 <__aeabi_dcmpgt>
 800b6c0:	bb58      	cbnz	r0, 800b71a <_dtoa_r+0x70a>
 800b6c2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b6c6:	4640      	mov	r0, r8
 800b6c8:	4649      	mov	r1, r9
 800b6ca:	f7f5 f96d 	bl	80009a8 <__aeabi_dcmpeq>
 800b6ce:	b108      	cbz	r0, 800b6d4 <_dtoa_r+0x6c4>
 800b6d0:	07e1      	lsls	r1, r4, #31
 800b6d2:	d422      	bmi.n	800b71a <_dtoa_r+0x70a>
 800b6d4:	4628      	mov	r0, r5
 800b6d6:	4659      	mov	r1, fp
 800b6d8:	f000 ff9c 	bl	800c614 <_Bfree>
 800b6dc:	2300      	movs	r3, #0
 800b6de:	703b      	strb	r3, [r7, #0]
 800b6e0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b6e2:	f10a 0001 	add.w	r0, sl, #1
 800b6e6:	6018      	str	r0, [r3, #0]
 800b6e8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	f43f acde 	beq.w	800b0ac <_dtoa_r+0x9c>
 800b6f0:	601f      	str	r7, [r3, #0]
 800b6f2:	e4db      	b.n	800b0ac <_dtoa_r+0x9c>
 800b6f4:	4627      	mov	r7, r4
 800b6f6:	463b      	mov	r3, r7
 800b6f8:	461f      	mov	r7, r3
 800b6fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b6fe:	2a39      	cmp	r2, #57	; 0x39
 800b700:	d107      	bne.n	800b712 <_dtoa_r+0x702>
 800b702:	9a03      	ldr	r2, [sp, #12]
 800b704:	429a      	cmp	r2, r3
 800b706:	d1f7      	bne.n	800b6f8 <_dtoa_r+0x6e8>
 800b708:	2230      	movs	r2, #48	; 0x30
 800b70a:	9903      	ldr	r1, [sp, #12]
 800b70c:	f108 0801 	add.w	r8, r8, #1
 800b710:	700a      	strb	r2, [r1, #0]
 800b712:	781a      	ldrb	r2, [r3, #0]
 800b714:	3201      	adds	r2, #1
 800b716:	701a      	strb	r2, [r3, #0]
 800b718:	e79e      	b.n	800b658 <_dtoa_r+0x648>
 800b71a:	46d0      	mov	r8, sl
 800b71c:	e7eb      	b.n	800b6f6 <_dtoa_r+0x6e6>
 800b71e:	2200      	movs	r2, #0
 800b720:	4b6e      	ldr	r3, [pc, #440]	; (800b8dc <_dtoa_r+0x8cc>)
 800b722:	f7f4 fed9 	bl	80004d8 <__aeabi_dmul>
 800b726:	2200      	movs	r2, #0
 800b728:	2300      	movs	r3, #0
 800b72a:	4680      	mov	r8, r0
 800b72c:	4689      	mov	r9, r1
 800b72e:	f7f5 f93b 	bl	80009a8 <__aeabi_dcmpeq>
 800b732:	2800      	cmp	r0, #0
 800b734:	d09b      	beq.n	800b66e <_dtoa_r+0x65e>
 800b736:	e7cd      	b.n	800b6d4 <_dtoa_r+0x6c4>
 800b738:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b73a:	2a00      	cmp	r2, #0
 800b73c:	f000 80d0 	beq.w	800b8e0 <_dtoa_r+0x8d0>
 800b740:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b742:	2a01      	cmp	r2, #1
 800b744:	f300 80ae 	bgt.w	800b8a4 <_dtoa_r+0x894>
 800b748:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b74a:	2a00      	cmp	r2, #0
 800b74c:	f000 80a6 	beq.w	800b89c <_dtoa_r+0x88c>
 800b750:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b754:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b756:	9f06      	ldr	r7, [sp, #24]
 800b758:	9a06      	ldr	r2, [sp, #24]
 800b75a:	2101      	movs	r1, #1
 800b75c:	441a      	add	r2, r3
 800b75e:	9206      	str	r2, [sp, #24]
 800b760:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b762:	4628      	mov	r0, r5
 800b764:	441a      	add	r2, r3
 800b766:	9209      	str	r2, [sp, #36]	; 0x24
 800b768:	f001 f854 	bl	800c814 <__i2b>
 800b76c:	4606      	mov	r6, r0
 800b76e:	2f00      	cmp	r7, #0
 800b770:	dd0c      	ble.n	800b78c <_dtoa_r+0x77c>
 800b772:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b774:	2b00      	cmp	r3, #0
 800b776:	dd09      	ble.n	800b78c <_dtoa_r+0x77c>
 800b778:	42bb      	cmp	r3, r7
 800b77a:	bfa8      	it	ge
 800b77c:	463b      	movge	r3, r7
 800b77e:	9a06      	ldr	r2, [sp, #24]
 800b780:	1aff      	subs	r7, r7, r3
 800b782:	1ad2      	subs	r2, r2, r3
 800b784:	9206      	str	r2, [sp, #24]
 800b786:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b788:	1ad3      	subs	r3, r2, r3
 800b78a:	9309      	str	r3, [sp, #36]	; 0x24
 800b78c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b78e:	b1f3      	cbz	r3, 800b7ce <_dtoa_r+0x7be>
 800b790:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b792:	2b00      	cmp	r3, #0
 800b794:	f000 80a8 	beq.w	800b8e8 <_dtoa_r+0x8d8>
 800b798:	2c00      	cmp	r4, #0
 800b79a:	dd10      	ble.n	800b7be <_dtoa_r+0x7ae>
 800b79c:	4631      	mov	r1, r6
 800b79e:	4622      	mov	r2, r4
 800b7a0:	4628      	mov	r0, r5
 800b7a2:	f001 f8f5 	bl	800c990 <__pow5mult>
 800b7a6:	465a      	mov	r2, fp
 800b7a8:	4601      	mov	r1, r0
 800b7aa:	4606      	mov	r6, r0
 800b7ac:	4628      	mov	r0, r5
 800b7ae:	f001 f847 	bl	800c840 <__multiply>
 800b7b2:	4680      	mov	r8, r0
 800b7b4:	4659      	mov	r1, fp
 800b7b6:	4628      	mov	r0, r5
 800b7b8:	f000 ff2c 	bl	800c614 <_Bfree>
 800b7bc:	46c3      	mov	fp, r8
 800b7be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7c0:	1b1a      	subs	r2, r3, r4
 800b7c2:	d004      	beq.n	800b7ce <_dtoa_r+0x7be>
 800b7c4:	4659      	mov	r1, fp
 800b7c6:	4628      	mov	r0, r5
 800b7c8:	f001 f8e2 	bl	800c990 <__pow5mult>
 800b7cc:	4683      	mov	fp, r0
 800b7ce:	2101      	movs	r1, #1
 800b7d0:	4628      	mov	r0, r5
 800b7d2:	f001 f81f 	bl	800c814 <__i2b>
 800b7d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b7d8:	4604      	mov	r4, r0
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	f340 8086 	ble.w	800b8ec <_dtoa_r+0x8dc>
 800b7e0:	461a      	mov	r2, r3
 800b7e2:	4601      	mov	r1, r0
 800b7e4:	4628      	mov	r0, r5
 800b7e6:	f001 f8d3 	bl	800c990 <__pow5mult>
 800b7ea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b7ec:	4604      	mov	r4, r0
 800b7ee:	2b01      	cmp	r3, #1
 800b7f0:	dd7f      	ble.n	800b8f2 <_dtoa_r+0x8e2>
 800b7f2:	f04f 0800 	mov.w	r8, #0
 800b7f6:	6923      	ldr	r3, [r4, #16]
 800b7f8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b7fc:	6918      	ldr	r0, [r3, #16]
 800b7fe:	f000 ffbb 	bl	800c778 <__hi0bits>
 800b802:	f1c0 0020 	rsb	r0, r0, #32
 800b806:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b808:	4418      	add	r0, r3
 800b80a:	f010 001f 	ands.w	r0, r0, #31
 800b80e:	f000 8092 	beq.w	800b936 <_dtoa_r+0x926>
 800b812:	f1c0 0320 	rsb	r3, r0, #32
 800b816:	2b04      	cmp	r3, #4
 800b818:	f340 808a 	ble.w	800b930 <_dtoa_r+0x920>
 800b81c:	f1c0 001c 	rsb	r0, r0, #28
 800b820:	9b06      	ldr	r3, [sp, #24]
 800b822:	4407      	add	r7, r0
 800b824:	4403      	add	r3, r0
 800b826:	9306      	str	r3, [sp, #24]
 800b828:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b82a:	4403      	add	r3, r0
 800b82c:	9309      	str	r3, [sp, #36]	; 0x24
 800b82e:	9b06      	ldr	r3, [sp, #24]
 800b830:	2b00      	cmp	r3, #0
 800b832:	dd05      	ble.n	800b840 <_dtoa_r+0x830>
 800b834:	4659      	mov	r1, fp
 800b836:	461a      	mov	r2, r3
 800b838:	4628      	mov	r0, r5
 800b83a:	f001 f903 	bl	800ca44 <__lshift>
 800b83e:	4683      	mov	fp, r0
 800b840:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b842:	2b00      	cmp	r3, #0
 800b844:	dd05      	ble.n	800b852 <_dtoa_r+0x842>
 800b846:	4621      	mov	r1, r4
 800b848:	461a      	mov	r2, r3
 800b84a:	4628      	mov	r0, r5
 800b84c:	f001 f8fa 	bl	800ca44 <__lshift>
 800b850:	4604      	mov	r4, r0
 800b852:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b854:	2b00      	cmp	r3, #0
 800b856:	d070      	beq.n	800b93a <_dtoa_r+0x92a>
 800b858:	4621      	mov	r1, r4
 800b85a:	4658      	mov	r0, fp
 800b85c:	f001 f962 	bl	800cb24 <__mcmp>
 800b860:	2800      	cmp	r0, #0
 800b862:	da6a      	bge.n	800b93a <_dtoa_r+0x92a>
 800b864:	2300      	movs	r3, #0
 800b866:	4659      	mov	r1, fp
 800b868:	220a      	movs	r2, #10
 800b86a:	4628      	mov	r0, r5
 800b86c:	f000 fef4 	bl	800c658 <__multadd>
 800b870:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b872:	4683      	mov	fp, r0
 800b874:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b878:	2b00      	cmp	r3, #0
 800b87a:	f000 8194 	beq.w	800bba6 <_dtoa_r+0xb96>
 800b87e:	4631      	mov	r1, r6
 800b880:	2300      	movs	r3, #0
 800b882:	220a      	movs	r2, #10
 800b884:	4628      	mov	r0, r5
 800b886:	f000 fee7 	bl	800c658 <__multadd>
 800b88a:	f1b9 0f00 	cmp.w	r9, #0
 800b88e:	4606      	mov	r6, r0
 800b890:	f300 8093 	bgt.w	800b9ba <_dtoa_r+0x9aa>
 800b894:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b896:	2b02      	cmp	r3, #2
 800b898:	dc57      	bgt.n	800b94a <_dtoa_r+0x93a>
 800b89a:	e08e      	b.n	800b9ba <_dtoa_r+0x9aa>
 800b89c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b89e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b8a2:	e757      	b.n	800b754 <_dtoa_r+0x744>
 800b8a4:	9b08      	ldr	r3, [sp, #32]
 800b8a6:	1e5c      	subs	r4, r3, #1
 800b8a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b8aa:	42a3      	cmp	r3, r4
 800b8ac:	bfb7      	itett	lt
 800b8ae:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b8b0:	1b1c      	subge	r4, r3, r4
 800b8b2:	1ae2      	sublt	r2, r4, r3
 800b8b4:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800b8b6:	bfbe      	ittt	lt
 800b8b8:	940a      	strlt	r4, [sp, #40]	; 0x28
 800b8ba:	189b      	addlt	r3, r3, r2
 800b8bc:	930e      	strlt	r3, [sp, #56]	; 0x38
 800b8be:	9b08      	ldr	r3, [sp, #32]
 800b8c0:	bfb8      	it	lt
 800b8c2:	2400      	movlt	r4, #0
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	bfbb      	ittet	lt
 800b8c8:	9b06      	ldrlt	r3, [sp, #24]
 800b8ca:	9a08      	ldrlt	r2, [sp, #32]
 800b8cc:	9f06      	ldrge	r7, [sp, #24]
 800b8ce:	1a9f      	sublt	r7, r3, r2
 800b8d0:	bfac      	ite	ge
 800b8d2:	9b08      	ldrge	r3, [sp, #32]
 800b8d4:	2300      	movlt	r3, #0
 800b8d6:	e73f      	b.n	800b758 <_dtoa_r+0x748>
 800b8d8:	3fe00000 	.word	0x3fe00000
 800b8dc:	40240000 	.word	0x40240000
 800b8e0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b8e2:	9f06      	ldr	r7, [sp, #24]
 800b8e4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800b8e6:	e742      	b.n	800b76e <_dtoa_r+0x75e>
 800b8e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b8ea:	e76b      	b.n	800b7c4 <_dtoa_r+0x7b4>
 800b8ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b8ee:	2b01      	cmp	r3, #1
 800b8f0:	dc19      	bgt.n	800b926 <_dtoa_r+0x916>
 800b8f2:	9b04      	ldr	r3, [sp, #16]
 800b8f4:	b9bb      	cbnz	r3, 800b926 <_dtoa_r+0x916>
 800b8f6:	9b05      	ldr	r3, [sp, #20]
 800b8f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b8fc:	b99b      	cbnz	r3, 800b926 <_dtoa_r+0x916>
 800b8fe:	9b05      	ldr	r3, [sp, #20]
 800b900:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b904:	0d1b      	lsrs	r3, r3, #20
 800b906:	051b      	lsls	r3, r3, #20
 800b908:	b183      	cbz	r3, 800b92c <_dtoa_r+0x91c>
 800b90a:	f04f 0801 	mov.w	r8, #1
 800b90e:	9b06      	ldr	r3, [sp, #24]
 800b910:	3301      	adds	r3, #1
 800b912:	9306      	str	r3, [sp, #24]
 800b914:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b916:	3301      	adds	r3, #1
 800b918:	9309      	str	r3, [sp, #36]	; 0x24
 800b91a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	f47f af6a 	bne.w	800b7f6 <_dtoa_r+0x7e6>
 800b922:	2001      	movs	r0, #1
 800b924:	e76f      	b.n	800b806 <_dtoa_r+0x7f6>
 800b926:	f04f 0800 	mov.w	r8, #0
 800b92a:	e7f6      	b.n	800b91a <_dtoa_r+0x90a>
 800b92c:	4698      	mov	r8, r3
 800b92e:	e7f4      	b.n	800b91a <_dtoa_r+0x90a>
 800b930:	f43f af7d 	beq.w	800b82e <_dtoa_r+0x81e>
 800b934:	4618      	mov	r0, r3
 800b936:	301c      	adds	r0, #28
 800b938:	e772      	b.n	800b820 <_dtoa_r+0x810>
 800b93a:	9b08      	ldr	r3, [sp, #32]
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	dc36      	bgt.n	800b9ae <_dtoa_r+0x99e>
 800b940:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b942:	2b02      	cmp	r3, #2
 800b944:	dd33      	ble.n	800b9ae <_dtoa_r+0x99e>
 800b946:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b94a:	f1b9 0f00 	cmp.w	r9, #0
 800b94e:	d10d      	bne.n	800b96c <_dtoa_r+0x95c>
 800b950:	4621      	mov	r1, r4
 800b952:	464b      	mov	r3, r9
 800b954:	2205      	movs	r2, #5
 800b956:	4628      	mov	r0, r5
 800b958:	f000 fe7e 	bl	800c658 <__multadd>
 800b95c:	4601      	mov	r1, r0
 800b95e:	4604      	mov	r4, r0
 800b960:	4658      	mov	r0, fp
 800b962:	f001 f8df 	bl	800cb24 <__mcmp>
 800b966:	2800      	cmp	r0, #0
 800b968:	f73f adb8 	bgt.w	800b4dc <_dtoa_r+0x4cc>
 800b96c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b96e:	9f03      	ldr	r7, [sp, #12]
 800b970:	ea6f 0a03 	mvn.w	sl, r3
 800b974:	f04f 0800 	mov.w	r8, #0
 800b978:	4621      	mov	r1, r4
 800b97a:	4628      	mov	r0, r5
 800b97c:	f000 fe4a 	bl	800c614 <_Bfree>
 800b980:	2e00      	cmp	r6, #0
 800b982:	f43f aea7 	beq.w	800b6d4 <_dtoa_r+0x6c4>
 800b986:	f1b8 0f00 	cmp.w	r8, #0
 800b98a:	d005      	beq.n	800b998 <_dtoa_r+0x988>
 800b98c:	45b0      	cmp	r8, r6
 800b98e:	d003      	beq.n	800b998 <_dtoa_r+0x988>
 800b990:	4641      	mov	r1, r8
 800b992:	4628      	mov	r0, r5
 800b994:	f000 fe3e 	bl	800c614 <_Bfree>
 800b998:	4631      	mov	r1, r6
 800b99a:	4628      	mov	r0, r5
 800b99c:	f000 fe3a 	bl	800c614 <_Bfree>
 800b9a0:	e698      	b.n	800b6d4 <_dtoa_r+0x6c4>
 800b9a2:	2400      	movs	r4, #0
 800b9a4:	4626      	mov	r6, r4
 800b9a6:	e7e1      	b.n	800b96c <_dtoa_r+0x95c>
 800b9a8:	46c2      	mov	sl, r8
 800b9aa:	4626      	mov	r6, r4
 800b9ac:	e596      	b.n	800b4dc <_dtoa_r+0x4cc>
 800b9ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b9b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	f000 80fd 	beq.w	800bbb4 <_dtoa_r+0xba4>
 800b9ba:	2f00      	cmp	r7, #0
 800b9bc:	dd05      	ble.n	800b9ca <_dtoa_r+0x9ba>
 800b9be:	4631      	mov	r1, r6
 800b9c0:	463a      	mov	r2, r7
 800b9c2:	4628      	mov	r0, r5
 800b9c4:	f001 f83e 	bl	800ca44 <__lshift>
 800b9c8:	4606      	mov	r6, r0
 800b9ca:	f1b8 0f00 	cmp.w	r8, #0
 800b9ce:	d05c      	beq.n	800ba8a <_dtoa_r+0xa7a>
 800b9d0:	4628      	mov	r0, r5
 800b9d2:	6871      	ldr	r1, [r6, #4]
 800b9d4:	f000 fdde 	bl	800c594 <_Balloc>
 800b9d8:	4607      	mov	r7, r0
 800b9da:	b928      	cbnz	r0, 800b9e8 <_dtoa_r+0x9d8>
 800b9dc:	4602      	mov	r2, r0
 800b9de:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b9e2:	4b7f      	ldr	r3, [pc, #508]	; (800bbe0 <_dtoa_r+0xbd0>)
 800b9e4:	f7ff bb28 	b.w	800b038 <_dtoa_r+0x28>
 800b9e8:	6932      	ldr	r2, [r6, #16]
 800b9ea:	f106 010c 	add.w	r1, r6, #12
 800b9ee:	3202      	adds	r2, #2
 800b9f0:	0092      	lsls	r2, r2, #2
 800b9f2:	300c      	adds	r0, #12
 800b9f4:	f7fd fa5d 	bl	8008eb2 <memcpy>
 800b9f8:	2201      	movs	r2, #1
 800b9fa:	4639      	mov	r1, r7
 800b9fc:	4628      	mov	r0, r5
 800b9fe:	f001 f821 	bl	800ca44 <__lshift>
 800ba02:	46b0      	mov	r8, r6
 800ba04:	4606      	mov	r6, r0
 800ba06:	9b03      	ldr	r3, [sp, #12]
 800ba08:	3301      	adds	r3, #1
 800ba0a:	9308      	str	r3, [sp, #32]
 800ba0c:	9b03      	ldr	r3, [sp, #12]
 800ba0e:	444b      	add	r3, r9
 800ba10:	930a      	str	r3, [sp, #40]	; 0x28
 800ba12:	9b04      	ldr	r3, [sp, #16]
 800ba14:	f003 0301 	and.w	r3, r3, #1
 800ba18:	9309      	str	r3, [sp, #36]	; 0x24
 800ba1a:	9b08      	ldr	r3, [sp, #32]
 800ba1c:	4621      	mov	r1, r4
 800ba1e:	3b01      	subs	r3, #1
 800ba20:	4658      	mov	r0, fp
 800ba22:	9304      	str	r3, [sp, #16]
 800ba24:	f7ff fa66 	bl	800aef4 <quorem>
 800ba28:	4603      	mov	r3, r0
 800ba2a:	4641      	mov	r1, r8
 800ba2c:	3330      	adds	r3, #48	; 0x30
 800ba2e:	9006      	str	r0, [sp, #24]
 800ba30:	4658      	mov	r0, fp
 800ba32:	930b      	str	r3, [sp, #44]	; 0x2c
 800ba34:	f001 f876 	bl	800cb24 <__mcmp>
 800ba38:	4632      	mov	r2, r6
 800ba3a:	4681      	mov	r9, r0
 800ba3c:	4621      	mov	r1, r4
 800ba3e:	4628      	mov	r0, r5
 800ba40:	f001 f88c 	bl	800cb5c <__mdiff>
 800ba44:	68c2      	ldr	r2, [r0, #12]
 800ba46:	4607      	mov	r7, r0
 800ba48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba4a:	bb02      	cbnz	r2, 800ba8e <_dtoa_r+0xa7e>
 800ba4c:	4601      	mov	r1, r0
 800ba4e:	4658      	mov	r0, fp
 800ba50:	f001 f868 	bl	800cb24 <__mcmp>
 800ba54:	4602      	mov	r2, r0
 800ba56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba58:	4639      	mov	r1, r7
 800ba5a:	4628      	mov	r0, r5
 800ba5c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800ba60:	f000 fdd8 	bl	800c614 <_Bfree>
 800ba64:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ba66:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ba68:	9f08      	ldr	r7, [sp, #32]
 800ba6a:	ea43 0102 	orr.w	r1, r3, r2
 800ba6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba70:	430b      	orrs	r3, r1
 800ba72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba74:	d10d      	bne.n	800ba92 <_dtoa_r+0xa82>
 800ba76:	2b39      	cmp	r3, #57	; 0x39
 800ba78:	d029      	beq.n	800bace <_dtoa_r+0xabe>
 800ba7a:	f1b9 0f00 	cmp.w	r9, #0
 800ba7e:	dd01      	ble.n	800ba84 <_dtoa_r+0xa74>
 800ba80:	9b06      	ldr	r3, [sp, #24]
 800ba82:	3331      	adds	r3, #49	; 0x31
 800ba84:	9a04      	ldr	r2, [sp, #16]
 800ba86:	7013      	strb	r3, [r2, #0]
 800ba88:	e776      	b.n	800b978 <_dtoa_r+0x968>
 800ba8a:	4630      	mov	r0, r6
 800ba8c:	e7b9      	b.n	800ba02 <_dtoa_r+0x9f2>
 800ba8e:	2201      	movs	r2, #1
 800ba90:	e7e2      	b.n	800ba58 <_dtoa_r+0xa48>
 800ba92:	f1b9 0f00 	cmp.w	r9, #0
 800ba96:	db06      	blt.n	800baa6 <_dtoa_r+0xa96>
 800ba98:	9922      	ldr	r1, [sp, #136]	; 0x88
 800ba9a:	ea41 0909 	orr.w	r9, r1, r9
 800ba9e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800baa0:	ea59 0101 	orrs.w	r1, r9, r1
 800baa4:	d120      	bne.n	800bae8 <_dtoa_r+0xad8>
 800baa6:	2a00      	cmp	r2, #0
 800baa8:	ddec      	ble.n	800ba84 <_dtoa_r+0xa74>
 800baaa:	4659      	mov	r1, fp
 800baac:	2201      	movs	r2, #1
 800baae:	4628      	mov	r0, r5
 800bab0:	9308      	str	r3, [sp, #32]
 800bab2:	f000 ffc7 	bl	800ca44 <__lshift>
 800bab6:	4621      	mov	r1, r4
 800bab8:	4683      	mov	fp, r0
 800baba:	f001 f833 	bl	800cb24 <__mcmp>
 800babe:	2800      	cmp	r0, #0
 800bac0:	9b08      	ldr	r3, [sp, #32]
 800bac2:	dc02      	bgt.n	800baca <_dtoa_r+0xaba>
 800bac4:	d1de      	bne.n	800ba84 <_dtoa_r+0xa74>
 800bac6:	07da      	lsls	r2, r3, #31
 800bac8:	d5dc      	bpl.n	800ba84 <_dtoa_r+0xa74>
 800baca:	2b39      	cmp	r3, #57	; 0x39
 800bacc:	d1d8      	bne.n	800ba80 <_dtoa_r+0xa70>
 800bace:	2339      	movs	r3, #57	; 0x39
 800bad0:	9a04      	ldr	r2, [sp, #16]
 800bad2:	7013      	strb	r3, [r2, #0]
 800bad4:	463b      	mov	r3, r7
 800bad6:	461f      	mov	r7, r3
 800bad8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800badc:	3b01      	subs	r3, #1
 800bade:	2a39      	cmp	r2, #57	; 0x39
 800bae0:	d050      	beq.n	800bb84 <_dtoa_r+0xb74>
 800bae2:	3201      	adds	r2, #1
 800bae4:	701a      	strb	r2, [r3, #0]
 800bae6:	e747      	b.n	800b978 <_dtoa_r+0x968>
 800bae8:	2a00      	cmp	r2, #0
 800baea:	dd03      	ble.n	800baf4 <_dtoa_r+0xae4>
 800baec:	2b39      	cmp	r3, #57	; 0x39
 800baee:	d0ee      	beq.n	800bace <_dtoa_r+0xabe>
 800baf0:	3301      	adds	r3, #1
 800baf2:	e7c7      	b.n	800ba84 <_dtoa_r+0xa74>
 800baf4:	9a08      	ldr	r2, [sp, #32]
 800baf6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800baf8:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bafc:	428a      	cmp	r2, r1
 800bafe:	d02a      	beq.n	800bb56 <_dtoa_r+0xb46>
 800bb00:	4659      	mov	r1, fp
 800bb02:	2300      	movs	r3, #0
 800bb04:	220a      	movs	r2, #10
 800bb06:	4628      	mov	r0, r5
 800bb08:	f000 fda6 	bl	800c658 <__multadd>
 800bb0c:	45b0      	cmp	r8, r6
 800bb0e:	4683      	mov	fp, r0
 800bb10:	f04f 0300 	mov.w	r3, #0
 800bb14:	f04f 020a 	mov.w	r2, #10
 800bb18:	4641      	mov	r1, r8
 800bb1a:	4628      	mov	r0, r5
 800bb1c:	d107      	bne.n	800bb2e <_dtoa_r+0xb1e>
 800bb1e:	f000 fd9b 	bl	800c658 <__multadd>
 800bb22:	4680      	mov	r8, r0
 800bb24:	4606      	mov	r6, r0
 800bb26:	9b08      	ldr	r3, [sp, #32]
 800bb28:	3301      	adds	r3, #1
 800bb2a:	9308      	str	r3, [sp, #32]
 800bb2c:	e775      	b.n	800ba1a <_dtoa_r+0xa0a>
 800bb2e:	f000 fd93 	bl	800c658 <__multadd>
 800bb32:	4631      	mov	r1, r6
 800bb34:	4680      	mov	r8, r0
 800bb36:	2300      	movs	r3, #0
 800bb38:	220a      	movs	r2, #10
 800bb3a:	4628      	mov	r0, r5
 800bb3c:	f000 fd8c 	bl	800c658 <__multadd>
 800bb40:	4606      	mov	r6, r0
 800bb42:	e7f0      	b.n	800bb26 <_dtoa_r+0xb16>
 800bb44:	f1b9 0f00 	cmp.w	r9, #0
 800bb48:	bfcc      	ite	gt
 800bb4a:	464f      	movgt	r7, r9
 800bb4c:	2701      	movle	r7, #1
 800bb4e:	f04f 0800 	mov.w	r8, #0
 800bb52:	9a03      	ldr	r2, [sp, #12]
 800bb54:	4417      	add	r7, r2
 800bb56:	4659      	mov	r1, fp
 800bb58:	2201      	movs	r2, #1
 800bb5a:	4628      	mov	r0, r5
 800bb5c:	9308      	str	r3, [sp, #32]
 800bb5e:	f000 ff71 	bl	800ca44 <__lshift>
 800bb62:	4621      	mov	r1, r4
 800bb64:	4683      	mov	fp, r0
 800bb66:	f000 ffdd 	bl	800cb24 <__mcmp>
 800bb6a:	2800      	cmp	r0, #0
 800bb6c:	dcb2      	bgt.n	800bad4 <_dtoa_r+0xac4>
 800bb6e:	d102      	bne.n	800bb76 <_dtoa_r+0xb66>
 800bb70:	9b08      	ldr	r3, [sp, #32]
 800bb72:	07db      	lsls	r3, r3, #31
 800bb74:	d4ae      	bmi.n	800bad4 <_dtoa_r+0xac4>
 800bb76:	463b      	mov	r3, r7
 800bb78:	461f      	mov	r7, r3
 800bb7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bb7e:	2a30      	cmp	r2, #48	; 0x30
 800bb80:	d0fa      	beq.n	800bb78 <_dtoa_r+0xb68>
 800bb82:	e6f9      	b.n	800b978 <_dtoa_r+0x968>
 800bb84:	9a03      	ldr	r2, [sp, #12]
 800bb86:	429a      	cmp	r2, r3
 800bb88:	d1a5      	bne.n	800bad6 <_dtoa_r+0xac6>
 800bb8a:	2331      	movs	r3, #49	; 0x31
 800bb8c:	f10a 0a01 	add.w	sl, sl, #1
 800bb90:	e779      	b.n	800ba86 <_dtoa_r+0xa76>
 800bb92:	4b14      	ldr	r3, [pc, #80]	; (800bbe4 <_dtoa_r+0xbd4>)
 800bb94:	f7ff baa8 	b.w	800b0e8 <_dtoa_r+0xd8>
 800bb98:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	f47f aa81 	bne.w	800b0a2 <_dtoa_r+0x92>
 800bba0:	4b11      	ldr	r3, [pc, #68]	; (800bbe8 <_dtoa_r+0xbd8>)
 800bba2:	f7ff baa1 	b.w	800b0e8 <_dtoa_r+0xd8>
 800bba6:	f1b9 0f00 	cmp.w	r9, #0
 800bbaa:	dc03      	bgt.n	800bbb4 <_dtoa_r+0xba4>
 800bbac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bbae:	2b02      	cmp	r3, #2
 800bbb0:	f73f aecb 	bgt.w	800b94a <_dtoa_r+0x93a>
 800bbb4:	9f03      	ldr	r7, [sp, #12]
 800bbb6:	4621      	mov	r1, r4
 800bbb8:	4658      	mov	r0, fp
 800bbba:	f7ff f99b 	bl	800aef4 <quorem>
 800bbbe:	9a03      	ldr	r2, [sp, #12]
 800bbc0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800bbc4:	f807 3b01 	strb.w	r3, [r7], #1
 800bbc8:	1aba      	subs	r2, r7, r2
 800bbca:	4591      	cmp	r9, r2
 800bbcc:	ddba      	ble.n	800bb44 <_dtoa_r+0xb34>
 800bbce:	4659      	mov	r1, fp
 800bbd0:	2300      	movs	r3, #0
 800bbd2:	220a      	movs	r2, #10
 800bbd4:	4628      	mov	r0, r5
 800bbd6:	f000 fd3f 	bl	800c658 <__multadd>
 800bbda:	4683      	mov	fp, r0
 800bbdc:	e7eb      	b.n	800bbb6 <_dtoa_r+0xba6>
 800bbde:	bf00      	nop
 800bbe0:	0800e7c8 	.word	0x0800e7c8
 800bbe4:	0800e5c8 	.word	0x0800e5c8
 800bbe8:	0800e749 	.word	0x0800e749

0800bbec <__sflush_r>:
 800bbec:	898a      	ldrh	r2, [r1, #12]
 800bbee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbf0:	4605      	mov	r5, r0
 800bbf2:	0710      	lsls	r0, r2, #28
 800bbf4:	460c      	mov	r4, r1
 800bbf6:	d457      	bmi.n	800bca8 <__sflush_r+0xbc>
 800bbf8:	684b      	ldr	r3, [r1, #4]
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	dc04      	bgt.n	800bc08 <__sflush_r+0x1c>
 800bbfe:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	dc01      	bgt.n	800bc08 <__sflush_r+0x1c>
 800bc04:	2000      	movs	r0, #0
 800bc06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bc0a:	2e00      	cmp	r6, #0
 800bc0c:	d0fa      	beq.n	800bc04 <__sflush_r+0x18>
 800bc0e:	2300      	movs	r3, #0
 800bc10:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bc14:	682f      	ldr	r7, [r5, #0]
 800bc16:	602b      	str	r3, [r5, #0]
 800bc18:	d032      	beq.n	800bc80 <__sflush_r+0x94>
 800bc1a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bc1c:	89a3      	ldrh	r3, [r4, #12]
 800bc1e:	075a      	lsls	r2, r3, #29
 800bc20:	d505      	bpl.n	800bc2e <__sflush_r+0x42>
 800bc22:	6863      	ldr	r3, [r4, #4]
 800bc24:	1ac0      	subs	r0, r0, r3
 800bc26:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bc28:	b10b      	cbz	r3, 800bc2e <__sflush_r+0x42>
 800bc2a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bc2c:	1ac0      	subs	r0, r0, r3
 800bc2e:	2300      	movs	r3, #0
 800bc30:	4602      	mov	r2, r0
 800bc32:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bc34:	4628      	mov	r0, r5
 800bc36:	6a21      	ldr	r1, [r4, #32]
 800bc38:	47b0      	blx	r6
 800bc3a:	1c43      	adds	r3, r0, #1
 800bc3c:	89a3      	ldrh	r3, [r4, #12]
 800bc3e:	d106      	bne.n	800bc4e <__sflush_r+0x62>
 800bc40:	6829      	ldr	r1, [r5, #0]
 800bc42:	291d      	cmp	r1, #29
 800bc44:	d82c      	bhi.n	800bca0 <__sflush_r+0xb4>
 800bc46:	4a29      	ldr	r2, [pc, #164]	; (800bcec <__sflush_r+0x100>)
 800bc48:	40ca      	lsrs	r2, r1
 800bc4a:	07d6      	lsls	r6, r2, #31
 800bc4c:	d528      	bpl.n	800bca0 <__sflush_r+0xb4>
 800bc4e:	2200      	movs	r2, #0
 800bc50:	6062      	str	r2, [r4, #4]
 800bc52:	6922      	ldr	r2, [r4, #16]
 800bc54:	04d9      	lsls	r1, r3, #19
 800bc56:	6022      	str	r2, [r4, #0]
 800bc58:	d504      	bpl.n	800bc64 <__sflush_r+0x78>
 800bc5a:	1c42      	adds	r2, r0, #1
 800bc5c:	d101      	bne.n	800bc62 <__sflush_r+0x76>
 800bc5e:	682b      	ldr	r3, [r5, #0]
 800bc60:	b903      	cbnz	r3, 800bc64 <__sflush_r+0x78>
 800bc62:	6560      	str	r0, [r4, #84]	; 0x54
 800bc64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bc66:	602f      	str	r7, [r5, #0]
 800bc68:	2900      	cmp	r1, #0
 800bc6a:	d0cb      	beq.n	800bc04 <__sflush_r+0x18>
 800bc6c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bc70:	4299      	cmp	r1, r3
 800bc72:	d002      	beq.n	800bc7a <__sflush_r+0x8e>
 800bc74:	4628      	mov	r0, r5
 800bc76:	f001 f959 	bl	800cf2c <_free_r>
 800bc7a:	2000      	movs	r0, #0
 800bc7c:	6360      	str	r0, [r4, #52]	; 0x34
 800bc7e:	e7c2      	b.n	800bc06 <__sflush_r+0x1a>
 800bc80:	6a21      	ldr	r1, [r4, #32]
 800bc82:	2301      	movs	r3, #1
 800bc84:	4628      	mov	r0, r5
 800bc86:	47b0      	blx	r6
 800bc88:	1c41      	adds	r1, r0, #1
 800bc8a:	d1c7      	bne.n	800bc1c <__sflush_r+0x30>
 800bc8c:	682b      	ldr	r3, [r5, #0]
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d0c4      	beq.n	800bc1c <__sflush_r+0x30>
 800bc92:	2b1d      	cmp	r3, #29
 800bc94:	d001      	beq.n	800bc9a <__sflush_r+0xae>
 800bc96:	2b16      	cmp	r3, #22
 800bc98:	d101      	bne.n	800bc9e <__sflush_r+0xb2>
 800bc9a:	602f      	str	r7, [r5, #0]
 800bc9c:	e7b2      	b.n	800bc04 <__sflush_r+0x18>
 800bc9e:	89a3      	ldrh	r3, [r4, #12]
 800bca0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bca4:	81a3      	strh	r3, [r4, #12]
 800bca6:	e7ae      	b.n	800bc06 <__sflush_r+0x1a>
 800bca8:	690f      	ldr	r7, [r1, #16]
 800bcaa:	2f00      	cmp	r7, #0
 800bcac:	d0aa      	beq.n	800bc04 <__sflush_r+0x18>
 800bcae:	0793      	lsls	r3, r2, #30
 800bcb0:	bf18      	it	ne
 800bcb2:	2300      	movne	r3, #0
 800bcb4:	680e      	ldr	r6, [r1, #0]
 800bcb6:	bf08      	it	eq
 800bcb8:	694b      	ldreq	r3, [r1, #20]
 800bcba:	1bf6      	subs	r6, r6, r7
 800bcbc:	600f      	str	r7, [r1, #0]
 800bcbe:	608b      	str	r3, [r1, #8]
 800bcc0:	2e00      	cmp	r6, #0
 800bcc2:	dd9f      	ble.n	800bc04 <__sflush_r+0x18>
 800bcc4:	4633      	mov	r3, r6
 800bcc6:	463a      	mov	r2, r7
 800bcc8:	4628      	mov	r0, r5
 800bcca:	6a21      	ldr	r1, [r4, #32]
 800bccc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800bcd0:	47e0      	blx	ip
 800bcd2:	2800      	cmp	r0, #0
 800bcd4:	dc06      	bgt.n	800bce4 <__sflush_r+0xf8>
 800bcd6:	89a3      	ldrh	r3, [r4, #12]
 800bcd8:	f04f 30ff 	mov.w	r0, #4294967295
 800bcdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bce0:	81a3      	strh	r3, [r4, #12]
 800bce2:	e790      	b.n	800bc06 <__sflush_r+0x1a>
 800bce4:	4407      	add	r7, r0
 800bce6:	1a36      	subs	r6, r6, r0
 800bce8:	e7ea      	b.n	800bcc0 <__sflush_r+0xd4>
 800bcea:	bf00      	nop
 800bcec:	20400001 	.word	0x20400001

0800bcf0 <_fflush_r>:
 800bcf0:	b538      	push	{r3, r4, r5, lr}
 800bcf2:	690b      	ldr	r3, [r1, #16]
 800bcf4:	4605      	mov	r5, r0
 800bcf6:	460c      	mov	r4, r1
 800bcf8:	b913      	cbnz	r3, 800bd00 <_fflush_r+0x10>
 800bcfa:	2500      	movs	r5, #0
 800bcfc:	4628      	mov	r0, r5
 800bcfe:	bd38      	pop	{r3, r4, r5, pc}
 800bd00:	b118      	cbz	r0, 800bd0a <_fflush_r+0x1a>
 800bd02:	6983      	ldr	r3, [r0, #24]
 800bd04:	b90b      	cbnz	r3, 800bd0a <_fflush_r+0x1a>
 800bd06:	f7fd f80f 	bl	8008d28 <__sinit>
 800bd0a:	4b14      	ldr	r3, [pc, #80]	; (800bd5c <_fflush_r+0x6c>)
 800bd0c:	429c      	cmp	r4, r3
 800bd0e:	d11b      	bne.n	800bd48 <_fflush_r+0x58>
 800bd10:	686c      	ldr	r4, [r5, #4]
 800bd12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d0ef      	beq.n	800bcfa <_fflush_r+0xa>
 800bd1a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bd1c:	07d0      	lsls	r0, r2, #31
 800bd1e:	d404      	bmi.n	800bd2a <_fflush_r+0x3a>
 800bd20:	0599      	lsls	r1, r3, #22
 800bd22:	d402      	bmi.n	800bd2a <_fflush_r+0x3a>
 800bd24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bd26:	f7fd f8c2 	bl	8008eae <__retarget_lock_acquire_recursive>
 800bd2a:	4628      	mov	r0, r5
 800bd2c:	4621      	mov	r1, r4
 800bd2e:	f7ff ff5d 	bl	800bbec <__sflush_r>
 800bd32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bd34:	4605      	mov	r5, r0
 800bd36:	07da      	lsls	r2, r3, #31
 800bd38:	d4e0      	bmi.n	800bcfc <_fflush_r+0xc>
 800bd3a:	89a3      	ldrh	r3, [r4, #12]
 800bd3c:	059b      	lsls	r3, r3, #22
 800bd3e:	d4dd      	bmi.n	800bcfc <_fflush_r+0xc>
 800bd40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bd42:	f7fd f8b5 	bl	8008eb0 <__retarget_lock_release_recursive>
 800bd46:	e7d9      	b.n	800bcfc <_fflush_r+0xc>
 800bd48:	4b05      	ldr	r3, [pc, #20]	; (800bd60 <_fflush_r+0x70>)
 800bd4a:	429c      	cmp	r4, r3
 800bd4c:	d101      	bne.n	800bd52 <_fflush_r+0x62>
 800bd4e:	68ac      	ldr	r4, [r5, #8]
 800bd50:	e7df      	b.n	800bd12 <_fflush_r+0x22>
 800bd52:	4b04      	ldr	r3, [pc, #16]	; (800bd64 <_fflush_r+0x74>)
 800bd54:	429c      	cmp	r4, r3
 800bd56:	bf08      	it	eq
 800bd58:	68ec      	ldreq	r4, [r5, #12]
 800bd5a:	e7da      	b.n	800bd12 <_fflush_r+0x22>
 800bd5c:	0800e574 	.word	0x0800e574
 800bd60:	0800e594 	.word	0x0800e594
 800bd64:	0800e554 	.word	0x0800e554

0800bd68 <rshift>:
 800bd68:	6903      	ldr	r3, [r0, #16]
 800bd6a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bd6e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800bd72:	f100 0414 	add.w	r4, r0, #20
 800bd76:	ea4f 1261 	mov.w	r2, r1, asr #5
 800bd7a:	dd46      	ble.n	800be0a <rshift+0xa2>
 800bd7c:	f011 011f 	ands.w	r1, r1, #31
 800bd80:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800bd84:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800bd88:	d10c      	bne.n	800bda4 <rshift+0x3c>
 800bd8a:	4629      	mov	r1, r5
 800bd8c:	f100 0710 	add.w	r7, r0, #16
 800bd90:	42b1      	cmp	r1, r6
 800bd92:	d335      	bcc.n	800be00 <rshift+0x98>
 800bd94:	1a9b      	subs	r3, r3, r2
 800bd96:	009b      	lsls	r3, r3, #2
 800bd98:	1eea      	subs	r2, r5, #3
 800bd9a:	4296      	cmp	r6, r2
 800bd9c:	bf38      	it	cc
 800bd9e:	2300      	movcc	r3, #0
 800bda0:	4423      	add	r3, r4
 800bda2:	e015      	b.n	800bdd0 <rshift+0x68>
 800bda4:	46a1      	mov	r9, r4
 800bda6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800bdaa:	f1c1 0820 	rsb	r8, r1, #32
 800bdae:	40cf      	lsrs	r7, r1
 800bdb0:	f105 0e04 	add.w	lr, r5, #4
 800bdb4:	4576      	cmp	r6, lr
 800bdb6:	46f4      	mov	ip, lr
 800bdb8:	d816      	bhi.n	800bde8 <rshift+0x80>
 800bdba:	1a9a      	subs	r2, r3, r2
 800bdbc:	0092      	lsls	r2, r2, #2
 800bdbe:	3a04      	subs	r2, #4
 800bdc0:	3501      	adds	r5, #1
 800bdc2:	42ae      	cmp	r6, r5
 800bdc4:	bf38      	it	cc
 800bdc6:	2200      	movcc	r2, #0
 800bdc8:	18a3      	adds	r3, r4, r2
 800bdca:	50a7      	str	r7, [r4, r2]
 800bdcc:	b107      	cbz	r7, 800bdd0 <rshift+0x68>
 800bdce:	3304      	adds	r3, #4
 800bdd0:	42a3      	cmp	r3, r4
 800bdd2:	eba3 0204 	sub.w	r2, r3, r4
 800bdd6:	bf08      	it	eq
 800bdd8:	2300      	moveq	r3, #0
 800bdda:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800bdde:	6102      	str	r2, [r0, #16]
 800bde0:	bf08      	it	eq
 800bde2:	6143      	streq	r3, [r0, #20]
 800bde4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bde8:	f8dc c000 	ldr.w	ip, [ip]
 800bdec:	fa0c fc08 	lsl.w	ip, ip, r8
 800bdf0:	ea4c 0707 	orr.w	r7, ip, r7
 800bdf4:	f849 7b04 	str.w	r7, [r9], #4
 800bdf8:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bdfc:	40cf      	lsrs	r7, r1
 800bdfe:	e7d9      	b.n	800bdb4 <rshift+0x4c>
 800be00:	f851 cb04 	ldr.w	ip, [r1], #4
 800be04:	f847 cf04 	str.w	ip, [r7, #4]!
 800be08:	e7c2      	b.n	800bd90 <rshift+0x28>
 800be0a:	4623      	mov	r3, r4
 800be0c:	e7e0      	b.n	800bdd0 <rshift+0x68>

0800be0e <__hexdig_fun>:
 800be0e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800be12:	2b09      	cmp	r3, #9
 800be14:	d802      	bhi.n	800be1c <__hexdig_fun+0xe>
 800be16:	3820      	subs	r0, #32
 800be18:	b2c0      	uxtb	r0, r0
 800be1a:	4770      	bx	lr
 800be1c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800be20:	2b05      	cmp	r3, #5
 800be22:	d801      	bhi.n	800be28 <__hexdig_fun+0x1a>
 800be24:	3847      	subs	r0, #71	; 0x47
 800be26:	e7f7      	b.n	800be18 <__hexdig_fun+0xa>
 800be28:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800be2c:	2b05      	cmp	r3, #5
 800be2e:	d801      	bhi.n	800be34 <__hexdig_fun+0x26>
 800be30:	3827      	subs	r0, #39	; 0x27
 800be32:	e7f1      	b.n	800be18 <__hexdig_fun+0xa>
 800be34:	2000      	movs	r0, #0
 800be36:	4770      	bx	lr

0800be38 <__gethex>:
 800be38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be3c:	b08b      	sub	sp, #44	; 0x2c
 800be3e:	9305      	str	r3, [sp, #20]
 800be40:	4bb2      	ldr	r3, [pc, #712]	; (800c10c <__gethex+0x2d4>)
 800be42:	9002      	str	r0, [sp, #8]
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	468b      	mov	fp, r1
 800be48:	4618      	mov	r0, r3
 800be4a:	4690      	mov	r8, r2
 800be4c:	9303      	str	r3, [sp, #12]
 800be4e:	f7f4 f97f 	bl	8000150 <strlen>
 800be52:	4682      	mov	sl, r0
 800be54:	9b03      	ldr	r3, [sp, #12]
 800be56:	f8db 2000 	ldr.w	r2, [fp]
 800be5a:	4403      	add	r3, r0
 800be5c:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800be60:	9306      	str	r3, [sp, #24]
 800be62:	1c93      	adds	r3, r2, #2
 800be64:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800be68:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800be6c:	32fe      	adds	r2, #254	; 0xfe
 800be6e:	18d1      	adds	r1, r2, r3
 800be70:	461f      	mov	r7, r3
 800be72:	f813 0b01 	ldrb.w	r0, [r3], #1
 800be76:	9101      	str	r1, [sp, #4]
 800be78:	2830      	cmp	r0, #48	; 0x30
 800be7a:	d0f8      	beq.n	800be6e <__gethex+0x36>
 800be7c:	f7ff ffc7 	bl	800be0e <__hexdig_fun>
 800be80:	4604      	mov	r4, r0
 800be82:	2800      	cmp	r0, #0
 800be84:	d13a      	bne.n	800befc <__gethex+0xc4>
 800be86:	4652      	mov	r2, sl
 800be88:	4638      	mov	r0, r7
 800be8a:	9903      	ldr	r1, [sp, #12]
 800be8c:	f001 fbaa 	bl	800d5e4 <strncmp>
 800be90:	4605      	mov	r5, r0
 800be92:	2800      	cmp	r0, #0
 800be94:	d166      	bne.n	800bf64 <__gethex+0x12c>
 800be96:	f817 000a 	ldrb.w	r0, [r7, sl]
 800be9a:	eb07 060a 	add.w	r6, r7, sl
 800be9e:	f7ff ffb6 	bl	800be0e <__hexdig_fun>
 800bea2:	2800      	cmp	r0, #0
 800bea4:	d060      	beq.n	800bf68 <__gethex+0x130>
 800bea6:	4633      	mov	r3, r6
 800bea8:	7818      	ldrb	r0, [r3, #0]
 800beaa:	461f      	mov	r7, r3
 800beac:	2830      	cmp	r0, #48	; 0x30
 800beae:	f103 0301 	add.w	r3, r3, #1
 800beb2:	d0f9      	beq.n	800bea8 <__gethex+0x70>
 800beb4:	f7ff ffab 	bl	800be0e <__hexdig_fun>
 800beb8:	2301      	movs	r3, #1
 800beba:	fab0 f480 	clz	r4, r0
 800bebe:	4635      	mov	r5, r6
 800bec0:	0964      	lsrs	r4, r4, #5
 800bec2:	9301      	str	r3, [sp, #4]
 800bec4:	463a      	mov	r2, r7
 800bec6:	4616      	mov	r6, r2
 800bec8:	7830      	ldrb	r0, [r6, #0]
 800beca:	3201      	adds	r2, #1
 800becc:	f7ff ff9f 	bl	800be0e <__hexdig_fun>
 800bed0:	2800      	cmp	r0, #0
 800bed2:	d1f8      	bne.n	800bec6 <__gethex+0x8e>
 800bed4:	4652      	mov	r2, sl
 800bed6:	4630      	mov	r0, r6
 800bed8:	9903      	ldr	r1, [sp, #12]
 800beda:	f001 fb83 	bl	800d5e4 <strncmp>
 800bede:	b980      	cbnz	r0, 800bf02 <__gethex+0xca>
 800bee0:	b94d      	cbnz	r5, 800bef6 <__gethex+0xbe>
 800bee2:	eb06 050a 	add.w	r5, r6, sl
 800bee6:	462a      	mov	r2, r5
 800bee8:	4616      	mov	r6, r2
 800beea:	7830      	ldrb	r0, [r6, #0]
 800beec:	3201      	adds	r2, #1
 800beee:	f7ff ff8e 	bl	800be0e <__hexdig_fun>
 800bef2:	2800      	cmp	r0, #0
 800bef4:	d1f8      	bne.n	800bee8 <__gethex+0xb0>
 800bef6:	1bad      	subs	r5, r5, r6
 800bef8:	00ad      	lsls	r5, r5, #2
 800befa:	e004      	b.n	800bf06 <__gethex+0xce>
 800befc:	2400      	movs	r4, #0
 800befe:	4625      	mov	r5, r4
 800bf00:	e7e0      	b.n	800bec4 <__gethex+0x8c>
 800bf02:	2d00      	cmp	r5, #0
 800bf04:	d1f7      	bne.n	800bef6 <__gethex+0xbe>
 800bf06:	7833      	ldrb	r3, [r6, #0]
 800bf08:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bf0c:	2b50      	cmp	r3, #80	; 0x50
 800bf0e:	d139      	bne.n	800bf84 <__gethex+0x14c>
 800bf10:	7873      	ldrb	r3, [r6, #1]
 800bf12:	2b2b      	cmp	r3, #43	; 0x2b
 800bf14:	d02a      	beq.n	800bf6c <__gethex+0x134>
 800bf16:	2b2d      	cmp	r3, #45	; 0x2d
 800bf18:	d02c      	beq.n	800bf74 <__gethex+0x13c>
 800bf1a:	f04f 0900 	mov.w	r9, #0
 800bf1e:	1c71      	adds	r1, r6, #1
 800bf20:	7808      	ldrb	r0, [r1, #0]
 800bf22:	f7ff ff74 	bl	800be0e <__hexdig_fun>
 800bf26:	1e43      	subs	r3, r0, #1
 800bf28:	b2db      	uxtb	r3, r3
 800bf2a:	2b18      	cmp	r3, #24
 800bf2c:	d82a      	bhi.n	800bf84 <__gethex+0x14c>
 800bf2e:	f1a0 0210 	sub.w	r2, r0, #16
 800bf32:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bf36:	f7ff ff6a 	bl	800be0e <__hexdig_fun>
 800bf3a:	1e43      	subs	r3, r0, #1
 800bf3c:	b2db      	uxtb	r3, r3
 800bf3e:	2b18      	cmp	r3, #24
 800bf40:	d91b      	bls.n	800bf7a <__gethex+0x142>
 800bf42:	f1b9 0f00 	cmp.w	r9, #0
 800bf46:	d000      	beq.n	800bf4a <__gethex+0x112>
 800bf48:	4252      	negs	r2, r2
 800bf4a:	4415      	add	r5, r2
 800bf4c:	f8cb 1000 	str.w	r1, [fp]
 800bf50:	b1d4      	cbz	r4, 800bf88 <__gethex+0x150>
 800bf52:	9b01      	ldr	r3, [sp, #4]
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	bf14      	ite	ne
 800bf58:	2700      	movne	r7, #0
 800bf5a:	2706      	moveq	r7, #6
 800bf5c:	4638      	mov	r0, r7
 800bf5e:	b00b      	add	sp, #44	; 0x2c
 800bf60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf64:	463e      	mov	r6, r7
 800bf66:	4625      	mov	r5, r4
 800bf68:	2401      	movs	r4, #1
 800bf6a:	e7cc      	b.n	800bf06 <__gethex+0xce>
 800bf6c:	f04f 0900 	mov.w	r9, #0
 800bf70:	1cb1      	adds	r1, r6, #2
 800bf72:	e7d5      	b.n	800bf20 <__gethex+0xe8>
 800bf74:	f04f 0901 	mov.w	r9, #1
 800bf78:	e7fa      	b.n	800bf70 <__gethex+0x138>
 800bf7a:	230a      	movs	r3, #10
 800bf7c:	fb03 0202 	mla	r2, r3, r2, r0
 800bf80:	3a10      	subs	r2, #16
 800bf82:	e7d6      	b.n	800bf32 <__gethex+0xfa>
 800bf84:	4631      	mov	r1, r6
 800bf86:	e7e1      	b.n	800bf4c <__gethex+0x114>
 800bf88:	4621      	mov	r1, r4
 800bf8a:	1bf3      	subs	r3, r6, r7
 800bf8c:	3b01      	subs	r3, #1
 800bf8e:	2b07      	cmp	r3, #7
 800bf90:	dc0a      	bgt.n	800bfa8 <__gethex+0x170>
 800bf92:	9802      	ldr	r0, [sp, #8]
 800bf94:	f000 fafe 	bl	800c594 <_Balloc>
 800bf98:	4604      	mov	r4, r0
 800bf9a:	b940      	cbnz	r0, 800bfae <__gethex+0x176>
 800bf9c:	4602      	mov	r2, r0
 800bf9e:	21de      	movs	r1, #222	; 0xde
 800bfa0:	4b5b      	ldr	r3, [pc, #364]	; (800c110 <__gethex+0x2d8>)
 800bfa2:	485c      	ldr	r0, [pc, #368]	; (800c114 <__gethex+0x2dc>)
 800bfa4:	f001 fb40 	bl	800d628 <__assert_func>
 800bfa8:	3101      	adds	r1, #1
 800bfaa:	105b      	asrs	r3, r3, #1
 800bfac:	e7ef      	b.n	800bf8e <__gethex+0x156>
 800bfae:	f04f 0b00 	mov.w	fp, #0
 800bfb2:	f100 0914 	add.w	r9, r0, #20
 800bfb6:	f1ca 0301 	rsb	r3, sl, #1
 800bfba:	f8cd 9010 	str.w	r9, [sp, #16]
 800bfbe:	f8cd b004 	str.w	fp, [sp, #4]
 800bfc2:	9308      	str	r3, [sp, #32]
 800bfc4:	42b7      	cmp	r7, r6
 800bfc6:	d33f      	bcc.n	800c048 <__gethex+0x210>
 800bfc8:	9f04      	ldr	r7, [sp, #16]
 800bfca:	9b01      	ldr	r3, [sp, #4]
 800bfcc:	f847 3b04 	str.w	r3, [r7], #4
 800bfd0:	eba7 0709 	sub.w	r7, r7, r9
 800bfd4:	10bf      	asrs	r7, r7, #2
 800bfd6:	6127      	str	r7, [r4, #16]
 800bfd8:	4618      	mov	r0, r3
 800bfda:	f000 fbcd 	bl	800c778 <__hi0bits>
 800bfde:	017f      	lsls	r7, r7, #5
 800bfe0:	f8d8 6000 	ldr.w	r6, [r8]
 800bfe4:	1a3f      	subs	r7, r7, r0
 800bfe6:	42b7      	cmp	r7, r6
 800bfe8:	dd62      	ble.n	800c0b0 <__gethex+0x278>
 800bfea:	1bbf      	subs	r7, r7, r6
 800bfec:	4639      	mov	r1, r7
 800bfee:	4620      	mov	r0, r4
 800bff0:	f000 ff67 	bl	800cec2 <__any_on>
 800bff4:	4682      	mov	sl, r0
 800bff6:	b1a8      	cbz	r0, 800c024 <__gethex+0x1ec>
 800bff8:	f04f 0a01 	mov.w	sl, #1
 800bffc:	1e7b      	subs	r3, r7, #1
 800bffe:	1159      	asrs	r1, r3, #5
 800c000:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800c004:	f003 021f 	and.w	r2, r3, #31
 800c008:	fa0a f202 	lsl.w	r2, sl, r2
 800c00c:	420a      	tst	r2, r1
 800c00e:	d009      	beq.n	800c024 <__gethex+0x1ec>
 800c010:	4553      	cmp	r3, sl
 800c012:	dd05      	ble.n	800c020 <__gethex+0x1e8>
 800c014:	4620      	mov	r0, r4
 800c016:	1eb9      	subs	r1, r7, #2
 800c018:	f000 ff53 	bl	800cec2 <__any_on>
 800c01c:	2800      	cmp	r0, #0
 800c01e:	d144      	bne.n	800c0aa <__gethex+0x272>
 800c020:	f04f 0a02 	mov.w	sl, #2
 800c024:	4639      	mov	r1, r7
 800c026:	4620      	mov	r0, r4
 800c028:	f7ff fe9e 	bl	800bd68 <rshift>
 800c02c:	443d      	add	r5, r7
 800c02e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c032:	42ab      	cmp	r3, r5
 800c034:	da4a      	bge.n	800c0cc <__gethex+0x294>
 800c036:	4621      	mov	r1, r4
 800c038:	9802      	ldr	r0, [sp, #8]
 800c03a:	f000 faeb 	bl	800c614 <_Bfree>
 800c03e:	2300      	movs	r3, #0
 800c040:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c042:	27a3      	movs	r7, #163	; 0xa3
 800c044:	6013      	str	r3, [r2, #0]
 800c046:	e789      	b.n	800bf5c <__gethex+0x124>
 800c048:	1e73      	subs	r3, r6, #1
 800c04a:	9a06      	ldr	r2, [sp, #24]
 800c04c:	9307      	str	r3, [sp, #28]
 800c04e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c052:	4293      	cmp	r3, r2
 800c054:	d019      	beq.n	800c08a <__gethex+0x252>
 800c056:	f1bb 0f20 	cmp.w	fp, #32
 800c05a:	d107      	bne.n	800c06c <__gethex+0x234>
 800c05c:	9b04      	ldr	r3, [sp, #16]
 800c05e:	9a01      	ldr	r2, [sp, #4]
 800c060:	f843 2b04 	str.w	r2, [r3], #4
 800c064:	9304      	str	r3, [sp, #16]
 800c066:	2300      	movs	r3, #0
 800c068:	469b      	mov	fp, r3
 800c06a:	9301      	str	r3, [sp, #4]
 800c06c:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800c070:	f7ff fecd 	bl	800be0e <__hexdig_fun>
 800c074:	9b01      	ldr	r3, [sp, #4]
 800c076:	f000 000f 	and.w	r0, r0, #15
 800c07a:	fa00 f00b 	lsl.w	r0, r0, fp
 800c07e:	4303      	orrs	r3, r0
 800c080:	9301      	str	r3, [sp, #4]
 800c082:	f10b 0b04 	add.w	fp, fp, #4
 800c086:	9b07      	ldr	r3, [sp, #28]
 800c088:	e00d      	b.n	800c0a6 <__gethex+0x26e>
 800c08a:	9a08      	ldr	r2, [sp, #32]
 800c08c:	1e73      	subs	r3, r6, #1
 800c08e:	4413      	add	r3, r2
 800c090:	42bb      	cmp	r3, r7
 800c092:	d3e0      	bcc.n	800c056 <__gethex+0x21e>
 800c094:	4618      	mov	r0, r3
 800c096:	4652      	mov	r2, sl
 800c098:	9903      	ldr	r1, [sp, #12]
 800c09a:	9309      	str	r3, [sp, #36]	; 0x24
 800c09c:	f001 faa2 	bl	800d5e4 <strncmp>
 800c0a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c0a2:	2800      	cmp	r0, #0
 800c0a4:	d1d7      	bne.n	800c056 <__gethex+0x21e>
 800c0a6:	461e      	mov	r6, r3
 800c0a8:	e78c      	b.n	800bfc4 <__gethex+0x18c>
 800c0aa:	f04f 0a03 	mov.w	sl, #3
 800c0ae:	e7b9      	b.n	800c024 <__gethex+0x1ec>
 800c0b0:	da09      	bge.n	800c0c6 <__gethex+0x28e>
 800c0b2:	1bf7      	subs	r7, r6, r7
 800c0b4:	4621      	mov	r1, r4
 800c0b6:	463a      	mov	r2, r7
 800c0b8:	9802      	ldr	r0, [sp, #8]
 800c0ba:	f000 fcc3 	bl	800ca44 <__lshift>
 800c0be:	4604      	mov	r4, r0
 800c0c0:	1bed      	subs	r5, r5, r7
 800c0c2:	f100 0914 	add.w	r9, r0, #20
 800c0c6:	f04f 0a00 	mov.w	sl, #0
 800c0ca:	e7b0      	b.n	800c02e <__gethex+0x1f6>
 800c0cc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800c0d0:	42a8      	cmp	r0, r5
 800c0d2:	dd72      	ble.n	800c1ba <__gethex+0x382>
 800c0d4:	1b45      	subs	r5, r0, r5
 800c0d6:	42ae      	cmp	r6, r5
 800c0d8:	dc35      	bgt.n	800c146 <__gethex+0x30e>
 800c0da:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c0de:	2b02      	cmp	r3, #2
 800c0e0:	d029      	beq.n	800c136 <__gethex+0x2fe>
 800c0e2:	2b03      	cmp	r3, #3
 800c0e4:	d02b      	beq.n	800c13e <__gethex+0x306>
 800c0e6:	2b01      	cmp	r3, #1
 800c0e8:	d11c      	bne.n	800c124 <__gethex+0x2ec>
 800c0ea:	42ae      	cmp	r6, r5
 800c0ec:	d11a      	bne.n	800c124 <__gethex+0x2ec>
 800c0ee:	2e01      	cmp	r6, #1
 800c0f0:	d112      	bne.n	800c118 <__gethex+0x2e0>
 800c0f2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c0f6:	9a05      	ldr	r2, [sp, #20]
 800c0f8:	2762      	movs	r7, #98	; 0x62
 800c0fa:	6013      	str	r3, [r2, #0]
 800c0fc:	2301      	movs	r3, #1
 800c0fe:	6123      	str	r3, [r4, #16]
 800c100:	f8c9 3000 	str.w	r3, [r9]
 800c104:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c106:	601c      	str	r4, [r3, #0]
 800c108:	e728      	b.n	800bf5c <__gethex+0x124>
 800c10a:	bf00      	nop
 800c10c:	0800e840 	.word	0x0800e840
 800c110:	0800e7c8 	.word	0x0800e7c8
 800c114:	0800e7d9 	.word	0x0800e7d9
 800c118:	4620      	mov	r0, r4
 800c11a:	1e71      	subs	r1, r6, #1
 800c11c:	f000 fed1 	bl	800cec2 <__any_on>
 800c120:	2800      	cmp	r0, #0
 800c122:	d1e6      	bne.n	800c0f2 <__gethex+0x2ba>
 800c124:	4621      	mov	r1, r4
 800c126:	9802      	ldr	r0, [sp, #8]
 800c128:	f000 fa74 	bl	800c614 <_Bfree>
 800c12c:	2300      	movs	r3, #0
 800c12e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c130:	2750      	movs	r7, #80	; 0x50
 800c132:	6013      	str	r3, [r2, #0]
 800c134:	e712      	b.n	800bf5c <__gethex+0x124>
 800c136:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d1f3      	bne.n	800c124 <__gethex+0x2ec>
 800c13c:	e7d9      	b.n	800c0f2 <__gethex+0x2ba>
 800c13e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c140:	2b00      	cmp	r3, #0
 800c142:	d1d6      	bne.n	800c0f2 <__gethex+0x2ba>
 800c144:	e7ee      	b.n	800c124 <__gethex+0x2ec>
 800c146:	1e6f      	subs	r7, r5, #1
 800c148:	f1ba 0f00 	cmp.w	sl, #0
 800c14c:	d132      	bne.n	800c1b4 <__gethex+0x37c>
 800c14e:	b127      	cbz	r7, 800c15a <__gethex+0x322>
 800c150:	4639      	mov	r1, r7
 800c152:	4620      	mov	r0, r4
 800c154:	f000 feb5 	bl	800cec2 <__any_on>
 800c158:	4682      	mov	sl, r0
 800c15a:	2101      	movs	r1, #1
 800c15c:	117b      	asrs	r3, r7, #5
 800c15e:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800c162:	f007 071f 	and.w	r7, r7, #31
 800c166:	fa01 f707 	lsl.w	r7, r1, r7
 800c16a:	421f      	tst	r7, r3
 800c16c:	f04f 0702 	mov.w	r7, #2
 800c170:	4629      	mov	r1, r5
 800c172:	4620      	mov	r0, r4
 800c174:	bf18      	it	ne
 800c176:	f04a 0a02 	orrne.w	sl, sl, #2
 800c17a:	1b76      	subs	r6, r6, r5
 800c17c:	f7ff fdf4 	bl	800bd68 <rshift>
 800c180:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c184:	f1ba 0f00 	cmp.w	sl, #0
 800c188:	d048      	beq.n	800c21c <__gethex+0x3e4>
 800c18a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c18e:	2b02      	cmp	r3, #2
 800c190:	d015      	beq.n	800c1be <__gethex+0x386>
 800c192:	2b03      	cmp	r3, #3
 800c194:	d017      	beq.n	800c1c6 <__gethex+0x38e>
 800c196:	2b01      	cmp	r3, #1
 800c198:	d109      	bne.n	800c1ae <__gethex+0x376>
 800c19a:	f01a 0f02 	tst.w	sl, #2
 800c19e:	d006      	beq.n	800c1ae <__gethex+0x376>
 800c1a0:	f8d9 0000 	ldr.w	r0, [r9]
 800c1a4:	ea4a 0a00 	orr.w	sl, sl, r0
 800c1a8:	f01a 0f01 	tst.w	sl, #1
 800c1ac:	d10e      	bne.n	800c1cc <__gethex+0x394>
 800c1ae:	f047 0710 	orr.w	r7, r7, #16
 800c1b2:	e033      	b.n	800c21c <__gethex+0x3e4>
 800c1b4:	f04f 0a01 	mov.w	sl, #1
 800c1b8:	e7cf      	b.n	800c15a <__gethex+0x322>
 800c1ba:	2701      	movs	r7, #1
 800c1bc:	e7e2      	b.n	800c184 <__gethex+0x34c>
 800c1be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c1c0:	f1c3 0301 	rsb	r3, r3, #1
 800c1c4:	9315      	str	r3, [sp, #84]	; 0x54
 800c1c6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d0f0      	beq.n	800c1ae <__gethex+0x376>
 800c1cc:	f04f 0c00 	mov.w	ip, #0
 800c1d0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c1d4:	f104 0314 	add.w	r3, r4, #20
 800c1d8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c1dc:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c1e0:	4618      	mov	r0, r3
 800c1e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c1e6:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c1ea:	d01c      	beq.n	800c226 <__gethex+0x3ee>
 800c1ec:	3201      	adds	r2, #1
 800c1ee:	6002      	str	r2, [r0, #0]
 800c1f0:	2f02      	cmp	r7, #2
 800c1f2:	f104 0314 	add.w	r3, r4, #20
 800c1f6:	d13d      	bne.n	800c274 <__gethex+0x43c>
 800c1f8:	f8d8 2000 	ldr.w	r2, [r8]
 800c1fc:	3a01      	subs	r2, #1
 800c1fe:	42b2      	cmp	r2, r6
 800c200:	d10a      	bne.n	800c218 <__gethex+0x3e0>
 800c202:	2201      	movs	r2, #1
 800c204:	1171      	asrs	r1, r6, #5
 800c206:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c20a:	f006 061f 	and.w	r6, r6, #31
 800c20e:	fa02 f606 	lsl.w	r6, r2, r6
 800c212:	421e      	tst	r6, r3
 800c214:	bf18      	it	ne
 800c216:	4617      	movne	r7, r2
 800c218:	f047 0720 	orr.w	r7, r7, #32
 800c21c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c21e:	601c      	str	r4, [r3, #0]
 800c220:	9b05      	ldr	r3, [sp, #20]
 800c222:	601d      	str	r5, [r3, #0]
 800c224:	e69a      	b.n	800bf5c <__gethex+0x124>
 800c226:	4299      	cmp	r1, r3
 800c228:	f843 cc04 	str.w	ip, [r3, #-4]
 800c22c:	d8d8      	bhi.n	800c1e0 <__gethex+0x3a8>
 800c22e:	68a3      	ldr	r3, [r4, #8]
 800c230:	459b      	cmp	fp, r3
 800c232:	db17      	blt.n	800c264 <__gethex+0x42c>
 800c234:	6861      	ldr	r1, [r4, #4]
 800c236:	9802      	ldr	r0, [sp, #8]
 800c238:	3101      	adds	r1, #1
 800c23a:	f000 f9ab 	bl	800c594 <_Balloc>
 800c23e:	4681      	mov	r9, r0
 800c240:	b918      	cbnz	r0, 800c24a <__gethex+0x412>
 800c242:	4602      	mov	r2, r0
 800c244:	2184      	movs	r1, #132	; 0x84
 800c246:	4b19      	ldr	r3, [pc, #100]	; (800c2ac <__gethex+0x474>)
 800c248:	e6ab      	b.n	800bfa2 <__gethex+0x16a>
 800c24a:	6922      	ldr	r2, [r4, #16]
 800c24c:	f104 010c 	add.w	r1, r4, #12
 800c250:	3202      	adds	r2, #2
 800c252:	0092      	lsls	r2, r2, #2
 800c254:	300c      	adds	r0, #12
 800c256:	f7fc fe2c 	bl	8008eb2 <memcpy>
 800c25a:	4621      	mov	r1, r4
 800c25c:	9802      	ldr	r0, [sp, #8]
 800c25e:	f000 f9d9 	bl	800c614 <_Bfree>
 800c262:	464c      	mov	r4, r9
 800c264:	6923      	ldr	r3, [r4, #16]
 800c266:	1c5a      	adds	r2, r3, #1
 800c268:	6122      	str	r2, [r4, #16]
 800c26a:	2201      	movs	r2, #1
 800c26c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c270:	615a      	str	r2, [r3, #20]
 800c272:	e7bd      	b.n	800c1f0 <__gethex+0x3b8>
 800c274:	6922      	ldr	r2, [r4, #16]
 800c276:	455a      	cmp	r2, fp
 800c278:	dd0b      	ble.n	800c292 <__gethex+0x45a>
 800c27a:	2101      	movs	r1, #1
 800c27c:	4620      	mov	r0, r4
 800c27e:	f7ff fd73 	bl	800bd68 <rshift>
 800c282:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c286:	3501      	adds	r5, #1
 800c288:	42ab      	cmp	r3, r5
 800c28a:	f6ff aed4 	blt.w	800c036 <__gethex+0x1fe>
 800c28e:	2701      	movs	r7, #1
 800c290:	e7c2      	b.n	800c218 <__gethex+0x3e0>
 800c292:	f016 061f 	ands.w	r6, r6, #31
 800c296:	d0fa      	beq.n	800c28e <__gethex+0x456>
 800c298:	4453      	add	r3, sl
 800c29a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c29e:	f000 fa6b 	bl	800c778 <__hi0bits>
 800c2a2:	f1c6 0620 	rsb	r6, r6, #32
 800c2a6:	42b0      	cmp	r0, r6
 800c2a8:	dbe7      	blt.n	800c27a <__gethex+0x442>
 800c2aa:	e7f0      	b.n	800c28e <__gethex+0x456>
 800c2ac:	0800e7c8 	.word	0x0800e7c8

0800c2b0 <L_shift>:
 800c2b0:	f1c2 0208 	rsb	r2, r2, #8
 800c2b4:	0092      	lsls	r2, r2, #2
 800c2b6:	b570      	push	{r4, r5, r6, lr}
 800c2b8:	f1c2 0620 	rsb	r6, r2, #32
 800c2bc:	6843      	ldr	r3, [r0, #4]
 800c2be:	6804      	ldr	r4, [r0, #0]
 800c2c0:	fa03 f506 	lsl.w	r5, r3, r6
 800c2c4:	432c      	orrs	r4, r5
 800c2c6:	40d3      	lsrs	r3, r2
 800c2c8:	6004      	str	r4, [r0, #0]
 800c2ca:	f840 3f04 	str.w	r3, [r0, #4]!
 800c2ce:	4288      	cmp	r0, r1
 800c2d0:	d3f4      	bcc.n	800c2bc <L_shift+0xc>
 800c2d2:	bd70      	pop	{r4, r5, r6, pc}

0800c2d4 <__match>:
 800c2d4:	b530      	push	{r4, r5, lr}
 800c2d6:	6803      	ldr	r3, [r0, #0]
 800c2d8:	3301      	adds	r3, #1
 800c2da:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c2de:	b914      	cbnz	r4, 800c2e6 <__match+0x12>
 800c2e0:	6003      	str	r3, [r0, #0]
 800c2e2:	2001      	movs	r0, #1
 800c2e4:	bd30      	pop	{r4, r5, pc}
 800c2e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c2ea:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800c2ee:	2d19      	cmp	r5, #25
 800c2f0:	bf98      	it	ls
 800c2f2:	3220      	addls	r2, #32
 800c2f4:	42a2      	cmp	r2, r4
 800c2f6:	d0f0      	beq.n	800c2da <__match+0x6>
 800c2f8:	2000      	movs	r0, #0
 800c2fa:	e7f3      	b.n	800c2e4 <__match+0x10>

0800c2fc <__hexnan>:
 800c2fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c300:	2500      	movs	r5, #0
 800c302:	680b      	ldr	r3, [r1, #0]
 800c304:	4682      	mov	sl, r0
 800c306:	115e      	asrs	r6, r3, #5
 800c308:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c30c:	f013 031f 	ands.w	r3, r3, #31
 800c310:	bf18      	it	ne
 800c312:	3604      	addne	r6, #4
 800c314:	1f37      	subs	r7, r6, #4
 800c316:	46b9      	mov	r9, r7
 800c318:	463c      	mov	r4, r7
 800c31a:	46ab      	mov	fp, r5
 800c31c:	b087      	sub	sp, #28
 800c31e:	4690      	mov	r8, r2
 800c320:	6802      	ldr	r2, [r0, #0]
 800c322:	9301      	str	r3, [sp, #4]
 800c324:	f846 5c04 	str.w	r5, [r6, #-4]
 800c328:	9502      	str	r5, [sp, #8]
 800c32a:	7851      	ldrb	r1, [r2, #1]
 800c32c:	1c53      	adds	r3, r2, #1
 800c32e:	9303      	str	r3, [sp, #12]
 800c330:	b341      	cbz	r1, 800c384 <__hexnan+0x88>
 800c332:	4608      	mov	r0, r1
 800c334:	9205      	str	r2, [sp, #20]
 800c336:	9104      	str	r1, [sp, #16]
 800c338:	f7ff fd69 	bl	800be0e <__hexdig_fun>
 800c33c:	2800      	cmp	r0, #0
 800c33e:	d14f      	bne.n	800c3e0 <__hexnan+0xe4>
 800c340:	9904      	ldr	r1, [sp, #16]
 800c342:	9a05      	ldr	r2, [sp, #20]
 800c344:	2920      	cmp	r1, #32
 800c346:	d818      	bhi.n	800c37a <__hexnan+0x7e>
 800c348:	9b02      	ldr	r3, [sp, #8]
 800c34a:	459b      	cmp	fp, r3
 800c34c:	dd13      	ble.n	800c376 <__hexnan+0x7a>
 800c34e:	454c      	cmp	r4, r9
 800c350:	d206      	bcs.n	800c360 <__hexnan+0x64>
 800c352:	2d07      	cmp	r5, #7
 800c354:	dc04      	bgt.n	800c360 <__hexnan+0x64>
 800c356:	462a      	mov	r2, r5
 800c358:	4649      	mov	r1, r9
 800c35a:	4620      	mov	r0, r4
 800c35c:	f7ff ffa8 	bl	800c2b0 <L_shift>
 800c360:	4544      	cmp	r4, r8
 800c362:	d950      	bls.n	800c406 <__hexnan+0x10a>
 800c364:	2300      	movs	r3, #0
 800c366:	f1a4 0904 	sub.w	r9, r4, #4
 800c36a:	f844 3c04 	str.w	r3, [r4, #-4]
 800c36e:	461d      	mov	r5, r3
 800c370:	464c      	mov	r4, r9
 800c372:	f8cd b008 	str.w	fp, [sp, #8]
 800c376:	9a03      	ldr	r2, [sp, #12]
 800c378:	e7d7      	b.n	800c32a <__hexnan+0x2e>
 800c37a:	2929      	cmp	r1, #41	; 0x29
 800c37c:	d156      	bne.n	800c42c <__hexnan+0x130>
 800c37e:	3202      	adds	r2, #2
 800c380:	f8ca 2000 	str.w	r2, [sl]
 800c384:	f1bb 0f00 	cmp.w	fp, #0
 800c388:	d050      	beq.n	800c42c <__hexnan+0x130>
 800c38a:	454c      	cmp	r4, r9
 800c38c:	d206      	bcs.n	800c39c <__hexnan+0xa0>
 800c38e:	2d07      	cmp	r5, #7
 800c390:	dc04      	bgt.n	800c39c <__hexnan+0xa0>
 800c392:	462a      	mov	r2, r5
 800c394:	4649      	mov	r1, r9
 800c396:	4620      	mov	r0, r4
 800c398:	f7ff ff8a 	bl	800c2b0 <L_shift>
 800c39c:	4544      	cmp	r4, r8
 800c39e:	d934      	bls.n	800c40a <__hexnan+0x10e>
 800c3a0:	4623      	mov	r3, r4
 800c3a2:	f1a8 0204 	sub.w	r2, r8, #4
 800c3a6:	f853 1b04 	ldr.w	r1, [r3], #4
 800c3aa:	429f      	cmp	r7, r3
 800c3ac:	f842 1f04 	str.w	r1, [r2, #4]!
 800c3b0:	d2f9      	bcs.n	800c3a6 <__hexnan+0xaa>
 800c3b2:	1b3b      	subs	r3, r7, r4
 800c3b4:	f023 0303 	bic.w	r3, r3, #3
 800c3b8:	3304      	adds	r3, #4
 800c3ba:	3401      	adds	r4, #1
 800c3bc:	3e03      	subs	r6, #3
 800c3be:	42b4      	cmp	r4, r6
 800c3c0:	bf88      	it	hi
 800c3c2:	2304      	movhi	r3, #4
 800c3c4:	2200      	movs	r2, #0
 800c3c6:	4443      	add	r3, r8
 800c3c8:	f843 2b04 	str.w	r2, [r3], #4
 800c3cc:	429f      	cmp	r7, r3
 800c3ce:	d2fb      	bcs.n	800c3c8 <__hexnan+0xcc>
 800c3d0:	683b      	ldr	r3, [r7, #0]
 800c3d2:	b91b      	cbnz	r3, 800c3dc <__hexnan+0xe0>
 800c3d4:	4547      	cmp	r7, r8
 800c3d6:	d127      	bne.n	800c428 <__hexnan+0x12c>
 800c3d8:	2301      	movs	r3, #1
 800c3da:	603b      	str	r3, [r7, #0]
 800c3dc:	2005      	movs	r0, #5
 800c3de:	e026      	b.n	800c42e <__hexnan+0x132>
 800c3e0:	3501      	adds	r5, #1
 800c3e2:	2d08      	cmp	r5, #8
 800c3e4:	f10b 0b01 	add.w	fp, fp, #1
 800c3e8:	dd06      	ble.n	800c3f8 <__hexnan+0xfc>
 800c3ea:	4544      	cmp	r4, r8
 800c3ec:	d9c3      	bls.n	800c376 <__hexnan+0x7a>
 800c3ee:	2300      	movs	r3, #0
 800c3f0:	2501      	movs	r5, #1
 800c3f2:	f844 3c04 	str.w	r3, [r4, #-4]
 800c3f6:	3c04      	subs	r4, #4
 800c3f8:	6822      	ldr	r2, [r4, #0]
 800c3fa:	f000 000f 	and.w	r0, r0, #15
 800c3fe:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800c402:	6022      	str	r2, [r4, #0]
 800c404:	e7b7      	b.n	800c376 <__hexnan+0x7a>
 800c406:	2508      	movs	r5, #8
 800c408:	e7b5      	b.n	800c376 <__hexnan+0x7a>
 800c40a:	9b01      	ldr	r3, [sp, #4]
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d0df      	beq.n	800c3d0 <__hexnan+0xd4>
 800c410:	f04f 32ff 	mov.w	r2, #4294967295
 800c414:	f1c3 0320 	rsb	r3, r3, #32
 800c418:	fa22 f303 	lsr.w	r3, r2, r3
 800c41c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c420:	401a      	ands	r2, r3
 800c422:	f846 2c04 	str.w	r2, [r6, #-4]
 800c426:	e7d3      	b.n	800c3d0 <__hexnan+0xd4>
 800c428:	3f04      	subs	r7, #4
 800c42a:	e7d1      	b.n	800c3d0 <__hexnan+0xd4>
 800c42c:	2004      	movs	r0, #4
 800c42e:	b007      	add	sp, #28
 800c430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c434 <_localeconv_r>:
 800c434:	4800      	ldr	r0, [pc, #0]	; (800c438 <_localeconv_r+0x4>)
 800c436:	4770      	bx	lr
 800c438:	2000020c 	.word	0x2000020c

0800c43c <_lseek_r>:
 800c43c:	b538      	push	{r3, r4, r5, lr}
 800c43e:	4604      	mov	r4, r0
 800c440:	4608      	mov	r0, r1
 800c442:	4611      	mov	r1, r2
 800c444:	2200      	movs	r2, #0
 800c446:	4d05      	ldr	r5, [pc, #20]	; (800c45c <_lseek_r+0x20>)
 800c448:	602a      	str	r2, [r5, #0]
 800c44a:	461a      	mov	r2, r3
 800c44c:	f7f5 f88c 	bl	8001568 <_lseek>
 800c450:	1c43      	adds	r3, r0, #1
 800c452:	d102      	bne.n	800c45a <_lseek_r+0x1e>
 800c454:	682b      	ldr	r3, [r5, #0]
 800c456:	b103      	cbz	r3, 800c45a <_lseek_r+0x1e>
 800c458:	6023      	str	r3, [r4, #0]
 800c45a:	bd38      	pop	{r3, r4, r5, pc}
 800c45c:	20002744 	.word	0x20002744

0800c460 <__swhatbuf_r>:
 800c460:	b570      	push	{r4, r5, r6, lr}
 800c462:	460e      	mov	r6, r1
 800c464:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c468:	4614      	mov	r4, r2
 800c46a:	2900      	cmp	r1, #0
 800c46c:	461d      	mov	r5, r3
 800c46e:	b096      	sub	sp, #88	; 0x58
 800c470:	da08      	bge.n	800c484 <__swhatbuf_r+0x24>
 800c472:	2200      	movs	r2, #0
 800c474:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c478:	602a      	str	r2, [r5, #0]
 800c47a:	061a      	lsls	r2, r3, #24
 800c47c:	d410      	bmi.n	800c4a0 <__swhatbuf_r+0x40>
 800c47e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c482:	e00e      	b.n	800c4a2 <__swhatbuf_r+0x42>
 800c484:	466a      	mov	r2, sp
 800c486:	f001 f8ff 	bl	800d688 <_fstat_r>
 800c48a:	2800      	cmp	r0, #0
 800c48c:	dbf1      	blt.n	800c472 <__swhatbuf_r+0x12>
 800c48e:	9a01      	ldr	r2, [sp, #4]
 800c490:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c494:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c498:	425a      	negs	r2, r3
 800c49a:	415a      	adcs	r2, r3
 800c49c:	602a      	str	r2, [r5, #0]
 800c49e:	e7ee      	b.n	800c47e <__swhatbuf_r+0x1e>
 800c4a0:	2340      	movs	r3, #64	; 0x40
 800c4a2:	2000      	movs	r0, #0
 800c4a4:	6023      	str	r3, [r4, #0]
 800c4a6:	b016      	add	sp, #88	; 0x58
 800c4a8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c4ac <__smakebuf_r>:
 800c4ac:	898b      	ldrh	r3, [r1, #12]
 800c4ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c4b0:	079d      	lsls	r5, r3, #30
 800c4b2:	4606      	mov	r6, r0
 800c4b4:	460c      	mov	r4, r1
 800c4b6:	d507      	bpl.n	800c4c8 <__smakebuf_r+0x1c>
 800c4b8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c4bc:	6023      	str	r3, [r4, #0]
 800c4be:	6123      	str	r3, [r4, #16]
 800c4c0:	2301      	movs	r3, #1
 800c4c2:	6163      	str	r3, [r4, #20]
 800c4c4:	b002      	add	sp, #8
 800c4c6:	bd70      	pop	{r4, r5, r6, pc}
 800c4c8:	466a      	mov	r2, sp
 800c4ca:	ab01      	add	r3, sp, #4
 800c4cc:	f7ff ffc8 	bl	800c460 <__swhatbuf_r>
 800c4d0:	9900      	ldr	r1, [sp, #0]
 800c4d2:	4605      	mov	r5, r0
 800c4d4:	4630      	mov	r0, r6
 800c4d6:	f7fc fd23 	bl	8008f20 <_malloc_r>
 800c4da:	b948      	cbnz	r0, 800c4f0 <__smakebuf_r+0x44>
 800c4dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4e0:	059a      	lsls	r2, r3, #22
 800c4e2:	d4ef      	bmi.n	800c4c4 <__smakebuf_r+0x18>
 800c4e4:	f023 0303 	bic.w	r3, r3, #3
 800c4e8:	f043 0302 	orr.w	r3, r3, #2
 800c4ec:	81a3      	strh	r3, [r4, #12]
 800c4ee:	e7e3      	b.n	800c4b8 <__smakebuf_r+0xc>
 800c4f0:	4b0d      	ldr	r3, [pc, #52]	; (800c528 <__smakebuf_r+0x7c>)
 800c4f2:	62b3      	str	r3, [r6, #40]	; 0x28
 800c4f4:	89a3      	ldrh	r3, [r4, #12]
 800c4f6:	6020      	str	r0, [r4, #0]
 800c4f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c4fc:	81a3      	strh	r3, [r4, #12]
 800c4fe:	9b00      	ldr	r3, [sp, #0]
 800c500:	6120      	str	r0, [r4, #16]
 800c502:	6163      	str	r3, [r4, #20]
 800c504:	9b01      	ldr	r3, [sp, #4]
 800c506:	b15b      	cbz	r3, 800c520 <__smakebuf_r+0x74>
 800c508:	4630      	mov	r0, r6
 800c50a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c50e:	f001 f8cd 	bl	800d6ac <_isatty_r>
 800c512:	b128      	cbz	r0, 800c520 <__smakebuf_r+0x74>
 800c514:	89a3      	ldrh	r3, [r4, #12]
 800c516:	f023 0303 	bic.w	r3, r3, #3
 800c51a:	f043 0301 	orr.w	r3, r3, #1
 800c51e:	81a3      	strh	r3, [r4, #12]
 800c520:	89a0      	ldrh	r0, [r4, #12]
 800c522:	4305      	orrs	r5, r0
 800c524:	81a5      	strh	r5, [r4, #12]
 800c526:	e7cd      	b.n	800c4c4 <__smakebuf_r+0x18>
 800c528:	08008cc1 	.word	0x08008cc1

0800c52c <malloc>:
 800c52c:	4b02      	ldr	r3, [pc, #8]	; (800c538 <malloc+0xc>)
 800c52e:	4601      	mov	r1, r0
 800c530:	6818      	ldr	r0, [r3, #0]
 800c532:	f7fc bcf5 	b.w	8008f20 <_malloc_r>
 800c536:	bf00      	nop
 800c538:	200000b4 	.word	0x200000b4

0800c53c <__ascii_mbtowc>:
 800c53c:	b082      	sub	sp, #8
 800c53e:	b901      	cbnz	r1, 800c542 <__ascii_mbtowc+0x6>
 800c540:	a901      	add	r1, sp, #4
 800c542:	b142      	cbz	r2, 800c556 <__ascii_mbtowc+0x1a>
 800c544:	b14b      	cbz	r3, 800c55a <__ascii_mbtowc+0x1e>
 800c546:	7813      	ldrb	r3, [r2, #0]
 800c548:	600b      	str	r3, [r1, #0]
 800c54a:	7812      	ldrb	r2, [r2, #0]
 800c54c:	1e10      	subs	r0, r2, #0
 800c54e:	bf18      	it	ne
 800c550:	2001      	movne	r0, #1
 800c552:	b002      	add	sp, #8
 800c554:	4770      	bx	lr
 800c556:	4610      	mov	r0, r2
 800c558:	e7fb      	b.n	800c552 <__ascii_mbtowc+0x16>
 800c55a:	f06f 0001 	mvn.w	r0, #1
 800c55e:	e7f8      	b.n	800c552 <__ascii_mbtowc+0x16>

0800c560 <memchr>:
 800c560:	4603      	mov	r3, r0
 800c562:	b510      	push	{r4, lr}
 800c564:	b2c9      	uxtb	r1, r1
 800c566:	4402      	add	r2, r0
 800c568:	4293      	cmp	r3, r2
 800c56a:	4618      	mov	r0, r3
 800c56c:	d101      	bne.n	800c572 <memchr+0x12>
 800c56e:	2000      	movs	r0, #0
 800c570:	e003      	b.n	800c57a <memchr+0x1a>
 800c572:	7804      	ldrb	r4, [r0, #0]
 800c574:	3301      	adds	r3, #1
 800c576:	428c      	cmp	r4, r1
 800c578:	d1f6      	bne.n	800c568 <memchr+0x8>
 800c57a:	bd10      	pop	{r4, pc}

0800c57c <__malloc_lock>:
 800c57c:	4801      	ldr	r0, [pc, #4]	; (800c584 <__malloc_lock+0x8>)
 800c57e:	f7fc bc96 	b.w	8008eae <__retarget_lock_acquire_recursive>
 800c582:	bf00      	nop
 800c584:	20002738 	.word	0x20002738

0800c588 <__malloc_unlock>:
 800c588:	4801      	ldr	r0, [pc, #4]	; (800c590 <__malloc_unlock+0x8>)
 800c58a:	f7fc bc91 	b.w	8008eb0 <__retarget_lock_release_recursive>
 800c58e:	bf00      	nop
 800c590:	20002738 	.word	0x20002738

0800c594 <_Balloc>:
 800c594:	b570      	push	{r4, r5, r6, lr}
 800c596:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c598:	4604      	mov	r4, r0
 800c59a:	460d      	mov	r5, r1
 800c59c:	b976      	cbnz	r6, 800c5bc <_Balloc+0x28>
 800c59e:	2010      	movs	r0, #16
 800c5a0:	f7ff ffc4 	bl	800c52c <malloc>
 800c5a4:	4602      	mov	r2, r0
 800c5a6:	6260      	str	r0, [r4, #36]	; 0x24
 800c5a8:	b920      	cbnz	r0, 800c5b4 <_Balloc+0x20>
 800c5aa:	2166      	movs	r1, #102	; 0x66
 800c5ac:	4b17      	ldr	r3, [pc, #92]	; (800c60c <_Balloc+0x78>)
 800c5ae:	4818      	ldr	r0, [pc, #96]	; (800c610 <_Balloc+0x7c>)
 800c5b0:	f001 f83a 	bl	800d628 <__assert_func>
 800c5b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c5b8:	6006      	str	r6, [r0, #0]
 800c5ba:	60c6      	str	r6, [r0, #12]
 800c5bc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c5be:	68f3      	ldr	r3, [r6, #12]
 800c5c0:	b183      	cbz	r3, 800c5e4 <_Balloc+0x50>
 800c5c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c5c4:	68db      	ldr	r3, [r3, #12]
 800c5c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c5ca:	b9b8      	cbnz	r0, 800c5fc <_Balloc+0x68>
 800c5cc:	2101      	movs	r1, #1
 800c5ce:	fa01 f605 	lsl.w	r6, r1, r5
 800c5d2:	1d72      	adds	r2, r6, #5
 800c5d4:	4620      	mov	r0, r4
 800c5d6:	0092      	lsls	r2, r2, #2
 800c5d8:	f000 fc94 	bl	800cf04 <_calloc_r>
 800c5dc:	b160      	cbz	r0, 800c5f8 <_Balloc+0x64>
 800c5de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c5e2:	e00e      	b.n	800c602 <_Balloc+0x6e>
 800c5e4:	2221      	movs	r2, #33	; 0x21
 800c5e6:	2104      	movs	r1, #4
 800c5e8:	4620      	mov	r0, r4
 800c5ea:	f000 fc8b 	bl	800cf04 <_calloc_r>
 800c5ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c5f0:	60f0      	str	r0, [r6, #12]
 800c5f2:	68db      	ldr	r3, [r3, #12]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d1e4      	bne.n	800c5c2 <_Balloc+0x2e>
 800c5f8:	2000      	movs	r0, #0
 800c5fa:	bd70      	pop	{r4, r5, r6, pc}
 800c5fc:	6802      	ldr	r2, [r0, #0]
 800c5fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c602:	2300      	movs	r3, #0
 800c604:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c608:	e7f7      	b.n	800c5fa <_Balloc+0x66>
 800c60a:	bf00      	nop
 800c60c:	0800e756 	.word	0x0800e756
 800c610:	0800e854 	.word	0x0800e854

0800c614 <_Bfree>:
 800c614:	b570      	push	{r4, r5, r6, lr}
 800c616:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c618:	4605      	mov	r5, r0
 800c61a:	460c      	mov	r4, r1
 800c61c:	b976      	cbnz	r6, 800c63c <_Bfree+0x28>
 800c61e:	2010      	movs	r0, #16
 800c620:	f7ff ff84 	bl	800c52c <malloc>
 800c624:	4602      	mov	r2, r0
 800c626:	6268      	str	r0, [r5, #36]	; 0x24
 800c628:	b920      	cbnz	r0, 800c634 <_Bfree+0x20>
 800c62a:	218a      	movs	r1, #138	; 0x8a
 800c62c:	4b08      	ldr	r3, [pc, #32]	; (800c650 <_Bfree+0x3c>)
 800c62e:	4809      	ldr	r0, [pc, #36]	; (800c654 <_Bfree+0x40>)
 800c630:	f000 fffa 	bl	800d628 <__assert_func>
 800c634:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c638:	6006      	str	r6, [r0, #0]
 800c63a:	60c6      	str	r6, [r0, #12]
 800c63c:	b13c      	cbz	r4, 800c64e <_Bfree+0x3a>
 800c63e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c640:	6862      	ldr	r2, [r4, #4]
 800c642:	68db      	ldr	r3, [r3, #12]
 800c644:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c648:	6021      	str	r1, [r4, #0]
 800c64a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c64e:	bd70      	pop	{r4, r5, r6, pc}
 800c650:	0800e756 	.word	0x0800e756
 800c654:	0800e854 	.word	0x0800e854

0800c658 <__multadd>:
 800c658:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c65c:	4607      	mov	r7, r0
 800c65e:	460c      	mov	r4, r1
 800c660:	461e      	mov	r6, r3
 800c662:	2000      	movs	r0, #0
 800c664:	690d      	ldr	r5, [r1, #16]
 800c666:	f101 0c14 	add.w	ip, r1, #20
 800c66a:	f8dc 3000 	ldr.w	r3, [ip]
 800c66e:	3001      	adds	r0, #1
 800c670:	b299      	uxth	r1, r3
 800c672:	fb02 6101 	mla	r1, r2, r1, r6
 800c676:	0c1e      	lsrs	r6, r3, #16
 800c678:	0c0b      	lsrs	r3, r1, #16
 800c67a:	fb02 3306 	mla	r3, r2, r6, r3
 800c67e:	b289      	uxth	r1, r1
 800c680:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c684:	4285      	cmp	r5, r0
 800c686:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c68a:	f84c 1b04 	str.w	r1, [ip], #4
 800c68e:	dcec      	bgt.n	800c66a <__multadd+0x12>
 800c690:	b30e      	cbz	r6, 800c6d6 <__multadd+0x7e>
 800c692:	68a3      	ldr	r3, [r4, #8]
 800c694:	42ab      	cmp	r3, r5
 800c696:	dc19      	bgt.n	800c6cc <__multadd+0x74>
 800c698:	6861      	ldr	r1, [r4, #4]
 800c69a:	4638      	mov	r0, r7
 800c69c:	3101      	adds	r1, #1
 800c69e:	f7ff ff79 	bl	800c594 <_Balloc>
 800c6a2:	4680      	mov	r8, r0
 800c6a4:	b928      	cbnz	r0, 800c6b2 <__multadd+0x5a>
 800c6a6:	4602      	mov	r2, r0
 800c6a8:	21b5      	movs	r1, #181	; 0xb5
 800c6aa:	4b0c      	ldr	r3, [pc, #48]	; (800c6dc <__multadd+0x84>)
 800c6ac:	480c      	ldr	r0, [pc, #48]	; (800c6e0 <__multadd+0x88>)
 800c6ae:	f000 ffbb 	bl	800d628 <__assert_func>
 800c6b2:	6922      	ldr	r2, [r4, #16]
 800c6b4:	f104 010c 	add.w	r1, r4, #12
 800c6b8:	3202      	adds	r2, #2
 800c6ba:	0092      	lsls	r2, r2, #2
 800c6bc:	300c      	adds	r0, #12
 800c6be:	f7fc fbf8 	bl	8008eb2 <memcpy>
 800c6c2:	4621      	mov	r1, r4
 800c6c4:	4638      	mov	r0, r7
 800c6c6:	f7ff ffa5 	bl	800c614 <_Bfree>
 800c6ca:	4644      	mov	r4, r8
 800c6cc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c6d0:	3501      	adds	r5, #1
 800c6d2:	615e      	str	r6, [r3, #20]
 800c6d4:	6125      	str	r5, [r4, #16]
 800c6d6:	4620      	mov	r0, r4
 800c6d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6dc:	0800e7c8 	.word	0x0800e7c8
 800c6e0:	0800e854 	.word	0x0800e854

0800c6e4 <__s2b>:
 800c6e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c6e8:	4615      	mov	r5, r2
 800c6ea:	2209      	movs	r2, #9
 800c6ec:	461f      	mov	r7, r3
 800c6ee:	3308      	adds	r3, #8
 800c6f0:	460c      	mov	r4, r1
 800c6f2:	fb93 f3f2 	sdiv	r3, r3, r2
 800c6f6:	4606      	mov	r6, r0
 800c6f8:	2201      	movs	r2, #1
 800c6fa:	2100      	movs	r1, #0
 800c6fc:	429a      	cmp	r2, r3
 800c6fe:	db09      	blt.n	800c714 <__s2b+0x30>
 800c700:	4630      	mov	r0, r6
 800c702:	f7ff ff47 	bl	800c594 <_Balloc>
 800c706:	b940      	cbnz	r0, 800c71a <__s2b+0x36>
 800c708:	4602      	mov	r2, r0
 800c70a:	21ce      	movs	r1, #206	; 0xce
 800c70c:	4b18      	ldr	r3, [pc, #96]	; (800c770 <__s2b+0x8c>)
 800c70e:	4819      	ldr	r0, [pc, #100]	; (800c774 <__s2b+0x90>)
 800c710:	f000 ff8a 	bl	800d628 <__assert_func>
 800c714:	0052      	lsls	r2, r2, #1
 800c716:	3101      	adds	r1, #1
 800c718:	e7f0      	b.n	800c6fc <__s2b+0x18>
 800c71a:	9b08      	ldr	r3, [sp, #32]
 800c71c:	2d09      	cmp	r5, #9
 800c71e:	6143      	str	r3, [r0, #20]
 800c720:	f04f 0301 	mov.w	r3, #1
 800c724:	6103      	str	r3, [r0, #16]
 800c726:	dd16      	ble.n	800c756 <__s2b+0x72>
 800c728:	f104 0909 	add.w	r9, r4, #9
 800c72c:	46c8      	mov	r8, r9
 800c72e:	442c      	add	r4, r5
 800c730:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c734:	4601      	mov	r1, r0
 800c736:	220a      	movs	r2, #10
 800c738:	4630      	mov	r0, r6
 800c73a:	3b30      	subs	r3, #48	; 0x30
 800c73c:	f7ff ff8c 	bl	800c658 <__multadd>
 800c740:	45a0      	cmp	r8, r4
 800c742:	d1f5      	bne.n	800c730 <__s2b+0x4c>
 800c744:	f1a5 0408 	sub.w	r4, r5, #8
 800c748:	444c      	add	r4, r9
 800c74a:	1b2d      	subs	r5, r5, r4
 800c74c:	1963      	adds	r3, r4, r5
 800c74e:	42bb      	cmp	r3, r7
 800c750:	db04      	blt.n	800c75c <__s2b+0x78>
 800c752:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c756:	2509      	movs	r5, #9
 800c758:	340a      	adds	r4, #10
 800c75a:	e7f6      	b.n	800c74a <__s2b+0x66>
 800c75c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c760:	4601      	mov	r1, r0
 800c762:	220a      	movs	r2, #10
 800c764:	4630      	mov	r0, r6
 800c766:	3b30      	subs	r3, #48	; 0x30
 800c768:	f7ff ff76 	bl	800c658 <__multadd>
 800c76c:	e7ee      	b.n	800c74c <__s2b+0x68>
 800c76e:	bf00      	nop
 800c770:	0800e7c8 	.word	0x0800e7c8
 800c774:	0800e854 	.word	0x0800e854

0800c778 <__hi0bits>:
 800c778:	0c02      	lsrs	r2, r0, #16
 800c77a:	0412      	lsls	r2, r2, #16
 800c77c:	4603      	mov	r3, r0
 800c77e:	b9ca      	cbnz	r2, 800c7b4 <__hi0bits+0x3c>
 800c780:	0403      	lsls	r3, r0, #16
 800c782:	2010      	movs	r0, #16
 800c784:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800c788:	bf04      	itt	eq
 800c78a:	021b      	lsleq	r3, r3, #8
 800c78c:	3008      	addeq	r0, #8
 800c78e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800c792:	bf04      	itt	eq
 800c794:	011b      	lsleq	r3, r3, #4
 800c796:	3004      	addeq	r0, #4
 800c798:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800c79c:	bf04      	itt	eq
 800c79e:	009b      	lsleq	r3, r3, #2
 800c7a0:	3002      	addeq	r0, #2
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	db05      	blt.n	800c7b2 <__hi0bits+0x3a>
 800c7a6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800c7aa:	f100 0001 	add.w	r0, r0, #1
 800c7ae:	bf08      	it	eq
 800c7b0:	2020      	moveq	r0, #32
 800c7b2:	4770      	bx	lr
 800c7b4:	2000      	movs	r0, #0
 800c7b6:	e7e5      	b.n	800c784 <__hi0bits+0xc>

0800c7b8 <__lo0bits>:
 800c7b8:	6803      	ldr	r3, [r0, #0]
 800c7ba:	4602      	mov	r2, r0
 800c7bc:	f013 0007 	ands.w	r0, r3, #7
 800c7c0:	d00b      	beq.n	800c7da <__lo0bits+0x22>
 800c7c2:	07d9      	lsls	r1, r3, #31
 800c7c4:	d421      	bmi.n	800c80a <__lo0bits+0x52>
 800c7c6:	0798      	lsls	r0, r3, #30
 800c7c8:	bf49      	itett	mi
 800c7ca:	085b      	lsrmi	r3, r3, #1
 800c7cc:	089b      	lsrpl	r3, r3, #2
 800c7ce:	2001      	movmi	r0, #1
 800c7d0:	6013      	strmi	r3, [r2, #0]
 800c7d2:	bf5c      	itt	pl
 800c7d4:	2002      	movpl	r0, #2
 800c7d6:	6013      	strpl	r3, [r2, #0]
 800c7d8:	4770      	bx	lr
 800c7da:	b299      	uxth	r1, r3
 800c7dc:	b909      	cbnz	r1, 800c7e2 <__lo0bits+0x2a>
 800c7de:	2010      	movs	r0, #16
 800c7e0:	0c1b      	lsrs	r3, r3, #16
 800c7e2:	b2d9      	uxtb	r1, r3
 800c7e4:	b909      	cbnz	r1, 800c7ea <__lo0bits+0x32>
 800c7e6:	3008      	adds	r0, #8
 800c7e8:	0a1b      	lsrs	r3, r3, #8
 800c7ea:	0719      	lsls	r1, r3, #28
 800c7ec:	bf04      	itt	eq
 800c7ee:	091b      	lsreq	r3, r3, #4
 800c7f0:	3004      	addeq	r0, #4
 800c7f2:	0799      	lsls	r1, r3, #30
 800c7f4:	bf04      	itt	eq
 800c7f6:	089b      	lsreq	r3, r3, #2
 800c7f8:	3002      	addeq	r0, #2
 800c7fa:	07d9      	lsls	r1, r3, #31
 800c7fc:	d403      	bmi.n	800c806 <__lo0bits+0x4e>
 800c7fe:	085b      	lsrs	r3, r3, #1
 800c800:	f100 0001 	add.w	r0, r0, #1
 800c804:	d003      	beq.n	800c80e <__lo0bits+0x56>
 800c806:	6013      	str	r3, [r2, #0]
 800c808:	4770      	bx	lr
 800c80a:	2000      	movs	r0, #0
 800c80c:	4770      	bx	lr
 800c80e:	2020      	movs	r0, #32
 800c810:	4770      	bx	lr
	...

0800c814 <__i2b>:
 800c814:	b510      	push	{r4, lr}
 800c816:	460c      	mov	r4, r1
 800c818:	2101      	movs	r1, #1
 800c81a:	f7ff febb 	bl	800c594 <_Balloc>
 800c81e:	4602      	mov	r2, r0
 800c820:	b928      	cbnz	r0, 800c82e <__i2b+0x1a>
 800c822:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c826:	4b04      	ldr	r3, [pc, #16]	; (800c838 <__i2b+0x24>)
 800c828:	4804      	ldr	r0, [pc, #16]	; (800c83c <__i2b+0x28>)
 800c82a:	f000 fefd 	bl	800d628 <__assert_func>
 800c82e:	2301      	movs	r3, #1
 800c830:	6144      	str	r4, [r0, #20]
 800c832:	6103      	str	r3, [r0, #16]
 800c834:	bd10      	pop	{r4, pc}
 800c836:	bf00      	nop
 800c838:	0800e7c8 	.word	0x0800e7c8
 800c83c:	0800e854 	.word	0x0800e854

0800c840 <__multiply>:
 800c840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c844:	4691      	mov	r9, r2
 800c846:	690a      	ldr	r2, [r1, #16]
 800c848:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c84c:	460c      	mov	r4, r1
 800c84e:	429a      	cmp	r2, r3
 800c850:	bfbe      	ittt	lt
 800c852:	460b      	movlt	r3, r1
 800c854:	464c      	movlt	r4, r9
 800c856:	4699      	movlt	r9, r3
 800c858:	6927      	ldr	r7, [r4, #16]
 800c85a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c85e:	68a3      	ldr	r3, [r4, #8]
 800c860:	6861      	ldr	r1, [r4, #4]
 800c862:	eb07 060a 	add.w	r6, r7, sl
 800c866:	42b3      	cmp	r3, r6
 800c868:	b085      	sub	sp, #20
 800c86a:	bfb8      	it	lt
 800c86c:	3101      	addlt	r1, #1
 800c86e:	f7ff fe91 	bl	800c594 <_Balloc>
 800c872:	b930      	cbnz	r0, 800c882 <__multiply+0x42>
 800c874:	4602      	mov	r2, r0
 800c876:	f240 115d 	movw	r1, #349	; 0x15d
 800c87a:	4b43      	ldr	r3, [pc, #268]	; (800c988 <__multiply+0x148>)
 800c87c:	4843      	ldr	r0, [pc, #268]	; (800c98c <__multiply+0x14c>)
 800c87e:	f000 fed3 	bl	800d628 <__assert_func>
 800c882:	f100 0514 	add.w	r5, r0, #20
 800c886:	462b      	mov	r3, r5
 800c888:	2200      	movs	r2, #0
 800c88a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c88e:	4543      	cmp	r3, r8
 800c890:	d321      	bcc.n	800c8d6 <__multiply+0x96>
 800c892:	f104 0314 	add.w	r3, r4, #20
 800c896:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c89a:	f109 0314 	add.w	r3, r9, #20
 800c89e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c8a2:	9202      	str	r2, [sp, #8]
 800c8a4:	1b3a      	subs	r2, r7, r4
 800c8a6:	3a15      	subs	r2, #21
 800c8a8:	f022 0203 	bic.w	r2, r2, #3
 800c8ac:	3204      	adds	r2, #4
 800c8ae:	f104 0115 	add.w	r1, r4, #21
 800c8b2:	428f      	cmp	r7, r1
 800c8b4:	bf38      	it	cc
 800c8b6:	2204      	movcc	r2, #4
 800c8b8:	9201      	str	r2, [sp, #4]
 800c8ba:	9a02      	ldr	r2, [sp, #8]
 800c8bc:	9303      	str	r3, [sp, #12]
 800c8be:	429a      	cmp	r2, r3
 800c8c0:	d80c      	bhi.n	800c8dc <__multiply+0x9c>
 800c8c2:	2e00      	cmp	r6, #0
 800c8c4:	dd03      	ble.n	800c8ce <__multiply+0x8e>
 800c8c6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d059      	beq.n	800c982 <__multiply+0x142>
 800c8ce:	6106      	str	r6, [r0, #16]
 800c8d0:	b005      	add	sp, #20
 800c8d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8d6:	f843 2b04 	str.w	r2, [r3], #4
 800c8da:	e7d8      	b.n	800c88e <__multiply+0x4e>
 800c8dc:	f8b3 a000 	ldrh.w	sl, [r3]
 800c8e0:	f1ba 0f00 	cmp.w	sl, #0
 800c8e4:	d023      	beq.n	800c92e <__multiply+0xee>
 800c8e6:	46a9      	mov	r9, r5
 800c8e8:	f04f 0c00 	mov.w	ip, #0
 800c8ec:	f104 0e14 	add.w	lr, r4, #20
 800c8f0:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c8f4:	f8d9 1000 	ldr.w	r1, [r9]
 800c8f8:	fa1f fb82 	uxth.w	fp, r2
 800c8fc:	b289      	uxth	r1, r1
 800c8fe:	fb0a 110b 	mla	r1, sl, fp, r1
 800c902:	4461      	add	r1, ip
 800c904:	f8d9 c000 	ldr.w	ip, [r9]
 800c908:	0c12      	lsrs	r2, r2, #16
 800c90a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800c90e:	fb0a c202 	mla	r2, sl, r2, ip
 800c912:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c916:	b289      	uxth	r1, r1
 800c918:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c91c:	4577      	cmp	r7, lr
 800c91e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c922:	f849 1b04 	str.w	r1, [r9], #4
 800c926:	d8e3      	bhi.n	800c8f0 <__multiply+0xb0>
 800c928:	9a01      	ldr	r2, [sp, #4]
 800c92a:	f845 c002 	str.w	ip, [r5, r2]
 800c92e:	9a03      	ldr	r2, [sp, #12]
 800c930:	3304      	adds	r3, #4
 800c932:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c936:	f1b9 0f00 	cmp.w	r9, #0
 800c93a:	d020      	beq.n	800c97e <__multiply+0x13e>
 800c93c:	46ae      	mov	lr, r5
 800c93e:	f04f 0a00 	mov.w	sl, #0
 800c942:	6829      	ldr	r1, [r5, #0]
 800c944:	f104 0c14 	add.w	ip, r4, #20
 800c948:	f8bc b000 	ldrh.w	fp, [ip]
 800c94c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c950:	b289      	uxth	r1, r1
 800c952:	fb09 220b 	mla	r2, r9, fp, r2
 800c956:	4492      	add	sl, r2
 800c958:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c95c:	f84e 1b04 	str.w	r1, [lr], #4
 800c960:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c964:	f8be 1000 	ldrh.w	r1, [lr]
 800c968:	0c12      	lsrs	r2, r2, #16
 800c96a:	fb09 1102 	mla	r1, r9, r2, r1
 800c96e:	4567      	cmp	r7, ip
 800c970:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c974:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c978:	d8e6      	bhi.n	800c948 <__multiply+0x108>
 800c97a:	9a01      	ldr	r2, [sp, #4]
 800c97c:	50a9      	str	r1, [r5, r2]
 800c97e:	3504      	adds	r5, #4
 800c980:	e79b      	b.n	800c8ba <__multiply+0x7a>
 800c982:	3e01      	subs	r6, #1
 800c984:	e79d      	b.n	800c8c2 <__multiply+0x82>
 800c986:	bf00      	nop
 800c988:	0800e7c8 	.word	0x0800e7c8
 800c98c:	0800e854 	.word	0x0800e854

0800c990 <__pow5mult>:
 800c990:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c994:	4615      	mov	r5, r2
 800c996:	f012 0203 	ands.w	r2, r2, #3
 800c99a:	4606      	mov	r6, r0
 800c99c:	460f      	mov	r7, r1
 800c99e:	d007      	beq.n	800c9b0 <__pow5mult+0x20>
 800c9a0:	4c25      	ldr	r4, [pc, #148]	; (800ca38 <__pow5mult+0xa8>)
 800c9a2:	3a01      	subs	r2, #1
 800c9a4:	2300      	movs	r3, #0
 800c9a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c9aa:	f7ff fe55 	bl	800c658 <__multadd>
 800c9ae:	4607      	mov	r7, r0
 800c9b0:	10ad      	asrs	r5, r5, #2
 800c9b2:	d03d      	beq.n	800ca30 <__pow5mult+0xa0>
 800c9b4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c9b6:	b97c      	cbnz	r4, 800c9d8 <__pow5mult+0x48>
 800c9b8:	2010      	movs	r0, #16
 800c9ba:	f7ff fdb7 	bl	800c52c <malloc>
 800c9be:	4602      	mov	r2, r0
 800c9c0:	6270      	str	r0, [r6, #36]	; 0x24
 800c9c2:	b928      	cbnz	r0, 800c9d0 <__pow5mult+0x40>
 800c9c4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c9c8:	4b1c      	ldr	r3, [pc, #112]	; (800ca3c <__pow5mult+0xac>)
 800c9ca:	481d      	ldr	r0, [pc, #116]	; (800ca40 <__pow5mult+0xb0>)
 800c9cc:	f000 fe2c 	bl	800d628 <__assert_func>
 800c9d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c9d4:	6004      	str	r4, [r0, #0]
 800c9d6:	60c4      	str	r4, [r0, #12]
 800c9d8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c9dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c9e0:	b94c      	cbnz	r4, 800c9f6 <__pow5mult+0x66>
 800c9e2:	f240 2171 	movw	r1, #625	; 0x271
 800c9e6:	4630      	mov	r0, r6
 800c9e8:	f7ff ff14 	bl	800c814 <__i2b>
 800c9ec:	2300      	movs	r3, #0
 800c9ee:	4604      	mov	r4, r0
 800c9f0:	f8c8 0008 	str.w	r0, [r8, #8]
 800c9f4:	6003      	str	r3, [r0, #0]
 800c9f6:	f04f 0900 	mov.w	r9, #0
 800c9fa:	07eb      	lsls	r3, r5, #31
 800c9fc:	d50a      	bpl.n	800ca14 <__pow5mult+0x84>
 800c9fe:	4639      	mov	r1, r7
 800ca00:	4622      	mov	r2, r4
 800ca02:	4630      	mov	r0, r6
 800ca04:	f7ff ff1c 	bl	800c840 <__multiply>
 800ca08:	4680      	mov	r8, r0
 800ca0a:	4639      	mov	r1, r7
 800ca0c:	4630      	mov	r0, r6
 800ca0e:	f7ff fe01 	bl	800c614 <_Bfree>
 800ca12:	4647      	mov	r7, r8
 800ca14:	106d      	asrs	r5, r5, #1
 800ca16:	d00b      	beq.n	800ca30 <__pow5mult+0xa0>
 800ca18:	6820      	ldr	r0, [r4, #0]
 800ca1a:	b938      	cbnz	r0, 800ca2c <__pow5mult+0x9c>
 800ca1c:	4622      	mov	r2, r4
 800ca1e:	4621      	mov	r1, r4
 800ca20:	4630      	mov	r0, r6
 800ca22:	f7ff ff0d 	bl	800c840 <__multiply>
 800ca26:	6020      	str	r0, [r4, #0]
 800ca28:	f8c0 9000 	str.w	r9, [r0]
 800ca2c:	4604      	mov	r4, r0
 800ca2e:	e7e4      	b.n	800c9fa <__pow5mult+0x6a>
 800ca30:	4638      	mov	r0, r7
 800ca32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca36:	bf00      	nop
 800ca38:	0800e9a0 	.word	0x0800e9a0
 800ca3c:	0800e756 	.word	0x0800e756
 800ca40:	0800e854 	.word	0x0800e854

0800ca44 <__lshift>:
 800ca44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ca48:	460c      	mov	r4, r1
 800ca4a:	4607      	mov	r7, r0
 800ca4c:	4691      	mov	r9, r2
 800ca4e:	6923      	ldr	r3, [r4, #16]
 800ca50:	6849      	ldr	r1, [r1, #4]
 800ca52:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ca56:	68a3      	ldr	r3, [r4, #8]
 800ca58:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ca5c:	f108 0601 	add.w	r6, r8, #1
 800ca60:	42b3      	cmp	r3, r6
 800ca62:	db0b      	blt.n	800ca7c <__lshift+0x38>
 800ca64:	4638      	mov	r0, r7
 800ca66:	f7ff fd95 	bl	800c594 <_Balloc>
 800ca6a:	4605      	mov	r5, r0
 800ca6c:	b948      	cbnz	r0, 800ca82 <__lshift+0x3e>
 800ca6e:	4602      	mov	r2, r0
 800ca70:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ca74:	4b29      	ldr	r3, [pc, #164]	; (800cb1c <__lshift+0xd8>)
 800ca76:	482a      	ldr	r0, [pc, #168]	; (800cb20 <__lshift+0xdc>)
 800ca78:	f000 fdd6 	bl	800d628 <__assert_func>
 800ca7c:	3101      	adds	r1, #1
 800ca7e:	005b      	lsls	r3, r3, #1
 800ca80:	e7ee      	b.n	800ca60 <__lshift+0x1c>
 800ca82:	2300      	movs	r3, #0
 800ca84:	f100 0114 	add.w	r1, r0, #20
 800ca88:	f100 0210 	add.w	r2, r0, #16
 800ca8c:	4618      	mov	r0, r3
 800ca8e:	4553      	cmp	r3, sl
 800ca90:	db37      	blt.n	800cb02 <__lshift+0xbe>
 800ca92:	6920      	ldr	r0, [r4, #16]
 800ca94:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ca98:	f104 0314 	add.w	r3, r4, #20
 800ca9c:	f019 091f 	ands.w	r9, r9, #31
 800caa0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800caa4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800caa8:	d02f      	beq.n	800cb0a <__lshift+0xc6>
 800caaa:	468a      	mov	sl, r1
 800caac:	f04f 0c00 	mov.w	ip, #0
 800cab0:	f1c9 0e20 	rsb	lr, r9, #32
 800cab4:	681a      	ldr	r2, [r3, #0]
 800cab6:	fa02 f209 	lsl.w	r2, r2, r9
 800caba:	ea42 020c 	orr.w	r2, r2, ip
 800cabe:	f84a 2b04 	str.w	r2, [sl], #4
 800cac2:	f853 2b04 	ldr.w	r2, [r3], #4
 800cac6:	4298      	cmp	r0, r3
 800cac8:	fa22 fc0e 	lsr.w	ip, r2, lr
 800cacc:	d8f2      	bhi.n	800cab4 <__lshift+0x70>
 800cace:	1b03      	subs	r3, r0, r4
 800cad0:	3b15      	subs	r3, #21
 800cad2:	f023 0303 	bic.w	r3, r3, #3
 800cad6:	3304      	adds	r3, #4
 800cad8:	f104 0215 	add.w	r2, r4, #21
 800cadc:	4290      	cmp	r0, r2
 800cade:	bf38      	it	cc
 800cae0:	2304      	movcc	r3, #4
 800cae2:	f841 c003 	str.w	ip, [r1, r3]
 800cae6:	f1bc 0f00 	cmp.w	ip, #0
 800caea:	d001      	beq.n	800caf0 <__lshift+0xac>
 800caec:	f108 0602 	add.w	r6, r8, #2
 800caf0:	3e01      	subs	r6, #1
 800caf2:	4638      	mov	r0, r7
 800caf4:	4621      	mov	r1, r4
 800caf6:	612e      	str	r6, [r5, #16]
 800caf8:	f7ff fd8c 	bl	800c614 <_Bfree>
 800cafc:	4628      	mov	r0, r5
 800cafe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb02:	f842 0f04 	str.w	r0, [r2, #4]!
 800cb06:	3301      	adds	r3, #1
 800cb08:	e7c1      	b.n	800ca8e <__lshift+0x4a>
 800cb0a:	3904      	subs	r1, #4
 800cb0c:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb10:	4298      	cmp	r0, r3
 800cb12:	f841 2f04 	str.w	r2, [r1, #4]!
 800cb16:	d8f9      	bhi.n	800cb0c <__lshift+0xc8>
 800cb18:	e7ea      	b.n	800caf0 <__lshift+0xac>
 800cb1a:	bf00      	nop
 800cb1c:	0800e7c8 	.word	0x0800e7c8
 800cb20:	0800e854 	.word	0x0800e854

0800cb24 <__mcmp>:
 800cb24:	4603      	mov	r3, r0
 800cb26:	690a      	ldr	r2, [r1, #16]
 800cb28:	6900      	ldr	r0, [r0, #16]
 800cb2a:	b530      	push	{r4, r5, lr}
 800cb2c:	1a80      	subs	r0, r0, r2
 800cb2e:	d10d      	bne.n	800cb4c <__mcmp+0x28>
 800cb30:	3314      	adds	r3, #20
 800cb32:	3114      	adds	r1, #20
 800cb34:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cb38:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cb3c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cb40:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cb44:	4295      	cmp	r5, r2
 800cb46:	d002      	beq.n	800cb4e <__mcmp+0x2a>
 800cb48:	d304      	bcc.n	800cb54 <__mcmp+0x30>
 800cb4a:	2001      	movs	r0, #1
 800cb4c:	bd30      	pop	{r4, r5, pc}
 800cb4e:	42a3      	cmp	r3, r4
 800cb50:	d3f4      	bcc.n	800cb3c <__mcmp+0x18>
 800cb52:	e7fb      	b.n	800cb4c <__mcmp+0x28>
 800cb54:	f04f 30ff 	mov.w	r0, #4294967295
 800cb58:	e7f8      	b.n	800cb4c <__mcmp+0x28>
	...

0800cb5c <__mdiff>:
 800cb5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb60:	460d      	mov	r5, r1
 800cb62:	4607      	mov	r7, r0
 800cb64:	4611      	mov	r1, r2
 800cb66:	4628      	mov	r0, r5
 800cb68:	4614      	mov	r4, r2
 800cb6a:	f7ff ffdb 	bl	800cb24 <__mcmp>
 800cb6e:	1e06      	subs	r6, r0, #0
 800cb70:	d111      	bne.n	800cb96 <__mdiff+0x3a>
 800cb72:	4631      	mov	r1, r6
 800cb74:	4638      	mov	r0, r7
 800cb76:	f7ff fd0d 	bl	800c594 <_Balloc>
 800cb7a:	4602      	mov	r2, r0
 800cb7c:	b928      	cbnz	r0, 800cb8a <__mdiff+0x2e>
 800cb7e:	f240 2132 	movw	r1, #562	; 0x232
 800cb82:	4b3a      	ldr	r3, [pc, #232]	; (800cc6c <__mdiff+0x110>)
 800cb84:	483a      	ldr	r0, [pc, #232]	; (800cc70 <__mdiff+0x114>)
 800cb86:	f000 fd4f 	bl	800d628 <__assert_func>
 800cb8a:	2301      	movs	r3, #1
 800cb8c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800cb90:	4610      	mov	r0, r2
 800cb92:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb96:	bfa4      	itt	ge
 800cb98:	4623      	movge	r3, r4
 800cb9a:	462c      	movge	r4, r5
 800cb9c:	4638      	mov	r0, r7
 800cb9e:	6861      	ldr	r1, [r4, #4]
 800cba0:	bfa6      	itte	ge
 800cba2:	461d      	movge	r5, r3
 800cba4:	2600      	movge	r6, #0
 800cba6:	2601      	movlt	r6, #1
 800cba8:	f7ff fcf4 	bl	800c594 <_Balloc>
 800cbac:	4602      	mov	r2, r0
 800cbae:	b918      	cbnz	r0, 800cbb8 <__mdiff+0x5c>
 800cbb0:	f44f 7110 	mov.w	r1, #576	; 0x240
 800cbb4:	4b2d      	ldr	r3, [pc, #180]	; (800cc6c <__mdiff+0x110>)
 800cbb6:	e7e5      	b.n	800cb84 <__mdiff+0x28>
 800cbb8:	f102 0814 	add.w	r8, r2, #20
 800cbbc:	46c2      	mov	sl, r8
 800cbbe:	f04f 0c00 	mov.w	ip, #0
 800cbc2:	6927      	ldr	r7, [r4, #16]
 800cbc4:	60c6      	str	r6, [r0, #12]
 800cbc6:	692e      	ldr	r6, [r5, #16]
 800cbc8:	f104 0014 	add.w	r0, r4, #20
 800cbcc:	f105 0914 	add.w	r9, r5, #20
 800cbd0:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800cbd4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800cbd8:	3410      	adds	r4, #16
 800cbda:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800cbde:	f859 3b04 	ldr.w	r3, [r9], #4
 800cbe2:	fa1f f18b 	uxth.w	r1, fp
 800cbe6:	448c      	add	ip, r1
 800cbe8:	b299      	uxth	r1, r3
 800cbea:	0c1b      	lsrs	r3, r3, #16
 800cbec:	ebac 0101 	sub.w	r1, ip, r1
 800cbf0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cbf4:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800cbf8:	b289      	uxth	r1, r1
 800cbfa:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800cbfe:	454e      	cmp	r6, r9
 800cc00:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800cc04:	f84a 3b04 	str.w	r3, [sl], #4
 800cc08:	d8e7      	bhi.n	800cbda <__mdiff+0x7e>
 800cc0a:	1b73      	subs	r3, r6, r5
 800cc0c:	3b15      	subs	r3, #21
 800cc0e:	f023 0303 	bic.w	r3, r3, #3
 800cc12:	3515      	adds	r5, #21
 800cc14:	3304      	adds	r3, #4
 800cc16:	42ae      	cmp	r6, r5
 800cc18:	bf38      	it	cc
 800cc1a:	2304      	movcc	r3, #4
 800cc1c:	4418      	add	r0, r3
 800cc1e:	4443      	add	r3, r8
 800cc20:	461e      	mov	r6, r3
 800cc22:	4605      	mov	r5, r0
 800cc24:	4575      	cmp	r5, lr
 800cc26:	d30e      	bcc.n	800cc46 <__mdiff+0xea>
 800cc28:	f10e 0103 	add.w	r1, lr, #3
 800cc2c:	1a09      	subs	r1, r1, r0
 800cc2e:	f021 0103 	bic.w	r1, r1, #3
 800cc32:	3803      	subs	r0, #3
 800cc34:	4586      	cmp	lr, r0
 800cc36:	bf38      	it	cc
 800cc38:	2100      	movcc	r1, #0
 800cc3a:	4419      	add	r1, r3
 800cc3c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800cc40:	b18b      	cbz	r3, 800cc66 <__mdiff+0x10a>
 800cc42:	6117      	str	r7, [r2, #16]
 800cc44:	e7a4      	b.n	800cb90 <__mdiff+0x34>
 800cc46:	f855 8b04 	ldr.w	r8, [r5], #4
 800cc4a:	fa1f f188 	uxth.w	r1, r8
 800cc4e:	4461      	add	r1, ip
 800cc50:	140c      	asrs	r4, r1, #16
 800cc52:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800cc56:	b289      	uxth	r1, r1
 800cc58:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800cc5c:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800cc60:	f846 1b04 	str.w	r1, [r6], #4
 800cc64:	e7de      	b.n	800cc24 <__mdiff+0xc8>
 800cc66:	3f01      	subs	r7, #1
 800cc68:	e7e8      	b.n	800cc3c <__mdiff+0xe0>
 800cc6a:	bf00      	nop
 800cc6c:	0800e7c8 	.word	0x0800e7c8
 800cc70:	0800e854 	.word	0x0800e854

0800cc74 <__ulp>:
 800cc74:	4b11      	ldr	r3, [pc, #68]	; (800ccbc <__ulp+0x48>)
 800cc76:	400b      	ands	r3, r1
 800cc78:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	dd02      	ble.n	800cc86 <__ulp+0x12>
 800cc80:	2000      	movs	r0, #0
 800cc82:	4619      	mov	r1, r3
 800cc84:	4770      	bx	lr
 800cc86:	425b      	negs	r3, r3
 800cc88:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800cc8c:	f04f 0000 	mov.w	r0, #0
 800cc90:	f04f 0100 	mov.w	r1, #0
 800cc94:	ea4f 5223 	mov.w	r2, r3, asr #20
 800cc98:	da04      	bge.n	800cca4 <__ulp+0x30>
 800cc9a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800cc9e:	fa43 f102 	asr.w	r1, r3, r2
 800cca2:	4770      	bx	lr
 800cca4:	f1a2 0314 	sub.w	r3, r2, #20
 800cca8:	2b1e      	cmp	r3, #30
 800ccaa:	bfd6      	itet	le
 800ccac:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800ccb0:	2301      	movgt	r3, #1
 800ccb2:	fa22 f303 	lsrle.w	r3, r2, r3
 800ccb6:	4618      	mov	r0, r3
 800ccb8:	4770      	bx	lr
 800ccba:	bf00      	nop
 800ccbc:	7ff00000 	.word	0x7ff00000

0800ccc0 <__b2d>:
 800ccc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ccc4:	6907      	ldr	r7, [r0, #16]
 800ccc6:	f100 0914 	add.w	r9, r0, #20
 800ccca:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800ccce:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800ccd2:	f1a7 0804 	sub.w	r8, r7, #4
 800ccd6:	4630      	mov	r0, r6
 800ccd8:	f7ff fd4e 	bl	800c778 <__hi0bits>
 800ccdc:	f1c0 0320 	rsb	r3, r0, #32
 800cce0:	280a      	cmp	r0, #10
 800cce2:	600b      	str	r3, [r1, #0]
 800cce4:	491f      	ldr	r1, [pc, #124]	; (800cd64 <__b2d+0xa4>)
 800cce6:	dc17      	bgt.n	800cd18 <__b2d+0x58>
 800cce8:	45c1      	cmp	r9, r8
 800ccea:	bf28      	it	cs
 800ccec:	2200      	movcs	r2, #0
 800ccee:	f1c0 0c0b 	rsb	ip, r0, #11
 800ccf2:	fa26 f30c 	lsr.w	r3, r6, ip
 800ccf6:	bf38      	it	cc
 800ccf8:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800ccfc:	ea43 0501 	orr.w	r5, r3, r1
 800cd00:	f100 0315 	add.w	r3, r0, #21
 800cd04:	fa06 f303 	lsl.w	r3, r6, r3
 800cd08:	fa22 f20c 	lsr.w	r2, r2, ip
 800cd0c:	ea43 0402 	orr.w	r4, r3, r2
 800cd10:	4620      	mov	r0, r4
 800cd12:	4629      	mov	r1, r5
 800cd14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd18:	45c1      	cmp	r9, r8
 800cd1a:	bf2e      	itee	cs
 800cd1c:	2200      	movcs	r2, #0
 800cd1e:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800cd22:	f1a7 0808 	subcc.w	r8, r7, #8
 800cd26:	f1b0 030b 	subs.w	r3, r0, #11
 800cd2a:	d016      	beq.n	800cd5a <__b2d+0x9a>
 800cd2c:	f1c3 0720 	rsb	r7, r3, #32
 800cd30:	fa22 f107 	lsr.w	r1, r2, r7
 800cd34:	45c8      	cmp	r8, r9
 800cd36:	fa06 f603 	lsl.w	r6, r6, r3
 800cd3a:	ea46 0601 	orr.w	r6, r6, r1
 800cd3e:	bf94      	ite	ls
 800cd40:	2100      	movls	r1, #0
 800cd42:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800cd46:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800cd4a:	fa02 f003 	lsl.w	r0, r2, r3
 800cd4e:	40f9      	lsrs	r1, r7
 800cd50:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800cd54:	ea40 0401 	orr.w	r4, r0, r1
 800cd58:	e7da      	b.n	800cd10 <__b2d+0x50>
 800cd5a:	4614      	mov	r4, r2
 800cd5c:	ea46 0501 	orr.w	r5, r6, r1
 800cd60:	e7d6      	b.n	800cd10 <__b2d+0x50>
 800cd62:	bf00      	nop
 800cd64:	3ff00000 	.word	0x3ff00000

0800cd68 <__d2b>:
 800cd68:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800cd6c:	2101      	movs	r1, #1
 800cd6e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800cd72:	4690      	mov	r8, r2
 800cd74:	461d      	mov	r5, r3
 800cd76:	f7ff fc0d 	bl	800c594 <_Balloc>
 800cd7a:	4604      	mov	r4, r0
 800cd7c:	b930      	cbnz	r0, 800cd8c <__d2b+0x24>
 800cd7e:	4602      	mov	r2, r0
 800cd80:	f240 310a 	movw	r1, #778	; 0x30a
 800cd84:	4b24      	ldr	r3, [pc, #144]	; (800ce18 <__d2b+0xb0>)
 800cd86:	4825      	ldr	r0, [pc, #148]	; (800ce1c <__d2b+0xb4>)
 800cd88:	f000 fc4e 	bl	800d628 <__assert_func>
 800cd8c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800cd90:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800cd94:	bb2d      	cbnz	r5, 800cde2 <__d2b+0x7a>
 800cd96:	9301      	str	r3, [sp, #4]
 800cd98:	f1b8 0300 	subs.w	r3, r8, #0
 800cd9c:	d026      	beq.n	800cdec <__d2b+0x84>
 800cd9e:	4668      	mov	r0, sp
 800cda0:	9300      	str	r3, [sp, #0]
 800cda2:	f7ff fd09 	bl	800c7b8 <__lo0bits>
 800cda6:	9900      	ldr	r1, [sp, #0]
 800cda8:	b1f0      	cbz	r0, 800cde8 <__d2b+0x80>
 800cdaa:	9a01      	ldr	r2, [sp, #4]
 800cdac:	f1c0 0320 	rsb	r3, r0, #32
 800cdb0:	fa02 f303 	lsl.w	r3, r2, r3
 800cdb4:	430b      	orrs	r3, r1
 800cdb6:	40c2      	lsrs	r2, r0
 800cdb8:	6163      	str	r3, [r4, #20]
 800cdba:	9201      	str	r2, [sp, #4]
 800cdbc:	9b01      	ldr	r3, [sp, #4]
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	bf14      	ite	ne
 800cdc2:	2102      	movne	r1, #2
 800cdc4:	2101      	moveq	r1, #1
 800cdc6:	61a3      	str	r3, [r4, #24]
 800cdc8:	6121      	str	r1, [r4, #16]
 800cdca:	b1c5      	cbz	r5, 800cdfe <__d2b+0x96>
 800cdcc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800cdd0:	4405      	add	r5, r0
 800cdd2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cdd6:	603d      	str	r5, [r7, #0]
 800cdd8:	6030      	str	r0, [r6, #0]
 800cdda:	4620      	mov	r0, r4
 800cddc:	b002      	add	sp, #8
 800cdde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cde2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cde6:	e7d6      	b.n	800cd96 <__d2b+0x2e>
 800cde8:	6161      	str	r1, [r4, #20]
 800cdea:	e7e7      	b.n	800cdbc <__d2b+0x54>
 800cdec:	a801      	add	r0, sp, #4
 800cdee:	f7ff fce3 	bl	800c7b8 <__lo0bits>
 800cdf2:	2101      	movs	r1, #1
 800cdf4:	9b01      	ldr	r3, [sp, #4]
 800cdf6:	6121      	str	r1, [r4, #16]
 800cdf8:	6163      	str	r3, [r4, #20]
 800cdfa:	3020      	adds	r0, #32
 800cdfc:	e7e5      	b.n	800cdca <__d2b+0x62>
 800cdfe:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800ce02:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ce06:	6038      	str	r0, [r7, #0]
 800ce08:	6918      	ldr	r0, [r3, #16]
 800ce0a:	f7ff fcb5 	bl	800c778 <__hi0bits>
 800ce0e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800ce12:	6031      	str	r1, [r6, #0]
 800ce14:	e7e1      	b.n	800cdda <__d2b+0x72>
 800ce16:	bf00      	nop
 800ce18:	0800e7c8 	.word	0x0800e7c8
 800ce1c:	0800e854 	.word	0x0800e854

0800ce20 <__ratio>:
 800ce20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce24:	4688      	mov	r8, r1
 800ce26:	4669      	mov	r1, sp
 800ce28:	4681      	mov	r9, r0
 800ce2a:	f7ff ff49 	bl	800ccc0 <__b2d>
 800ce2e:	460f      	mov	r7, r1
 800ce30:	4604      	mov	r4, r0
 800ce32:	460d      	mov	r5, r1
 800ce34:	4640      	mov	r0, r8
 800ce36:	a901      	add	r1, sp, #4
 800ce38:	f7ff ff42 	bl	800ccc0 <__b2d>
 800ce3c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ce40:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ce44:	468b      	mov	fp, r1
 800ce46:	eba3 0c02 	sub.w	ip, r3, r2
 800ce4a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ce4e:	1a9b      	subs	r3, r3, r2
 800ce50:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	bfd5      	itete	le
 800ce58:	460a      	movle	r2, r1
 800ce5a:	462a      	movgt	r2, r5
 800ce5c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ce60:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ce64:	bfd8      	it	le
 800ce66:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ce6a:	465b      	mov	r3, fp
 800ce6c:	4602      	mov	r2, r0
 800ce6e:	4639      	mov	r1, r7
 800ce70:	4620      	mov	r0, r4
 800ce72:	f7f3 fc5b 	bl	800072c <__aeabi_ddiv>
 800ce76:	b003      	add	sp, #12
 800ce78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ce7c <__copybits>:
 800ce7c:	3901      	subs	r1, #1
 800ce7e:	b570      	push	{r4, r5, r6, lr}
 800ce80:	1149      	asrs	r1, r1, #5
 800ce82:	6914      	ldr	r4, [r2, #16]
 800ce84:	3101      	adds	r1, #1
 800ce86:	f102 0314 	add.w	r3, r2, #20
 800ce8a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ce8e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ce92:	1f05      	subs	r5, r0, #4
 800ce94:	42a3      	cmp	r3, r4
 800ce96:	d30c      	bcc.n	800ceb2 <__copybits+0x36>
 800ce98:	1aa3      	subs	r3, r4, r2
 800ce9a:	3b11      	subs	r3, #17
 800ce9c:	f023 0303 	bic.w	r3, r3, #3
 800cea0:	3211      	adds	r2, #17
 800cea2:	42a2      	cmp	r2, r4
 800cea4:	bf88      	it	hi
 800cea6:	2300      	movhi	r3, #0
 800cea8:	4418      	add	r0, r3
 800ceaa:	2300      	movs	r3, #0
 800ceac:	4288      	cmp	r0, r1
 800ceae:	d305      	bcc.n	800cebc <__copybits+0x40>
 800ceb0:	bd70      	pop	{r4, r5, r6, pc}
 800ceb2:	f853 6b04 	ldr.w	r6, [r3], #4
 800ceb6:	f845 6f04 	str.w	r6, [r5, #4]!
 800ceba:	e7eb      	b.n	800ce94 <__copybits+0x18>
 800cebc:	f840 3b04 	str.w	r3, [r0], #4
 800cec0:	e7f4      	b.n	800ceac <__copybits+0x30>

0800cec2 <__any_on>:
 800cec2:	f100 0214 	add.w	r2, r0, #20
 800cec6:	6900      	ldr	r0, [r0, #16]
 800cec8:	114b      	asrs	r3, r1, #5
 800ceca:	4298      	cmp	r0, r3
 800cecc:	b510      	push	{r4, lr}
 800cece:	db11      	blt.n	800cef4 <__any_on+0x32>
 800ced0:	dd0a      	ble.n	800cee8 <__any_on+0x26>
 800ced2:	f011 011f 	ands.w	r1, r1, #31
 800ced6:	d007      	beq.n	800cee8 <__any_on+0x26>
 800ced8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800cedc:	fa24 f001 	lsr.w	r0, r4, r1
 800cee0:	fa00 f101 	lsl.w	r1, r0, r1
 800cee4:	428c      	cmp	r4, r1
 800cee6:	d10b      	bne.n	800cf00 <__any_on+0x3e>
 800cee8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ceec:	4293      	cmp	r3, r2
 800ceee:	d803      	bhi.n	800cef8 <__any_on+0x36>
 800cef0:	2000      	movs	r0, #0
 800cef2:	bd10      	pop	{r4, pc}
 800cef4:	4603      	mov	r3, r0
 800cef6:	e7f7      	b.n	800cee8 <__any_on+0x26>
 800cef8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cefc:	2900      	cmp	r1, #0
 800cefe:	d0f5      	beq.n	800ceec <__any_on+0x2a>
 800cf00:	2001      	movs	r0, #1
 800cf02:	e7f6      	b.n	800cef2 <__any_on+0x30>

0800cf04 <_calloc_r>:
 800cf04:	b570      	push	{r4, r5, r6, lr}
 800cf06:	fba1 5402 	umull	r5, r4, r1, r2
 800cf0a:	b934      	cbnz	r4, 800cf1a <_calloc_r+0x16>
 800cf0c:	4629      	mov	r1, r5
 800cf0e:	f7fc f807 	bl	8008f20 <_malloc_r>
 800cf12:	4606      	mov	r6, r0
 800cf14:	b928      	cbnz	r0, 800cf22 <_calloc_r+0x1e>
 800cf16:	4630      	mov	r0, r6
 800cf18:	bd70      	pop	{r4, r5, r6, pc}
 800cf1a:	220c      	movs	r2, #12
 800cf1c:	2600      	movs	r6, #0
 800cf1e:	6002      	str	r2, [r0, #0]
 800cf20:	e7f9      	b.n	800cf16 <_calloc_r+0x12>
 800cf22:	462a      	mov	r2, r5
 800cf24:	4621      	mov	r1, r4
 800cf26:	f7fb ffd2 	bl	8008ece <memset>
 800cf2a:	e7f4      	b.n	800cf16 <_calloc_r+0x12>

0800cf2c <_free_r>:
 800cf2c:	b538      	push	{r3, r4, r5, lr}
 800cf2e:	4605      	mov	r5, r0
 800cf30:	2900      	cmp	r1, #0
 800cf32:	d040      	beq.n	800cfb6 <_free_r+0x8a>
 800cf34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cf38:	1f0c      	subs	r4, r1, #4
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	bfb8      	it	lt
 800cf3e:	18e4      	addlt	r4, r4, r3
 800cf40:	f7ff fb1c 	bl	800c57c <__malloc_lock>
 800cf44:	4a1c      	ldr	r2, [pc, #112]	; (800cfb8 <_free_r+0x8c>)
 800cf46:	6813      	ldr	r3, [r2, #0]
 800cf48:	b933      	cbnz	r3, 800cf58 <_free_r+0x2c>
 800cf4a:	6063      	str	r3, [r4, #4]
 800cf4c:	6014      	str	r4, [r2, #0]
 800cf4e:	4628      	mov	r0, r5
 800cf50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cf54:	f7ff bb18 	b.w	800c588 <__malloc_unlock>
 800cf58:	42a3      	cmp	r3, r4
 800cf5a:	d908      	bls.n	800cf6e <_free_r+0x42>
 800cf5c:	6820      	ldr	r0, [r4, #0]
 800cf5e:	1821      	adds	r1, r4, r0
 800cf60:	428b      	cmp	r3, r1
 800cf62:	bf01      	itttt	eq
 800cf64:	6819      	ldreq	r1, [r3, #0]
 800cf66:	685b      	ldreq	r3, [r3, #4]
 800cf68:	1809      	addeq	r1, r1, r0
 800cf6a:	6021      	streq	r1, [r4, #0]
 800cf6c:	e7ed      	b.n	800cf4a <_free_r+0x1e>
 800cf6e:	461a      	mov	r2, r3
 800cf70:	685b      	ldr	r3, [r3, #4]
 800cf72:	b10b      	cbz	r3, 800cf78 <_free_r+0x4c>
 800cf74:	42a3      	cmp	r3, r4
 800cf76:	d9fa      	bls.n	800cf6e <_free_r+0x42>
 800cf78:	6811      	ldr	r1, [r2, #0]
 800cf7a:	1850      	adds	r0, r2, r1
 800cf7c:	42a0      	cmp	r0, r4
 800cf7e:	d10b      	bne.n	800cf98 <_free_r+0x6c>
 800cf80:	6820      	ldr	r0, [r4, #0]
 800cf82:	4401      	add	r1, r0
 800cf84:	1850      	adds	r0, r2, r1
 800cf86:	4283      	cmp	r3, r0
 800cf88:	6011      	str	r1, [r2, #0]
 800cf8a:	d1e0      	bne.n	800cf4e <_free_r+0x22>
 800cf8c:	6818      	ldr	r0, [r3, #0]
 800cf8e:	685b      	ldr	r3, [r3, #4]
 800cf90:	4401      	add	r1, r0
 800cf92:	6011      	str	r1, [r2, #0]
 800cf94:	6053      	str	r3, [r2, #4]
 800cf96:	e7da      	b.n	800cf4e <_free_r+0x22>
 800cf98:	d902      	bls.n	800cfa0 <_free_r+0x74>
 800cf9a:	230c      	movs	r3, #12
 800cf9c:	602b      	str	r3, [r5, #0]
 800cf9e:	e7d6      	b.n	800cf4e <_free_r+0x22>
 800cfa0:	6820      	ldr	r0, [r4, #0]
 800cfa2:	1821      	adds	r1, r4, r0
 800cfa4:	428b      	cmp	r3, r1
 800cfa6:	bf01      	itttt	eq
 800cfa8:	6819      	ldreq	r1, [r3, #0]
 800cfaa:	685b      	ldreq	r3, [r3, #4]
 800cfac:	1809      	addeq	r1, r1, r0
 800cfae:	6021      	streq	r1, [r4, #0]
 800cfb0:	6063      	str	r3, [r4, #4]
 800cfb2:	6054      	str	r4, [r2, #4]
 800cfb4:	e7cb      	b.n	800cf4e <_free_r+0x22>
 800cfb6:	bd38      	pop	{r3, r4, r5, pc}
 800cfb8:	2000273c 	.word	0x2000273c

0800cfbc <__ssputs_r>:
 800cfbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cfc0:	688e      	ldr	r6, [r1, #8]
 800cfc2:	4682      	mov	sl, r0
 800cfc4:	429e      	cmp	r6, r3
 800cfc6:	460c      	mov	r4, r1
 800cfc8:	4690      	mov	r8, r2
 800cfca:	461f      	mov	r7, r3
 800cfcc:	d838      	bhi.n	800d040 <__ssputs_r+0x84>
 800cfce:	898a      	ldrh	r2, [r1, #12]
 800cfd0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cfd4:	d032      	beq.n	800d03c <__ssputs_r+0x80>
 800cfd6:	6825      	ldr	r5, [r4, #0]
 800cfd8:	6909      	ldr	r1, [r1, #16]
 800cfda:	3301      	adds	r3, #1
 800cfdc:	eba5 0901 	sub.w	r9, r5, r1
 800cfe0:	6965      	ldr	r5, [r4, #20]
 800cfe2:	444b      	add	r3, r9
 800cfe4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cfe8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cfec:	106d      	asrs	r5, r5, #1
 800cfee:	429d      	cmp	r5, r3
 800cff0:	bf38      	it	cc
 800cff2:	461d      	movcc	r5, r3
 800cff4:	0553      	lsls	r3, r2, #21
 800cff6:	d531      	bpl.n	800d05c <__ssputs_r+0xa0>
 800cff8:	4629      	mov	r1, r5
 800cffa:	f7fb ff91 	bl	8008f20 <_malloc_r>
 800cffe:	4606      	mov	r6, r0
 800d000:	b950      	cbnz	r0, 800d018 <__ssputs_r+0x5c>
 800d002:	230c      	movs	r3, #12
 800d004:	f04f 30ff 	mov.w	r0, #4294967295
 800d008:	f8ca 3000 	str.w	r3, [sl]
 800d00c:	89a3      	ldrh	r3, [r4, #12]
 800d00e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d012:	81a3      	strh	r3, [r4, #12]
 800d014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d018:	464a      	mov	r2, r9
 800d01a:	6921      	ldr	r1, [r4, #16]
 800d01c:	f7fb ff49 	bl	8008eb2 <memcpy>
 800d020:	89a3      	ldrh	r3, [r4, #12]
 800d022:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d026:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d02a:	81a3      	strh	r3, [r4, #12]
 800d02c:	6126      	str	r6, [r4, #16]
 800d02e:	444e      	add	r6, r9
 800d030:	6026      	str	r6, [r4, #0]
 800d032:	463e      	mov	r6, r7
 800d034:	6165      	str	r5, [r4, #20]
 800d036:	eba5 0509 	sub.w	r5, r5, r9
 800d03a:	60a5      	str	r5, [r4, #8]
 800d03c:	42be      	cmp	r6, r7
 800d03e:	d900      	bls.n	800d042 <__ssputs_r+0x86>
 800d040:	463e      	mov	r6, r7
 800d042:	4632      	mov	r2, r6
 800d044:	4641      	mov	r1, r8
 800d046:	6820      	ldr	r0, [r4, #0]
 800d048:	f000 fb40 	bl	800d6cc <memmove>
 800d04c:	68a3      	ldr	r3, [r4, #8]
 800d04e:	2000      	movs	r0, #0
 800d050:	1b9b      	subs	r3, r3, r6
 800d052:	60a3      	str	r3, [r4, #8]
 800d054:	6823      	ldr	r3, [r4, #0]
 800d056:	4433      	add	r3, r6
 800d058:	6023      	str	r3, [r4, #0]
 800d05a:	e7db      	b.n	800d014 <__ssputs_r+0x58>
 800d05c:	462a      	mov	r2, r5
 800d05e:	f000 fb4f 	bl	800d700 <_realloc_r>
 800d062:	4606      	mov	r6, r0
 800d064:	2800      	cmp	r0, #0
 800d066:	d1e1      	bne.n	800d02c <__ssputs_r+0x70>
 800d068:	4650      	mov	r0, sl
 800d06a:	6921      	ldr	r1, [r4, #16]
 800d06c:	f7ff ff5e 	bl	800cf2c <_free_r>
 800d070:	e7c7      	b.n	800d002 <__ssputs_r+0x46>
	...

0800d074 <_svfiprintf_r>:
 800d074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d078:	4698      	mov	r8, r3
 800d07a:	898b      	ldrh	r3, [r1, #12]
 800d07c:	4607      	mov	r7, r0
 800d07e:	061b      	lsls	r3, r3, #24
 800d080:	460d      	mov	r5, r1
 800d082:	4614      	mov	r4, r2
 800d084:	b09d      	sub	sp, #116	; 0x74
 800d086:	d50e      	bpl.n	800d0a6 <_svfiprintf_r+0x32>
 800d088:	690b      	ldr	r3, [r1, #16]
 800d08a:	b963      	cbnz	r3, 800d0a6 <_svfiprintf_r+0x32>
 800d08c:	2140      	movs	r1, #64	; 0x40
 800d08e:	f7fb ff47 	bl	8008f20 <_malloc_r>
 800d092:	6028      	str	r0, [r5, #0]
 800d094:	6128      	str	r0, [r5, #16]
 800d096:	b920      	cbnz	r0, 800d0a2 <_svfiprintf_r+0x2e>
 800d098:	230c      	movs	r3, #12
 800d09a:	603b      	str	r3, [r7, #0]
 800d09c:	f04f 30ff 	mov.w	r0, #4294967295
 800d0a0:	e0d1      	b.n	800d246 <_svfiprintf_r+0x1d2>
 800d0a2:	2340      	movs	r3, #64	; 0x40
 800d0a4:	616b      	str	r3, [r5, #20]
 800d0a6:	2300      	movs	r3, #0
 800d0a8:	9309      	str	r3, [sp, #36]	; 0x24
 800d0aa:	2320      	movs	r3, #32
 800d0ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d0b0:	2330      	movs	r3, #48	; 0x30
 800d0b2:	f04f 0901 	mov.w	r9, #1
 800d0b6:	f8cd 800c 	str.w	r8, [sp, #12]
 800d0ba:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800d260 <_svfiprintf_r+0x1ec>
 800d0be:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d0c2:	4623      	mov	r3, r4
 800d0c4:	469a      	mov	sl, r3
 800d0c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d0ca:	b10a      	cbz	r2, 800d0d0 <_svfiprintf_r+0x5c>
 800d0cc:	2a25      	cmp	r2, #37	; 0x25
 800d0ce:	d1f9      	bne.n	800d0c4 <_svfiprintf_r+0x50>
 800d0d0:	ebba 0b04 	subs.w	fp, sl, r4
 800d0d4:	d00b      	beq.n	800d0ee <_svfiprintf_r+0x7a>
 800d0d6:	465b      	mov	r3, fp
 800d0d8:	4622      	mov	r2, r4
 800d0da:	4629      	mov	r1, r5
 800d0dc:	4638      	mov	r0, r7
 800d0de:	f7ff ff6d 	bl	800cfbc <__ssputs_r>
 800d0e2:	3001      	adds	r0, #1
 800d0e4:	f000 80aa 	beq.w	800d23c <_svfiprintf_r+0x1c8>
 800d0e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d0ea:	445a      	add	r2, fp
 800d0ec:	9209      	str	r2, [sp, #36]	; 0x24
 800d0ee:	f89a 3000 	ldrb.w	r3, [sl]
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	f000 80a2 	beq.w	800d23c <_svfiprintf_r+0x1c8>
 800d0f8:	2300      	movs	r3, #0
 800d0fa:	f04f 32ff 	mov.w	r2, #4294967295
 800d0fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d102:	f10a 0a01 	add.w	sl, sl, #1
 800d106:	9304      	str	r3, [sp, #16]
 800d108:	9307      	str	r3, [sp, #28]
 800d10a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d10e:	931a      	str	r3, [sp, #104]	; 0x68
 800d110:	4654      	mov	r4, sl
 800d112:	2205      	movs	r2, #5
 800d114:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d118:	4851      	ldr	r0, [pc, #324]	; (800d260 <_svfiprintf_r+0x1ec>)
 800d11a:	f7ff fa21 	bl	800c560 <memchr>
 800d11e:	9a04      	ldr	r2, [sp, #16]
 800d120:	b9d8      	cbnz	r0, 800d15a <_svfiprintf_r+0xe6>
 800d122:	06d0      	lsls	r0, r2, #27
 800d124:	bf44      	itt	mi
 800d126:	2320      	movmi	r3, #32
 800d128:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d12c:	0711      	lsls	r1, r2, #28
 800d12e:	bf44      	itt	mi
 800d130:	232b      	movmi	r3, #43	; 0x2b
 800d132:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d136:	f89a 3000 	ldrb.w	r3, [sl]
 800d13a:	2b2a      	cmp	r3, #42	; 0x2a
 800d13c:	d015      	beq.n	800d16a <_svfiprintf_r+0xf6>
 800d13e:	4654      	mov	r4, sl
 800d140:	2000      	movs	r0, #0
 800d142:	f04f 0c0a 	mov.w	ip, #10
 800d146:	9a07      	ldr	r2, [sp, #28]
 800d148:	4621      	mov	r1, r4
 800d14a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d14e:	3b30      	subs	r3, #48	; 0x30
 800d150:	2b09      	cmp	r3, #9
 800d152:	d94e      	bls.n	800d1f2 <_svfiprintf_r+0x17e>
 800d154:	b1b0      	cbz	r0, 800d184 <_svfiprintf_r+0x110>
 800d156:	9207      	str	r2, [sp, #28]
 800d158:	e014      	b.n	800d184 <_svfiprintf_r+0x110>
 800d15a:	eba0 0308 	sub.w	r3, r0, r8
 800d15e:	fa09 f303 	lsl.w	r3, r9, r3
 800d162:	4313      	orrs	r3, r2
 800d164:	46a2      	mov	sl, r4
 800d166:	9304      	str	r3, [sp, #16]
 800d168:	e7d2      	b.n	800d110 <_svfiprintf_r+0x9c>
 800d16a:	9b03      	ldr	r3, [sp, #12]
 800d16c:	1d19      	adds	r1, r3, #4
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	9103      	str	r1, [sp, #12]
 800d172:	2b00      	cmp	r3, #0
 800d174:	bfbb      	ittet	lt
 800d176:	425b      	neglt	r3, r3
 800d178:	f042 0202 	orrlt.w	r2, r2, #2
 800d17c:	9307      	strge	r3, [sp, #28]
 800d17e:	9307      	strlt	r3, [sp, #28]
 800d180:	bfb8      	it	lt
 800d182:	9204      	strlt	r2, [sp, #16]
 800d184:	7823      	ldrb	r3, [r4, #0]
 800d186:	2b2e      	cmp	r3, #46	; 0x2e
 800d188:	d10c      	bne.n	800d1a4 <_svfiprintf_r+0x130>
 800d18a:	7863      	ldrb	r3, [r4, #1]
 800d18c:	2b2a      	cmp	r3, #42	; 0x2a
 800d18e:	d135      	bne.n	800d1fc <_svfiprintf_r+0x188>
 800d190:	9b03      	ldr	r3, [sp, #12]
 800d192:	3402      	adds	r4, #2
 800d194:	1d1a      	adds	r2, r3, #4
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	9203      	str	r2, [sp, #12]
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	bfb8      	it	lt
 800d19e:	f04f 33ff 	movlt.w	r3, #4294967295
 800d1a2:	9305      	str	r3, [sp, #20]
 800d1a4:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800d264 <_svfiprintf_r+0x1f0>
 800d1a8:	2203      	movs	r2, #3
 800d1aa:	4650      	mov	r0, sl
 800d1ac:	7821      	ldrb	r1, [r4, #0]
 800d1ae:	f7ff f9d7 	bl	800c560 <memchr>
 800d1b2:	b140      	cbz	r0, 800d1c6 <_svfiprintf_r+0x152>
 800d1b4:	2340      	movs	r3, #64	; 0x40
 800d1b6:	eba0 000a 	sub.w	r0, r0, sl
 800d1ba:	fa03 f000 	lsl.w	r0, r3, r0
 800d1be:	9b04      	ldr	r3, [sp, #16]
 800d1c0:	3401      	adds	r4, #1
 800d1c2:	4303      	orrs	r3, r0
 800d1c4:	9304      	str	r3, [sp, #16]
 800d1c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1ca:	2206      	movs	r2, #6
 800d1cc:	4826      	ldr	r0, [pc, #152]	; (800d268 <_svfiprintf_r+0x1f4>)
 800d1ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d1d2:	f7ff f9c5 	bl	800c560 <memchr>
 800d1d6:	2800      	cmp	r0, #0
 800d1d8:	d038      	beq.n	800d24c <_svfiprintf_r+0x1d8>
 800d1da:	4b24      	ldr	r3, [pc, #144]	; (800d26c <_svfiprintf_r+0x1f8>)
 800d1dc:	bb1b      	cbnz	r3, 800d226 <_svfiprintf_r+0x1b2>
 800d1de:	9b03      	ldr	r3, [sp, #12]
 800d1e0:	3307      	adds	r3, #7
 800d1e2:	f023 0307 	bic.w	r3, r3, #7
 800d1e6:	3308      	adds	r3, #8
 800d1e8:	9303      	str	r3, [sp, #12]
 800d1ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d1ec:	4433      	add	r3, r6
 800d1ee:	9309      	str	r3, [sp, #36]	; 0x24
 800d1f0:	e767      	b.n	800d0c2 <_svfiprintf_r+0x4e>
 800d1f2:	460c      	mov	r4, r1
 800d1f4:	2001      	movs	r0, #1
 800d1f6:	fb0c 3202 	mla	r2, ip, r2, r3
 800d1fa:	e7a5      	b.n	800d148 <_svfiprintf_r+0xd4>
 800d1fc:	2300      	movs	r3, #0
 800d1fe:	f04f 0c0a 	mov.w	ip, #10
 800d202:	4619      	mov	r1, r3
 800d204:	3401      	adds	r4, #1
 800d206:	9305      	str	r3, [sp, #20]
 800d208:	4620      	mov	r0, r4
 800d20a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d20e:	3a30      	subs	r2, #48	; 0x30
 800d210:	2a09      	cmp	r2, #9
 800d212:	d903      	bls.n	800d21c <_svfiprintf_r+0x1a8>
 800d214:	2b00      	cmp	r3, #0
 800d216:	d0c5      	beq.n	800d1a4 <_svfiprintf_r+0x130>
 800d218:	9105      	str	r1, [sp, #20]
 800d21a:	e7c3      	b.n	800d1a4 <_svfiprintf_r+0x130>
 800d21c:	4604      	mov	r4, r0
 800d21e:	2301      	movs	r3, #1
 800d220:	fb0c 2101 	mla	r1, ip, r1, r2
 800d224:	e7f0      	b.n	800d208 <_svfiprintf_r+0x194>
 800d226:	ab03      	add	r3, sp, #12
 800d228:	9300      	str	r3, [sp, #0]
 800d22a:	462a      	mov	r2, r5
 800d22c:	4638      	mov	r0, r7
 800d22e:	4b10      	ldr	r3, [pc, #64]	; (800d270 <_svfiprintf_r+0x1fc>)
 800d230:	a904      	add	r1, sp, #16
 800d232:	f7fb ff87 	bl	8009144 <_printf_float>
 800d236:	1c42      	adds	r2, r0, #1
 800d238:	4606      	mov	r6, r0
 800d23a:	d1d6      	bne.n	800d1ea <_svfiprintf_r+0x176>
 800d23c:	89ab      	ldrh	r3, [r5, #12]
 800d23e:	065b      	lsls	r3, r3, #25
 800d240:	f53f af2c 	bmi.w	800d09c <_svfiprintf_r+0x28>
 800d244:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d246:	b01d      	add	sp, #116	; 0x74
 800d248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d24c:	ab03      	add	r3, sp, #12
 800d24e:	9300      	str	r3, [sp, #0]
 800d250:	462a      	mov	r2, r5
 800d252:	4638      	mov	r0, r7
 800d254:	4b06      	ldr	r3, [pc, #24]	; (800d270 <_svfiprintf_r+0x1fc>)
 800d256:	a904      	add	r1, sp, #16
 800d258:	f7fc fa10 	bl	800967c <_printf_i>
 800d25c:	e7eb      	b.n	800d236 <_svfiprintf_r+0x1c2>
 800d25e:	bf00      	nop
 800d260:	0800e9ac 	.word	0x0800e9ac
 800d264:	0800e9b2 	.word	0x0800e9b2
 800d268:	0800e9b6 	.word	0x0800e9b6
 800d26c:	08009145 	.word	0x08009145
 800d270:	0800cfbd 	.word	0x0800cfbd

0800d274 <__sfputc_r>:
 800d274:	6893      	ldr	r3, [r2, #8]
 800d276:	b410      	push	{r4}
 800d278:	3b01      	subs	r3, #1
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	6093      	str	r3, [r2, #8]
 800d27e:	da07      	bge.n	800d290 <__sfputc_r+0x1c>
 800d280:	6994      	ldr	r4, [r2, #24]
 800d282:	42a3      	cmp	r3, r4
 800d284:	db01      	blt.n	800d28a <__sfputc_r+0x16>
 800d286:	290a      	cmp	r1, #10
 800d288:	d102      	bne.n	800d290 <__sfputc_r+0x1c>
 800d28a:	bc10      	pop	{r4}
 800d28c:	f7fd bd50 	b.w	800ad30 <__swbuf_r>
 800d290:	6813      	ldr	r3, [r2, #0]
 800d292:	1c58      	adds	r0, r3, #1
 800d294:	6010      	str	r0, [r2, #0]
 800d296:	7019      	strb	r1, [r3, #0]
 800d298:	4608      	mov	r0, r1
 800d29a:	bc10      	pop	{r4}
 800d29c:	4770      	bx	lr

0800d29e <__sfputs_r>:
 800d29e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2a0:	4606      	mov	r6, r0
 800d2a2:	460f      	mov	r7, r1
 800d2a4:	4614      	mov	r4, r2
 800d2a6:	18d5      	adds	r5, r2, r3
 800d2a8:	42ac      	cmp	r4, r5
 800d2aa:	d101      	bne.n	800d2b0 <__sfputs_r+0x12>
 800d2ac:	2000      	movs	r0, #0
 800d2ae:	e007      	b.n	800d2c0 <__sfputs_r+0x22>
 800d2b0:	463a      	mov	r2, r7
 800d2b2:	4630      	mov	r0, r6
 800d2b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2b8:	f7ff ffdc 	bl	800d274 <__sfputc_r>
 800d2bc:	1c43      	adds	r3, r0, #1
 800d2be:	d1f3      	bne.n	800d2a8 <__sfputs_r+0xa>
 800d2c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d2c4 <_vfiprintf_r>:
 800d2c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2c8:	460d      	mov	r5, r1
 800d2ca:	4614      	mov	r4, r2
 800d2cc:	4698      	mov	r8, r3
 800d2ce:	4606      	mov	r6, r0
 800d2d0:	b09d      	sub	sp, #116	; 0x74
 800d2d2:	b118      	cbz	r0, 800d2dc <_vfiprintf_r+0x18>
 800d2d4:	6983      	ldr	r3, [r0, #24]
 800d2d6:	b90b      	cbnz	r3, 800d2dc <_vfiprintf_r+0x18>
 800d2d8:	f7fb fd26 	bl	8008d28 <__sinit>
 800d2dc:	4b89      	ldr	r3, [pc, #548]	; (800d504 <_vfiprintf_r+0x240>)
 800d2de:	429d      	cmp	r5, r3
 800d2e0:	d11b      	bne.n	800d31a <_vfiprintf_r+0x56>
 800d2e2:	6875      	ldr	r5, [r6, #4]
 800d2e4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d2e6:	07d9      	lsls	r1, r3, #31
 800d2e8:	d405      	bmi.n	800d2f6 <_vfiprintf_r+0x32>
 800d2ea:	89ab      	ldrh	r3, [r5, #12]
 800d2ec:	059a      	lsls	r2, r3, #22
 800d2ee:	d402      	bmi.n	800d2f6 <_vfiprintf_r+0x32>
 800d2f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d2f2:	f7fb fddc 	bl	8008eae <__retarget_lock_acquire_recursive>
 800d2f6:	89ab      	ldrh	r3, [r5, #12]
 800d2f8:	071b      	lsls	r3, r3, #28
 800d2fa:	d501      	bpl.n	800d300 <_vfiprintf_r+0x3c>
 800d2fc:	692b      	ldr	r3, [r5, #16]
 800d2fe:	b9eb      	cbnz	r3, 800d33c <_vfiprintf_r+0x78>
 800d300:	4629      	mov	r1, r5
 800d302:	4630      	mov	r0, r6
 800d304:	f7fd fd78 	bl	800adf8 <__swsetup_r>
 800d308:	b1c0      	cbz	r0, 800d33c <_vfiprintf_r+0x78>
 800d30a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d30c:	07dc      	lsls	r4, r3, #31
 800d30e:	d50e      	bpl.n	800d32e <_vfiprintf_r+0x6a>
 800d310:	f04f 30ff 	mov.w	r0, #4294967295
 800d314:	b01d      	add	sp, #116	; 0x74
 800d316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d31a:	4b7b      	ldr	r3, [pc, #492]	; (800d508 <_vfiprintf_r+0x244>)
 800d31c:	429d      	cmp	r5, r3
 800d31e:	d101      	bne.n	800d324 <_vfiprintf_r+0x60>
 800d320:	68b5      	ldr	r5, [r6, #8]
 800d322:	e7df      	b.n	800d2e4 <_vfiprintf_r+0x20>
 800d324:	4b79      	ldr	r3, [pc, #484]	; (800d50c <_vfiprintf_r+0x248>)
 800d326:	429d      	cmp	r5, r3
 800d328:	bf08      	it	eq
 800d32a:	68f5      	ldreq	r5, [r6, #12]
 800d32c:	e7da      	b.n	800d2e4 <_vfiprintf_r+0x20>
 800d32e:	89ab      	ldrh	r3, [r5, #12]
 800d330:	0598      	lsls	r0, r3, #22
 800d332:	d4ed      	bmi.n	800d310 <_vfiprintf_r+0x4c>
 800d334:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d336:	f7fb fdbb 	bl	8008eb0 <__retarget_lock_release_recursive>
 800d33a:	e7e9      	b.n	800d310 <_vfiprintf_r+0x4c>
 800d33c:	2300      	movs	r3, #0
 800d33e:	9309      	str	r3, [sp, #36]	; 0x24
 800d340:	2320      	movs	r3, #32
 800d342:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d346:	2330      	movs	r3, #48	; 0x30
 800d348:	f04f 0901 	mov.w	r9, #1
 800d34c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d350:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800d510 <_vfiprintf_r+0x24c>
 800d354:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d358:	4623      	mov	r3, r4
 800d35a:	469a      	mov	sl, r3
 800d35c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d360:	b10a      	cbz	r2, 800d366 <_vfiprintf_r+0xa2>
 800d362:	2a25      	cmp	r2, #37	; 0x25
 800d364:	d1f9      	bne.n	800d35a <_vfiprintf_r+0x96>
 800d366:	ebba 0b04 	subs.w	fp, sl, r4
 800d36a:	d00b      	beq.n	800d384 <_vfiprintf_r+0xc0>
 800d36c:	465b      	mov	r3, fp
 800d36e:	4622      	mov	r2, r4
 800d370:	4629      	mov	r1, r5
 800d372:	4630      	mov	r0, r6
 800d374:	f7ff ff93 	bl	800d29e <__sfputs_r>
 800d378:	3001      	adds	r0, #1
 800d37a:	f000 80aa 	beq.w	800d4d2 <_vfiprintf_r+0x20e>
 800d37e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d380:	445a      	add	r2, fp
 800d382:	9209      	str	r2, [sp, #36]	; 0x24
 800d384:	f89a 3000 	ldrb.w	r3, [sl]
 800d388:	2b00      	cmp	r3, #0
 800d38a:	f000 80a2 	beq.w	800d4d2 <_vfiprintf_r+0x20e>
 800d38e:	2300      	movs	r3, #0
 800d390:	f04f 32ff 	mov.w	r2, #4294967295
 800d394:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d398:	f10a 0a01 	add.w	sl, sl, #1
 800d39c:	9304      	str	r3, [sp, #16]
 800d39e:	9307      	str	r3, [sp, #28]
 800d3a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d3a4:	931a      	str	r3, [sp, #104]	; 0x68
 800d3a6:	4654      	mov	r4, sl
 800d3a8:	2205      	movs	r2, #5
 800d3aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d3ae:	4858      	ldr	r0, [pc, #352]	; (800d510 <_vfiprintf_r+0x24c>)
 800d3b0:	f7ff f8d6 	bl	800c560 <memchr>
 800d3b4:	9a04      	ldr	r2, [sp, #16]
 800d3b6:	b9d8      	cbnz	r0, 800d3f0 <_vfiprintf_r+0x12c>
 800d3b8:	06d1      	lsls	r1, r2, #27
 800d3ba:	bf44      	itt	mi
 800d3bc:	2320      	movmi	r3, #32
 800d3be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d3c2:	0713      	lsls	r3, r2, #28
 800d3c4:	bf44      	itt	mi
 800d3c6:	232b      	movmi	r3, #43	; 0x2b
 800d3c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d3cc:	f89a 3000 	ldrb.w	r3, [sl]
 800d3d0:	2b2a      	cmp	r3, #42	; 0x2a
 800d3d2:	d015      	beq.n	800d400 <_vfiprintf_r+0x13c>
 800d3d4:	4654      	mov	r4, sl
 800d3d6:	2000      	movs	r0, #0
 800d3d8:	f04f 0c0a 	mov.w	ip, #10
 800d3dc:	9a07      	ldr	r2, [sp, #28]
 800d3de:	4621      	mov	r1, r4
 800d3e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d3e4:	3b30      	subs	r3, #48	; 0x30
 800d3e6:	2b09      	cmp	r3, #9
 800d3e8:	d94e      	bls.n	800d488 <_vfiprintf_r+0x1c4>
 800d3ea:	b1b0      	cbz	r0, 800d41a <_vfiprintf_r+0x156>
 800d3ec:	9207      	str	r2, [sp, #28]
 800d3ee:	e014      	b.n	800d41a <_vfiprintf_r+0x156>
 800d3f0:	eba0 0308 	sub.w	r3, r0, r8
 800d3f4:	fa09 f303 	lsl.w	r3, r9, r3
 800d3f8:	4313      	orrs	r3, r2
 800d3fa:	46a2      	mov	sl, r4
 800d3fc:	9304      	str	r3, [sp, #16]
 800d3fe:	e7d2      	b.n	800d3a6 <_vfiprintf_r+0xe2>
 800d400:	9b03      	ldr	r3, [sp, #12]
 800d402:	1d19      	adds	r1, r3, #4
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	9103      	str	r1, [sp, #12]
 800d408:	2b00      	cmp	r3, #0
 800d40a:	bfbb      	ittet	lt
 800d40c:	425b      	neglt	r3, r3
 800d40e:	f042 0202 	orrlt.w	r2, r2, #2
 800d412:	9307      	strge	r3, [sp, #28]
 800d414:	9307      	strlt	r3, [sp, #28]
 800d416:	bfb8      	it	lt
 800d418:	9204      	strlt	r2, [sp, #16]
 800d41a:	7823      	ldrb	r3, [r4, #0]
 800d41c:	2b2e      	cmp	r3, #46	; 0x2e
 800d41e:	d10c      	bne.n	800d43a <_vfiprintf_r+0x176>
 800d420:	7863      	ldrb	r3, [r4, #1]
 800d422:	2b2a      	cmp	r3, #42	; 0x2a
 800d424:	d135      	bne.n	800d492 <_vfiprintf_r+0x1ce>
 800d426:	9b03      	ldr	r3, [sp, #12]
 800d428:	3402      	adds	r4, #2
 800d42a:	1d1a      	adds	r2, r3, #4
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	9203      	str	r2, [sp, #12]
 800d430:	2b00      	cmp	r3, #0
 800d432:	bfb8      	it	lt
 800d434:	f04f 33ff 	movlt.w	r3, #4294967295
 800d438:	9305      	str	r3, [sp, #20]
 800d43a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800d514 <_vfiprintf_r+0x250>
 800d43e:	2203      	movs	r2, #3
 800d440:	4650      	mov	r0, sl
 800d442:	7821      	ldrb	r1, [r4, #0]
 800d444:	f7ff f88c 	bl	800c560 <memchr>
 800d448:	b140      	cbz	r0, 800d45c <_vfiprintf_r+0x198>
 800d44a:	2340      	movs	r3, #64	; 0x40
 800d44c:	eba0 000a 	sub.w	r0, r0, sl
 800d450:	fa03 f000 	lsl.w	r0, r3, r0
 800d454:	9b04      	ldr	r3, [sp, #16]
 800d456:	3401      	adds	r4, #1
 800d458:	4303      	orrs	r3, r0
 800d45a:	9304      	str	r3, [sp, #16]
 800d45c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d460:	2206      	movs	r2, #6
 800d462:	482d      	ldr	r0, [pc, #180]	; (800d518 <_vfiprintf_r+0x254>)
 800d464:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d468:	f7ff f87a 	bl	800c560 <memchr>
 800d46c:	2800      	cmp	r0, #0
 800d46e:	d03f      	beq.n	800d4f0 <_vfiprintf_r+0x22c>
 800d470:	4b2a      	ldr	r3, [pc, #168]	; (800d51c <_vfiprintf_r+0x258>)
 800d472:	bb1b      	cbnz	r3, 800d4bc <_vfiprintf_r+0x1f8>
 800d474:	9b03      	ldr	r3, [sp, #12]
 800d476:	3307      	adds	r3, #7
 800d478:	f023 0307 	bic.w	r3, r3, #7
 800d47c:	3308      	adds	r3, #8
 800d47e:	9303      	str	r3, [sp, #12]
 800d480:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d482:	443b      	add	r3, r7
 800d484:	9309      	str	r3, [sp, #36]	; 0x24
 800d486:	e767      	b.n	800d358 <_vfiprintf_r+0x94>
 800d488:	460c      	mov	r4, r1
 800d48a:	2001      	movs	r0, #1
 800d48c:	fb0c 3202 	mla	r2, ip, r2, r3
 800d490:	e7a5      	b.n	800d3de <_vfiprintf_r+0x11a>
 800d492:	2300      	movs	r3, #0
 800d494:	f04f 0c0a 	mov.w	ip, #10
 800d498:	4619      	mov	r1, r3
 800d49a:	3401      	adds	r4, #1
 800d49c:	9305      	str	r3, [sp, #20]
 800d49e:	4620      	mov	r0, r4
 800d4a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d4a4:	3a30      	subs	r2, #48	; 0x30
 800d4a6:	2a09      	cmp	r2, #9
 800d4a8:	d903      	bls.n	800d4b2 <_vfiprintf_r+0x1ee>
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d0c5      	beq.n	800d43a <_vfiprintf_r+0x176>
 800d4ae:	9105      	str	r1, [sp, #20]
 800d4b0:	e7c3      	b.n	800d43a <_vfiprintf_r+0x176>
 800d4b2:	4604      	mov	r4, r0
 800d4b4:	2301      	movs	r3, #1
 800d4b6:	fb0c 2101 	mla	r1, ip, r1, r2
 800d4ba:	e7f0      	b.n	800d49e <_vfiprintf_r+0x1da>
 800d4bc:	ab03      	add	r3, sp, #12
 800d4be:	9300      	str	r3, [sp, #0]
 800d4c0:	462a      	mov	r2, r5
 800d4c2:	4630      	mov	r0, r6
 800d4c4:	4b16      	ldr	r3, [pc, #88]	; (800d520 <_vfiprintf_r+0x25c>)
 800d4c6:	a904      	add	r1, sp, #16
 800d4c8:	f7fb fe3c 	bl	8009144 <_printf_float>
 800d4cc:	4607      	mov	r7, r0
 800d4ce:	1c78      	adds	r0, r7, #1
 800d4d0:	d1d6      	bne.n	800d480 <_vfiprintf_r+0x1bc>
 800d4d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d4d4:	07d9      	lsls	r1, r3, #31
 800d4d6:	d405      	bmi.n	800d4e4 <_vfiprintf_r+0x220>
 800d4d8:	89ab      	ldrh	r3, [r5, #12]
 800d4da:	059a      	lsls	r2, r3, #22
 800d4dc:	d402      	bmi.n	800d4e4 <_vfiprintf_r+0x220>
 800d4de:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d4e0:	f7fb fce6 	bl	8008eb0 <__retarget_lock_release_recursive>
 800d4e4:	89ab      	ldrh	r3, [r5, #12]
 800d4e6:	065b      	lsls	r3, r3, #25
 800d4e8:	f53f af12 	bmi.w	800d310 <_vfiprintf_r+0x4c>
 800d4ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d4ee:	e711      	b.n	800d314 <_vfiprintf_r+0x50>
 800d4f0:	ab03      	add	r3, sp, #12
 800d4f2:	9300      	str	r3, [sp, #0]
 800d4f4:	462a      	mov	r2, r5
 800d4f6:	4630      	mov	r0, r6
 800d4f8:	4b09      	ldr	r3, [pc, #36]	; (800d520 <_vfiprintf_r+0x25c>)
 800d4fa:	a904      	add	r1, sp, #16
 800d4fc:	f7fc f8be 	bl	800967c <_printf_i>
 800d500:	e7e4      	b.n	800d4cc <_vfiprintf_r+0x208>
 800d502:	bf00      	nop
 800d504:	0800e574 	.word	0x0800e574
 800d508:	0800e594 	.word	0x0800e594
 800d50c:	0800e554 	.word	0x0800e554
 800d510:	0800e9ac 	.word	0x0800e9ac
 800d514:	0800e9b2 	.word	0x0800e9b2
 800d518:	0800e9b6 	.word	0x0800e9b6
 800d51c:	08009145 	.word	0x08009145
 800d520:	0800d29f 	.word	0x0800d29f

0800d524 <_putc_r>:
 800d524:	b570      	push	{r4, r5, r6, lr}
 800d526:	460d      	mov	r5, r1
 800d528:	4614      	mov	r4, r2
 800d52a:	4606      	mov	r6, r0
 800d52c:	b118      	cbz	r0, 800d536 <_putc_r+0x12>
 800d52e:	6983      	ldr	r3, [r0, #24]
 800d530:	b90b      	cbnz	r3, 800d536 <_putc_r+0x12>
 800d532:	f7fb fbf9 	bl	8008d28 <__sinit>
 800d536:	4b1c      	ldr	r3, [pc, #112]	; (800d5a8 <_putc_r+0x84>)
 800d538:	429c      	cmp	r4, r3
 800d53a:	d124      	bne.n	800d586 <_putc_r+0x62>
 800d53c:	6874      	ldr	r4, [r6, #4]
 800d53e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d540:	07d8      	lsls	r0, r3, #31
 800d542:	d405      	bmi.n	800d550 <_putc_r+0x2c>
 800d544:	89a3      	ldrh	r3, [r4, #12]
 800d546:	0599      	lsls	r1, r3, #22
 800d548:	d402      	bmi.n	800d550 <_putc_r+0x2c>
 800d54a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d54c:	f7fb fcaf 	bl	8008eae <__retarget_lock_acquire_recursive>
 800d550:	68a3      	ldr	r3, [r4, #8]
 800d552:	3b01      	subs	r3, #1
 800d554:	2b00      	cmp	r3, #0
 800d556:	60a3      	str	r3, [r4, #8]
 800d558:	da05      	bge.n	800d566 <_putc_r+0x42>
 800d55a:	69a2      	ldr	r2, [r4, #24]
 800d55c:	4293      	cmp	r3, r2
 800d55e:	db1c      	blt.n	800d59a <_putc_r+0x76>
 800d560:	b2eb      	uxtb	r3, r5
 800d562:	2b0a      	cmp	r3, #10
 800d564:	d019      	beq.n	800d59a <_putc_r+0x76>
 800d566:	6823      	ldr	r3, [r4, #0]
 800d568:	1c5a      	adds	r2, r3, #1
 800d56a:	6022      	str	r2, [r4, #0]
 800d56c:	701d      	strb	r5, [r3, #0]
 800d56e:	b2ed      	uxtb	r5, r5
 800d570:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d572:	07da      	lsls	r2, r3, #31
 800d574:	d405      	bmi.n	800d582 <_putc_r+0x5e>
 800d576:	89a3      	ldrh	r3, [r4, #12]
 800d578:	059b      	lsls	r3, r3, #22
 800d57a:	d402      	bmi.n	800d582 <_putc_r+0x5e>
 800d57c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d57e:	f7fb fc97 	bl	8008eb0 <__retarget_lock_release_recursive>
 800d582:	4628      	mov	r0, r5
 800d584:	bd70      	pop	{r4, r5, r6, pc}
 800d586:	4b09      	ldr	r3, [pc, #36]	; (800d5ac <_putc_r+0x88>)
 800d588:	429c      	cmp	r4, r3
 800d58a:	d101      	bne.n	800d590 <_putc_r+0x6c>
 800d58c:	68b4      	ldr	r4, [r6, #8]
 800d58e:	e7d6      	b.n	800d53e <_putc_r+0x1a>
 800d590:	4b07      	ldr	r3, [pc, #28]	; (800d5b0 <_putc_r+0x8c>)
 800d592:	429c      	cmp	r4, r3
 800d594:	bf08      	it	eq
 800d596:	68f4      	ldreq	r4, [r6, #12]
 800d598:	e7d1      	b.n	800d53e <_putc_r+0x1a>
 800d59a:	4629      	mov	r1, r5
 800d59c:	4622      	mov	r2, r4
 800d59e:	4630      	mov	r0, r6
 800d5a0:	f7fd fbc6 	bl	800ad30 <__swbuf_r>
 800d5a4:	4605      	mov	r5, r0
 800d5a6:	e7e3      	b.n	800d570 <_putc_r+0x4c>
 800d5a8:	0800e574 	.word	0x0800e574
 800d5ac:	0800e594 	.word	0x0800e594
 800d5b0:	0800e554 	.word	0x0800e554

0800d5b4 <_read_r>:
 800d5b4:	b538      	push	{r3, r4, r5, lr}
 800d5b6:	4604      	mov	r4, r0
 800d5b8:	4608      	mov	r0, r1
 800d5ba:	4611      	mov	r1, r2
 800d5bc:	2200      	movs	r2, #0
 800d5be:	4d05      	ldr	r5, [pc, #20]	; (800d5d4 <_read_r+0x20>)
 800d5c0:	602a      	str	r2, [r5, #0]
 800d5c2:	461a      	mov	r2, r3
 800d5c4:	f7f3 ff73 	bl	80014ae <_read>
 800d5c8:	1c43      	adds	r3, r0, #1
 800d5ca:	d102      	bne.n	800d5d2 <_read_r+0x1e>
 800d5cc:	682b      	ldr	r3, [r5, #0]
 800d5ce:	b103      	cbz	r3, 800d5d2 <_read_r+0x1e>
 800d5d0:	6023      	str	r3, [r4, #0]
 800d5d2:	bd38      	pop	{r3, r4, r5, pc}
 800d5d4:	20002744 	.word	0x20002744

0800d5d8 <nan>:
 800d5d8:	2000      	movs	r0, #0
 800d5da:	4901      	ldr	r1, [pc, #4]	; (800d5e0 <nan+0x8>)
 800d5dc:	4770      	bx	lr
 800d5de:	bf00      	nop
 800d5e0:	7ff80000 	.word	0x7ff80000

0800d5e4 <strncmp>:
 800d5e4:	4603      	mov	r3, r0
 800d5e6:	b510      	push	{r4, lr}
 800d5e8:	b172      	cbz	r2, 800d608 <strncmp+0x24>
 800d5ea:	3901      	subs	r1, #1
 800d5ec:	1884      	adds	r4, r0, r2
 800d5ee:	f813 0b01 	ldrb.w	r0, [r3], #1
 800d5f2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800d5f6:	4290      	cmp	r0, r2
 800d5f8:	d101      	bne.n	800d5fe <strncmp+0x1a>
 800d5fa:	42a3      	cmp	r3, r4
 800d5fc:	d101      	bne.n	800d602 <strncmp+0x1e>
 800d5fe:	1a80      	subs	r0, r0, r2
 800d600:	bd10      	pop	{r4, pc}
 800d602:	2800      	cmp	r0, #0
 800d604:	d1f3      	bne.n	800d5ee <strncmp+0xa>
 800d606:	e7fa      	b.n	800d5fe <strncmp+0x1a>
 800d608:	4610      	mov	r0, r2
 800d60a:	e7f9      	b.n	800d600 <strncmp+0x1c>

0800d60c <__ascii_wctomb>:
 800d60c:	4603      	mov	r3, r0
 800d60e:	4608      	mov	r0, r1
 800d610:	b141      	cbz	r1, 800d624 <__ascii_wctomb+0x18>
 800d612:	2aff      	cmp	r2, #255	; 0xff
 800d614:	d904      	bls.n	800d620 <__ascii_wctomb+0x14>
 800d616:	228a      	movs	r2, #138	; 0x8a
 800d618:	f04f 30ff 	mov.w	r0, #4294967295
 800d61c:	601a      	str	r2, [r3, #0]
 800d61e:	4770      	bx	lr
 800d620:	2001      	movs	r0, #1
 800d622:	700a      	strb	r2, [r1, #0]
 800d624:	4770      	bx	lr
	...

0800d628 <__assert_func>:
 800d628:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d62a:	4614      	mov	r4, r2
 800d62c:	461a      	mov	r2, r3
 800d62e:	4b09      	ldr	r3, [pc, #36]	; (800d654 <__assert_func+0x2c>)
 800d630:	4605      	mov	r5, r0
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	68d8      	ldr	r0, [r3, #12]
 800d636:	b14c      	cbz	r4, 800d64c <__assert_func+0x24>
 800d638:	4b07      	ldr	r3, [pc, #28]	; (800d658 <__assert_func+0x30>)
 800d63a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d63e:	9100      	str	r1, [sp, #0]
 800d640:	462b      	mov	r3, r5
 800d642:	4906      	ldr	r1, [pc, #24]	; (800d65c <__assert_func+0x34>)
 800d644:	f000 f80e 	bl	800d664 <fiprintf>
 800d648:	f000 f889 	bl	800d75e <abort>
 800d64c:	4b04      	ldr	r3, [pc, #16]	; (800d660 <__assert_func+0x38>)
 800d64e:	461c      	mov	r4, r3
 800d650:	e7f3      	b.n	800d63a <__assert_func+0x12>
 800d652:	bf00      	nop
 800d654:	200000b4 	.word	0x200000b4
 800d658:	0800e9bd 	.word	0x0800e9bd
 800d65c:	0800e9ca 	.word	0x0800e9ca
 800d660:	0800e9f8 	.word	0x0800e9f8

0800d664 <fiprintf>:
 800d664:	b40e      	push	{r1, r2, r3}
 800d666:	b503      	push	{r0, r1, lr}
 800d668:	4601      	mov	r1, r0
 800d66a:	ab03      	add	r3, sp, #12
 800d66c:	4805      	ldr	r0, [pc, #20]	; (800d684 <fiprintf+0x20>)
 800d66e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d672:	6800      	ldr	r0, [r0, #0]
 800d674:	9301      	str	r3, [sp, #4]
 800d676:	f7ff fe25 	bl	800d2c4 <_vfiprintf_r>
 800d67a:	b002      	add	sp, #8
 800d67c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d680:	b003      	add	sp, #12
 800d682:	4770      	bx	lr
 800d684:	200000b4 	.word	0x200000b4

0800d688 <_fstat_r>:
 800d688:	b538      	push	{r3, r4, r5, lr}
 800d68a:	2300      	movs	r3, #0
 800d68c:	4d06      	ldr	r5, [pc, #24]	; (800d6a8 <_fstat_r+0x20>)
 800d68e:	4604      	mov	r4, r0
 800d690:	4608      	mov	r0, r1
 800d692:	4611      	mov	r1, r2
 800d694:	602b      	str	r3, [r5, #0]
 800d696:	f7f3 ff4e 	bl	8001536 <_fstat>
 800d69a:	1c43      	adds	r3, r0, #1
 800d69c:	d102      	bne.n	800d6a4 <_fstat_r+0x1c>
 800d69e:	682b      	ldr	r3, [r5, #0]
 800d6a0:	b103      	cbz	r3, 800d6a4 <_fstat_r+0x1c>
 800d6a2:	6023      	str	r3, [r4, #0]
 800d6a4:	bd38      	pop	{r3, r4, r5, pc}
 800d6a6:	bf00      	nop
 800d6a8:	20002744 	.word	0x20002744

0800d6ac <_isatty_r>:
 800d6ac:	b538      	push	{r3, r4, r5, lr}
 800d6ae:	2300      	movs	r3, #0
 800d6b0:	4d05      	ldr	r5, [pc, #20]	; (800d6c8 <_isatty_r+0x1c>)
 800d6b2:	4604      	mov	r4, r0
 800d6b4:	4608      	mov	r0, r1
 800d6b6:	602b      	str	r3, [r5, #0]
 800d6b8:	f7f3 ff4c 	bl	8001554 <_isatty>
 800d6bc:	1c43      	adds	r3, r0, #1
 800d6be:	d102      	bne.n	800d6c6 <_isatty_r+0x1a>
 800d6c0:	682b      	ldr	r3, [r5, #0]
 800d6c2:	b103      	cbz	r3, 800d6c6 <_isatty_r+0x1a>
 800d6c4:	6023      	str	r3, [r4, #0]
 800d6c6:	bd38      	pop	{r3, r4, r5, pc}
 800d6c8:	20002744 	.word	0x20002744

0800d6cc <memmove>:
 800d6cc:	4288      	cmp	r0, r1
 800d6ce:	b510      	push	{r4, lr}
 800d6d0:	eb01 0402 	add.w	r4, r1, r2
 800d6d4:	d902      	bls.n	800d6dc <memmove+0x10>
 800d6d6:	4284      	cmp	r4, r0
 800d6d8:	4623      	mov	r3, r4
 800d6da:	d807      	bhi.n	800d6ec <memmove+0x20>
 800d6dc:	1e43      	subs	r3, r0, #1
 800d6de:	42a1      	cmp	r1, r4
 800d6e0:	d008      	beq.n	800d6f4 <memmove+0x28>
 800d6e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d6e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d6ea:	e7f8      	b.n	800d6de <memmove+0x12>
 800d6ec:	4601      	mov	r1, r0
 800d6ee:	4402      	add	r2, r0
 800d6f0:	428a      	cmp	r2, r1
 800d6f2:	d100      	bne.n	800d6f6 <memmove+0x2a>
 800d6f4:	bd10      	pop	{r4, pc}
 800d6f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d6fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d6fe:	e7f7      	b.n	800d6f0 <memmove+0x24>

0800d700 <_realloc_r>:
 800d700:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d704:	4680      	mov	r8, r0
 800d706:	4614      	mov	r4, r2
 800d708:	460e      	mov	r6, r1
 800d70a:	b921      	cbnz	r1, 800d716 <_realloc_r+0x16>
 800d70c:	4611      	mov	r1, r2
 800d70e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d712:	f7fb bc05 	b.w	8008f20 <_malloc_r>
 800d716:	b92a      	cbnz	r2, 800d724 <_realloc_r+0x24>
 800d718:	f7ff fc08 	bl	800cf2c <_free_r>
 800d71c:	4625      	mov	r5, r4
 800d71e:	4628      	mov	r0, r5
 800d720:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d724:	f000 f822 	bl	800d76c <_malloc_usable_size_r>
 800d728:	4284      	cmp	r4, r0
 800d72a:	4607      	mov	r7, r0
 800d72c:	d802      	bhi.n	800d734 <_realloc_r+0x34>
 800d72e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d732:	d812      	bhi.n	800d75a <_realloc_r+0x5a>
 800d734:	4621      	mov	r1, r4
 800d736:	4640      	mov	r0, r8
 800d738:	f7fb fbf2 	bl	8008f20 <_malloc_r>
 800d73c:	4605      	mov	r5, r0
 800d73e:	2800      	cmp	r0, #0
 800d740:	d0ed      	beq.n	800d71e <_realloc_r+0x1e>
 800d742:	42bc      	cmp	r4, r7
 800d744:	4622      	mov	r2, r4
 800d746:	4631      	mov	r1, r6
 800d748:	bf28      	it	cs
 800d74a:	463a      	movcs	r2, r7
 800d74c:	f7fb fbb1 	bl	8008eb2 <memcpy>
 800d750:	4631      	mov	r1, r6
 800d752:	4640      	mov	r0, r8
 800d754:	f7ff fbea 	bl	800cf2c <_free_r>
 800d758:	e7e1      	b.n	800d71e <_realloc_r+0x1e>
 800d75a:	4635      	mov	r5, r6
 800d75c:	e7df      	b.n	800d71e <_realloc_r+0x1e>

0800d75e <abort>:
 800d75e:	2006      	movs	r0, #6
 800d760:	b508      	push	{r3, lr}
 800d762:	f000 f833 	bl	800d7cc <raise>
 800d766:	2001      	movs	r0, #1
 800d768:	f7f3 fe97 	bl	800149a <_exit>

0800d76c <_malloc_usable_size_r>:
 800d76c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d770:	1f18      	subs	r0, r3, #4
 800d772:	2b00      	cmp	r3, #0
 800d774:	bfbc      	itt	lt
 800d776:	580b      	ldrlt	r3, [r1, r0]
 800d778:	18c0      	addlt	r0, r0, r3
 800d77a:	4770      	bx	lr

0800d77c <_raise_r>:
 800d77c:	291f      	cmp	r1, #31
 800d77e:	b538      	push	{r3, r4, r5, lr}
 800d780:	4604      	mov	r4, r0
 800d782:	460d      	mov	r5, r1
 800d784:	d904      	bls.n	800d790 <_raise_r+0x14>
 800d786:	2316      	movs	r3, #22
 800d788:	6003      	str	r3, [r0, #0]
 800d78a:	f04f 30ff 	mov.w	r0, #4294967295
 800d78e:	bd38      	pop	{r3, r4, r5, pc}
 800d790:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d792:	b112      	cbz	r2, 800d79a <_raise_r+0x1e>
 800d794:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d798:	b94b      	cbnz	r3, 800d7ae <_raise_r+0x32>
 800d79a:	4620      	mov	r0, r4
 800d79c:	f000 f830 	bl	800d800 <_getpid_r>
 800d7a0:	462a      	mov	r2, r5
 800d7a2:	4601      	mov	r1, r0
 800d7a4:	4620      	mov	r0, r4
 800d7a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d7aa:	f000 b817 	b.w	800d7dc <_kill_r>
 800d7ae:	2b01      	cmp	r3, #1
 800d7b0:	d00a      	beq.n	800d7c8 <_raise_r+0x4c>
 800d7b2:	1c59      	adds	r1, r3, #1
 800d7b4:	d103      	bne.n	800d7be <_raise_r+0x42>
 800d7b6:	2316      	movs	r3, #22
 800d7b8:	6003      	str	r3, [r0, #0]
 800d7ba:	2001      	movs	r0, #1
 800d7bc:	e7e7      	b.n	800d78e <_raise_r+0x12>
 800d7be:	2400      	movs	r4, #0
 800d7c0:	4628      	mov	r0, r5
 800d7c2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d7c6:	4798      	blx	r3
 800d7c8:	2000      	movs	r0, #0
 800d7ca:	e7e0      	b.n	800d78e <_raise_r+0x12>

0800d7cc <raise>:
 800d7cc:	4b02      	ldr	r3, [pc, #8]	; (800d7d8 <raise+0xc>)
 800d7ce:	4601      	mov	r1, r0
 800d7d0:	6818      	ldr	r0, [r3, #0]
 800d7d2:	f7ff bfd3 	b.w	800d77c <_raise_r>
 800d7d6:	bf00      	nop
 800d7d8:	200000b4 	.word	0x200000b4

0800d7dc <_kill_r>:
 800d7dc:	b538      	push	{r3, r4, r5, lr}
 800d7de:	2300      	movs	r3, #0
 800d7e0:	4d06      	ldr	r5, [pc, #24]	; (800d7fc <_kill_r+0x20>)
 800d7e2:	4604      	mov	r4, r0
 800d7e4:	4608      	mov	r0, r1
 800d7e6:	4611      	mov	r1, r2
 800d7e8:	602b      	str	r3, [r5, #0]
 800d7ea:	f7f3 fe46 	bl	800147a <_kill>
 800d7ee:	1c43      	adds	r3, r0, #1
 800d7f0:	d102      	bne.n	800d7f8 <_kill_r+0x1c>
 800d7f2:	682b      	ldr	r3, [r5, #0]
 800d7f4:	b103      	cbz	r3, 800d7f8 <_kill_r+0x1c>
 800d7f6:	6023      	str	r3, [r4, #0]
 800d7f8:	bd38      	pop	{r3, r4, r5, pc}
 800d7fa:	bf00      	nop
 800d7fc:	20002744 	.word	0x20002744

0800d800 <_getpid_r>:
 800d800:	f7f3 be34 	b.w	800146c <_getpid>

0800d804 <_init>:
 800d804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d806:	bf00      	nop
 800d808:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d80a:	bc08      	pop	{r3}
 800d80c:	469e      	mov	lr, r3
 800d80e:	4770      	bx	lr

0800d810 <_fini>:
 800d810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d812:	bf00      	nop
 800d814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d816:	bc08      	pop	{r3}
 800d818:	469e      	mov	lr, r3
 800d81a:	4770      	bx	lr
