{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 18:46:49 2011 " "Info: Processing started: Mon Mar 28 18:46:49 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 part4.v(30) " "Warning (10229): Verilog HDL Expression warning at part4.v(30): truncated literal to match 1 bits" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "z Z part4.v(11) " "Info (10281): Verilog HDL Declaration information at part4.v(11): object \"z\" differs only in case from object \"Z\" in the same scope" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Info: Found entity 1: part4" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 char_7seg " "Info: Found entity 2: char_7seg" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 130 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 State " "Info: Found entity 3: State" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 159 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part4.v(35) " "Critical Warning (10846): Verilog HDL Instantiation warning at part4.v(35): instance has no name" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part4.v(119) " "Critical Warning (10846): Verilog HDL Instantiation warning at part4.v(119): instance has no name" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 119 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part4.v(120) " "Critical Warning (10846): Verilog HDL Instantiation warning at part4.v(120): instance has no name" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 120 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part4.v(121) " "Critical Warning (10846): Verilog HDL Instantiation warning at part4.v(121): instance has no name" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 121 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part4.v(122) " "Critical Warning (10846): Verilog HDL Instantiation warning at part4.v(122): instance has no name" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 122 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part4.v(123) " "Critical Warning (10846): Verilog HDL Instantiation warning at part4.v(123): instance has no name" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 123 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part4.v(124) " "Critical Warning (10846): Verilog HDL Instantiation warning at part4.v(124): instance has no name" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 124 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part4.v(125) " "Critical Warning (10846): Verilog HDL Instantiation warning at part4.v(125): instance has no name" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 125 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part4.v(126) " "Critical Warning (10846): Verilog HDL Instantiation warning at part4.v(126): instance has no name" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 126 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Info: Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "part4.v(47) " "Warning (10272): Verilog HDL Case Statement warning at part4.v(47): case item expression covers a value already covered by a previous case item" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 47 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part4.v(43) " "Warning (10270): Verilog HDL Case Statement warning at part4.v(43): incomplete case statement has no default case item" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 43 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "part4.v(53) " "Warning (10272): Verilog HDL Case Statement warning at part4.v(53): case item expression covers a value already covered by a previous case item" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 53 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part4.v(49) " "Warning (10270): Verilog HDL Case Statement warning at part4.v(49): incomplete case statement has no default case item" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 49 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "part4.v(59) " "Warning (10272): Verilog HDL Case Statement warning at part4.v(59): case item expression covers a value already covered by a previous case item" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 59 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part4.v(55) " "Warning (10270): Verilog HDL Case Statement warning at part4.v(55): incomplete case statement has no default case item" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 55 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "part4.v(65) " "Warning (10272): Verilog HDL Case Statement warning at part4.v(65): case item expression covers a value already covered by a previous case item" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 65 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part4.v(61) " "Warning (10270): Verilog HDL Case Statement warning at part4.v(61): incomplete case statement has no default case item" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 61 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "part4.v(71) " "Warning (10272): Verilog HDL Case Statement warning at part4.v(71): case item expression covers a value already covered by a previous case item" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 71 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part4.v(67) " "Warning (10270): Verilog HDL Case Statement warning at part4.v(67): incomplete case statement has no default case item" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 67 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "part4.v(77) " "Warning (10272): Verilog HDL Case Statement warning at part4.v(77): case item expression covers a value already covered by a previous case item" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 77 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part4.v(73) " "Warning (10270): Verilog HDL Case Statement warning at part4.v(73): incomplete case statement has no default case item" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 73 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "part4.v(83) " "Warning (10272): Verilog HDL Case Statement warning at part4.v(83): case item expression covers a value already covered by a previous case item" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 83 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part4.v(79) " "Warning (10270): Verilog HDL Case Statement warning at part4.v(79): incomplete case statement has no default case item" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 79 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "part4.v(89) " "Warning (10272): Verilog HDL Case Statement warning at part4.v(89): case item expression covers a value already covered by a previous case item" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 89 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part4.v(85) " "Warning (10270): Verilog HDL Case Statement warning at part4.v(85): incomplete case statement has no default case item" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 85 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "part4.v(95) " "Warning (10272): Verilog HDL Case Statement warning at part4.v(95): case item expression covers a value already covered by a previous case item" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 95 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part4.v(91) " "Warning (10270): Verilog HDL Case Statement warning at part4.v(91): incomplete case statement has no default case item" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 91 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "part4.v(101) " "Warning (10272): Verilog HDL Case Statement warning at part4.v(101): case item expression covers a value already covered by a previous case item" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 101 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part4.v(97) " "Warning (10270): Verilog HDL Case Statement warning at part4.v(97): incomplete case statement has no default case item" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 97 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_D part4.v(40) " "Warning (10240): Verilog HDL Always Construct warning at part4.v(40): inferring latch(es) for variable \"Y_D\", which holds its previous value in one or more paths through the always construct" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..1\] part4.v(6) " "Warning (10034): Output port \"LEDG\[8..1\]\" at part4.v(6) has no driver" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_D\[0\] part4.v(107) " "Info (10041): Inferred latch for \"Y_D\[0\]\" at part4.v(107)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_D\[1\] part4.v(107) " "Info (10041): Inferred latch for \"Y_D\[1\]\" at part4.v(107)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_D\[2\] part4.v(107) " "Info (10041): Inferred latch for \"Y_D\[2\]\" at part4.v(107)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_D\[3\] part4.v(107) " "Info (10041): Inferred latch for \"Y_D\[3\]\" at part4.v(107)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State State:comb_7 " "Info: Elaborating entity \"State\" for hierarchy \"State:comb_7\"" {  } { { "part4.v" "comb_7" { Text "H:/eeLab2/lab7/part4/part4.v" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg char_7seg:comb_125 " "Info: Elaborating entity \"char_7seg\" for hierarchy \"char_7seg:comb_125\"" {  } { { "part4.v" "comb_125" { Text "H:/eeLab2/lab7/part4/part4.v" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y_D\[0\] " "Warning: Latch Y_D\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y_D\[1\] " "Warning: Latch Y_D\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA State:comb_7\|Q\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal State:comb_7\|Q\[3\]" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y_D\[2\] " "Warning: Latch Y_D\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA State:comb_7\|Q\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal State:comb_7\|Q\[2\]" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y_D\[3\] " "Warning: Latch Y_D\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA State:comb_7\|Q\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal State:comb_7\|Q\[2\]" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Warning (13410): Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Warning (13410): Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Warning (13410): Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Warning (13410): Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Warning (13410): Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Warning (13410): Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Warning (13410): Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Warning (13410): Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Warning (13410): Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Warning (13410): Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Warning (13410): Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Warning (13410): Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Warning (13410): Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Warning (13410): Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Warning (13410): Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Warning (13410): Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Warning (13410): Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Warning (13410): Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Warning (13410): Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Warning (13410): Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Warning (13410): Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Warning (13410): Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Warning (13410): Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Warning (13410): Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Warning (13410): Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Warning (13410): Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Warning (13410): Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Warning (13410): Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Warning (13410): Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Warning (13410): Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Warning (13410): Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Warning (13410): Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Warning (13410): Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Warning (13410): Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Warning (13410): Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Warning (13410): Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Warning (13410): Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Warning (13410): Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Warning (13410): Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Warning (13410): Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Warning (13410): Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Warning (13410): Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/eeLab2/lab7/part4/part4.map.smsg " "Info: Generated suppressed messages file H:/eeLab2/lab7/part4/part4.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Info: Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Info: Implemented 22 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Info: Implemented 83 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Info: Implemented 30 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 28 18:46:51 2011 " "Info: Processing ended: Mon Mar 28 18:46:51 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
