MANIFEST.in
README.md
setup.py
pythondata_cpu_vexriscv_smp/__init__.py
pythondata_cpu_vexriscv_smp.egg-info/PKG-INFO
pythondata_cpu_vexriscv_smp.egg-info/SOURCES.txt
pythondata_cpu_vexriscv_smp.egg-info/dependency_links.txt
pythondata_cpu_vexriscv_smp.egg-info/not-zip-safe
pythondata_cpu_vexriscv_smp.egg-info/top_level.txt
pythondata_cpu_vexriscv_smp/verilog/.gitignore
pythondata_cpu_vexriscv_smp/verilog/.gitmodules
pythondata_cpu_vexriscv_smp/verilog/Makefile
pythondata_cpu_vexriscv_smp/verilog/README.md
pythondata_cpu_vexriscv_smp/verilog/RamXilinx.v
pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw64Is8192Iy2_Dw64Ds8192Dy2_Ldw128.v
pythondata_cpu_vexriscv_smp/verilog/build.sbt
pythondata_cpu_vexriscv_smp/verilog/project/build.properties
pythondata_cpu_vexriscv_smp/verilog/project/plugins.sbt
pythondata_cpu_vexriscv_smp/verilog/src/main/scala/vexriscv/GenCoreDefault.scala