{
  "version": "0.1",
  "top_name": "npu_top",
  "mmio_addr_width": 12,
  "data_width": 32,
  "dma_addr_width": 64,
  "dma_data_width": 256,
  "axi_addr_width": 64,
  "axi_data_width": 256,
  "axi_id_width": 4,
  "sram_instances": [
    {
      "name": "activation_sram",
      "depth": 16384,
      "width": 256,
      "banks": 8,
      "read_latency": 1,
      "byte_en": true,
      "port": "1r1w",
      "pdk": "sky130",
      "tech_node_nm": 130,
      "base_addr": "0x80000000",
      "alignment_bytes": 64
    }
  ],
  "queue_depth": 16,
  "enable_irq": true,
  "enable_dma_ports": true,
  "enable_cq_mem_ports": true,
  "enable_axi_ports": true,
  "enable_axi_lite_wrapper": true,
  "compute": {
    "enabled": true,
    "gemm": {
      "mac_type": "int8",
      "mac_source": "builtin_int8_dot",
      "lanes": 8,
      "accum_width": 32,
      "pipeline": 1
    },
    "vec": {
      "lanes": 8,
      "ops": ["add", "mul", "relu"],
      "activation_source": "builtin",
      "fp16_arith_source": "rtlgen_cpp",
      "rtlgen_cpp": {
        "binary_path": "build/rtlgen",
        "fp16_mac_module_name": "vec_fp16_mac_ieee"
      }
    }
  }
}
