$date
	Mon Mar  1 18:17:09 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module MIPS_pipelined_tb $end
$var wire 32 ! write_data_out [31:0] $end
$var wire 1 " stall_out $end
$var wire 32 # read_data_2_out [31:0] $end
$var wire 32 $ read_data_1_out [31:0] $end
$var wire 1 % Zero_out $end
$var wire 1 & RegWrite_out $end
$var wire 10 ' PC [9:0] $end
$var wire 1 ( MemWrite_out $end
$var wire 32 ) Instruction_out [31:0] $end
$var wire 1 * Branch_out $end
$var wire 32 + ALU_result_out [31:0] $end
$var reg 1 , aclk $end
$var reg 7 - cycle_cnt [6:0] $end
$var reg 1 . reset $end
$var integer 32 / i [31:0] $end
$scope module my_MIPS_processor $end
$var wire 32 0 ALU_result_out [31:0] $end
$var wire 1 * Branch_out $end
$var wire 32 1 Instruction_out [31:0] $end
$var wire 1 ( MemWrite_out $end
$var wire 1 & RegWrite_out $end
$var wire 1 % Zero_out $end
$var wire 1 , clock $end
$var wire 32 2 read_data_1_out [31:0] $end
$var wire 32 3 read_data_2_out [31:0] $end
$var wire 1 . reset $end
$var wire 1 " stall_out $end
$var wire 32 4 write_data_out [31:0] $end
$var wire 32 5 write_data_WB [31:0] $end
$var wire 1 6 stall $end
$var wire 32 7 sign_extend [31:0] $end
$var wire 1 8 sig_RegWrite_WB $end
$var wire 1 9 sig_RegWrite_MEM $end
$var wire 1 : sig_RegWrite_EX $end
$var wire 32 ; read_data_2 [31:0] $end
$var wire 32 < read_data_1 [31:0] $end
$var wire 32 = read_data [31:0] $end
$var wire 6 > opcode_ex [5:0] $end
$var wire 2 ? op_FB [1:0] $end
$var wire 2 @ op_FA [1:0] $end
$var wire 32 A memory_write_data [31:0] $end
$var wire 6 B function_opcode [5:0] $end
$var wire 5 C dest_reg_R_type [4:0] $end
$var wire 5 D dest_reg_I_type [4:0] $end
$var wire 5 E dest_WB [4:0] $end
$var wire 5 F dest_MEM [4:0] $end
$var wire 5 G dest_EX [4:0] $end
$var wire 5 H dest [4:0] $end
$var wire 5 I dec_rt [4:0] $end
$var wire 5 J dec_rs [4:0] $end
$var wire 1 K branch_EX $end
$var wire 1 L Zero $end
$var wire 1 M Sw $end
$var wire 1 N RegWrite $end
$var wire 1 O RegDst $end
$var wire 1 P R_format $end
$var wire 10 Q PC_plus_4_ID [9:0] $end
$var wire 10 R PC_plus_4 [9:0] $end
$var wire 10 S PC [9:0] $end
$var wire 1 T MemtoReg_MEM $end
$var wire 1 U MemtoReg_EX $end
$var wire 1 V MemtoReg $end
$var wire 1 W MemWrite_EX $end
$var wire 1 X MemWrite $end
$var wire 1 Y MemRead_EX $end
$var wire 1 Z MemRead $end
$var wire 1 [ Lw $end
$var wire 32 \ Instruction [31:0] $end
$var wire 1 ] I_format $end
$var wire 1 ^ Branch $end
$var wire 1 _ Beq $end
$var wire 8 ` Add_result [7:0] $end
$var wire 2 a ALUop [1:0] $end
$var wire 32 b ALU_result_MEM [31:0] $end
$var wire 32 c ALU_result [31:0] $end
$var wire 1 d ALUSrc $end
$scope module FWD_CONT $end
$var wire 5 e ip_MEM_WB_dest [4:0] $end
$var wire 1 9 ip_MEM_WB_RegWrite $end
$var wire 5 f ip_EX_MEM_dest [4:0] $end
$var wire 1 : ip_EX_MEM_RegWrite $end
$var wire 5 g ip_DEC_DEST_RT [4:0] $end
$var wire 5 h ip_DEC_DEST_RS [4:0] $end
$var reg 2 i op_FA [1:0] $end
$var reg 2 j op_FB [1:0] $end
$upscope $end
$scope module my_CONTROL $end
$var wire 1 , clock $end
$var wire 1 d op_ALU_src $end
$var wire 1 _ op_Beq $end
$var wire 1 ] op_I_format $end
$var wire 1 [ op_Lw $end
$var wire 1 V op_MemtoReg $end
$var wire 1 P op_R_format $end
$var wire 1 M op_Sw $end
$var wire 1 Z op_read_en $end
$var wire 1 . reset $end
$var wire 1 k sig_ALU_src $end
$var wire 1 l sig_MemtoReg $end
$var wire 1 m sig_RegDst $end
$var wire 1 n sig_RegWrite $end
$var wire 1 o sig_branch $end
$var wire 1 p sig_read_en $end
$var wire 1 q sig_write_en $end
$var wire 6 r sig_opcode [5:0] $end
$var wire 2 s sig_ALU_op [1:0] $end
$var wire 1 X op_write_en $end
$var wire 1 ^ op_branch $end
$var wire 1 N op_RegWrite $end
$var wire 1 O op_RegDst $end
$var wire 2 t op_ALU_op [1:0] $end
$var wire 32 u ip_instruction [31:0] $end
$var wire 1 v Sw $end
$var wire 1 w R_format $end
$var wire 1 x NOP $end
$var wire 1 y Lw $end
$var wire 1 z I_format $end
$var wire 1 { Beq $end
$var reg 2 | reg_ALU_op [1:0] $end
$var reg 1 } reg_ALU_src $end
$var reg 1 ~ reg_MemtoReg $end
$var reg 1 O reg_RegDst $end
$var reg 1 N reg_RegWrite $end
$var reg 1 ^ reg_branch $end
$var reg 1 !" reg_read_en $end
$var reg 1 X reg_write_en $end
$upscope $end
$scope module my_DMEMORY $end
$var wire 1 , clock $end
$var wire 1 . reset $end
$var wire 32 "" sig_data [31:0] $end
$var wire 5 #" op_dest_reg [4:0] $end
$var wire 32 $" op_data [31:0] $end
$var wire 1 9 op_RegWrite $end
$var wire 1 T op_MemtoReg $end
$var wire 32 %" op_ALU_output [31:0] $end
$var wire 1 W ip_write_en $end
$var wire 1 Y ip_read_en $end
$var wire 5 &" ip_dest_reg [4:0] $end
$var wire 32 '" ip_data [31:0] $end
$var wire 1 : ip_RegWrite $end
$var wire 1 U ip_MemtoReg $end
$var wire 32 (" ip_ALU_output [31:0] $end
$var wire 8 )" data_RAM_addr [7:0] $end
$var reg 32 *" reg_ALU_output [31:0] $end
$var reg 1 T reg_MemtoReg $end
$var reg 1 9 reg_RegWrite $end
$var reg 32 +" reg_data [31:0] $end
$var reg 5 ," reg_dest_reg [4:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 -" i [31:0] $end
$upscope $end
$upscope $end
$scope module my_EXECUTE $end
$var wire 32 ." ALU_result_MEM [31:0] $end
$var wire 2 /" FA [1:0] $end
$var wire 2 0" FB [1:0] $end
$var wire 1 T MemtoReg_MEM $end
$var wire 1 , clock $end
$var wire 2 1" ip_ALU_op [1:0] $end
$var wire 1 d ip_ALU_src $end
$var wire 1 V ip_MemtoReg $end
$var wire 1 O ip_RegDst $end
$var wire 1 N ip_RegWrite $end
$var wire 1 ^ ip_branch $end
$var wire 6 2" ip_opcode [5:0] $end
$var wire 1 Z ip_read_en $end
$var wire 1 X ip_write_en $end
$var wire 8 3" op_Add_result [7:0] $end
$var wire 1 U op_MemtoReg $end
$var wire 1 K op_branch $end
$var wire 32 4" op_memory_write_data [31:0] $end
$var wire 1 W op_write_en $end
$var wire 32 5" read_data_wb [31:0] $end
$var wire 1 . reset $end
$var wire 1 6" sig_zero $end
$var wire 5 7" sig_dest_reg [4:0] $end
$var wire 8 8" sig_Add_result [7:0] $end
$var wire 1 L op_zero $end
$var wire 1 Y op_read_en $end
$var wire 5 9" op_dest_reg [4:0] $end
$var wire 1 : op_RegWrite $end
$var wire 32 :" op_ALU_result [31:0] $end
$var wire 32 ;" ip_read_data_2 [31:0] $end
$var wire 32 <" ip_read_data_1 [31:0] $end
$var wire 32 =" ip_immediate [31:0] $end
$var wire 6 >" ip_function_opcode [5:0] $end
$var wire 5 ?" ip_dest_reg_R_type [4:0] $end
$var wire 5 @" ip_dest_reg_I_type [4:0] $end
$var wire 10 A" ip_PC_plus_4 [9:0] $end
$var wire 3 B" ALU_ctl [2:0] $end
$var reg 32 C" A_input [31:0] $end
$var reg 32 D" B_input [31:0] $end
$var reg 32 E" reg_ALU_result [31:0] $end
$var reg 8 F" reg_Add_result [7:0] $end
$var reg 1 G" reg_MemtoReg $end
$var reg 1 : reg_RegWrite $end
$var reg 1 H" reg_branch $end
$var reg 5 I" reg_dest_reg [4:0] $end
$var reg 32 J" reg_memory_write_data [31:0] $end
$var reg 1 Y reg_read_en $end
$var reg 1 K" reg_write_en $end
$var reg 1 L reg_zero $end
$var reg 32 L" sig_ALU_result [31:0] $end
$upscope $end
$scope module my_IDECODE $end
$var wire 1 , clock $end
$var wire 1 M" ip_branch $end
$var wire 1 N" ip_zero $end
$var wire 5 O" op_dec_rs [4:0] $end
$var wire 5 P" op_dec_rt [4:0] $end
$var wire 1 . reset $end
$var wire 6 Q" sig_function_opcode [5:0] $end
$var wire 5 R" sig_dest_reg_R_type [4:0] $end
$var wire 5 S" sig_dest_reg_I_type [4:0] $end
$var wire 5 T" read_register_2_address [4:0] $end
$var wire 5 U" read_register_1_address [4:0] $end
$var wire 32 V" op_read_data_2 [31:0] $end
$var wire 32 W" op_read_data_1 [31:0] $end
$var wire 6 X" op_opcode [5:0] $end
$var wire 32 Y" op_immediate [31:0] $end
$var wire 6 Z" op_function_opcode [5:0] $end
$var wire 5 [" op_dest_reg_R_type [4:0] $end
$var wire 5 \" op_dest_reg_I_type [4:0] $end
$var wire 10 ]" op_PC_plus_4 [9:0] $end
$var wire 5 ^" ip_write_reg_addr [4:0] $end
$var wire 32 _" ip_write_data [31:0] $end
$var wire 1 6 ip_stall $end
$var wire 32 `" ip_instruction [31:0] $end
$var wire 1 8 ip_RegWrite $end
$var wire 10 a" ip_PC_plus_4 [9:0] $end
$var wire 32 b" Instruction_immediate_value [31:0] $end
$var reg 10 c" reg_PC_plus_4 [9:0] $end
$var reg 5 d" reg_dec_rs [4:0] $end
$var reg 5 e" reg_dec_rt [4:0] $end
$var reg 5 f" reg_dest_reg_I_type [4:0] $end
$var reg 5 g" reg_dest_reg_R_type [4:0] $end
$var reg 6 h" reg_function_opcode [5:0] $end
$var reg 32 i" reg_immediate [31:0] $end
$var reg 6 j" reg_opcode [5:0] $end
$var reg 32 k" reg_read_data_1 [31:0] $end
$var reg 32 l" reg_read_data_2 [31:0] $end
$scope begin $ivl_for_loop1 $end
$var integer 32 m" i [31:0] $end
$upscope $end
$upscope $end
$scope module my_IFETCH $end
$var wire 1 , clock $end
$var wire 8 n" ip_add_result [7:0] $end
$var wire 1 K ip_branch $end
$var wire 1 L ip_zero $end
$var wire 10 o" op_PC [9:0] $end
$var wire 1 . reset $end
$var wire 32 p" op_instruction [31:0] $end
$var wire 10 q" op_PC_plus_4 [9:0] $end
$var wire 1 6 ip_stall $end
$var wire 6 r" instr_mem_addr [5:0] $end
$var reg 10 s" Next_PC [9:0] $end
$var reg 10 t" PC [9:0] $end
$var reg 10 u" reg_PC [9:0] $end
$var reg 32 v" reg_instruction [31:0] $end
$var reg 32 w" sig_instruction [31:0] $end
$scope begin $ivl_for_loop2 $end
$var integer 32 x" i [31:0] $end
$upscope $end
$upscope $end
$scope module my_STALL_CONT $end
$var wire 1 y" RS_EX_hazard $end
$var wire 1 z" RS_MEM_hazard $end
$var wire 1 {" RS_WB_hazard $end
$var wire 1 |" RS_hazard $end
$var wire 1 }" RT_EX_hazard $end
$var wire 1 ~" RT_MEM_hazard $end
$var wire 1 !# RT_WB_hazard $end
$var wire 1 "# RT_hazard $end
$var wire 1 _ ip_Beq $end
$var wire 1 ] ip_I_format $end
$var wire 1 [ ip_Lw $end
$var wire 1 P ip_R_format $end
$var wire 1 N ip_RegWrite_EX $end
$var wire 1 : ip_RegWrite_MEM $end
$var wire 1 9 ip_RegWrite_WB $end
$var wire 1 M ip_Sw $end
$var wire 5 ## ip_dest_EX [4:0] $end
$var wire 5 $# ip_dest_MEM [4:0] $end
$var wire 5 %# ip_dest_WB [4:0] $end
$var wire 6 &# ip_ex_opcode [5:0] $end
$var wire 32 '# ip_instruction [31:0] $end
$var wire 1 6 op_stall $end
$var wire 1 (# use_RS $end
$var wire 1 )# use_RT $end
$var wire 6 *# sig_opcode [5:0] $end
$var wire 5 +# sig_RT [4:0] $end
$var wire 5 ,# sig_RS [4:0] $end
$upscope $end
$scope module my_WRITE_BACK $end
$var wire 1 , clock $end
$var wire 32 -# ip_ALU_result [31:0] $end
$var wire 1 T ip_MemtoReg $end
$var wire 1 9 ip_RegWrite $end
$var wire 5 .# ip_dest_reg [4:0] $end
$var wire 32 /# ip_memory_data [31:0] $end
$var wire 1 8 op_RegWrite $end
$var wire 5 0# op_dest_reg [4:0] $end
$var wire 1 . reset $end
$var wire 32 1# op_write_data [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 2# \register_array[0] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 3# \register_array[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 4# \register_array[2] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 5# \register_array[3] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 6# \register_array[4] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 7# \register_array[5] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 8# \register_array[6] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 9# \register_array[7] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 :# \register_array[8] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 ;# \register_array[9] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 <# \register_array[10] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 =# \register_array[11] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 ># \register_array[12] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 ?# \register_array[13] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 @# \register_array[14] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 A# \register_array[15] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 B# \register_array[16] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 C# \register_array[17] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 D# \register_array[18] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 E# \register_array[19] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 F# \register_array[20] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 G# \register_array[21] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 H# \register_array[22] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 I# \register_array[23] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 J# \register_array[24] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 K# \register_array[25] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 L# \register_array[26] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 M# \register_array[27] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 N# \register_array[28] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 O# \register_array[29] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 P# \register_array[30] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IDECODE $end
$var reg 32 Q# \register_array[31] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 R# \instr_RAM[0] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 S# \instr_RAM[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 T# \instr_RAM[2] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 U# \instr_RAM[3] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 V# \instr_RAM[4] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 W# \instr_RAM[5] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 X# \instr_RAM[6] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 Y# \instr_RAM[7] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 Z# \instr_RAM[8] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 [# \instr_RAM[9] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 \# \instr_RAM[10] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 ]# \instr_RAM[11] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 ^# \instr_RAM[12] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 _# \instr_RAM[13] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 `# \instr_RAM[14] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 a# \instr_RAM[15] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 b# \instr_RAM[16] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 c# \instr_RAM[17] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 d# \instr_RAM[18] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 e# \instr_RAM[19] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 f# \instr_RAM[20] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 g# \instr_RAM[21] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 h# \instr_RAM[22] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 i# \instr_RAM[23] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 j# \instr_RAM[24] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 k# \instr_RAM[25] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 l# \instr_RAM[26] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 m# \instr_RAM[27] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 n# \instr_RAM[28] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 o# \instr_RAM[29] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 p# \instr_RAM[30] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_IFETCH $end
$var reg 32 q# \instr_RAM[31] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 r# \data_RAM[0] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 s# \data_RAM[1] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 t# \data_RAM[2] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 u# \data_RAM[3] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 v# \data_RAM[4] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 w# \data_RAM[5] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 x# \data_RAM[6] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 y# \data_RAM[7] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 z# \data_RAM[8] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 {# \data_RAM[9] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 |# \data_RAM[10] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 }# \data_RAM[11] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 ~# \data_RAM[12] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 !$ \data_RAM[13] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 "$ \data_RAM[14] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 #$ \data_RAM[15] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 $$ \data_RAM[16] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 %$ \data_RAM[17] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 &$ \data_RAM[18] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 '$ \data_RAM[19] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 ($ \data_RAM[20] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 )$ \data_RAM[21] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 *$ \data_RAM[22] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 +$ \data_RAM[23] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 ,$ \data_RAM[24] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 -$ \data_RAM[25] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 .$ \data_RAM[26] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 /$ \data_RAM[27] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 0$ \data_RAM[28] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 1$ \data_RAM[29] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 2$ \data_RAM[30] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module MIPS_pipelined_tb $end
$scope module my_MIPS_processor $end
$scope module my_DMEMORY $end
$var reg 8 3$ \data_RAM[31] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 3$
b0 2$
b0 1$
b0 0$
b0 /$
b0 .$
b0 -$
b0 ,$
b0 +$
b0 *$
b0 )$
b0 ($
b0 '$
b0 &$
b0 %$
b0 $$
b0 #$
b0 "$
b0 !$
b0 ~#
b0 }#
b0 |#
b0 {#
b0 z#
b10101010 y#
b10101010 x#
b10101010 w#
b10101010 v#
b1010101 u#
b1010101 t#
b1010101 s#
b1010101 r#
b0 q#
b0 p#
b0 o#
b0 n#
b0 m#
b0 l#
b0 k#
b0 j#
b0 i#
b0 h#
b0 g#
b0 f#
b0 e#
b0 d#
b0 c#
b0 b#
b0 a#
b0 `#
b0 _#
b0 ^#
b0 ]#
b100001010010100000100000 \#
b10001100000001000000000000000000 [#
b1000010000100000100000 Z#
b10000000000000000000000000001 Y#
b1000010000100000100000 X#
b10000110000100000100000 W#
b10001100000000110000000000000100 V#
b10001100000000100000000000000000 U#
b0 T#
b0 S#
b0 R#
bx Q#
bx P#
bx O#
bx N#
bx M#
bx L#
bx K#
bx J#
bx I#
bx H#
bx G#
bx F#
bx E#
bx D#
bx C#
bx B#
bx A#
bx @#
bx ?#
bx >#
bx =#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
bx 7#
bx 6#
bx 5#
bx 4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
bx .#
bx -#
bx ,#
bx +#
bx *#
x)#
x(#
bx '#
bx &#
bx %#
bx $#
bx ##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
b1000000 x"
bx w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
b0 m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
zN"
zM"
bx L"
xK"
bx J"
bx I"
xH"
xG"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
x6"
bx 5"
bx 4"
bx 3"
bz 2"
bx 1"
bx 0"
bx /"
bx ."
b100000000 -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
x!"
x~
x}
bx |
x{
xz
xy
xx
xw
xv
bx u
bx t
bx s
bx r
xq
xp
xo
xn
xm
xl
xk
bx j
bx i
bx h
bx g
bx f
bx e
xd
bx c
bx b
bx a
bx `
x_
x^
x]
bx \
x[
xZ
xY
xX
xW
xV
xU
xT
bx S
bx R
bx Q
xP
xO
xN
xM
xL
xK
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
x:
x9
x8
bx 7
x6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
b100000 /
1.
b0 -
1,
bx +
x*
bx )
x(
bx '
x&
x%
bx $
bx #
x"
bx !
$end
#1000
0,
#2000
b1 r"
b100 s"
1(#
1)#
0]
0z
0k
1P
1w
0[
0p
0l
0y
0M
0q
0v
0_
b10 s
0o
0{
b0 8"
bx10 B"
16"
b0 L"
0n
0m
b0 R"
b0 D"
b0 C"
b0 *#
b0 ,#
b0 +#
b0 Q"
b0 b"
b0 S"
b0 T"
b0 U"
b0 r
0"
06
b0 7"
b0 H
b0 ##
b0 ""
0z"
0~"
b0 ?
b0 j
b0 0"
b0 @
b0 i
b0 /"
b0 )"
b11111 Q#
b11110 P#
b11101 O#
b11100 N#
b11011 M#
b11010 L#
b11001 K#
b11000 J#
b10111 I#
b10110 H#
b10101 G#
b10100 F#
b10011 E#
b10010 D#
b10001 C#
b10000 B#
b1111 A#
b1110 @#
b1101 ?#
b1100 >#
b1011 =#
b1010 <#
b1001 ;#
b1000 :#
b111 9#
b110 8#
b101 7#
b100 6#
b11 5#
b10 4#
b1 3#
b0 2#
b0 t"
b100 R
b100 a"
b100 q"
b0 '
b0 S
b0 o"
b0 u"
1x
b0 )
b0 1
b0 \
b0 u
b0 `"
b0 p"
b0 v"
b0 '#
b0 >
b0 X"
b0 j"
b0 &#
b0 J
b0 h
b0 O"
b0 d"
b0 I
b0 g
b0 P"
b0 e"
b0 Q
b0 A"
b0 ]"
b0 c"
b0 D
b0 @"
b0 \"
b0 f"
b0 C
b0 ?"
b0 ["
b0 g"
b0 7
b0 ="
b0 Y"
b0 i"
b0 #
b0 3
b0 ;
b0 ;"
b0 V"
b0 l"
b0 $
b0 2
b0 <
b0 <"
b0 W"
b0 k"
b0 B
b0 >"
b0 Z"
b0 h"
0K
0H"
0W
0K"
0Y
0:
0U
0G"
0%
0L
b0 G
b0 f
b0 &"
b0 9"
b0 I"
b0 $#
b0 A
b0 '"
b0 4"
b0 J"
b0 `
b0 3"
b0 n"
b0 F"
b0 +
b0 0
b0 c
b0 ("
b0 :"
b0 E"
b100000 m"
1,
#3000
0,
#4000
0|"
0"#
b10 B"
0{"
0!#
b0 !
b0 4
b0 5
b0 _"
b0 1#
0y"
0}"
b11111 Q#
b11110 P#
b11101 O#
b11100 N#
b11011 M#
b11010 L#
b11001 K#
b11000 J#
b10111 I#
b10110 H#
b10101 G#
b10100 F#
b10011 E#
b10010 D#
b10001 C#
b10000 B#
b1111 A#
b1110 @#
b1101 ?#
b1100 >#
b1011 =#
b1010 <#
b1001 ;#
b1000 :#
b111 9#
b110 8#
b101 7#
b100 6#
b11 5#
b10 4#
b1 3#
b0 2#
08
09
0T
b0 E
b0 ^"
b0 0#
b0 F
b0 e
b0 #"
b0 ,"
b0 %#
b0 .#
b0 b
b0 %"
b0 *"
b0 ."
b0 -#
b0 =
b0 $"
b0 +"
b0 5"
b0 /#
b0 w"
b10 a
b10 t
b10 |
b10 1"
0d
0}
0*
0^
0(
0X
0Z
0!"
0&
0N
0V
0~
0O
b100000 m"
1,
#5000
0,
0.
#6000
b10 r"
b1000 s"
b100 8"
b100 t"
b100 Q
b100 A"
b100 ]"
b100 c"
1%
1L
b1 -
1,
#7000
0,
#8000
b11 r"
b1100 s"
b10 -
b100 `
b100 3"
b100 n"
b100 F"
b1000 R
b1000 a"
b1000 q"
b100 '
b100 S
b100 o"
b100 u"
b1000 t"
1,
#9000
0,
#10000
b100 r"
b10000 s"
b1000 8"
b10001100000000100000000000000000 w"
b1100 t"
b1100 R
b1100 a"
b1100 q"
b1000 '
b1000 S
b1000 o"
b1000 u"
b1000 Q
b1000 A"
b1000 ]"
b1000 c"
b11 -
1,
#11000
0,
#12000
b101 r"
b10100 s"
0)#
1k
0P
b0 s
0w
1[
1p
1l
1y
1n
0m
b1100 8"
b100011 *#
b10 +#
b10 S"
b10 T"
b100011 r
b100 -
b1000 `
b1000 3"
b1000 n"
b1000 F"
b1100 Q
b1100 A"
b1100 ]"
b1100 c"
b10000 R
b10000 a"
b10000 q"
b1100 '
b1100 S
b1100 o"
b1100 u"
0x
b10001100000000100000000000000000 )
b10001100000000100000000000000000 1
b10001100000000100000000000000000 \
b10001100000000100000000000000000 u
b10001100000000100000000000000000 `"
b10001100000000100000000000000000 p"
b10001100000000100000000000000000 v"
b10001100000000100000000000000000 '#
b10000 t"
b10001100000000110000000000000100 w"
1,
#13000
0,
#14000
b110 r"
b11000 s"
0"
06
0|"
0y"
b11 +#
b100 Q"
b100 b"
b11 S"
b11 T"
b10 7"
b10 H
b10 ##
b10000 8"
b0 a
b0 t
b0 |
b0 1"
1d
1}
1Z
1!"
1&
1N
1V
1~
b10000110000100000100000 w"
b10100 t"
b10100 R
b10100 a"
b10100 q"
b10000 '
b10000 S
b10000 o"
b10000 u"
b10001100000000110000000000000100 )
b10001100000000110000000000000100 1
b10001100000000110000000000000100 \
b10001100000000110000000000000100 u
b10001100000000110000000000000100 `"
b10001100000000110000000000000100 p"
b10001100000000110000000000000100 v"
b10001100000000110000000000000100 '#
b100011 >
b100011 X"
b100011 j"
b100011 &#
b10 I
b10 g
b10 P"
b10 e"
b10 D
b10 @"
b10 \"
b10 f"
b10 #
b10 3
b10 ;
b10 ;"
b10 V"
b10 l"
b10000 Q
b10000 A"
b10000 ]"
b10000 c"
b1100 `
b1100 3"
b1100 n"
b1100 F"
b101 -
1,
#15000
0,
#16000
b11000 s"
1"#
1}"
1(#
1"
16
1)#
1m
0k
1|"
1P
b10 s
1w
0[
0p
0l
0y
06"
b100 L"
b0 R"
b1010101010101010101010101010101 ""
1z"
b11 7"
b11 H
b11 ##
b100 D"
b100100 8"
b0 *#
b10 ,#
b100000 Q"
b100000100000 b"
b10 U"
b0 r
b110 -
1Y
1:
1U
1G"
b10 G
b10 f
b10 &"
b10 9"
b10 I"
b10 $#
b10 A
b10 '"
b10 4"
b10 J"
b10000 `
b10000 3"
b10000 n"
b10000 F"
b11 I
b11 g
b11 P"
b11 e"
b11 D
b11 @"
b11 \"
b11 f"
b100 7
b100 ="
b100 Y"
b100 i"
b11 #
b11 3
b11 ;
b11 ;"
b11 V"
b11 l"
b10100 Q
b10100 A"
b10100 ]"
b10100 c"
b100 B
b100 >"
b100 Z"
b100 h"
b11000 R
b11000 a"
b11000 q"
b10100 '
b10100 S
b10100 o"
b10100 u"
b10000110000100000100000 )
b10000110000100000100000 1
b10000110000100000100000 \
b10000110000100000100000 u
b10000110000100000100000 `"
b10000110000100000100000 p"
b10000110000100000100000 v"
b10000110000100000100000 '#
b11000 t"
b1000010000100000100000 w"
1,
#17000
0,
#18000
b111 r"
b11100 s"
0}"
b1 R"
0z"
1~"
b10101010101010101010101010101010 ""
b1010101010101010101010101011001 L"
b0 7"
b0 H
b0 ##
0"
06
b10011000 8"
b100 )"
1{"
b1010101010101010101010101010101 !
b1010101010101010101010101010101 4
b1010101010101010101010101010101 5
b1010101010101010101010101010101 _"
b1010101010101010101010101010101 1#
b10 ?
b10 j
b10 0"
b1 @
b1 i
b1 /"
b100 D"
b1010101010101010101010101010101 C"
b10 a
b10 t
b10 |
b10 1"
0d
0}
0Z
0!"
0V
0~
1O
b0 >
b0 X"
b0 j"
b0 &#
b10 J
b10 h
b10 O"
b10 d"
b100000100000 7
b100000100000 ="
b100000100000 Y"
b100000100000 i"
b10 $
b10 2
b10 <
b10 <"
b10 W"
b10 k"
b11000 Q
b11000 A"
b11000 ]"
b11000 c"
b100000 B
b100000 >"
b100000 Z"
b100000 h"
0%
0L
b11 G
b11 f
b11 &"
b11 9"
b11 I"
b11 $#
b11 A
b11 '"
b11 4"
b11 J"
b100100 `
b100100 3"
b100100 n"
b100100 F"
b100 +
b100 0
b100 c
b100 ("
b100 :"
b100 E"
18
19
1T
b10 E
b10 ^"
b10 0#
b10 F
b10 e
b10 #"
b10 ,"
b10 %#
b10 .#
b1010101010101010101010101010101 =
b1010101010101010101010101010101 $"
b1010101010101010101010101010101 +"
b1010101010101010101010101010101 5"
b1010101010101010101010101010101 /#
b111 -
1,
#19000
0,
#20000
b1000 r"
b100000 s"
1|"
1y"
1}"
0{"
0~"
b11111111111111111111111111111111 L"
b10101010101010101010101010101010 !
b10101010101010101010101010101010 4
b10101010101010101010101010101010 5
b10101010101010101010101010101010 _"
b10101010101010101010101010101010 1#
b0 ""
b1 ?
b1 j
b1 0"
b0 @
b0 i
b0 /"
b1011001 )"
b1 7"
b1 H
b1 ##
b10101010101010101010101010101010 D"
b1010101010101010101010101010101 C"
b1 ,#
b1 +#
b1 S"
b1 T"
b1 U"
b1010101010101010101010101010101 4#
b1000 -
b11 E
b11 ^"
b11 0#
b11 F
b11 e
b11 #"
b11 ,"
b11 %#
b11 .#
b100 b
b100 %"
b100 *"
b100 ."
b100 -#
b10101010101010101010101010101010 =
b10101010101010101010101010101010 $"
b10101010101010101010101010101010 +"
b10101010101010101010101010101010 5"
b10101010101010101010101010101010 /#
0Y
0U
0G"
b0 G
b0 f
b0 &"
b0 9"
b0 I"
b0 $#
b10011000 `
b10011000 3"
b10011000 n"
b10011000 F"
b1010101010101010101010101011001 +
b1010101010101010101010101011001 0
b1010101010101010101010101011001 c
b1010101010101010101010101011001 ("
b1010101010101010101010101011001 :"
b1010101010101010101010101011001 E"
b1 C
b1 ?"
b1 ["
b1 g"
b1010101010101010101010101010101 $
b1010101010101010101010101010101 2
b1010101010101010101010101010101 <
b1010101010101010101010101010101 <"
b1010101010101010101010101010101 W"
b1010101010101010101010101010101 k"
b11100 R
b11100 a"
b11100 q"
b11000 '
b11000 S
b11000 o"
b11000 u"
b1000010000100000100000 )
b1000010000100000100000 1
b1000010000100000100000 \
b1000010000100000100000 u
b1000010000100000100000 `"
b1000010000100000100000 p"
b1000010000100000100000 v"
b1000010000100000100000 '#
b11100 t"
b10000000000000000000000000001 w"
1,
#21000
0,
#22000
b1001 r"
b100100 s"
0n
0m
0y"
1{"
0}"
1!#
0P
0w
1_
b1 s
1o
1{
b0 R"
0z"
0~"
b11111111111111111111111111111110 L"
b100 *#
b0 ,#
b0 +#
b1 Q"
b1 b"
b0 S"
b0 T"
b0 U"
b100 r
b10011100 8"
b11111111 )"
b10 ?
b10 j
b10 0"
b10 @
b10 i
b10 /"
b1010101010101010101010101011001 !
b1010101010101010101010101011001 4
b1010101010101010101010101011001 5
b1010101010101010101010101011001 _"
b1010101010101010101010101011001 1#
b11111111111111111111111111111111 D"
b11111111111111111111111111111111 C"
b1000010000100000100000 w"
b100000 t"
b100000 R
b100000 a"
b100000 q"
b11100 '
b11100 S
b11100 o"
b11100 u"
b10000000000000000000000000001 )
b10000000000000000000000000001 1
b10000000000000000000000000001 \
b10000000000000000000000000001 u
b10000000000000000000000000001 `"
b10000000000000000000000000001 p"
b10000000000000000000000000001 v"
b10000000000000000000000000001 '#
b1 I
b1 g
b1 P"
b1 e"
b1 J
b1 h
b1 O"
b1 d"
b1 D
b1 @"
b1 \"
b1 f"
b1 #
b1 3
b1 ;
b1 ;"
b1 V"
b1 l"
b1 $
b1 2
b1 <
b1 <"
b1 W"
b1 k"
b11100 Q
b11100 A"
b11100 ]"
b11100 c"
b1 G
b1 f
b1 &"
b1 9"
b1 I"
b1 $#
b11111111111111111111111111111111 +
b11111111111111111111111111111111 0
b11111111111111111111111111111111 c
b11111111111111111111111111111111 ("
b11111111111111111111111111111111 :"
b11111111111111111111111111111111 E"
0T
b0 E
b0 ^"
b0 0#
b0 F
b0 e
b0 #"
b0 ,"
b0 %#
b0 .#
b1010101010101010101010101011001 b
b1010101010101010101010101011001 %"
b1010101010101010101010101011001 *"
b1010101010101010101010101011001 ."
b1010101010101010101010101011001 -#
b0 =
b0 $"
b0 +"
b0 5"
b0 /#
b1001 -
b10101010101010101010101010101010 5#
1,
#23000
0,
#24000
b1010 r"
b101000 s"
1|"
1{"
1!#
1n
1m
1(#
1)#
1z"
1~"
1P
1w
0_
b10 s
0o
0{
16"
b0 L"
b1 R"
b110 B"
b11111111111111111111111111111111 !
b11111111111111111111111111111111 4
b11111111111111111111111111111111 5
b11111111111111111111111111111111 _"
b11111111111111111111111111111111 1#
b11111110 )"
b0 ?
b0 j
b0 0"
b0 @
b0 i
b0 /"
b0 D"
b0 C"
b100100 8"
b0 *#
b1 ,#
b1 +#
b100000 Q"
b100000100000 b"
b1 S"
b1 T"
b1 U"
b0 r
b0 7"
b0 H
b0 ##
b1010 -
b1 E
b1 ^"
b1 0#
b1 F
b1 e
b1 #"
b1 ,"
b1 %#
b1 .#
b11111111111111111111111111111111 b
b11111111111111111111111111111111 %"
b11111111111111111111111111111111 *"
b11111111111111111111111111111111 ."
b11111111111111111111111111111111 -#
b1 A
b1 '"
b1 4"
b1 J"
b10011100 `
b10011100 3"
b10011100 n"
b10011100 F"
b11111111111111111111111111111110 +
b11111111111111111111111111111110 0
b11111111111111111111111111111110 c
b11111111111111111111111111111110 ("
b11111111111111111111111111111110 :"
b11111111111111111111111111111110 E"
b100 >
b100 X"
b100 j"
b100 &#
b0 I
b0 g
b0 P"
b0 e"
b0 J
b0 h
b0 O"
b0 d"
b0 D
b0 @"
b0 \"
b0 f"
b0 C
b0 ?"
b0 ["
b0 g"
b1 7
b1 ="
b1 Y"
b1 i"
b0 #
b0 3
b0 ;
b0 ;"
b0 V"
b0 l"
b0 $
b0 2
b0 <
b0 <"
b0 W"
b0 k"
b100000 Q
b100000 A"
b100000 ]"
b100000 c"
b1 B
b1 >"
b1 Z"
b1 h"
b100100 R
b100100 a"
b100100 q"
b100000 '
b100000 S
b100000 o"
b100000 u"
b1000010000100000100000 )
b1000010000100000100000 1
b1000010000100000100000 \
b1000010000100000100000 u
b1000010000100000100000 `"
b1000010000100000100000 p"
b1000010000100000100000 v"
b1000010000100000100000 '#
b100100 t"
b10001100000001000000000000000000 w"
b1 a
b1 t
b1 |
b1 1"
1*
1^
0&
0N
0O
1,
#25000
0,
#26000
b1001 r"
b100100 s"
0)#
0|"
0"#
0m
1k
0{"
0!#
0P
b0 s
0w
1[
1p
1l
1y
06"
b11111111111111111111111111111100 L"
b10 B"
b0 R"
b100011 *#
b0 ,#
b100 +#
b0 Q"
b0 b"
b100 S"
b100 T"
b0 U"
b100011 r
b1 7"
b1 H
b1 ##
b10100100 8"
0z"
0~"
b1 ?
b1 j
b1 0"
b1 @
b1 i
b1 /"
b0 )"
b11111111111111111111111111111110 !
b11111111111111111111111111111110 4
b11111111111111111111111111111110 5
b11111111111111111111111111111110 _"
b11111111111111111111111111111110 1#
b11111111111111111111111111111110 D"
b11111111111111111111111111111110 C"
b10 a
b10 t
b10 |
b10 1"
0*
0^
1&
1N
1O
b100001010010100000100000 w"
b101000 t"
b101000 R
b101000 a"
b101000 q"
b100100 '
b100100 S
b100100 o"
b100100 u"
b10001100000001000000000000000000 )
b10001100000001000000000000000000 1
b10001100000001000000000000000000 \
b10001100000001000000000000000000 u
b10001100000001000000000000000000 `"
b10001100000001000000000000000000 p"
b10001100000001000000000000000000 v"
b10001100000001000000000000000000 '#
b0 >
b0 X"
b0 j"
b0 &#
b1 I
b1 g
b1 P"
b1 e"
b1 J
b1 h
b1 O"
b1 d"
b1 D
b1 @"
b1 \"
b1 f"
b1 C
b1 ?"
b1 ["
b1 g"
b100000100000 7
b100000100000 ="
b100000100000 Y"
b100000100000 i"
b11111111111111111111111111111111 #
b11111111111111111111111111111111 3
b11111111111111111111111111111111 ;
b11111111111111111111111111111111 ;"
b11111111111111111111111111111111 V"
b11111111111111111111111111111111 l"
b11111111111111111111111111111111 $
b11111111111111111111111111111111 2
b11111111111111111111111111111111 <
b11111111111111111111111111111111 <"
b11111111111111111111111111111111 W"
b11111111111111111111111111111111 k"
b100100 Q
b100100 A"
b100100 ]"
b100100 c"
b100000 B
b100000 >"
b100000 Z"
b100000 h"
1K
1H"
0:
1%
1L
b0 G
b0 f
b0 &"
b0 9"
b0 I"
b0 $#
b0 A
b0 '"
b0 4"
b0 J"
b100100 `
b100100 3"
b100100 n"
b100100 F"
b0 +
b0 0
b0 c
b0 ("
b0 :"
b0 E"
b11111111111111111111111111111110 b
b11111111111111111111111111111110 %"
b11111111111111111111111111111110 *"
b11111111111111111111111111111110 ."
b11111111111111111111111111111110 -#
b1011 -
b11111111111111111111111111111111 3#
1,
#27000
0,
#28000
b1010 r"
b101000 s"
1(#
1)#
0k
1P
b10 s
1w
0[
0p
0l
0y
0n
16"
b0 L"
b0 !
b0 4
b0 5
b0 _"
b0 1#
b0 ?
b0 j
b0 0"
b0 @
b0 i
b0 /"
b101000 8"
b0 *#
b0 +#
b0 S"
b0 T"
b0 r
b0 D"
b0 C"
b100 7"
b100 H
b100 ##
b11111111111111111111111111111110 3#
b1100 -
08
09
b0 E
b0 ^"
b0 0#
b0 F
b0 e
b0 #"
b0 ,"
b0 %#
b0 .#
b0 b
b0 %"
b0 *"
b0 ."
b0 -#
0K
0H"
0%
0L
b0 `
b0 3"
b0 n"
b0 F"
b100011 >
b100011 X"
b100011 j"
b100011 &#
b100 I
b100 g
b100 P"
b100 e"
b0 J
b0 h
b0 O"
b0 d"
b100 D
b100 @"
b100 \"
b100 f"
b0 C
b0 ?"
b0 ["
b0 g"
b0 7
b0 ="
b0 Y"
b0 i"
b100 #
b100 3
b100 ;
b100 ;"
b100 V"
b100 l"
b0 $
b0 2
b0 <
b0 <"
b0 W"
b0 k"
b101000 Q
b101000 A"
b101000 ]"
b101000 c"
b0 B
b0 >"
b0 Z"
b0 h"
b100 R
b100 a"
b100 q"
b0 '
b0 S
b0 o"
b0 u"
1x
b0 )
b0 1
b0 \
b0 u
b0 `"
b0 p"
b0 v"
b0 '#
b100100 t"
b10001100000001000000000000000000 w"
b0 a
b0 t
b0 |
b0 1"
1d
1}
1Z
1!"
1V
1~
0O
1,
#29000
0,
#30000
b1011 r"
b101100 s"
0"#
0)#
1k
0~"
0P
b0 s
0w
1[
1p
1l
1y
1n
0m
b100011 *#
b100 +#
b100 S"
b100 T"
b100011 r
b0 7"
b0 H
b0 ##
b100 8"
b1010101010101010101010101010101 ""
b10 a
b10 t
b10 |
b10 1"
0d
0}
0Z
0!"
0&
0N
0V
0~
b100001010010100000100000 w"
b101000 t"
b101000 R
b101000 a"
b101000 q"
b100100 '
b100100 S
b100100 o"
b100100 u"
0x
b10001100000001000000000000000000 )
b10001100000001000000000000000000 1
b10001100000001000000000000000000 \
b10001100000001000000000000000000 u
b10001100000001000000000000000000 `"
b10001100000001000000000000000000 p"
b10001100000001000000000000000000 v"
b10001100000001000000000000000000 '#
b0 >
b0 X"
b0 j"
b0 &#
b0 I
b0 g
b0 P"
b0 e"
b0 D
b0 @"
b0 \"
b0 f"
b0 #
b0 3
b0 ;
b0 ;"
b0 V"
b0 l"
b100 Q
b100 A"
b100 ]"
b100 c"
1Y
1:
1U
1G"
1%
1L
b100 G
b100 f
b100 &"
b100 9"
b100 I"
b100 $#
b100 A
b100 '"
b100 4"
b100 J"
b101000 `
b101000 3"
b101000 n"
b101000 F"
b1101 -
1,
#31000
0,
#32000
b101100 s"
1(#
1)#
1"
16
1m
0k
1P
b10 s
1w
0[
0p
0l
0y
1|"
b0 R"
1{"
b1010101010101010101010101010101 !
b1010101010101010101010101010101 4
b1010101010101010101010101010101 5
b1010101010101010101010101010101 _"
b1010101010101010101010101010101 1#
b0 ""
b1 ?
b1 j
b1 0"
b100 7"
b100 H
b100 ##
b101000 8"
b0 *#
b100 ,#
b101 +#
b100000 Q"
b10100000100000 b"
b101 S"
b101 T"
b100 U"
b0 r
1y"
b1110 -
18
19
1T
b100 E
b100 ^"
b100 0#
b100 F
b100 e
b100 #"
b100 ,"
b100 %#
b100 .#
b1010101010101010101010101010101 =
b1010101010101010101010101010101 $"
b1010101010101010101010101010101 +"
b1010101010101010101010101010101 5"
b1010101010101010101010101010101 /#
0Y
0:
0U
0G"
b0 G
b0 f
b0 &"
b0 9"
b0 I"
b0 $#
b0 A
b0 '"
b0 4"
b0 J"
b100 `
b100 3"
b100 n"
b100 F"
b100011 >
b100011 X"
b100011 j"
b100011 &#
b100 I
b100 g
b100 P"
b100 e"
b100 D
b100 @"
b100 \"
b100 f"
b100 #
b100 3
b100 ;
b100 ;"
b100 V"
b100 l"
b101000 Q
b101000 A"
b101000 ]"
b101000 c"
b101100 R
b101100 a"
b101100 q"
b101000 '
b101000 S
b101000 o"
b101000 u"
b100001010010100000100000 )
b100001010010100000100000 1
b100001010010100000100000 \
b100001010010100000100000 u
b100001010010100000100000 `"
b100001010010100000100000 p"
b100001010010100000100000 v"
b100001010010100000100000 '#
b101100 t"
b0 w"
b0 a
b0 t
b0 |
b0 1"
1d
1}
1Z
1!"
1&
1N
1V
1~
1,
#33000
0,
#34000
b1100 r"
b110000 s"
0y"
b101 R"
b101 D"
06"
b101 L"
0"
06
b0 7"
b0 H
b0 ##
b10101100 8"
b1010101010101010101010101010101 ""
1z"
0{"
b0 ?
b0 j
b0 0"
b10 @
b10 i
b10 /"
b0 !
b0 4
b0 5
b0 _"
b0 1#
b0 C"
b10 a
b10 t
b10 |
b10 1"
0d
0}
0Z
0!"
0V
0~
1O
b0 >
b0 X"
b0 j"
b0 &#
b101 I
b101 g
b101 P"
b101 e"
b100 J
b100 h
b100 O"
b100 d"
b101 D
b101 @"
b101 \"
b101 f"
b10100000100000 7
b10100000100000 ="
b10100000100000 Y"
b10100000100000 i"
b101 #
b101 3
b101 ;
b101 ;"
b101 V"
b101 l"
b1010101010101010101010101010101 $
b1010101010101010101010101010101 2
b1010101010101010101010101010101 <
b1010101010101010101010101010101 <"
b1010101010101010101010101010101 W"
b1010101010101010101010101010101 k"
b101100 Q
b101100 A"
b101100 ]"
b101100 c"
b100000 B
b100000 >"
b100000 Z"
b100000 h"
1Y
1:
1U
1G"
b100 G
b100 f
b100 &"
b100 9"
b100 I"
b100 $#
b100 A
b100 '"
b100 4"
b100 J"
b101000 `
b101000 3"
b101000 n"
b101000 F"
08
09
0T
b0 E
b0 ^"
b0 0#
b0 F
b0 e
b0 #"
b0 ,"
b0 %#
b0 .#
b0 =
b0 $"
b0 +"
b0 5"
b0 /#
b1111 -
b1010101010101010101010101010101 6#
1,
#35000
0,
#36000
b1101 r"
b110100 s"
1"#
1~"
b1010101010101010101010101011010 L"
b0 R"
0n
0m
b1010101010101010101010101010101 !
b1010101010101010101010101010101 4
b1010101010101010101010101010101 5
b1010101010101010101010101010101 _"
b1010101010101010101010101010101 1#
b0 ""
b1 @
b1 i
b1 /"
b101 )"
b1010101010101010101010101010101 C"
b101 7"
b101 H
b101 ##
b0 ,#
b0 +#
b0 Q"
b0 b"
b0 S"
b0 T"
b0 U"
b10000 -
18
19
1T
b100 E
b100 ^"
b100 0#
b100 F
b100 e
b100 #"
b100 ,"
b100 %#
b100 .#
b1010101010101010101010101010101 =
b1010101010101010101010101010101 $"
b1010101010101010101010101010101 +"
b1010101010101010101010101010101 5"
b1010101010101010101010101010101 /#
0Y
0U
0G"
0%
0L
b0 G
b0 f
b0 &"
b0 9"
b0 I"
b0 $#
b101 A
b101 '"
b101 4"
b101 J"
b10101100 `
b10101100 3"
b10101100 n"
b10101100 F"
b101 +
b101 0
b101 c
b101 ("
b101 :"
b101 E"
b101 C
b101 ?"
b101 ["
b101 g"
b110000 R
b110000 a"
b110000 q"
b101100 '
b101100 S
b101100 o"
b101100 u"
1x
b0 )
b0 1
b0 \
b0 u
b0 `"
b0 p"
b0 v"
b0 '#
b110000 t"
1,
#37000
0,
#38000
b1110 r"
b111000 s"
16"
0z"
0~"
1{"
1!#
b0 L"
b0 7"
b0 H
b0 ##
b110000 8"
b1011010 )"
b0 @
b0 i
b0 /"
b101 !
b101 4
b101 5
b101 _"
b101 1#
b0 D"
b0 C"
0&
0N
0O
b110100 t"
b110100 R
b110100 a"
b110100 q"
b110000 '
b110000 S
b110000 o"
b110000 u"
b0 I
b0 g
b0 P"
b0 e"
b0 J
b0 h
b0 O"
b0 d"
b0 D
b0 @"
b0 \"
b0 f"
b0 C
b0 ?"
b0 ["
b0 g"
b0 7
b0 ="
b0 Y"
b0 i"
b0 #
b0 3
b0 ;
b0 ;"
b0 V"
b0 l"
b0 $
b0 2
b0 <
b0 <"
b0 W"
b0 k"
b110000 Q
b110000 A"
b110000 ]"
b110000 c"
b0 B
b0 >"
b0 Z"
b0 h"
b101 G
b101 f
b101 &"
b101 9"
b101 I"
b101 $#
b1010101010101010101010101011010 +
b1010101010101010101010101011010 0
b1010101010101010101010101011010 c
b1010101010101010101010101011010 ("
b1010101010101010101010101011010 :"
b1010101010101010101010101011010 E"
0T
b0 E
b0 ^"
b0 0#
b0 F
b0 e
b0 #"
b0 ,"
b0 %#
b0 .#
b101 b
b101 %"
b101 *"
b101 ."
b101 -#
b0 =
b0 $"
b0 +"
b0 5"
b0 /#
b10001 -
b1010101010101010101010101010101 6#
1,
#39000
0,
#40000
b1111 r"
b111100 s"
0|"
0"#
0{"
0!#
b1010101010101010101010101011010 !
b1010101010101010101010101011010 4
b1010101010101010101010101011010 5
b1010101010101010101010101011010 _"
b1010101010101010101010101011010 1#
b0 )"
b110100 8"
b10010 -
b101 E
b101 ^"
b101 0#
b101 F
b101 e
b101 #"
b101 ,"
b101 %#
b101 .#
b1010101010101010101010101011010 b
b1010101010101010101010101011010 %"
b1010101010101010101010101011010 *"
b1010101010101010101010101011010 ."
b1010101010101010101010101011010 -#
0:
1%
1L
b0 G
b0 f
b0 &"
b0 9"
b0 I"
b0 $#
b0 A
b0 '"
b0 4"
b0 J"
b110000 `
b110000 3"
b110000 n"
b110000 F"
b0 +
b0 0
b0 c
b0 ("
b0 :"
b0 E"
b110100 Q
b110100 A"
b110100 ]"
b110100 c"
b111000 R
b111000 a"
b111000 q"
b110100 '
b110100 S
b110100 o"
b110100 u"
b111000 t"
1,
#41000
0,
#42000
b10000 r"
b1000000 s"
b111000 8"
b0 !
b0 4
b0 5
b0 _"
b0 1#
b111100 t"
b111100 R
b111100 a"
b111100 q"
b111000 '
b111000 S
b111000 o"
b111000 u"
b111000 Q
b111000 A"
b111000 ]"
b111000 c"
b110100 `
b110100 3"
b110100 n"
b110100 F"
08
09
b0 E
b0 ^"
b0 0#
b0 F
b0 e
b0 #"
b0 ,"
b0 %#
b0 .#
b0 b
b0 %"
b0 *"
b0 ."
b0 -#
b10011 -
b1010101010101010101010101011010 7#
1,
#43000
0,
#44000
b10001 r"
b1000100 s"
b111100 8"
b10100 -
b111000 `
b111000 3"
b111000 n"
b111000 F"
b111100 Q
b111100 A"
b111100 ]"
b111100 c"
b1000000 R
b1000000 a"
b1000000 q"
b111100 '
b111100 S
b111100 o"
b111100 u"
b1000000 t"
1,
#45000
0,
#46000
b10010 r"
b1001000 s"
b1000000 8"
b1000100 t"
b1000100 R
b1000100 a"
b1000100 q"
b1000000 '
b1000000 S
b1000000 o"
b1000000 u"
b1000000 Q
b1000000 A"
b1000000 ]"
b1000000 c"
b111100 `
b111100 3"
b111100 n"
b111100 F"
b10101 -
1,
#47000
0,
#48000
b10011 r"
b1001100 s"
b1000100 8"
b10110 -
b1000000 `
b1000000 3"
b1000000 n"
b1000000 F"
b1000100 Q
b1000100 A"
b1000100 ]"
b1000100 c"
b1001000 R
b1001000 a"
b1001000 q"
b1000100 '
b1000100 S
b1000100 o"
b1000100 u"
b1001000 t"
1,
#49000
0,
#50000
b10100 r"
b1010000 s"
b1001000 8"
b1001100 t"
b1001100 R
b1001100 a"
b1001100 q"
b1001000 '
b1001000 S
b1001000 o"
b1001000 u"
b1001000 Q
b1001000 A"
b1001000 ]"
b1001000 c"
b1000100 `
b1000100 3"
b1000100 n"
b1000100 F"
b10111 -
1,
#51000
0,
#52000
b10101 r"
b1010100 s"
b1001100 8"
b11000 -
b1001000 `
b1001000 3"
b1001000 n"
b1001000 F"
b1001100 Q
b1001100 A"
b1001100 ]"
b1001100 c"
b1010000 R
b1010000 a"
b1010000 q"
b1001100 '
b1001100 S
b1001100 o"
b1001100 u"
b1010000 t"
1,
#53000
0,
#54000
b10110 r"
b1011000 s"
b1010000 8"
b1010100 t"
b1010100 R
b1010100 a"
b1010100 q"
b1010000 '
b1010000 S
b1010000 o"
b1010000 u"
b1010000 Q
b1010000 A"
b1010000 ]"
b1010000 c"
b1001100 `
b1001100 3"
b1001100 n"
b1001100 F"
b11001 -
1,
#55000
0,
