INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/HaultDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HaultDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sim_1/new/HaultDesignTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HaultDesignTest
