
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.42default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
œ
Running: %s
333*	simulator2ð
ÛG:/Xilinx/Vivado/2013.4/bin/unwrapped/win32.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L secureip --snapshot lab0_ip_v1_0_S00_AXI_func_synth --prj C:/Users/Shivam/Desktop/comp4601/labproduction/lab0_ip_1.0/lab0_ip_v1_0_project/lab0_ip_v1_0_project.sim/sim_1/synth/func/lab0_ip_v1_0_S00_AXI.prj work.lab0_ip_v1_0_S00_AXI work.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
–
+Analyzing Verilog file "%s" into library %s165*xsimverific2°
›C:/Users/Shivam/Desktop/comp4601/labproduction/lab0_ip_1.0/lab0_ip_v1_0_project/lab0_ip_v1_0_project.sim/sim_1/synth/func/lab0_ip_v1_0_S00_AXI_func_synth.v2default:default2
work2default:defaultZ10-165
Â
9Can not find design unit %s in library %s located at %s 
109*	simulator2-
work.lab0_ip_v1_0_S00_AXI2default:default2
work2default:default2!
xsim.dir/work2default:defaultZ43-3225


End Record