

================================================================
== Vitis HLS Report for 'mp_mul_5_Pipeline_VITIS_LOOP_144_2'
================================================================
* Date:           Tue May 20 14:36:03 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       18|  0.110 us|  0.180 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_144_2  |        9|       16|        10|          1|          1|  1 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1248|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     73|    -|
|Register         |        -|    -|    1187|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1187|   1417|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_447_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_377_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_92_fu_419_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln130_93_fu_433_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_fu_423_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln133_fu_497_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln144_fu_202_p2     |         +|   0|  0|  13|           4|           1|
    |tempReg_fu_568_p2       |         +|   0|  0|  71|          64|          64|
    |temp_42_fu_453_p2       |         +|   0|  0|  41|          34|          34|
    |temp_fu_387_p2          |         +|   0|  0|  41|          34|          34|
    |u_fu_664_p2             |         +|   0|  0|  13|           4|           4|
    |v_135_fu_509_p2         |         +|   0|  0|  71|          64|          64|
    |v_fu_583_p2             |         +|   0|  0|  71|          64|          64|
    |sub_ln145_fu_229_p2     |         -|   0|  0|  13|           4|           4|
    |and_ln147_fu_636_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln144_fu_196_p2    |      icmp|   0|  0|  13|           4|           4|
    |or_ln105_fu_527_p2      |        or|   0|  0|  64|          64|          64|
    |or_ln147_8_fu_646_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln147_fu_606_p2      |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_31_fu_521_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_32_fu_533_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_515_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln145_fu_241_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_18_fu_602_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_19_fu_619_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_20_fu_641_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_fu_598_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1248|        1146|        1146|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_23    |   9|          2|    4|          8|
    |j_fu_86                  |   9|          2|    4|          8|
    |t_out_o                  |  14|          3|    4|         12|
    |u_77_out_o               |  14|          3|   64|        192|
    |v_108_fu_82              |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  73|         16|  142|        352|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_817                      |  32|   0|   32|          0|
    |add_ln133_reg_827                      |  32|   0|   64|         32|
    |add_ln133_reg_827_pp0_iter8_reg        |  32|   0|   64|         32|
    |ah_reg_730                             |  32|   0|   32|          0|
    |al_reg_720                             |  32|   0|   32|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg       |   1|   0|    1|          0|
    |bh_reg_735                             |  32|   0|   32|          0|
    |bl_reg_725                             |  32|   0|   32|          0|
    |i_cast_reg_695                         |   3|   0|    4|          1|
    |icmp_ln144_reg_706                     |   1|   0|    1|          0|
    |j_23_reg_700                           |   4|   0|    4|          0|
    |j_fu_86                                |   4|   0|    4|          0|
    |tempReg_reg_832                        |  64|   0|   64|          0|
    |tempReg_reg_832_pp0_iter8_reg          |  64|   0|   64|          0|
    |tmp_218_reg_785                        |  32|   0|   32|          0|
    |tmp_219_reg_806                        |   2|   0|    2|          0|
    |tmp_220_reg_790                        |  32|   0|   32|          0|
    |tmp_220_reg_790_pp0_iter5_reg          |  32|   0|   32|          0|
    |tmp_221_reg_796                        |  32|   0|   32|          0|
    |tmp_221_reg_796_pp0_iter5_reg          |  32|   0|   32|          0|
    |tmp_222_reg_801                        |  32|   0|   32|          0|
    |tmp_223_reg_822                        |   2|   0|    2|          0|
    |trunc_ln106_129_reg_769                |  32|   0|   32|          0|
    |trunc_ln106_130_reg_774                |  32|   0|   32|          0|
    |trunc_ln106_131_reg_779                |  32|   0|   32|          0|
    |trunc_ln106_131_reg_779_pp0_iter5_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_764                    |  32|   0|   32|          0|
    |trunc_ln125_reg_811                    |  32|   0|   32|          0|
    |trunc_ln125_reg_811_pp0_iter6_reg      |  32|   0|   32|          0|
    |u_77_out_load_reg_841                  |  64|   0|   64|          0|
    |v_108_fu_82                            |  64|   0|   64|          0|
    |v_reg_846                              |  64|   0|   64|          0|
    |icmp_ln144_reg_706                     |  64|  32|    1|          0|
    |tmp_222_reg_801                        |  64|  32|   32|          0|
    |trunc_ln106_reg_764                    |  64|  32|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1187|  96| 1125|         65|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_422_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_422_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_422_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_422_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_426_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_426_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_426_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_426_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_430_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_430_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_430_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_430_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_434_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_434_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_434_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_434_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_144_2|  return value|
|v_017               |   in|   64|     ap_none|                               v_017|        scalar|
|zext_ln143          |   in|    4|     ap_none|                          zext_ln143|        scalar|
|indvars_iv31        |   in|    4|     ap_none|                        indvars_iv31|        scalar|
|R_Z_address0        |  out|    4|   ap_memory|                                 R_Z|         array|
|R_Z_ce0             |  out|    1|   ap_memory|                                 R_Z|         array|
|R_Z_q0              |   in|   64|   ap_memory|                                 R_Z|         array|
|i                   |   in|    3|     ap_none|                                   i|        scalar|
|b_address0          |  out|    4|   ap_memory|                                   b|         array|
|b_ce0               |  out|    1|   ap_memory|                                   b|         array|
|b_q0                |   in|   64|   ap_memory|                                   b|         array|
|v_108_out           |  out|   64|      ap_vld|                           v_108_out|       pointer|
|v_108_out_ap_vld    |  out|    1|      ap_vld|                           v_108_out|       pointer|
|u_77_out_i          |   in|   64|     ap_ovld|                            u_77_out|       pointer|
|u_77_out_o          |  out|   64|     ap_ovld|                            u_77_out|       pointer|
|u_77_out_o_ap_vld   |  out|    1|     ap_ovld|                            u_77_out|       pointer|
|t_out_i             |   in|    4|     ap_ovld|                               t_out|       pointer|
|t_out_o             |  out|    4|     ap_ovld|                               t_out|       pointer|
|t_out_o_ap_vld      |  out|    1|     ap_ovld|                               t_out|       pointer|
+--------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_108 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 'v_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 15 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvars_iv31_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %indvars_iv31"   --->   Operation 16 'read' 'indvars_iv31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln143_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln143"   --->   Operation 17 'read' 'zext_ln143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v_017_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_017"   --->   Operation 18 'read' 'v_017_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_read"   --->   Operation 19 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln143_cast = zext i4 %zext_ln143_read"   --->   Operation 20 'zext' 'zext_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 0, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 21 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_017_read, i64 %v_108" [src/generic/fp_generic.c:140]   --->   Operation 22 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln143_cast, i64 %u_77_out" [src/generic/fp_generic.c:140]   --->   Operation 23 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 0, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 24 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j_23 = load i4 %j" [src/generic/fp_generic.c:145]   --->   Operation 26 'load' 'j_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%icmp_ln144 = icmp_eq  i4 %j_23, i4 %indvars_iv31_read" [src/generic/fp_generic.c:144]   --->   Operation 27 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln144 = add i4 %j_23, i4 1" [src/generic/fp_generic.c:144]   --->   Operation 28 'add' 'add_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc.split, void %for.inc22.exitStub" [src/generic/fp_generic.c:144]   --->   Operation 29 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln144, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 30 'store' 'store_ln139' <Predicate = (!icmp_ln144)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.96>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i4 %j_23" [src/generic/fp_generic.c:145]   --->   Operation 31 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln145_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %trunc_ln145" [src/generic/fp_generic.c:145]   --->   Operation 32 'bitconcatenate' 'zext_ln145_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i4 %zext_ln145_s" [src/generic/fp_generic.c:145]   --->   Operation 33 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%R_Z_addr = getelementptr i64 %R_Z, i32 0, i32 %zext_ln145" [src/generic/fp_generic.c:145]   --->   Operation 34 'getelementptr' 'R_Z_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%R_Z_load = load i4 %R_Z_addr" [src/generic/fp_generic.c:145]   --->   Operation 35 'load' 'R_Z_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 36 [1/1] (1.73ns)   --->   "%sub_ln145 = sub i4 %i_cast, i4 %j_23" [src/generic/fp_generic.c:145]   --->   Operation 36 'sub' 'sub_ln145' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%bit_sel3 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i4, i4 %sub_ln145, i4 3" [src/generic/fp_generic.c:145]   --->   Operation 37 'bitselect' 'bit_sel3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.97ns)   --->   "%xor_ln145 = xor i1 %bit_sel3, i1 1" [src/generic/fp_generic.c:145]   --->   Operation 38 'xor' 'xor_ln145' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln145_9 = trunc i4 %sub_ln145" [src/generic/fp_generic.c:145]   --->   Operation 39 'trunc' 'trunc_ln145_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %xor_ln145, i3 %trunc_ln145_9" [src/generic/fp_generic.c:145]   --->   Operation 40 'bitconcatenate' 'add_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln145_15 = zext i4 %add_ln" [src/generic/fp_generic.c:145]   --->   Operation 41 'zext' 'zext_ln145_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i64 %b, i32 0, i32 %zext_ln145_15" [src/generic/fp_generic.c:145]   --->   Operation 42 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%b_load = load i4 %b_addr" [src/generic/fp_generic.c:145]   --->   Operation 43 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 44 [1/2] ( I:3.25ns O:3.25ns )   --->   "%R_Z_load = load i4 %R_Z_addr" [src/generic/fp_generic.c:145]   --->   Operation 44 'load' 'R_Z_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%al = trunc i64 %R_Z_load" [src/generic/fp_generic.c:145]   --->   Operation 45 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/2] ( I:3.25ns O:3.25ns )   --->   "%b_load = load i4 %b_addr" [src/generic/fp_generic.c:145]   --->   Operation 46 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%bl = trunc i64 %b_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:145]   --->   Operation 47 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %R_Z_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 48 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %b_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 49 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 50 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 51 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln105_87 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 52 'zext' 'zext_ln105_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 53 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_87, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 54 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 55 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_87, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 56 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 57 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 58 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_87, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 58 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 59 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 60 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln106_129 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 61 'trunc' 'trunc_ln106_129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_87, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 62 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln106_130 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 63 'trunc' 'trunc_ln106_130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 64 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln106_131 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 65 'trunc' 'trunc_ln106_131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_218 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 66 'partselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_220 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 67 'partselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_221 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 68 'partselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 69 'partselect' 'tmp_222' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_218" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 70 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_130" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 71 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln123_77 = zext i32 %trunc_ln106_129" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 72 'zext' 'zext_ln123_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_77" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 73 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln123_78 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 74 'zext' 'zext_ln123_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_78, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 75 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_219 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 76 'partselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 77 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln106_94 = zext i2 %tmp_219" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 78 'zext' 'zext_ln106_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln106_95 = zext i32 %tmp_220" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 79 'zext' 'zext_ln106_95' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln106_96 = zext i32 %tmp_221" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 80 'zext' 'zext_ln106_96' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_131" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 81 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_92 = add i32 %trunc_ln106_131, i32 %tmp_220" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 82 'add' 'add_ln130_92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 83 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_95" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 83 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln130_77 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 84 'zext' 'zext_ln130_77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (2.55ns)   --->   "%add_ln130_93 = add i33 %zext_ln106_96, i33 %zext_ln106_94" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 85 'add' 'add_ln130_93' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_93" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 86 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln130_78 = zext i33 %add_ln130_93" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 87 'zext' 'zext_ln130_78' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130_92" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 88 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 89 [1/1] (2.59ns)   --->   "%temp_42 = add i34 %zext_ln130_78, i34 %zext_ln130_77" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 89 'add' 'temp_42' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_223 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_42, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 90 'partselect' 'tmp_223' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%v_108_load = load i64 %v_108" [src/generic/fp_generic.c:146]   --->   Operation 91 'load' 'v_108_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 92 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_222, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 93 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%and_ln133_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_223, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 94 'bitconcatenate' 'and_ln133_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_s" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 95 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 96 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:146]   --->   Operation 97 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (3.52ns)   --->   "%v_135 = add i64 %or_ln, i64 %v_108_load" [src/generic/fp_generic.c:146]   --->   Operation 98 'add' 'v_135' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105 = xor i64 %v_135, i64 %shl_ln" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 99 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_31 = xor i64 %shl_ln, i64 %v_108_load" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 100 'xor' 'xor_ln105_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105 = or i64 %xor_ln105, i64 %xor_ln105_31" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 101 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_32 = xor i64 %or_ln105, i64 %v_135" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 102 'xor' 'xor_ln105_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_32, i32 63" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 103 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_88 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 104 'zext' 'zext_ln105_88' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:147]   --->   Operation 105 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_s, i32 %add_ln105" [src/generic/fp_generic.c:147]   --->   Operation 106 'bitconcatenate' 'or_ln10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln10, i64 %zext_ln105_88" [src/generic/fp_generic.c:147]   --->   Operation 107 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_135, i64 %v_108" [src/generic/fp_generic.c:140]   --->   Operation 108 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.10>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%u_77_out_load = load i64 %u_77_out" [src/generic/fp_generic.c:147]   --->   Operation 109 'load' 'u_77_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (3.52ns)   --->   "%v = add i64 %tempReg, i64 %u_77_out_load" [src/generic/fp_generic.c:147]   --->   Operation 110 'add' 'v' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v, i64 %u_77_out" [src/generic/fp_generic.c:140]   --->   Operation 111 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%v_108_load_1 = load i64 %v_108"   --->   Operation 131 'load' 'v_108_load_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_108_out, i64 %v_108_load_1"   --->   Operation 132 'write' 'write_ln0' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 133 'ret' 'ret_ln0' <Predicate = (icmp_ln144)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 4.31>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%t_out_load = load i4 %t_out" [src/generic/fp_generic.c:148]   --->   Operation 112 'load' 't_out_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 113 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/generic/fp_generic.c:144]   --->   Operation 115 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_20)   --->   "%xor_ln147 = xor i64 %v, i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 116 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_20)   --->   "%xor_ln147_18 = xor i64 %tempReg, i64 %u_77_out_load" [src/generic/fp_generic.c:147]   --->   Operation 117 'xor' 'xor_ln147_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_20)   --->   "%or_ln147 = or i64 %xor_ln147, i64 %xor_ln147_18" [src/generic/fp_generic.c:147]   --->   Operation 118 'or' 'or_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:147]   --->   Operation 119 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_19 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:147]   --->   Operation 120 'xor' 'xor_ln147_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%trunc_ln147 = trunc i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 121 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln147_19, i63 %trunc_ln147" [src/generic/fp_generic.c:147]   --->   Operation 122 'bitconcatenate' 'xor_ln147_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%and_ln147 = and i64 %xor_ln147_s, i64 %add_ln133" [src/generic/fp_generic.c:147]   --->   Operation 123 'and' 'and_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln147_20 = xor i64 %or_ln147, i64 %v" [src/generic/fp_generic.c:147]   --->   Operation 124 'xor' 'xor_ln147_20' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%or_ln147_8 = or i64 %xor_ln147_20, i64 %and_ln147" [src/generic/fp_generic.c:147]   --->   Operation 125 'or' 'or_ln147_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln147_8, i32 63" [src/generic/fp_generic.c:148]   --->   Operation 126 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%zext_ln148 = zext i1 %tmp" [src/generic/fp_generic.c:148]   --->   Operation 127 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (1.73ns) (out node of the LUT)   --->   "%u = add i4 %zext_ln148, i4 %t_out_load" [src/generic/fp_generic.c:148]   --->   Operation 128 'add' 'u' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %u, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 129 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc" [src/generic/fp_generic.c:144]   --->   Operation 130 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_017]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln143]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indvars_iv31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ R_Z]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_108_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_77_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_108                   (alloca           ) [ 01111111110]
j                       (alloca           ) [ 01000000000]
i_read                  (read             ) [ 00000000000]
indvars_iv31_read       (read             ) [ 00000000000]
zext_ln143_read         (read             ) [ 00000000000]
v_017_read              (read             ) [ 00000000000]
i_cast                  (zext             ) [ 01100000000]
zext_ln143_cast         (zext             ) [ 00000000000]
store_ln139             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
br_ln0                  (br               ) [ 00000000000]
j_23                    (load             ) [ 01100000000]
icmp_ln144              (icmp             ) [ 01111111110]
add_ln144               (add              ) [ 00000000000]
br_ln144                (br               ) [ 00000000000]
store_ln139             (store            ) [ 00000000000]
trunc_ln145             (trunc            ) [ 00000000000]
zext_ln145_s            (bitconcatenate   ) [ 00000000000]
zext_ln145              (zext             ) [ 00000000000]
R_Z_addr                (getelementptr    ) [ 01010000000]
sub_ln145               (sub              ) [ 00000000000]
bit_sel3                (bitselect        ) [ 00000000000]
xor_ln145               (xor              ) [ 00000000000]
trunc_ln145_9           (trunc            ) [ 00000000000]
add_ln                  (bitconcatenate   ) [ 00000000000]
zext_ln145_15           (zext             ) [ 00000000000]
b_addr                  (getelementptr    ) [ 01010000000]
R_Z_load                (load             ) [ 00000000000]
al                      (trunc            ) [ 01001000000]
b_load                  (load             ) [ 00000000000]
bl                      (trunc            ) [ 01001000000]
ah                      (partselect       ) [ 01001000000]
bh                      (partselect       ) [ 01001000000]
zext_ln105              (zext             ) [ 01000100000]
zext_ln110              (zext             ) [ 01000100000]
zext_ln105_87           (zext             ) [ 01000100000]
zext_ln112              (zext             ) [ 01000100000]
albl                    (mul              ) [ 00000000000]
trunc_ln106             (trunc            ) [ 01000011100]
albh                    (mul              ) [ 00000000000]
trunc_ln106_129         (trunc            ) [ 01000010000]
ahbl                    (mul              ) [ 00000000000]
trunc_ln106_130         (trunc            ) [ 01000010000]
ahbh                    (mul              ) [ 00000000000]
trunc_ln106_131         (trunc            ) [ 01000011000]
tmp_218                 (partselect       ) [ 01000010000]
tmp_220                 (partselect       ) [ 01000011000]
tmp_221                 (partselect       ) [ 01000011000]
tmp_222                 (partselect       ) [ 01000011100]
zext_ln106              (zext             ) [ 00000000000]
zext_ln123              (zext             ) [ 00000000000]
zext_ln123_77           (zext             ) [ 00000000000]
add_ln123               (add              ) [ 00000000000]
zext_ln123_78           (zext             ) [ 00000000000]
temp                    (add              ) [ 00000000000]
tmp_219                 (partselect       ) [ 01000001000]
trunc_ln125             (trunc            ) [ 01000001100]
zext_ln106_94           (zext             ) [ 00000000000]
zext_ln106_95           (zext             ) [ 00000000000]
zext_ln106_96           (zext             ) [ 00000000000]
zext_ln130              (zext             ) [ 00000000000]
add_ln130_92            (add              ) [ 00000000000]
add_ln130               (add              ) [ 00000000000]
zext_ln130_77           (zext             ) [ 00000000000]
add_ln130_93            (add              ) [ 00000000000]
trunc_ln130             (trunc            ) [ 00000000000]
zext_ln130_78           (zext             ) [ 00000000000]
add_ln105               (add              ) [ 01000000100]
temp_42                 (add              ) [ 00000000000]
tmp_223                 (partselect       ) [ 01000000100]
v_108_load              (load             ) [ 00000000000]
shl_ln                  (bitconcatenate   ) [ 00000000000]
and_ln                  (bitconcatenate   ) [ 00000000000]
and_ln133_s             (bitconcatenate   ) [ 00000000000]
zext_ln133              (zext             ) [ 00000000000]
add_ln133               (add              ) [ 01000000011]
or_ln                   (bitconcatenate   ) [ 00000000000]
v_135                   (add              ) [ 00000000000]
xor_ln105               (xor              ) [ 00000000000]
xor_ln105_31            (xor              ) [ 00000000000]
or_ln105                (or               ) [ 00000000000]
xor_ln105_32            (xor              ) [ 00000000000]
carry                   (bitselect        ) [ 00000000000]
zext_ln105_88           (zext             ) [ 00000000000]
tmp_s                   (partselect       ) [ 00000000000]
or_ln10                 (bitconcatenate   ) [ 00000000000]
tempReg                 (add              ) [ 01000000011]
store_ln140             (store            ) [ 00000000000]
u_77_out_load           (load             ) [ 01000000001]
v                       (add              ) [ 01000000001]
store_ln140             (store            ) [ 00000000000]
t_out_load              (load             ) [ 00000000000]
specpipeline_ln139      (specpipeline     ) [ 00000000000]
speclooptripcount_ln139 (speclooptripcount) [ 00000000000]
specloopname_ln144      (specloopname     ) [ 00000000000]
xor_ln147               (xor              ) [ 00000000000]
xor_ln147_18            (xor              ) [ 00000000000]
or_ln147                (or               ) [ 00000000000]
bit_sel                 (bitselect        ) [ 00000000000]
xor_ln147_19            (xor              ) [ 00000000000]
trunc_ln147             (trunc            ) [ 00000000000]
xor_ln147_s             (bitconcatenate   ) [ 00000000000]
and_ln147               (and              ) [ 00000000000]
xor_ln147_20            (xor              ) [ 00000000000]
or_ln147_8              (or               ) [ 00000000000]
tmp                     (bitselect        ) [ 00000000000]
zext_ln148              (zext             ) [ 00000000000]
u                       (add              ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
br_ln144                (br               ) [ 00000000000]
v_108_load_1            (load             ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
ret_ln0                 (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_017">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_017"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln143">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="indvars_iv31">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv31"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="R_Z">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_Z"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v_108_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_108_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="u_77_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_77_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="t_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="v_108_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_108/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="j_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="0" index="1" bw="3" slack="0"/>
<pin id="93" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvars_iv31_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv31_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln143_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln143_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="v_017_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_017_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln0_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="0" index="2" bw="64" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="121" class="1004" name="R_Z_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_Z_addr/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_Z_load/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="b_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="i_cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="0"/>
<pin id="165" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln143_cast_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_cast/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln139_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="4" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln140_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln140_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln140_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="4" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="j_23_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_23/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln144_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="4" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln144_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln139_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="4" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="trunc_ln145_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="1"/>
<pin id="215" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln145_s_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="3" slack="0"/>
<pin id="220" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln145_s/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln145_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sub_ln145_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="1"/>
<pin id="231" dir="0" index="1" bw="4" slack="1"/>
<pin id="232" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln145/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="bit_sel3_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="4" slack="0"/>
<pin id="236" dir="0" index="2" bw="3" slack="0"/>
<pin id="237" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel3/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="xor_ln145_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln145/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln145_9_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_9/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="3" slack="0"/>
<pin id="255" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln145_15_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_15/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="al_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="bl_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="ah_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="0"/>
<pin id="275" dir="0" index="2" bw="7" slack="0"/>
<pin id="276" dir="0" index="3" bw="7" slack="0"/>
<pin id="277" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="bh_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="0" index="2" bw="7" slack="0"/>
<pin id="286" dir="0" index="3" bw="7" slack="0"/>
<pin id="287" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln105_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln110_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln105_87_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_87/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln112_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="trunc_ln106_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="trunc_ln106_129_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_129/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln106_130_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_130/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="trunc_ln106_131_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_131/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_218_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="64" slack="0"/>
<pin id="331" dir="0" index="2" bw="7" slack="0"/>
<pin id="332" dir="0" index="3" bw="7" slack="0"/>
<pin id="333" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_218/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_220_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="64" slack="0"/>
<pin id="341" dir="0" index="2" bw="7" slack="0"/>
<pin id="342" dir="0" index="3" bw="7" slack="0"/>
<pin id="343" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_220/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_221_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="64" slack="0"/>
<pin id="351" dir="0" index="2" bw="7" slack="0"/>
<pin id="352" dir="0" index="3" bw="7" slack="0"/>
<pin id="353" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_221/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_222_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="64" slack="0"/>
<pin id="361" dir="0" index="2" bw="7" slack="0"/>
<pin id="362" dir="0" index="3" bw="7" slack="0"/>
<pin id="363" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_222/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln106_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln123_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln123_77_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_77/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln123_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln123_78_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="33" slack="0"/>
<pin id="385" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_78/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="temp_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="33" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_219_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="2" slack="0"/>
<pin id="395" dir="0" index="1" bw="34" slack="0"/>
<pin id="396" dir="0" index="2" bw="7" slack="0"/>
<pin id="397" dir="0" index="3" bw="7" slack="0"/>
<pin id="398" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_219/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="trunc_ln125_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="34" slack="0"/>
<pin id="405" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln106_94_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="1"/>
<pin id="409" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_94/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln106_95_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="2"/>
<pin id="412" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_95/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln106_96_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="2"/>
<pin id="415" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_96/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln130_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="2"/>
<pin id="418" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/7 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln130_92_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="2"/>
<pin id="421" dir="0" index="1" bw="32" slack="2"/>
<pin id="422" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_92/7 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln130_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/7 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln130_77_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="33" slack="0"/>
<pin id="431" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_77/7 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln130_93_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="2" slack="0"/>
<pin id="436" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_93/7 "/>
</bind>
</comp>

<comp id="439" class="1004" name="trunc_ln130_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="33" slack="0"/>
<pin id="441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/7 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln130_78_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="33" slack="0"/>
<pin id="445" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_78/7 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln105_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="temp_42_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="33" slack="0"/>
<pin id="455" dir="0" index="1" bw="33" slack="0"/>
<pin id="456" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_42/7 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_223_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="2" slack="0"/>
<pin id="461" dir="0" index="1" bw="34" slack="0"/>
<pin id="462" dir="0" index="2" bw="7" slack="0"/>
<pin id="463" dir="0" index="3" bw="7" slack="0"/>
<pin id="464" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_223/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="v_108_load_load_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="64" slack="7"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_108_load/8 "/>
</bind>
</comp>

<comp id="472" class="1004" name="shl_ln_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="2"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="479" class="1004" name="and_ln_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="3"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="and_ln133_s_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="34" slack="0"/>
<pin id="488" dir="0" index="1" bw="2" slack="1"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_s/8 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln133_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="34" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/8 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln133_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="34" slack="0"/>
<pin id="499" dir="0" index="1" bw="64" slack="0"/>
<pin id="500" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/8 "/>
</bind>
</comp>

<comp id="503" class="1004" name="or_ln_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="2"/>
<pin id="506" dir="0" index="2" bw="32" slack="3"/>
<pin id="507" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/8 "/>
</bind>
</comp>

<comp id="509" class="1004" name="v_135_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="64" slack="0"/>
<pin id="511" dir="0" index="1" bw="64" slack="0"/>
<pin id="512" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_135/8 "/>
</bind>
</comp>

<comp id="515" class="1004" name="xor_ln105_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="0"/>
<pin id="517" dir="0" index="1" bw="64" slack="0"/>
<pin id="518" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/8 "/>
</bind>
</comp>

<comp id="521" class="1004" name="xor_ln105_31_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="64" slack="0"/>
<pin id="523" dir="0" index="1" bw="64" slack="0"/>
<pin id="524" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_31/8 "/>
</bind>
</comp>

<comp id="527" class="1004" name="or_ln105_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="64" slack="0"/>
<pin id="529" dir="0" index="1" bw="64" slack="0"/>
<pin id="530" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/8 "/>
</bind>
</comp>

<comp id="533" class="1004" name="xor_ln105_32_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="0"/>
<pin id="535" dir="0" index="1" bw="64" slack="0"/>
<pin id="536" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_32/8 "/>
</bind>
</comp>

<comp id="539" class="1004" name="carry_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="64" slack="0"/>
<pin id="542" dir="0" index="2" bw="7" slack="0"/>
<pin id="543" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln105_88_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_88/8 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_s_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="0" index="1" bw="64" slack="0"/>
<pin id="554" dir="0" index="2" bw="7" slack="0"/>
<pin id="555" dir="0" index="3" bw="7" slack="0"/>
<pin id="556" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="561" class="1004" name="or_ln10_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="0"/>
<pin id="563" dir="0" index="1" bw="32" slack="0"/>
<pin id="564" dir="0" index="2" bw="32" slack="1"/>
<pin id="565" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln10/8 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tempReg_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="574" class="1004" name="store_ln140_store_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="0"/>
<pin id="576" dir="0" index="1" bw="64" slack="7"/>
<pin id="577" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="579" class="1004" name="u_77_out_load_load_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="0"/>
<pin id="581" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_77_out_load/9 "/>
</bind>
</comp>

<comp id="583" class="1004" name="v_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="64" slack="1"/>
<pin id="585" dir="0" index="1" bw="64" slack="0"/>
<pin id="586" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/9 "/>
</bind>
</comp>

<comp id="588" class="1004" name="store_ln140_store_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="0"/>
<pin id="590" dir="0" index="1" bw="64" slack="0"/>
<pin id="591" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="594" class="1004" name="t_out_load_load_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="4" slack="0"/>
<pin id="596" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_out_load/10 "/>
</bind>
</comp>

<comp id="598" class="1004" name="xor_ln147_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="64" slack="1"/>
<pin id="600" dir="0" index="1" bw="64" slack="2"/>
<pin id="601" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147/10 "/>
</bind>
</comp>

<comp id="602" class="1004" name="xor_ln147_18_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="64" slack="2"/>
<pin id="604" dir="0" index="1" bw="64" slack="1"/>
<pin id="605" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_18/10 "/>
</bind>
</comp>

<comp id="606" class="1004" name="or_ln147_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="0"/>
<pin id="608" dir="0" index="1" bw="64" slack="0"/>
<pin id="609" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147/10 "/>
</bind>
</comp>

<comp id="612" class="1004" name="bit_sel_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="64" slack="2"/>
<pin id="615" dir="0" index="2" bw="7" slack="0"/>
<pin id="616" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/10 "/>
</bind>
</comp>

<comp id="619" class="1004" name="xor_ln147_19_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_19/10 "/>
</bind>
</comp>

<comp id="625" class="1004" name="trunc_ln147_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="2"/>
<pin id="627" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/10 "/>
</bind>
</comp>

<comp id="628" class="1004" name="xor_ln147_s_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="64" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="0" index="2" bw="63" slack="0"/>
<pin id="632" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln147_s/10 "/>
</bind>
</comp>

<comp id="636" class="1004" name="and_ln147_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="64" slack="0"/>
<pin id="638" dir="0" index="1" bw="64" slack="2"/>
<pin id="639" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147/10 "/>
</bind>
</comp>

<comp id="641" class="1004" name="xor_ln147_20_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="64" slack="0"/>
<pin id="643" dir="0" index="1" bw="64" slack="1"/>
<pin id="644" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_20/10 "/>
</bind>
</comp>

<comp id="646" class="1004" name="or_ln147_8_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="64" slack="0"/>
<pin id="648" dir="0" index="1" bw="64" slack="0"/>
<pin id="649" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147_8/10 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="64" slack="0"/>
<pin id="655" dir="0" index="2" bw="7" slack="0"/>
<pin id="656" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln148_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/10 "/>
</bind>
</comp>

<comp id="664" class="1004" name="u_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="4" slack="0"/>
<pin id="667" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/10 "/>
</bind>
</comp>

<comp id="670" class="1004" name="store_ln140_store_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="4" slack="0"/>
<pin id="672" dir="0" index="1" bw="4" slack="0"/>
<pin id="673" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/10 "/>
</bind>
</comp>

<comp id="676" class="1004" name="v_108_load_1_load_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="64" slack="8"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_108_load_1/9 "/>
</bind>
</comp>

<comp id="680" class="1005" name="v_108_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="64" slack="0"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_108 "/>
</bind>
</comp>

<comp id="688" class="1005" name="j_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="4" slack="0"/>
<pin id="690" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="695" class="1005" name="i_cast_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="4" slack="1"/>
<pin id="697" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="700" class="1005" name="j_23_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="4" slack="1"/>
<pin id="702" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_23 "/>
</bind>
</comp>

<comp id="706" class="1005" name="icmp_ln144_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="8"/>
<pin id="708" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="710" class="1005" name="R_Z_addr_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="4" slack="1"/>
<pin id="712" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="R_Z_addr "/>
</bind>
</comp>

<comp id="715" class="1005" name="b_addr_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="4" slack="1"/>
<pin id="717" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="720" class="1005" name="al_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="1"/>
<pin id="722" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="725" class="1005" name="bl_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="1"/>
<pin id="727" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="730" class="1005" name="ah_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="1"/>
<pin id="732" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="735" class="1005" name="bh_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="1"/>
<pin id="737" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="740" class="1005" name="zext_ln105_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="64" slack="1"/>
<pin id="742" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="746" class="1005" name="zext_ln110_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="64" slack="1"/>
<pin id="748" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="752" class="1005" name="zext_ln105_87_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="64" slack="1"/>
<pin id="754" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_87 "/>
</bind>
</comp>

<comp id="758" class="1005" name="zext_ln112_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="64" slack="1"/>
<pin id="760" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="764" class="1005" name="trunc_ln106_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="3"/>
<pin id="766" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="769" class="1005" name="trunc_ln106_129_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="1"/>
<pin id="771" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_129 "/>
</bind>
</comp>

<comp id="774" class="1005" name="trunc_ln106_130_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="1"/>
<pin id="776" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_130 "/>
</bind>
</comp>

<comp id="779" class="1005" name="trunc_ln106_131_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="2"/>
<pin id="781" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_131 "/>
</bind>
</comp>

<comp id="785" class="1005" name="tmp_218_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="1"/>
<pin id="787" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_218 "/>
</bind>
</comp>

<comp id="790" class="1005" name="tmp_220_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="2"/>
<pin id="792" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_220 "/>
</bind>
</comp>

<comp id="796" class="1005" name="tmp_221_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="2"/>
<pin id="798" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_221 "/>
</bind>
</comp>

<comp id="801" class="1005" name="tmp_222_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="3"/>
<pin id="803" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_222 "/>
</bind>
</comp>

<comp id="806" class="1005" name="tmp_219_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="2" slack="1"/>
<pin id="808" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_219 "/>
</bind>
</comp>

<comp id="811" class="1005" name="trunc_ln125_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="2"/>
<pin id="813" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="817" class="1005" name="add_ln105_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="1"/>
<pin id="819" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="822" class="1005" name="tmp_223_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="2" slack="1"/>
<pin id="824" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_223 "/>
</bind>
</comp>

<comp id="827" class="1005" name="add_ln133_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="64" slack="2"/>
<pin id="829" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="832" class="1005" name="tempReg_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="64" slack="1"/>
<pin id="834" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="841" class="1005" name="u_77_out_load_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="64" slack="1"/>
<pin id="843" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_77_out_load "/>
</bind>
</comp>

<comp id="846" class="1005" name="v_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="64" slack="1"/>
<pin id="848" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="80" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="166"><net_src comp="90" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="102" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="108" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="167" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="16" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="96" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="193" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="238"><net_src comp="36" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="229" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="245"><net_src comp="233" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="229" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="30" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="241" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="247" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="267"><net_src comp="128" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="141" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="128" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="42" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="44" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="288"><net_src comp="40" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="141" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="42" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="295"><net_src comp="292" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="300"><net_src comp="297" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="305"><net_src comp="302" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="310"><net_src comp="307" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="315"><net_src comp="147" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="151" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="155" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="159" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="40" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="147" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="42" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="44" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="344"><net_src comp="40" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="155" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="42" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="44" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="354"><net_src comp="40" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="151" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="42" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="357"><net_src comp="44" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="364"><net_src comp="40" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="159" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="42" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="44" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="368" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="399"><net_src comp="46" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="42" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="402"><net_src comp="48" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="406"><net_src comp="387" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="427"><net_src comp="416" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="410" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="413" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="407" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="433" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="439" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="419" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="443" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="429" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="465"><net_src comp="46" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="453" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="42" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="48" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="477"><net_src comp="50" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="34" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="484"><net_src comp="50" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="34" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="491"><net_src comp="52" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="34" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="496"><net_src comp="486" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="493" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="479" pin="3"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="50" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="513"><net_src comp="503" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="469" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="472" pin="3"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="472" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="469" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="515" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="521" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="509" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="54" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="533" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="44" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="550"><net_src comp="539" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="557"><net_src comp="40" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="497" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="559"><net_src comp="42" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="560"><net_src comp="44" pin="0"/><net_sink comp="551" pin=3"/></net>

<net id="566"><net_src comp="50" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="551" pin="4"/><net_sink comp="561" pin=1"/></net>

<net id="572"><net_src comp="561" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="547" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="509" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="14" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="583" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="14" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="16" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="610"><net_src comp="598" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="602" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="617"><net_src comp="74" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="76" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="623"><net_src comp="612" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="32" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="633"><net_src comp="78" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="619" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="625" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="640"><net_src comp="628" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="606" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="650"><net_src comp="641" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="636" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="657"><net_src comp="54" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="646" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="44" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="663"><net_src comp="652" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="660" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="594" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="16" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="679"><net_src comp="676" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="683"><net_src comp="82" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="686"><net_src comp="680" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="687"><net_src comp="680" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="691"><net_src comp="86" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="694"><net_src comp="688" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="698"><net_src comp="163" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="703"><net_src comp="193" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="709"><net_src comp="196" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="121" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="718"><net_src comp="134" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="723"><net_src comp="264" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="728"><net_src comp="268" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="733"><net_src comp="272" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="738"><net_src comp="282" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="743"><net_src comp="292" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="749"><net_src comp="297" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="755"><net_src comp="302" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="761"><net_src comp="307" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="767"><net_src comp="312" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="772"><net_src comp="316" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="777"><net_src comp="320" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="782"><net_src comp="324" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="788"><net_src comp="328" pin="4"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="793"><net_src comp="338" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="799"><net_src comp="348" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="804"><net_src comp="358" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="809"><net_src comp="393" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="814"><net_src comp="403" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="820"><net_src comp="447" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="825"><net_src comp="459" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="830"><net_src comp="497" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="835"><net_src comp="568" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="839"><net_src comp="832" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="840"><net_src comp="832" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="844"><net_src comp="579" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="849"><net_src comp="583" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="641" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: R_Z | {}
	Port: b | {}
	Port: v_108_out | {9 }
	Port: u_77_out | {1 9 }
	Port: t_out | {1 10 }
 - Input state : 
	Port: mp_mul.5_Pipeline_VITIS_LOOP_144_2 : v_017 | {1 }
	Port: mp_mul.5_Pipeline_VITIS_LOOP_144_2 : zext_ln143 | {1 }
	Port: mp_mul.5_Pipeline_VITIS_LOOP_144_2 : indvars_iv31 | {1 }
	Port: mp_mul.5_Pipeline_VITIS_LOOP_144_2 : R_Z | {2 3 }
	Port: mp_mul.5_Pipeline_VITIS_LOOP_144_2 : i | {1 }
	Port: mp_mul.5_Pipeline_VITIS_LOOP_144_2 : b | {2 3 }
	Port: mp_mul.5_Pipeline_VITIS_LOOP_144_2 : u_77_out | {9 }
	Port: mp_mul.5_Pipeline_VITIS_LOOP_144_2 : t_out | {10 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		j_23 : 1
		icmp_ln144 : 2
		add_ln144 : 2
		br_ln144 : 3
		store_ln139 : 3
	State 2
		zext_ln145_s : 1
		zext_ln145 : 2
		R_Z_addr : 3
		R_Z_load : 4
		bit_sel3 : 1
		xor_ln145 : 2
		trunc_ln145_9 : 1
		add_ln : 2
		zext_ln145_15 : 3
		b_addr : 4
		b_load : 5
	State 3
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 4
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 5
		trunc_ln106 : 1
		trunc_ln106_129 : 1
		trunc_ln106_130 : 1
		trunc_ln106_131 : 1
		tmp_218 : 1
		tmp_220 : 1
		tmp_221 : 1
		tmp_222 : 1
	State 6
		add_ln123 : 1
		zext_ln123_78 : 2
		temp : 3
		tmp_219 : 4
		trunc_ln125 : 4
	State 7
		add_ln130 : 1
		zext_ln130_77 : 2
		add_ln130_93 : 1
		trunc_ln130 : 2
		zext_ln130_78 : 2
		add_ln105 : 3
		temp_42 : 3
		tmp_223 : 4
	State 8
		zext_ln133 : 1
		add_ln133 : 2
		v_135 : 1
		xor_ln105 : 2
		xor_ln105_31 : 1
		or_ln105 : 2
		xor_ln105_32 : 2
		carry : 2
		zext_ln105_88 : 3
		tmp_s : 3
		or_ln10 : 4
		tempReg : 4
		store_ln140 : 2
	State 9
		v : 1
		store_ln140 : 2
		write_ln0 : 1
	State 10
		xor_ln147_19 : 1
		xor_ln147_s : 1
		and_ln147 : 2
		or_ln147_8 : 2
		tmp : 2
		zext_ln148 : 3
		u : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_147          |    4    |   165   |    50   |
|    mul   |          grp_fu_151          |    4    |   165   |    50   |
|          |          grp_fu_155          |    4    |   165   |    50   |
|          |          grp_fu_159          |    4    |   165   |    50   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln144_fu_202       |    0    |    0    |    13   |
|          |       add_ln123_fu_377       |    0    |    0    |    39   |
|          |          temp_fu_387         |    0    |    0    |    40   |
|          |      add_ln130_92_fu_419     |    0    |    0    |    32   |
|          |       add_ln130_fu_423       |    0    |    0    |    39   |
|          |      add_ln130_93_fu_433     |    0    |    0    |    39   |
|    add   |       add_ln105_fu_447       |    0    |    0    |    32   |
|          |        temp_42_fu_453        |    0    |    0    |    40   |
|          |       add_ln133_fu_497       |    0    |    0    |    71   |
|          |         v_135_fu_509         |    0    |    0    |    71   |
|          |        tempReg_fu_568        |    0    |    0    |    71   |
|          |           v_fu_583           |    0    |    0    |    71   |
|          |           u_fu_664           |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |       xor_ln145_fu_241       |    0    |    0    |    2    |
|          |       xor_ln105_fu_515       |    0    |    0    |    64   |
|          |      xor_ln105_31_fu_521     |    0    |    0    |    64   |
|    xor   |      xor_ln105_32_fu_533     |    0    |    0    |    64   |
|          |       xor_ln147_fu_598       |    0    |    0    |    64   |
|          |      xor_ln147_18_fu_602     |    0    |    0    |    64   |
|          |      xor_ln147_19_fu_619     |    0    |    0    |    2    |
|          |      xor_ln147_20_fu_641     |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln105_fu_527       |    0    |    0    |    64   |
|    or    |        or_ln147_fu_606       |    0    |    0    |    64   |
|          |       or_ln147_8_fu_646      |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln147_fu_636       |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln144_fu_196      |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|    sub   |       sub_ln145_fu_229       |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |       i_read_read_fu_90      |    0    |    0    |    0    |
|   read   | indvars_iv31_read_read_fu_96 |    0    |    0    |    0    |
|          |  zext_ln143_read_read_fu_102 |    0    |    0    |    0    |
|          |    v_017_read_read_fu_108    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_114    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         i_cast_fu_163        |    0    |    0    |    0    |
|          |    zext_ln143_cast_fu_167    |    0    |    0    |    0    |
|          |       zext_ln145_fu_224      |    0    |    0    |    0    |
|          |     zext_ln145_15_fu_259     |    0    |    0    |    0    |
|          |       zext_ln105_fu_292      |    0    |    0    |    0    |
|          |       zext_ln110_fu_297      |    0    |    0    |    0    |
|          |     zext_ln105_87_fu_302     |    0    |    0    |    0    |
|          |       zext_ln112_fu_307      |    0    |    0    |    0    |
|          |       zext_ln106_fu_368      |    0    |    0    |    0    |
|          |       zext_ln123_fu_371      |    0    |    0    |    0    |
|   zext   |     zext_ln123_77_fu_374     |    0    |    0    |    0    |
|          |     zext_ln123_78_fu_383     |    0    |    0    |    0    |
|          |     zext_ln106_94_fu_407     |    0    |    0    |    0    |
|          |     zext_ln106_95_fu_410     |    0    |    0    |    0    |
|          |     zext_ln106_96_fu_413     |    0    |    0    |    0    |
|          |       zext_ln130_fu_416      |    0    |    0    |    0    |
|          |     zext_ln130_77_fu_429     |    0    |    0    |    0    |
|          |     zext_ln130_78_fu_443     |    0    |    0    |    0    |
|          |       zext_ln133_fu_493      |    0    |    0    |    0    |
|          |     zext_ln105_88_fu_547     |    0    |    0    |    0    |
|          |       zext_ln148_fu_660      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln145_fu_213      |    0    |    0    |    0    |
|          |     trunc_ln145_9_fu_247     |    0    |    0    |    0    |
|          |           al_fu_264          |    0    |    0    |    0    |
|          |           bl_fu_268          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_312      |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_129_fu_316    |    0    |    0    |    0    |
|          |    trunc_ln106_130_fu_320    |    0    |    0    |    0    |
|          |    trunc_ln106_131_fu_324    |    0    |    0    |    0    |
|          |      trunc_ln125_fu_403      |    0    |    0    |    0    |
|          |      trunc_ln130_fu_439      |    0    |    0    |    0    |
|          |      trunc_ln147_fu_625      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      zext_ln145_s_fu_216     |    0    |    0    |    0    |
|          |         add_ln_fu_251        |    0    |    0    |    0    |
|          |         shl_ln_fu_472        |    0    |    0    |    0    |
|bitconcatenate|         and_ln_fu_479        |    0    |    0    |    0    |
|          |      and_ln133_s_fu_486      |    0    |    0    |    0    |
|          |         or_ln_fu_503         |    0    |    0    |    0    |
|          |        or_ln10_fu_561        |    0    |    0    |    0    |
|          |      xor_ln147_s_fu_628      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        bit_sel3_fu_233       |    0    |    0    |    0    |
| bitselect|         carry_fu_539         |    0    |    0    |    0    |
|          |        bit_sel_fu_612        |    0    |    0    |    0    |
|          |          tmp_fu_652          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |           ah_fu_272          |    0    |    0    |    0    |
|          |           bh_fu_282          |    0    |    0    |    0    |
|          |        tmp_218_fu_328        |    0    |    0    |    0    |
|          |        tmp_220_fu_338        |    0    |    0    |    0    |
|partselect|        tmp_221_fu_348        |    0    |    0    |    0    |
|          |        tmp_222_fu_358        |    0    |    0    |    0    |
|          |        tmp_219_fu_393        |    0    |    0    |    0    |
|          |        tmp_223_fu_459        |    0    |    0    |    0    |
|          |         tmp_s_fu_551         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    16   |   660   |   1441  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    R_Z_addr_reg_710   |    4   |
|   add_ln105_reg_817   |   32   |
|   add_ln133_reg_827   |   64   |
|       ah_reg_730      |   32   |
|       al_reg_720      |   32   |
|     b_addr_reg_715    |    4   |
|       bh_reg_735      |   32   |
|       bl_reg_725      |   32   |
|     i_cast_reg_695    |    4   |
|   icmp_ln144_reg_706  |    1   |
|      j_23_reg_700     |    4   |
|       j_reg_688       |    4   |
|    tempReg_reg_832    |   64   |
|    tmp_218_reg_785    |   32   |
|    tmp_219_reg_806    |    2   |
|    tmp_220_reg_790    |   32   |
|    tmp_221_reg_796    |   32   |
|    tmp_222_reg_801    |   32   |
|    tmp_223_reg_822    |    2   |
|trunc_ln106_129_reg_769|   32   |
|trunc_ln106_130_reg_774|   32   |
|trunc_ln106_131_reg_779|   32   |
|  trunc_ln106_reg_764  |   32   |
|  trunc_ln125_reg_811  |   32   |
| u_77_out_load_reg_841 |   64   |
|     v_108_reg_680     |   64   |
|       v_reg_846       |   64   |
| zext_ln105_87_reg_752 |   64   |
|   zext_ln105_reg_740  |   64   |
|   zext_ln110_reg_746  |   64   |
|   zext_ln112_reg_758  |   64   |
+-----------------------+--------+
|         Total         |  1049  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_128 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_141 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|     grp_fu_147    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_147    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_151    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_151    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_155    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_155    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_159    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_159    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   528  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1441  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1049  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1709  |  1531  |
+-----------+--------+--------+--------+--------+
