{
  "Top": "vector_add",
  "RtlTop": "vector_add",
  "RtlPrefix": "",
  "RtlSubPrefix": "vector_add_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "a": {
      "index": "0",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "m_axi_a",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "b": {
      "index": "1",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "m_axi_b",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "c": {
      "index": "2",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "m_axi_c",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -display_name=vector_add",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vendor=yobuwen"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "vector_add"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "yobuwen",
    "Library": "hls",
    "Name": "vector_add",
    "Version": "1.0",
    "DisplayName": "vector_add",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "yobuwen_hls_vector_add_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/vector_add.cpp"],
    "Vhdl": [
      "impl\/vhdl\/vector_add_a_m_axi.vhd",
      "impl\/vhdl\/vector_add_b_m_axi.vhd",
      "impl\/vhdl\/vector_add_c_m_axi.vhd",
      "impl\/vhdl\/vector_add_control_s_axi.vhd",
      "impl\/vhdl\/vector_add_mux_32_32_1_1.vhd",
      "impl\/vhdl\/vector_add.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/vector_add_a_m_axi.v",
      "impl\/verilog\/vector_add_b_m_axi.v",
      "impl\/verilog\/vector_add_c_m_axi.v",
      "impl\/verilog\/vector_add_control_s_axi.v",
      "impl\/verilog\/vector_add_mux_32_32_1_1.v",
      "impl\/verilog\/vector_add.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/vector_add_v1_0\/data\/vector_add.mdd",
      "impl\/misc\/drivers\/vector_add_v1_0\/data\/vector_add.tcl",
      "impl\/misc\/drivers\/vector_add_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/vector_add_v1_0\/src\/xvector_add.c",
      "impl\/misc\/drivers\/vector_add_v1_0\/src\/xvector_add.h",
      "impl\/misc\/drivers\/vector_add_v1_0\/src\/xvector_add_hw.h",
      "impl\/misc\/drivers\/vector_add_v1_0\/src\/xvector_add_linux.c",
      "impl\/misc\/drivers\/vector_add_v1_0\/src\/xvector_add_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/vector_add.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/yobuwen\/hello-one\/vector_add\/solution1\/.debug\/vector_add.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_a:m_axi_b:m_axi_c",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_a": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_a_",
      "paramPrefix": "C_M_AXI_A_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_a_ARADDR",
        "m_axi_a_ARBURST",
        "m_axi_a_ARCACHE",
        "m_axi_a_ARID",
        "m_axi_a_ARLEN",
        "m_axi_a_ARLOCK",
        "m_axi_a_ARPROT",
        "m_axi_a_ARQOS",
        "m_axi_a_ARREADY",
        "m_axi_a_ARREGION",
        "m_axi_a_ARSIZE",
        "m_axi_a_ARUSER",
        "m_axi_a_ARVALID",
        "m_axi_a_AWADDR",
        "m_axi_a_AWBURST",
        "m_axi_a_AWCACHE",
        "m_axi_a_AWID",
        "m_axi_a_AWLEN",
        "m_axi_a_AWLOCK",
        "m_axi_a_AWPROT",
        "m_axi_a_AWQOS",
        "m_axi_a_AWREADY",
        "m_axi_a_AWREGION",
        "m_axi_a_AWSIZE",
        "m_axi_a_AWUSER",
        "m_axi_a_AWVALID",
        "m_axi_a_BID",
        "m_axi_a_BREADY",
        "m_axi_a_BRESP",
        "m_axi_a_BUSER",
        "m_axi_a_BVALID",
        "m_axi_a_RDATA",
        "m_axi_a_RID",
        "m_axi_a_RLAST",
        "m_axi_a_RREADY",
        "m_axi_a_RRESP",
        "m_axi_a_RUSER",
        "m_axi_a_RVALID",
        "m_axi_a_WDATA",
        "m_axi_a_WID",
        "m_axi_a_WLAST",
        "m_axi_a_WREADY",
        "m_axi_a_WSTRB",
        "m_axi_a_WUSER",
        "m_axi_a_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "off",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "a"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "a"
        }
      ]
    },
    "m_axi_b": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_b_",
      "paramPrefix": "C_M_AXI_B_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_b_ARADDR",
        "m_axi_b_ARBURST",
        "m_axi_b_ARCACHE",
        "m_axi_b_ARID",
        "m_axi_b_ARLEN",
        "m_axi_b_ARLOCK",
        "m_axi_b_ARPROT",
        "m_axi_b_ARQOS",
        "m_axi_b_ARREADY",
        "m_axi_b_ARREGION",
        "m_axi_b_ARSIZE",
        "m_axi_b_ARUSER",
        "m_axi_b_ARVALID",
        "m_axi_b_AWADDR",
        "m_axi_b_AWBURST",
        "m_axi_b_AWCACHE",
        "m_axi_b_AWID",
        "m_axi_b_AWLEN",
        "m_axi_b_AWLOCK",
        "m_axi_b_AWPROT",
        "m_axi_b_AWQOS",
        "m_axi_b_AWREADY",
        "m_axi_b_AWREGION",
        "m_axi_b_AWSIZE",
        "m_axi_b_AWUSER",
        "m_axi_b_AWVALID",
        "m_axi_b_BID",
        "m_axi_b_BREADY",
        "m_axi_b_BRESP",
        "m_axi_b_BUSER",
        "m_axi_b_BVALID",
        "m_axi_b_RDATA",
        "m_axi_b_RID",
        "m_axi_b_RLAST",
        "m_axi_b_RREADY",
        "m_axi_b_RRESP",
        "m_axi_b_RUSER",
        "m_axi_b_RVALID",
        "m_axi_b_WDATA",
        "m_axi_b_WID",
        "m_axi_b_WLAST",
        "m_axi_b_WREADY",
        "m_axi_b_WSTRB",
        "m_axi_b_WUSER",
        "m_axi_b_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "off",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "b"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "b"
        }
      ]
    },
    "m_axi_c": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_c_",
      "paramPrefix": "C_M_AXI_C_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_c_ARADDR",
        "m_axi_c_ARBURST",
        "m_axi_c_ARCACHE",
        "m_axi_c_ARID",
        "m_axi_c_ARLEN",
        "m_axi_c_ARLOCK",
        "m_axi_c_ARPROT",
        "m_axi_c_ARQOS",
        "m_axi_c_ARREADY",
        "m_axi_c_ARREGION",
        "m_axi_c_ARSIZE",
        "m_axi_c_ARUSER",
        "m_axi_c_ARVALID",
        "m_axi_c_AWADDR",
        "m_axi_c_AWBURST",
        "m_axi_c_AWCACHE",
        "m_axi_c_AWID",
        "m_axi_c_AWLEN",
        "m_axi_c_AWLOCK",
        "m_axi_c_AWPROT",
        "m_axi_c_AWQOS",
        "m_axi_c_AWREADY",
        "m_axi_c_AWREGION",
        "m_axi_c_AWSIZE",
        "m_axi_c_AWUSER",
        "m_axi_c_AWVALID",
        "m_axi_c_BID",
        "m_axi_c_BREADY",
        "m_axi_c_BRESP",
        "m_axi_c_BUSER",
        "m_axi_c_BVALID",
        "m_axi_c_RDATA",
        "m_axi_c_RID",
        "m_axi_c_RLAST",
        "m_axi_c_RREADY",
        "m_axi_c_RRESP",
        "m_axi_c_RUSER",
        "m_axi_c_RVALID",
        "m_axi_c_WDATA",
        "m_axi_c_WID",
        "m_axi_c_WLAST",
        "m_axi_c_WREADY",
        "m_axi_c_WSTRB",
        "m_axi_c_WUSER",
        "m_axi_c_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "off",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "c"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "c"
        }
      ]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_a_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_a_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_a_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_a_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_a_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_a_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_a_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_a_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_a_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_a_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_a_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_a_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_a_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_a_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_a_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_a_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_a_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_a_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_a_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_a_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_a_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_a_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_b_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_b_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_b_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_b_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_b_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_b_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_b_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_b_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_b_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_b_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_b_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_b_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_b_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_b_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_b_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_b_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_c_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_c_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_c_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_c_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_c_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_c_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_c_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_c_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_c_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_c_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_c_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_c_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_c_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_c_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_c_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_c_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_c_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_c_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_c_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_c_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_c_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_c_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_c_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_c_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_c_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_c_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_c_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_c_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_c_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_c_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_c_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_c_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_c_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_c_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_c_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "vector_add"},
    "Info": {"vector_add": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"vector_add": {
        "Latency": {
          "LatencyBest": "25",
          "LatencyAvg": "25",
          "LatencyWorst": "25",
          "PipelineII": "26",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_10_1",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_16_2",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_21_3",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "6",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "5",
          "FF": "1923",
          "AVAIL_FF": "35200",
          "UTIL_FF": "5",
          "LUT": "2147",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "12",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-03-08 19:46:42 CST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
