#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Nov 21 14:21:38 2022
# Process ID: 12796
# Current directory: D:/intelligent_traffic_light/intellight/top_level
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14592 D:\intelligent_traffic_light\intellight\top_level\top_level.xpr
# Log file: D:/intelligent_traffic_light/intellight/top_level/vivado.log
# Journal file: D:/intelligent_traffic_light/intellight/top_level\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
start_gui
open_project D:/intelligent_traffic_light/intellight/top_level/top_level.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd}
create_bd_cell -type container -reference Q_Matrix_AXI Q_Matrix_AXI_0
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Q_Matrix_AXI_0/S_AXI_0} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Q_Matrix_AXI_0/S_AXI_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Q_Matrix_AXI_0/S_AXI_1} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Q_Matrix_AXI_0/S_AXI_1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Q_Matrix_AXI_0/S_AXI_2} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Q_Matrix_AXI_0/S_AXI_2]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Q_Matrix_AXI_0/S_AXI_3} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Q_Matrix_AXI_0/S_AXI_3]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {63}] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins Q_Matrix_AXI_0/D_new]
connect_bd_net [get_bd_pins Q_Matrix_AXI_0/rst] [get_bd_pins rst_ps7_0_100M/interconnect_aresetn]
undo
connect_bd_net [get_bd_pins Q_Matrix_AXI_0/rst] [get_bd_pins rst_ps7_0_100M/peripheral_reset]
connect_bd_net [get_bd_pins Q_Matrix_AXI_0/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
save_bd_design
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {64}] [get_bd_cells xlconstant_0]
endgroup
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins Q_Matrix_AXI_0/wen0]
connect_bd_net [get_bd_pins Q_Matrix_AXI_0/wen1] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins Q_Matrix_AXI_0/wen2] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins Q_Matrix_AXI_0/wen3] [get_bd_pins xlconstant_1/dout]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {31}] [get_bd_cells xlconstant_2]
set_property -dict [list CONFIG.CONST_WIDTH {32}] [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins Q_Matrix_AXI_0/wr_addr]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_3
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {8}] [get_bd_cells xlconstant_3]
connect_bd_net [get_bd_pins xlconstant_3/dout] [get_bd_pins Q_Matrix_AXI_0/wen]
save_bd_design
make_wrapper -files [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -top
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_action_ram_0_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_action_ram_1_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_action_ram_2_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_action_ram_3_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_1_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_2_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_3_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_1_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_2_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_AXI_inst_0_axi_aram_ctrl_3_0] }
catch { config_ip_cache -export [get_ips -all top_level_xbar_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
launch_runs Q_Matrix_AXI_inst_0_axi_aram_ctrl_0_0_synth_1 Q_Matrix_AXI_inst_0_axi_aram_ctrl_1_0_synth_1 Q_Matrix_AXI_inst_0_axi_aram_ctrl_2_0_synth_1 Q_Matrix_AXI_inst_0_axi_aram_ctrl_3_0_synth_1 top_level_xbar_0_synth_1 top_level_auto_pc_1_synth_1 top_level_auto_pc_0_synth_1 -jobs 6
wait_on_run Q_Matrix_AXI_inst_0_axi_aram_ctrl_0_0_synth_1
wait_on_run Q_Matrix_AXI_inst_0_axi_aram_ctrl_1_0_synth_1
wait_on_run Q_Matrix_AXI_inst_0_axi_aram_ctrl_2_0_synth_1
wait_on_run Q_Matrix_AXI_inst_0_axi_aram_ctrl_3_0_synth_1
wait_on_run top_level_xbar_0_synth_1
wait_on_run top_level_auto_pc_1_synth_1
wait_on_run top_level_auto_pc_0_synth_1
export_simulation -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -directory D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
delete_bd_objs [get_bd_nets xlconstant_2_dout] [get_bd_cells xlconstant_2]
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_nets xlconstant_3_dout] [get_bd_cells xlconstant_3]
delete_bd_objs [get_bd_nets rst_1] [get_bd_nets xlconstant_1_dout] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells Q_Matrix_AXI_0]
delete_bd_objs [get_bd_cells xlconstant_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Intellight_Accelerator:1.0 Intellight_Accelerat_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins Intellight_Accelerat_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Intellight_Accelerat_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Intellight_Accelerat_0/S00_AXI]
endgroup
regenerate_bd_layout
create_bd_cell -type container -reference Q_Matrix Q_Matrix_0
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins Q_Matrix_0/clk]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/D_new] [get_bd_pins Q_Matrix_0/D_new]
connect_bd_net [get_bd_pins Q_Matrix_0/rst] [get_bd_pins rst_ps7_0_100M/peripheral_reset]
regenerate_bd_layout
startgroup
connect_bd_net [get_bd_pins Q_Matrix_0/rd_addr] [get_bd_pins Intellight_Accelerat_0/rd_addr]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/rd_addr] [get_bd_pins Q_Matrix_0/wen]
endgroup
connect_bd_net [get_bd_pins Q_Matrix_0/wr_addr] [get_bd_pins Intellight_Accelerat_0/wr_addr]
disconnect_bd_net /rd_addr_1 [get_bd_pins Q_Matrix_0/wen]
connect_bd_net [get_bd_pins Q_Matrix_0/wen] [get_bd_pins Intellight_Accelerat_0/wen_bram]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/wen0] [get_bd_pins Q_Matrix_0/wen0]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/wen1] [get_bd_pins Q_Matrix_0/wen1]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/wen2] [get_bd_pins Q_Matrix_0/wen2]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/wen3] [get_bd_pins Q_Matrix_0/wen3]
delete_bd_objs [get_bd_nets intr_0_1] [get_bd_ports intr_0]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/finish] [get_bd_pins axi_intc_0/intr]
regenerate_bd_layout
connect_bd_net [get_bd_pins Intellight_Accelerat_0/rst] [get_bd_pins rst_ps7_0_100M/peripheral_reset]
connect_bd_net [get_bd_pins Q_Matrix_0/D_road0] [get_bd_pins Intellight_Accelerat_0/D_road0]
connect_bd_net [get_bd_pins Q_Matrix_0/D_road1] [get_bd_pins Intellight_Accelerat_0/D_road1]
connect_bd_net [get_bd_pins Q_Matrix_0/D_road2] [get_bd_pins Intellight_Accelerat_0/D_road2]
connect_bd_net [get_bd_pins Q_Matrix_0/D_road3] [get_bd_pins Intellight_Accelerat_0/D_road3]
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -top
make_wrapper -files [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -top
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
