// Generated by CIRCT unknown git version
module uart_fifo(	// file.cleaned.mlir:2:3
  input        aclr,	// file.cleaned.mlir:2:27
               clock,	// file.cleaned.mlir:2:42
  input  [7:0] data,	// file.cleaned.mlir:2:58
  input        rdreq,	// file.cleaned.mlir:2:73
               wrreq,	// file.cleaned.mlir:2:89
  output       empty,	// file.cleaned.mlir:2:106
               full,	// file.cleaned.mlir:2:122
  output [7:0] q	// file.cleaned.mlir:2:137
);

  assign empty = 1'h0;	// file.cleaned.mlir:3:14, :5:5
  assign full = 1'h0;	// file.cleaned.mlir:3:14, :5:5
  assign q = 8'h0;	// file.cleaned.mlir:4:14, :5:5
endmodule

