
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000290                       # Number of seconds simulated
sim_ticks                                   289974069                       # Number of ticks simulated
final_tick                               4971213842967                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  31284                       # Simulator instruction rate (inst/s)
host_op_rate                                    56189                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               16503025                       # Simulator tick rate (ticks/s)
host_mem_usage                                4489856                       # Number of bytes of host memory used
host_seconds                                    17.57                       # Real time elapsed on the host
sim_insts                                      549686                       # Number of instructions simulated
sim_ops                                        987300                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::pc.south_bridge.ide        45056                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.dtb.walker          192                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.itb.walker          192                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.inst              128                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.data               64                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker         1984                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker          512                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst       125632                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data        69440                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total              243200                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::cpu.inst          128                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst       125632                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total         125760                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_written::writebacks        44096                       # Number of bytes written to this memory
testsys.physmem.bytes_written::total            44096                       # Number of bytes written to this memory
testsys.physmem.num_reads::pc.south_bridge.ide          704                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.dtb.walker            3                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.itb.walker            3                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.inst                 2                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.data                 1                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker           31                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker            8                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst         1963                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data         1085                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total                 3800                       # Number of read requests responded to by this memory
testsys.physmem.num_writes::writebacks            689                       # Number of write requests responded to by this memory
testsys.physmem.num_writes::total                 689                       # Number of write requests responded to by this memory
testsys.physmem.bw_read::pc.south_bridge.ide    155379411                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.dtb.walker        662128                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.itb.walker        662128                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.inst              441419                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.data              220709                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker      6841991                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker      1765675                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst    433252533                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data    239469689                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total              838695684                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::cpu.inst         441419                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst    433252533                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total         433693952                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::writebacks        152068770                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::total             152068770                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::writebacks        152068770                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::pc.south_bridge.ide    155379411                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.dtb.walker       662128                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.itb.walker       662128                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.inst             441419                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.data             220709                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker      6841991                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker      1765675                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst    433252533                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data    239469689                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total             990764453                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                      700                       # number of replacements
testsys.iocache.tagsinuse                    8.293575                       # Cycle average of tags in use
testsys.iocache.total_refs                          0                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                      700                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                            0                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle             4971063715000                       # Cycle when the warmup percentage was hit.
testsys.iocache.occ_blocks::pc.south_bridge.ide     8.293575                       # Average occupied blocks per requestor
testsys.iocache.occ_percent::pc.south_bridge.ide     0.518348                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::total           0.518348                       # Average percentage of cache occupancy
testsys.iocache.ReadReq_misses::pc.south_bridge.ide           12                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::total              12                       # number of ReadReq misses
testsys.iocache.WriteReq_misses::pc.south_bridge.ide          704                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::total            704                       # number of WriteReq misses
testsys.iocache.demand_misses::pc.south_bridge.ide          716                       # number of demand (read+write) misses
testsys.iocache.demand_misses::total              716                       # number of demand (read+write) misses
testsys.iocache.overall_misses::pc.south_bridge.ide          716                       # number of overall misses
testsys.iocache.overall_misses::total             716                       # number of overall misses
testsys.iocache.ReadReq_miss_latency::pc.south_bridge.ide       525000                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::total       525000                       # number of ReadReq miss cycles
testsys.iocache.WriteReq_miss_latency::pc.south_bridge.ide    123386912                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::total    123386912                       # number of WriteReq miss cycles
testsys.iocache.demand_miss_latency::pc.south_bridge.ide    123911912                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::total    123911912                       # number of demand (read+write) miss cycles
testsys.iocache.overall_miss_latency::pc.south_bridge.ide    123911912                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::total    123911912                       # number of overall miss cycles
testsys.iocache.ReadReq_accesses::pc.south_bridge.ide           12                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::total            12                       # number of ReadReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::pc.south_bridge.ide          704                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::total          704                       # number of WriteReq accesses(hits+misses)
testsys.iocache.demand_accesses::pc.south_bridge.ide          716                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::total            716                       # number of demand (read+write) accesses
testsys.iocache.overall_accesses::pc.south_bridge.ide          716                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::total           716                       # number of overall (read+write) accesses
testsys.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::total            1                       # miss rate for ReadReq accesses
testsys.iocache.WriteReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
testsys.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::total             1                       # miss rate for demand accesses
testsys.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::total            1                       # miss rate for overall accesses
testsys.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide        43750                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::total        43750                       # average ReadReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 175265.500000                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::total 175265.500000                       # average WriteReq miss latency
testsys.iocache.demand_avg_miss_latency::pc.south_bridge.ide 173061.329609                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::total 173061.329609                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::pc.south_bridge.ide 173061.329609                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::total 173061.329609                       # average overall miss latency
testsys.iocache.blocked_cycles::no_mshrs       741400                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                  77                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs  9628.571429                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.writebacks::writebacks            689                       # number of writebacks
testsys.iocache.writebacks::total                 689                       # number of writebacks
testsys.iocache.ReadReq_mshr_misses::pc.south_bridge.ide           12                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::pc.south_bridge.ide          704                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::total          704                       # number of WriteReq MSHR misses
testsys.iocache.demand_mshr_misses::pc.south_bridge.ide          716                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::total          716                       # number of demand (read+write) MSHR misses
testsys.iocache.overall_mshr_misses::pc.south_bridge.ide          716                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::total          716                       # number of overall MSHR misses
testsys.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide       372600                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::total       372600                       # number of ReadReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide    114907800                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::total    114907800                       # number of WriteReq MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::pc.south_bridge.ide    115280400                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::total    115280400                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::pc.south_bridge.ide    115280400                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::total    115280400                       # number of overall MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
testsys.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
testsys.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide        31050                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::total        31050                       # average ReadReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 163221.306818                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::total 163221.306818                       # average WriteReq mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 161006.145251                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::total 161006.145251                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 161006.145251                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::total 161006.145251                       # average overall mshr miss latency
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages           11                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes        45056                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs           11                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                          2406                       # number of replacements
testsys.l2.tagsinuse                      1051.561332                       # Cycle average of tags in use
testsys.l2.total_refs                            2387                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                          2406                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                          0.992103                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks           55.541393                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.dtb.walker        1.514959                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.itb.walker        1.065594                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.inst              0.111916                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.data              0.380994                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    15.068187                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker     7.077673                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst    709.591388                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data    261.209229                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.027120                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.dtb.walker       0.000740                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.itb.walker       0.000520                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.inst             0.000055                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.data             0.000186                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.007358                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.003456                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.346480                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.127544                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.513458                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker         2326                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker           90                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst          899                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.data          168                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total                   3483                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks             437                       # number of Writeback hits
testsys.l2.Writeback_hits::total                  437                       # number of Writeback hits
testsys.l2.UpgradeReq_hits::switch_cpus.data           20                       # number of UpgradeReq hits
testsys.l2.UpgradeReq_hits::total                  20                       # number of UpgradeReq hits
testsys.l2.ReadExReq_hits::switch_cpus.data           42                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total                   42                       # number of ReadExReq hits
testsys.l2.demand_hits::switch_cpus.dtb.walker         2326                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker           90                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst          899                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data          210                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                    3525                       # number of demand (read+write) hits
testsys.l2.overall_hits::switch_cpus.dtb.walker         2326                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker           90                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst          899                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data          210                       # number of overall hits
testsys.l2.overall_hits::total                   3525                       # number of overall hits
testsys.l2.ReadReq_misses::cpu.dtb.walker            3                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.inst                 2                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.data                 1                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker           57                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker           20                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst         2723                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data          977                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total                 3786                       # number of ReadReq misses
testsys.l2.UpgradeReq_misses::switch_cpus.data            1                       # number of UpgradeReq misses
testsys.l2.UpgradeReq_misses::total                 1                       # number of UpgradeReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data          292                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total                292                       # number of ReadExReq misses
testsys.l2.demand_misses::cpu.dtb.walker            3                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.inst                  2                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.data                  1                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.dtb.walker           57                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker           20                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst         2723                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data         1269                       # number of demand (read+write) misses
testsys.l2.demand_misses::total                  4078                       # number of demand (read+write) misses
testsys.l2.overall_misses::cpu.dtb.walker            3                       # number of overall misses
testsys.l2.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.l2.overall_misses::cpu.inst                 2                       # number of overall misses
testsys.l2.overall_misses::cpu.data                 1                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.dtb.walker           57                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker           20                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst         2723                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data         1269                       # number of overall misses
testsys.l2.overall_misses::total                 4078                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker      3800132                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker      1062304                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst    221123803                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data     89370138                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total      315356377                       # number of ReadReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data     29151253                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total     29151253                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker      3800132                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker      1062304                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst    221123803                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data    118521391                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total       344507630                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker      3800132                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker      1062304                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst    221123803                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data    118521391                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total      344507630                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::cpu.dtb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.inst               2                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.data               1                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker         2383                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker          110                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst         3622                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data         1145                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total               7269                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks          437                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total              437                       # number of Writeback accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::switch_cpus.data           21                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::total              21                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data          334                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total              334                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::cpu.dtb.walker            3                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.inst                2                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.data                1                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.dtb.walker         2383                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker          110                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst         3622                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data         1479                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total                7603                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::cpu.dtb.walker            3                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.inst               2                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.data               1                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker         2383                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker          110                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst         3622                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data         1479                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total               7603                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.023919                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.181818                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.751795                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data     0.853275                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.520842                       # miss rate for ReadReq accesses
testsys.l2.UpgradeReq_miss_rate::switch_cpus.data     0.047619                       # miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_miss_rate::total       0.047619                       # miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.874251                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.874251                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.023919                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.181818                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.751795                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.858012                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.536367                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.023919                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.181818                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.751795                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.858012                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.536367                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 66668.982456                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 53115.200000                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 81205.950422                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 91474.040942                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 83295.398045                       # average ReadReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 99833.058219                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 99833.058219                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 66668.982456                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 53115.200000                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 81205.950422                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 93397.471237                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 84479.556155                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 66668.982456                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 53115.200000                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 81205.950422                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 93397.471237                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 84479.556155                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.writebacks::writebacks                 156                       # number of writebacks
testsys.l2.writebacks::total                      156                       # number of writebacks
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker           57                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker           20                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst         2723                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data          977                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total            3777                       # number of ReadReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::switch_cpus.data            1                       # number of UpgradeReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data          292                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total           292                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker           57                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker           20                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst         2723                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data         1269                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total             4069                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker           57                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker           20                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst         2723                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data         1269                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total            4069                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      3490839                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker       951238                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    205974413                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data     84020558                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total    294437048                       # number of ReadReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        15000                       # number of UpgradeReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::total        15000                       # number of UpgradeReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     27525925                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total     27525925                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker      3490839                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker       951238                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst    205974413                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data    111546483                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total    321962973                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker      3490839                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker       951238                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst    205974413                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data    111546483                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total    321962973                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data      3184066                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::total      3184066                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data      7054856                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::total      7054856                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::switch_cpus.data     10238922                       # number of overall MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::total     10238922                       # number of overall MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.023919                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.181818                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.751795                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.853275                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.519604                       # mshr miss rate for ReadReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.047619                       # mshr miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::total     0.047619                       # mshr miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.874251                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.874251                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.023919                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.181818                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.751795                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.858012                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.535183                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.023919                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.181818                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.751795                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.858012                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.535183                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 61242.789474                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 47561.900000                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 75642.457951                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 85998.524053                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 77955.268202                       # average ReadReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        15000                       # average UpgradeReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::total        15000                       # average UpgradeReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 94266.866438                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 94266.866438                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 61242.789474                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 47561.900000                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 75642.457951                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 87901.089835                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 79125.822807                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 61242.789474                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 47561.900000                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 75642.457951                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 87901.089835                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 79125.822807                       # average overall mshr miss latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                             0                       # number of replacements
testsys.l3.tagsinuse                      1679.322487                       # Cycle average of tags in use
testsys.l3.total_refs                               0                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                             0                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                               nan                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::writebacks           18.565038                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.dtb.walker        2.999955                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        2.999997                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              1.999986                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              0.999985                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker    22.582864                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker     6.966034                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst   1141.516256                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data    480.692372                       # Average occupied blocks per requestor
testsys.l3.occ_percent::writebacks           0.000567                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.dtb.walker       0.000092                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000092                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000061                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000031                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.000689                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.000213                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.034836                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.014670                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.051249                       # Average percentage of cache occupancy
testsys.l3.ReadReq_hits::switch_cpus.dtb.walker           26                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.itb.walker           12                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.inst          760                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.data          171                       # number of ReadReq hits
testsys.l3.ReadReq_hits::total                    969                       # number of ReadReq hits
testsys.l3.Writeback_hits::writebacks             156                       # number of Writeback hits
testsys.l3.Writeback_hits::total                  156                       # number of Writeback hits
testsys.l3.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
testsys.l3.UpgradeReq_hits::total                   1                       # number of UpgradeReq hits
testsys.l3.ReadExReq_hits::switch_cpus.data           11                       # number of ReadExReq hits
testsys.l3.ReadExReq_hits::total                   11                       # number of ReadExReq hits
testsys.l3.demand_hits::switch_cpus.dtb.walker           26                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.itb.walker           12                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.inst          760                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.data          182                       # number of demand (read+write) hits
testsys.l3.demand_hits::total                     980                       # number of demand (read+write) hits
testsys.l3.overall_hits::switch_cpus.dtb.walker           26                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.itb.walker           12                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.inst          760                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.data          182                       # number of overall hits
testsys.l3.overall_hits::total                    980                       # number of overall hits
testsys.l3.ReadReq_misses::cpu.dtb.walker            3                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.inst                 2                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.data                 1                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker           31                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker            8                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst         1963                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data          806                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total                 2817                       # number of ReadReq misses
testsys.l3.UpgradeReq_misses::switch_cpus.data            1                       # number of UpgradeReq misses
testsys.l3.UpgradeReq_misses::total                 1                       # number of UpgradeReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data          280                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total                280                       # number of ReadExReq misses
testsys.l3.demand_misses::cpu.dtb.walker            3                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.inst                  2                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.data                  1                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.dtb.walker           31                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker            8                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst         1963                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data         1086                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                  3097                       # number of demand (read+write) misses
testsys.l3.overall_misses::cpu.dtb.walker            3                       # number of overall misses
testsys.l3.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.l3.overall_misses::cpu.inst                 2                       # number of overall misses
testsys.l3.overall_misses::cpu.data                 1                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.dtb.walker           31                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker            8                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst         1963                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data         1086                       # number of overall misses
testsys.l3.overall_misses::total                 3097                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker      2963527                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker       740838                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst    186948334                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data     78051535                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total      268704234                       # number of ReadReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data     26309516                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total     26309516                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker      2963527                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker       740838                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst    186948334                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data    104361051                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total       295013750                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker      2963527                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker       740838                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst    186948334                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data    104361051                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total      295013750                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::cpu.dtb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.inst               2                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.data               1                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker           57                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker           20                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst         2723                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data          977                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total               3786                       # number of ReadReq accesses(hits+misses)
testsys.l3.Writeback_accesses::writebacks          156                       # number of Writeback accesses(hits+misses)
testsys.l3.Writeback_accesses::total              156                       # number of Writeback accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::total               2                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data          291                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total              291                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::cpu.dtb.walker            3                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.inst                2                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.data                1                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.dtb.walker           57                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker           20                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst         2723                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data         1268                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total                4077                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::cpu.dtb.walker            3                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.inst               2                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.data               1                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker           57                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker           20                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst         2723                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data         1268                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total               4077                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker     0.543860                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker     0.400000                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst     0.720896                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data     0.824974                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total          0.744057                       # miss rate for ReadReq accesses
testsys.l3.UpgradeReq_miss_rate::switch_cpus.data     0.500000                       # miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_miss_rate::total       0.500000                       # miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data     0.962199                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total        0.962199                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker     0.543860                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker     0.400000                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst     0.720896                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data     0.856467                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total           0.759627                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker     0.543860                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker     0.400000                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst     0.720896                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data     0.856467                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total          0.759627                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 95597.645161                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 92604.750000                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 95236.033622                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 96838.132754                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 95386.664537                       # average ReadReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 93962.557143                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 93962.557143                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 95597.645161                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 92604.750000                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 95236.033622                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 96096.732044                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 95257.910881                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 95597.645161                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 92604.750000                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 95236.033622                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 96096.732044                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 95257.910881                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker           31                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker            8                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst         1963                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data          806                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total            2808                       # number of ReadReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::switch_cpus.data            1                       # number of UpgradeReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data          280                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total           280                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker           31                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker            8                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst         1963                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data         1086                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total             3088                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker           31                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker            8                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst         1963                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data         1086                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total            3088                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      2532736                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker       628825                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst    159367663                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data     66814154                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total    229343378                       # number of ReadReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::switch_cpus.data        78400                       # number of UpgradeReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::total        78400                       # number of UpgradeReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data     22313294                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total     22313294                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker      2532736                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker       628825                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst    159367663                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data     89127448                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total    251656672                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker      2532736                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker       628825                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst    159367663                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data     89127448                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total    251656672                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::switch_cpus.data      2834000                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::total      2834000                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::switch_cpus.data      6316500                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::total      6316500                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::switch_cpus.data      9150500                       # number of overall MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::total      9150500                       # number of overall MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.543860                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.400000                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst     0.720896                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data     0.824974                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.741680                       # mshr miss rate for ReadReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.500000                       # mshr miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data     0.962199                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total     0.962199                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.543860                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker     0.400000                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst     0.720896                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data     0.856467                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.757420                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.543860                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker     0.400000                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst     0.720896                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data     0.856467                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.757420                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 81701.161290                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 78603.125000                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 81185.768212                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 82895.972705                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 81674.992165                       # average ReadReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        78400                       # average UpgradeReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::total        78400                       # average UpgradeReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 79690.335714                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 79690.335714                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 81701.161290                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 78603.125000                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 81185.768212                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 82069.473297                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 81495.036269                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 81701.161290                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 78603.125000                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 81185.768212                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 82069.473297                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 81495.036269                       # average overall mshr miss latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts                   1                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                              30                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                         18                       # Number of instructions committed
testsys.cpu.committedOps                           27                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                   27                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                          27                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                 64                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                41                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            1                       # number of memory refs
testsys.cpu.num_load_insts                          1                       # Number of load instructions
testsys.cpu.num_store_insts                         0                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                        30                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements                  3112                       # number of replacements
testsys.cpu.icache.tagsinuse               438.041230                       # Cycle average of tags in use
testsys.cpu.icache.total_refs                   27392                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs                  3112                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                  8.802057                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle          4971067092300                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::cpu.inst      0.790355                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_blocks::switch_cpus.inst   437.250875                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::cpu.inst     0.001544                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::switch_cpus.inst     0.854006                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        0.855549                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::cpu.inst           19                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst        30873                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total          30892                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::cpu.inst           19                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::switch_cpus.inst        30873                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total           30892                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::cpu.inst           19                       # number of overall hits
testsys.cpu.icache.overall_hits::switch_cpus.inst        30873                       # number of overall hits
testsys.cpu.icache.overall_hits::total          30892                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::cpu.inst            2                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst         4325                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total         4327                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::cpu.inst            2                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::switch_cpus.inst         4325                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total          4327                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::cpu.inst            2                       # number of overall misses
testsys.cpu.icache.overall_misses::switch_cpus.inst         4325                       # number of overall misses
testsys.cpu.icache.overall_misses::total         4327                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    300274055                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total    300274055                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst    300274055                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total    300274055                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst    300274055                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total    300274055                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::cpu.inst           21                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst        35198                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total        35219                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::cpu.inst           21                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::switch_cpus.inst        35198                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total        35219                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::cpu.inst           21                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst        35198                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total        35219                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::cpu.inst     0.095238                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.122876                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.122860                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::cpu.inst     0.095238                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.122876                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.122860                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::cpu.inst     0.095238                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.122876                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.122860                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 69427.527168                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 69395.436792                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 69427.527168                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 69395.436792                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 69427.527168                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 69395.436792                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          703                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total          703                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst          703                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total          703                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst          703                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total          703                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         3622                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total         3622                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst         3622                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total         3622                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst         3622                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total         3622                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    235821083                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total    235821083                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    235821083                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total    235821083                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    235821083                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total    235821083                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.102904                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.102842                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.102904                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.102842                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.102904                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.102842                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 65107.974324                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65107.974324                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 65107.974324                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total 65107.974324                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 65107.974324                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total 65107.974324                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements          102                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse       9.593684                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs           202                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs          102                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        1.980392                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::cpu.itb.walker     0.330357                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker     9.263326                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::cpu.itb.walker     0.020647                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.578958                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.599605                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker          370                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total          370                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker          370                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total          370                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker          370                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total          370                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker          110                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total          113                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker          110                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total          113                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker          110                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total          113                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker      2385169                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total      2385169                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker      2385169                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total      2385169                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker      2385169                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total      2385169                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker          480                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total          483                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker          480                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total          483                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker          480                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total          483                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.229167                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.233954                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.229167                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.233954                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.229167                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.233954                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 21683.354545                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 21107.690265                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 21683.354545                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 21107.690265                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 21683.354545                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 21107.690265                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker          110                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker          110                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total          110                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker          110                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total          110                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      2032637                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total      2032637                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker      2032637                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total      2032637                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker      2032637                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total      2032637                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.229167                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.227743                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.229167                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.227743                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.229167                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.227743                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 18478.518182                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 18478.518182                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 18478.518182                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 18478.518182                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 18478.518182                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 18478.518182                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements         2371                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      13.672118                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs           252                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs         2371                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.106284                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker     0.737444                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    12.934674                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker     0.046090                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.808417                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.854507                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker          338                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total          338                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker          338                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total          338                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker          338                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total          338                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker            3                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker         2384                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total         2387                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker            3                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker         2384                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total         2387                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker            3                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker         2384                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total         2387                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker     29181933                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total     29181933                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker     29181933                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total     29181933                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker     29181933                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total     29181933                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker         2722                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total         2725                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker            3                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker         2722                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total         2725                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker            3                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker         2722                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total         2725                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.875827                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.875963                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.875827                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.875963                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.875827                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.875963                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 12240.743708                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12225.359447                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 12240.743708                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12225.359447                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 12240.743708                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12225.359447                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker         2384                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total         2384                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker         2384                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total         2384                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker         2384                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total         2384                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker     21802915                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total     21802915                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker     21802915                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total     21802915                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker     21802915                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total     21802915                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.875827                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.874862                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.875827                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.874862                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.875827                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.874862                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker  9145.518037                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9145.518037                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker  9145.518037                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9145.518037                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker  9145.518037                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9145.518037                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements                   969                       # number of replacements
testsys.cpu.dcache.tagsinuse               404.613341                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs                   23708                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs                   969                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 24.466460                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::cpu.data      0.411047                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_blocks::switch_cpus.data   404.202294                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::cpu.data     0.000803                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.789458                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.790260                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data        34658                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total          34658                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data        20720                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total         20720                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::switch_cpus.data        55378                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total           55378                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::switch_cpus.data        55378                       # number of overall hits
testsys.cpu.dcache.overall_hits::total          55378                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::cpu.data            1                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data         2350                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total         2351                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data          364                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total          364                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::cpu.data            1                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::switch_cpus.data         2714                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total          2715                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::cpu.data            1                       # number of overall misses
testsys.cpu.dcache.overall_misses::switch_cpus.data         2714                       # number of overall misses
testsys.cpu.dcache.overall_misses::total         2715                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    205553382                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total    205553382                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     32493858                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total     32493858                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data    238047240                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total    238047240                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data    238047240                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total    238047240                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::cpu.data            1                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data        37008                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total        37009                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data        21084                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total        21084                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::cpu.data            1                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::switch_cpus.data        58092                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total        58093                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::cpu.data            1                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data        58092                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total        58093                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::cpu.data            1                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.063500                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.063525                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.017264                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.017264                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.046719                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.046735                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.046719                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.046735                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 87469.524255                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 87432.319013                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 89268.840659                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 89268.840659                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 87710.847458                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 87678.541436                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 87710.847458                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 87678.541436                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks          437                       # number of writebacks
testsys.cpu.dcache.writebacks::total              437                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         1203                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total         1203                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data           11                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data         1214                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total         1214                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data         1214                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total         1214                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         1147                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total         1147                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          353                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total          353                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data         1500                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total         1500                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data         1500                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total         1500                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     94248278                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total     94248278                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data     30191916                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total     30191916                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    124440194                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total    124440194                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    124440194                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total    124440194                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data      3326594                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      3326594                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data      7321672                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::total      7321672                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data     10648266                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::total     10648266                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.030993                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030992                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.016743                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016743                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.025821                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.025821                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.025821                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.025821                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 82169.379250                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82169.379250                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 85529.507082                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85529.507082                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 82960.129333                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 82960.129333                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 82960.129333                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 82960.129333                       # average overall mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles                  836538                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups           49079                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted        49079                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect         7386                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups        35447                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits           21552                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles       197366                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts                228780                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches              49079                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches        21552                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles                69992                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles          28053                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles              2285                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles        163247                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.MiscStallCycles           21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
testsys.switch_cpus.fetch.PendingTrapStallCycles          824                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.CacheLines            35198                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes         4380                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes             29                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples       454028                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     0.960591                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.438181                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0          385757     84.96%     84.96% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1            3065      0.68%     85.64% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2            2763      0.61%     86.25% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3            3815      0.84%     87.09% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4            6184      1.36%     88.45% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5            4063      0.89%     89.34% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6            6329      1.39%     90.74% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7            3342      0.74%     91.47% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8           38710      8.53%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total       454028                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.058669                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.273484                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles          193621                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles       174373                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles            63996                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles         1732                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles         20293                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts        419305                       # Number of instructions handled by decode
testsys.switch_cpus.rename.SquashCycles         20293                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles          198981                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles         106202                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles        55725                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles            60282                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles        12532                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts        398426                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents          158                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents          2848                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents         7665                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.FullRegisterEvents          132                       # Number of times there has been no free registers
testsys.switch_cpus.rename.RenamedOperands       436987                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups       997312                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups       997222                       # Number of integer rename lookups
testsys.switch_cpus.rename.fp_rename_lookups           90                       # Number of floating rename lookups
testsys.switch_cpus.rename.CommittedMaps       284745                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps          152231                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts         1330                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts         1332                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts            36579                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads        49498                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores        30482                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads         2246                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores         1086                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded            368672                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded         2171                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued           334674                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued         1640                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined       108749                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined       155651                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved         1019                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples       454028                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.737122                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.506735                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0       331802     73.08%     73.08% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1        39702      8.74%     81.82% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2        25981      5.72%     87.55% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3        19826      4.37%     91.91% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4        14822      3.26%     95.18% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5        10803      2.38%     97.56% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6         7940      1.75%     99.31% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7         2627      0.58%     99.88% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8          525      0.12%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total       454028                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu            896     50.97%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd            0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     50.97% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead           430     24.46%     75.43% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite          432     24.57%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass         4110      1.23%      1.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu       259009     77.39%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd           10      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead        44806     13.39%     92.01% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite        26739      7.99%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total        334674                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.400070                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt               1758                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.005253                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads      1127635                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes       479688                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses       319132                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads           28                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes           46                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses            9                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses        332308                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses             14                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads         5484                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads        16322                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses          133                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation          155                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores         9352                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles         20293                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles          92317                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles          921                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts       370843                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts         5905                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts        49498                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts        30482                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts         1752                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents           501                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents           54                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents          155                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect         1837                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect         6688                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts         8525                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts       324635                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts        42597                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts        10039                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs               68221                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches           33732                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores             25624                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.388070                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent                319988                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count               319141                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers           208095                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers           339094                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.381502                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.613679                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts       117597                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls         1152                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts         7496                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples       433883                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.583646                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.548323                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0       348747     80.38%     80.38% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1        30422      7.01%     87.39% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2        16366      3.77%     91.16% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3        13254      3.05%     94.22% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4         8170      1.88%     96.10% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5         3430      0.79%     96.89% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6         2324      0.54%     97.43% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7         2816      0.65%     98.07% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8         8354      1.93%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total       433883                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts       133877                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps        253234                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs                 54302                       # Number of memory references committed
testsys.switch_cpus.commit.loads                33173                       # Number of loads committed
testsys.switch_cpus.commit.membars                126                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches             27941                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts                 0                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts           251189                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events         8354                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads              796158                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes             762192                       # The number of ROB writes
testsys.switch_cpus.timesIdled                   2444                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles                 382510                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.quiesceCycles                1401                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
testsys.switch_cpus.committedInsts             133877                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps               253234                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total       133877                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      6.248557                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                6.248557                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.160037                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.160037                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads          644106                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes         348159                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_reads               18                       # number of floating regfile reads
testsys.switch_cpus.fp_regfile_writes              57                       # number of floating regfile writes
testsys.switch_cpus.misc_regfile_reads         139742                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes          1005                       # number of misc regfile writes
drivesys.physmem.bytes_read::cpu.dtb.walker        11128                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker         6680                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst         4418744                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data          711008                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total            5147560                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst      4418744                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total       4418744                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::cpu.data       646423                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total          646423                       # Number of bytes written to this memory
drivesys.physmem.num_reads::cpu.dtb.walker         1391                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker          835                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst           552343                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data           107006                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total              661575                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::cpu.data           85493                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total              85493                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::cpu.dtb.walker     38375845                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker     23036543                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst        15238410853                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data         2451970973                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total           17751794213                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst   15238410853                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total      15238410853                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data        2229244160                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total           2229244160                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker     38375845                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker     23036543                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst       15238410853                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data        4681215133                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total          19981038373                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts                  1                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                         870802                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                    415791                       # Number of instructions committed
drivesys.cpu.committedOps                      734039                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses              732225                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses                  323                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts        60572                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                     732225                       # number of integer instructions
drivesys.cpu.num_fp_insts                         323                       # number of float instructions
drivesys.cpu.num_int_register_reads           1938041                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes           838747                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads                546                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes               270                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                      192561                       # number of memory refs
drivesys.cpu.num_load_insts                    107085                       # Number of load instructions
drivesys.cpu.num_store_insts                    85476                       # Number of store instructions
drivesys.cpu.num_idle_cycles                        0                       # Number of idle cycles
drivesys.cpu.num_busy_cycles                   870802                       # Number of busy cycles
drivesys.cpu.not_idle_fraction                      1                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                          0                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                 20.003773                       # Number of seconds simulated
sim_ticks                                20003772530007                       # Number of ticks simulated
final_tick                               24975275308416                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  30551                       # Simulator instruction rate (inst/s)
host_op_rate                                    57725                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1606956660                       # Simulator tick rate (ticks/s)
host_mem_usage                                4586424                       # Number of bytes of host memory used
host_seconds                                 12448.23                       # Real time elapsed on the host
sim_insts                                   380306551                       # Number of instructions simulated
sim_ops                                     718579875                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::pc.south_bridge.ide      1060864                       # Number of bytes read from this memory
testsys.physmem.bytes_read::ethernet          2081600                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker        23552                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker         7424                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst       568192                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data      6863744                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total            10605376                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst       568192                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total         568192                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_written::writebacks      7658176                       # Number of bytes written to this memory
testsys.physmem.bytes_written::total          7658176                       # Number of bytes written to this memory
testsys.physmem.num_reads::pc.south_bridge.ide        16576                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::ethernet             32525                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker          368                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker          116                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst         8878                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data       107246                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total               165709                       # Number of read requests responded to by this memory
testsys.physmem.num_writes::writebacks         119659                       # Number of write requests responded to by this memory
testsys.physmem.num_writes::total              119659                       # Number of write requests responded to by this memory
testsys.physmem.bw_read::pc.south_bridge.ide        53033                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::ethernet              104060                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker         1177                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker          371                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst        28404                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data       343122                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total                 530169                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst        28404                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total             28404                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::writebacks           382837                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::total                382837                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::writebacks           382837                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::pc.south_bridge.ide        53033                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::ethernet             104060                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker         1177                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker          371                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst        28404                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data       343122                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total                913005                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                    77580                       # number of replacements
testsys.iocache.tagsinuse                   14.514444                       # Cycle average of tags in use
testsys.iocache.total_refs                      32729                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                    77593                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                     0.421804                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
testsys.iocache.occ_blocks::pc.south_bridge.ide     0.069382                       # Average occupied blocks per requestor
testsys.iocache.occ_blocks::ethernet        14.445062                       # Average occupied blocks per requestor
testsys.iocache.occ_percent::pc.south_bridge.ide     0.004336                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::ethernet        0.902816                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::total           0.907153                       # Average percentage of cache occupancy
testsys.iocache.ReadReq_hits::ethernet           8872                       # number of ReadReq hits
testsys.iocache.ReadReq_hits::total              8872                       # number of ReadReq hits
testsys.iocache.WriteReq_hits::ethernet          3440                       # number of WriteReq hits
testsys.iocache.WriteReq_hits::total             3440                       # number of WriteReq hits
testsys.iocache.demand_hits::ethernet           12312                       # number of demand (read+write) hits
testsys.iocache.demand_hits::total              12312                       # number of demand (read+write) hits
testsys.iocache.overall_hits::ethernet          12312                       # number of overall hits
testsys.iocache.overall_hits::total             12312                       # number of overall hits
testsys.iocache.ReadReq_misses::pc.south_bridge.ide          260                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::ethernet        55273                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::total           55533                       # number of ReadReq misses
testsys.iocache.WriteReq_misses::pc.south_bridge.ide        16640                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::ethernet        60589                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::total          77229                       # number of WriteReq misses
testsys.iocache.demand_misses::pc.south_bridge.ide        16900                       # number of demand (read+write) misses
testsys.iocache.demand_misses::ethernet        115862                       # number of demand (read+write) misses
testsys.iocache.demand_misses::total           132762                       # number of demand (read+write) misses
testsys.iocache.overall_misses::pc.south_bridge.ide        16900                       # number of overall misses
testsys.iocache.overall_misses::ethernet       115862                       # number of overall misses
testsys.iocache.overall_misses::total          132762                       # number of overall misses
testsys.iocache.ReadReq_miss_latency::pc.south_bridge.ide     11385000                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::ethernet   2241397510                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::total   2252782510                       # number of ReadReq miss cycles
testsys.iocache.WriteReq_miss_latency::pc.south_bridge.ide   2924651920                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::ethernet   4079386000                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::total   7004037920                       # number of WriteReq miss cycles
testsys.iocache.demand_miss_latency::pc.south_bridge.ide   2936036920                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::ethernet   6320783510                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::total   9256820430                       # number of demand (read+write) miss cycles
testsys.iocache.overall_miss_latency::pc.south_bridge.ide   2936036920                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::ethernet   6320783510                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::total   9256820430                       # number of overall miss cycles
testsys.iocache.ReadReq_accesses::pc.south_bridge.ide          260                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::ethernet        64145                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::total         64405                       # number of ReadReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::pc.south_bridge.ide        16640                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::ethernet        64029                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::total        80669                       # number of WriteReq accesses(hits+misses)
testsys.iocache.demand_accesses::pc.south_bridge.ide        16900                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::ethernet       128174                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::total         145074                       # number of demand (read+write) accesses
testsys.iocache.overall_accesses::pc.south_bridge.ide        16900                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::ethernet       128174                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::total        145074                       # number of overall (read+write) accesses
testsys.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::ethernet     0.861688                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::total     0.862247                       # miss rate for ReadReq accesses
testsys.iocache.WriteReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::ethernet     0.946274                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::total     0.957357                       # miss rate for WriteReq accesses
testsys.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::ethernet     0.903943                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::total      0.915133                       # miss rate for demand accesses
testsys.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::ethernet     0.903943                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::total     0.915133                       # miss rate for overall accesses
testsys.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 43788.461538                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::ethernet 40551.399598                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::total 40566.555201                       # average ReadReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 175760.331731                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::ethernet 67328.822063                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::total 90691.811625                       # average WriteReq miss latency
testsys.iocache.demand_avg_miss_latency::pc.south_bridge.ide 173729.995266                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::ethernet 54554.413958                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::total 69724.924527                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::pc.south_bridge.ide 173729.995266                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::ethernet 54554.413958                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::total 69724.924527                       # average overall miss latency
testsys.iocache.blocked_cycles::no_mshrs     21370500                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                1864                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs 11464.860515                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.writebacks::writebacks          49524                       # number of writebacks
testsys.iocache.writebacks::total               49524                       # number of writebacks
testsys.iocache.ReadReq_mshr_misses::pc.south_bridge.ide          260                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::ethernet        55273                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::total        55533                       # number of ReadReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::pc.south_bridge.ide        16640                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::ethernet        60589                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::total        77229                       # number of WriteReq MSHR misses
testsys.iocache.demand_mshr_misses::pc.south_bridge.ide        16900                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::ethernet       115862                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::total       132762                       # number of demand (read+write) MSHR misses
testsys.iocache.overall_mshr_misses::pc.south_bridge.ide        16900                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::ethernet       115862                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::total       132762                       # number of overall MSHR misses
testsys.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide      8084400                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::ethernet   1552961692                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::total   1561046092                       # number of ReadReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide   2724104200                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::ethernet   3330963701                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::total   6055067901                       # number of WriteReq MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::pc.south_bridge.ide   2732188600                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::ethernet   4883925393                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::total   7616113993                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::pc.south_bridge.ide   2732188600                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::ethernet   4883925393                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::total   7616113993                       # number of overall MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::ethernet     0.861688                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::total     0.862247                       # mshr miss rate for ReadReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::ethernet     0.946274                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::total     0.957357                       # mshr miss rate for WriteReq accesses
testsys.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::ethernet     0.903943                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::total     0.915133                       # mshr miss rate for demand accesses
testsys.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::ethernet     0.903943                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::total     0.915133                       # mshr miss rate for overall accesses
testsys.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 31093.846154                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::ethernet 28096.207769                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::total 28110.242414                       # average ReadReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 163708.185096                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::ethernet 54976.376917                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::total 78404.069728                       # average WriteReq mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 161667.964497                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::ethernet 42152.952590                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::total 57366.671133                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 161667.964497                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::ethernet 42152.952590                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::total 57366.671133                       # average overall mshr miss latency
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages          260                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes      1064960                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs          260                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                       4942638                       # number of replacements
testsys.l2.tagsinuse                      1679.315594                       # Cycle average of tags in use
testsys.l2.total_refs                        10366296                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                       4944365                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                          2.096588                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks          319.262397                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    14.200897                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker     2.365076                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst   1012.706951                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data    330.780272                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.155890                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.006934                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.001155                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.494486                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.161514                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.819978                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker      2047155                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker       108766                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst      6323725                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.data       865033                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total                9344679                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks         1639522                       # number of Writeback hits
testsys.l2.Writeback_hits::total              1639522                       # number of Writeback hits
testsys.l2.UpgradeReq_hits::switch_cpus.data       306415                       # number of UpgradeReq hits
testsys.l2.UpgradeReq_hits::total              306415                       # number of UpgradeReq hits
testsys.l2.ReadExReq_hits::switch_cpus.data       260826                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total               260826                       # number of ReadExReq hits
testsys.l2.demand_hits::switch_cpus.dtb.walker      2047155                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker       108766                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst      6323725                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data      1125859                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                 9605505                       # number of demand (read+write) hits
testsys.l2.overall_hits::switch_cpus.dtb.walker      2047155                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker       108766                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst      6323725                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data      1125859                       # number of overall hits
testsys.l2.overall_hits::total                9605505                       # number of overall hits
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker        54615                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker        12502                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst      3216178                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data      1043910                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total              4327205                       # number of ReadReq misses
testsys.l2.Writeback_misses::writebacks             4                       # number of Writeback misses
testsys.l2.Writeback_misses::total                  4                       # number of Writeback misses
testsys.l2.UpgradeReq_misses::switch_cpus.data        36879                       # number of UpgradeReq misses
testsys.l2.UpgradeReq_misses::total             36879                       # number of UpgradeReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data       416640                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total             416640                       # number of ReadExReq misses
testsys.l2.demand_misses::switch_cpus.dtb.walker        54615                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker        12502                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst      3216178                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data      1460550                       # number of demand (read+write) misses
testsys.l2.demand_misses::total               4743845                       # number of demand (read+write) misses
testsys.l2.overall_misses::switch_cpus.dtb.walker        54615                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker        12502                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst      3216178                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data      1460550                       # number of overall misses
testsys.l2.overall_misses::total              4743845                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker   1274232689                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker    298132723                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst  70816418935                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data  27926498871                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total   100315283218                       # number of ReadReq miss cycles
testsys.l2.UpgradeReq_miss_latency::switch_cpus.data    873272221                       # number of UpgradeReq miss cycles
testsys.l2.UpgradeReq_miss_latency::total    873272221                       # number of UpgradeReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data  18099290653                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total  18099290653                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker   1274232689                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker    298132723                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst  70816418935                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data  46025789524                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total    118414573871                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker   1274232689                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker    298132723                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst  70816418935                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data  46025789524                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total   118414573871                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker      2101770                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker       121268                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst      9539903                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data      1908943                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total           13671884                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks      1639526                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total          1639526                       # number of Writeback accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::switch_cpus.data       343294                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::total          343294                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data       677466                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total           677466                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::switch_cpus.dtb.walker      2101770                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker       121268                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst      9539903                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data      2586409                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total            14349350                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker      2101770                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker       121268                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst      9539903                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data      2586409                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total           14349350                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.025985                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.103094                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.337129                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data     0.546852                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.316504                       # miss rate for ReadReq accesses
testsys.l2.Writeback_miss_rate::writebacks     0.000002                       # miss rate for Writeback accesses
testsys.l2.Writeback_miss_rate::total        0.000002                       # miss rate for Writeback accesses
testsys.l2.UpgradeReq_miss_rate::switch_cpus.data     0.107427                       # miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_miss_rate::total       0.107427                       # miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.614998                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.614998                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.025985                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.103094                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.337129                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.564702                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.330597                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.025985                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.103094                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.337129                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.564702                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.330597                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 23331.185370                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 23846.802352                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 22018.812060                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 26751.826183                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 23182.466099                       # average ReadReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 23679.389924                       # average UpgradeReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::total 23679.389924                       # average UpgradeReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 43441.077796                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 43441.077796                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 23331.185370                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 23846.802352                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 22018.812060                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 31512.642172                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 24961.729119                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 23331.185370                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 23846.802352                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 22018.812060                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 31512.642172                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 24961.729119                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.writebacks::writebacks             1009000                       # number of writebacks
testsys.l2.writebacks::total                  1009000                       # number of writebacks
testsys.l2.ReadReq_mshr_hits::switch_cpus.dtb.walker           24                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::switch_cpus.itb.walker           25                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::switch_cpus.inst           15                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::switch_cpus.data           21                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::total                85                       # number of ReadReq MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.dtb.walker           24                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.itb.walker           25                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.inst           15                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.data           21                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::total                 85                       # number of demand (read+write) MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.dtb.walker           24                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.itb.walker           25                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.inst           15                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.data           21                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::total                85                       # number of overall MSHR hits
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker        54591                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker        12477                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst      3216163                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data      1043889                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total         4327120                       # number of ReadReq MSHR misses
testsys.l2.Writeback_mshr_misses::writebacks            4                       # number of Writeback MSHR misses
testsys.l2.Writeback_mshr_misses::total             4                       # number of Writeback MSHR misses
testsys.l2.UpgradeReq_mshr_misses::switch_cpus.data        36879                       # number of UpgradeReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::total        36879                       # number of UpgradeReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data       416640                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total        416640                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker        54591                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker        12477                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst      3216163                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data      1460529                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total          4743760                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker        54591                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker        12477                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst      3216163                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data      1460529                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total         4743760                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker    980309830                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker    229224559                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  52500264484                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data  22156658461                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total  75866457334                       # number of ReadReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data   1608875423                       # number of UpgradeReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::total   1608875423                       # number of UpgradeReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  15765820984                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total  15765820984                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker    980309830                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker    229224559                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst  52500264484                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data  37922479445                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total  91632278318                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker    980309830                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker    229224559                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst  52500264484                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data  37922479445                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total  91632278318                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data   3822149114                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::total   3822149114                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data   7378881671                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::total   7378881671                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::switch_cpus.data  11201030785                       # number of overall MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::total  11201030785                       # number of overall MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.025974                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.102888                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.337127                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.546841                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.316498                       # mshr miss rate for ReadReq accesses
testsys.l2.Writeback_mshr_miss_rate::writebacks     0.000002                       # mshr miss rate for Writeback accesses
testsys.l2.Writeback_mshr_miss_rate::total     0.000002                       # mshr miss rate for Writeback accesses
testsys.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.107427                       # mshr miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::total     0.107427                       # mshr miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.614998                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.614998                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.025974                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.102888                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.337127                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.564694                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.330591                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.025974                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.102888                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.337127                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.564694                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.330591                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 17957.352494                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 18371.768775                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 16323.881745                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 21225.109625                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 17532.783314                       # average ReadReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 43625.787657                       # average UpgradeReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::total 43625.787657                       # average UpgradeReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 37840.392147                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 37840.392147                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 17957.352494                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 18371.768775                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 16323.881745                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 25964.893162                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 19316.381587                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 17957.352494                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 18371.768775                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 16323.881745                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 25964.893162                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 19316.381587                       # average overall mshr miss latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                         91675                       # number of replacements
testsys.l3.tagsinuse                     32381.485598                       # Cycle average of tags in use
testsys.l3.total_refs                         5182637                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                        124335                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                         41.682849                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::writebacks        21823.960273                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.dtb.walker        2.246660                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        2.224682                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              0.271232                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              0.035156                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker   116.574185                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker    45.652880                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst   4657.720913                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data   5732.799616                       # Average occupied blocks per requestor
testsys.l3.occ_percent::writebacks           0.666014                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.dtb.walker       0.000069                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000068                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000008                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000001                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.003558                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.001393                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.142142                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.174951                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.988205                       # Average percentage of cache occupancy
testsys.l3.ReadReq_hits::switch_cpus.dtb.walker        54223                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.itb.walker        12361                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.inst      3207284                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.data       969809                       # number of ReadReq hits
testsys.l3.ReadReq_hits::total                4243677                       # number of ReadReq hits
testsys.l3.Writeback_hits::writebacks         1009004                       # number of Writeback hits
testsys.l3.Writeback_hits::total              1009004                       # number of Writeback hits
testsys.l3.UpgradeReq_hits::switch_cpus.data        11494                       # number of UpgradeReq hits
testsys.l3.UpgradeReq_hits::total               11494                       # number of UpgradeReq hits
testsys.l3.ReadExReq_hits::switch_cpus.data       299795                       # number of ReadExReq hits
testsys.l3.ReadExReq_hits::total               299795                       # number of ReadExReq hits
testsys.l3.demand_hits::switch_cpus.dtb.walker        54223                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.itb.walker        12361                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.inst      3207284                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.data      1269604                       # number of demand (read+write) hits
testsys.l3.demand_hits::total                 4543472                       # number of demand (read+write) hits
testsys.l3.overall_hits::switch_cpus.dtb.walker        54223                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.itb.walker        12361                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.inst      3207284                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.data      1269604                       # number of overall hits
testsys.l3.overall_hits::total                4543472                       # number of overall hits
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker          368                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker          116                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst         8879                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data        74080                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total                83443                       # number of ReadReq misses
testsys.l3.UpgradeReq_misses::switch_cpus.data        36093                       # number of UpgradeReq misses
testsys.l3.UpgradeReq_misses::total             36093                       # number of UpgradeReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data       106137                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total             106137                       # number of ReadExReq misses
testsys.l3.demand_misses::switch_cpus.dtb.walker          368                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker          116                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst         8879                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data       180217                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                189580                       # number of demand (read+write) misses
testsys.l3.overall_misses::switch_cpus.dtb.walker          368                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker          116                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst         8879                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data       180217                       # number of overall misses
testsys.l3.overall_misses::total               189580                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker     34311949                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker     10842013                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst    831034184                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data   4099163930                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total     4975352076                       # number of ReadReq miss cycles
testsys.l3.UpgradeReq_miss_latency::switch_cpus.data    692700089                       # number of UpgradeReq miss cycles
testsys.l3.UpgradeReq_miss_latency::total    692700089                       # number of UpgradeReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data   9401011134                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total   9401011134                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker     34311949                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker     10842013                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst    831034184                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data  13500175064                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total     14376363210                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker     34311949                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker     10842013                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst    831034184                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data  13500175064                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total    14376363210                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker        54591                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker        12477                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst      3216163                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data      1043889                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total            4327120                       # number of ReadReq accesses(hits+misses)
testsys.l3.Writeback_accesses::writebacks      1009004                       # number of Writeback accesses(hits+misses)
testsys.l3.Writeback_accesses::total          1009004                       # number of Writeback accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::switch_cpus.data        47587                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::total           47587                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data       405932                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total           405932                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::switch_cpus.dtb.walker        54591                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker        12477                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst      3216163                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data      1449821                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total             4733052                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker        54591                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker        12477                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst      3216163                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data      1449821                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total            4733052                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker     0.006741                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker     0.009297                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst     0.002761                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data     0.070965                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total          0.019284                       # miss rate for ReadReq accesses
testsys.l3.UpgradeReq_miss_rate::switch_cpus.data     0.758463                       # miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_miss_rate::total       0.758463                       # miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data     0.261465                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total        0.261465                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker     0.006741                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker     0.009297                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst     0.002761                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data     0.124303                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total           0.040054                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker     0.006741                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker     0.009297                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst     0.002761                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data     0.124303                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total          0.040054                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 93238.991848                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 93465.629310                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 93595.470661                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 55334.286312                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 59625.757415                       # average ReadReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::switch_cpus.data 19192.089574                       # average UpgradeReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::total 19192.089574                       # average UpgradeReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 88574.306170                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 88574.306170                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 93238.991848                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 93465.629310                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 93595.470661                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 74910.663611                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 75832.699705                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 93238.991848                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 93465.629310                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 93595.470661                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 74910.663611                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 75832.699705                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.writebacks::writebacks               70135                       # number of writebacks
testsys.l3.writebacks::total                    70135                       # number of writebacks
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker          368                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker          116                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst         8879                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data        74080                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total           83443                       # number of ReadReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::switch_cpus.data        36093                       # number of UpgradeReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::total        36093                       # number of UpgradeReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data       106137                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total        106137                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker          368                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker          116                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst         8879                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data       180217                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total           189580                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker          368                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker          116                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst         8879                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data       180217                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total          189580                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker     29158483                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      9215623                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst    705901143                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data   3056622323                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total   3800897572                       # number of ReadReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::switch_cpus.data   1792400882                       # number of UpgradeReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::total   1792400882                       # number of UpgradeReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data   7871718598                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total   7871718598                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker     29158483                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker      9215623                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst    705901143                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data  10928340921                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total  11672616170                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker     29158483                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker      9215623                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst    705901143                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data  10928340921                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total  11672616170                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::switch_cpus.data   3405737314                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::total   3405737314                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::switch_cpus.data   6570191509                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::total   6570191509                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::switch_cpus.data   9975928823                       # number of overall MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::total   9975928823                       # number of overall MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.006741                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.009297                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst     0.002761                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data     0.070965                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.019284                       # mshr miss rate for ReadReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.758463                       # mshr miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::total     0.758463                       # mshr miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data     0.261465                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total     0.261465                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.006741                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker     0.009297                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst     0.002761                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data     0.124303                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.040054                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.006741                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker     0.009297                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst     0.002761                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data     0.124303                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.040054                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 79235.008152                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 79445.025862                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 79502.324924                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 41261.100472                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 45550.825977                       # average ReadReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 49660.623445                       # average UpgradeReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::total 49660.623445                       # average UpgradeReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 74165.640615                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 74165.640615                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 79235.008152                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 79445.025862                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 79502.324924                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 60639.900348                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 61570.926100                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 79235.008152                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 79445.025862                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 79502.324924                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 60639.900348                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 61570.926100                       # average overall mshr miss latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.txBytes                      1027422                       # Bytes Transmitted
testsys.ethernet.rxBytes                      1295214                       # Bytes Received
testsys.ethernet.txPackets                      14836                       # Number of Packets Transmitted
testsys.ethernet.rxPackets                      12529                       # Number of Packets Received
testsys.ethernet.txIpChecksums                      0                       # Number of tx IP Checksums done by device
testsys.ethernet.rxIpChecksums                      0                       # Number of rx IP Checksums done by device
testsys.ethernet.txTcpChecksums                  8596                       # Number of tx TCP Checksums done by device
testsys.ethernet.rxTcpChecksums                 12524                       # Number of rx TCP Checksums done by device
testsys.ethernet.txUdpChecksums                     0                       # Number of tx UDP Checksums done by device
testsys.ethernet.rxUdpChecksums                     0                       # Number of rx UDP Checksums done by device
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.totBandwidth                  928879                       # Total Bandwidth (bits/s)
testsys.ethernet.totPackets                     27365                       # Total Packets
testsys.ethernet.totBytes                     2322636                       # Total Bytes
testsys.ethernet.totPPS                          1368                       # Total Tranmission Rate (packets/s)
testsys.ethernet.txBandwidth                   410891                       # Transmit Bandwidth (bits/s)
testsys.ethernet.rxBandwidth                   517988                       # Receive Bandwidth (bits/s)
testsys.ethernet.txPPS                            742                       # Packet Tranmission Rate (packets/s)
testsys.ethernet.rxPPS                            626                       # Packet Reception Rate (packets/s)
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts                8411                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                               0                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                          0                       # Number of instructions committed
testsys.cpu.committedOps                            0                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                    0                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                           0                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                  0                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                 0                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            0                       # number of memory refs
testsys.cpu.num_load_insts                          0                       # Number of load instructions
testsys.cpu.num_store_insts                         0                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                         0                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements               9539911                       # number of replacements
testsys.cpu.icache.tagsinuse               511.999799                       # Cycle average of tags in use
testsys.cpu.icache.total_refs                27691017                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs               9540423                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                  2.902494                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::switch_cpus.inst   511.999799                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::switch_cpus.inst     1.000000                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        1.000000                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst     27683734                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total       27683734                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::switch_cpus.inst     27683734                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total        27683734                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::switch_cpus.inst     27683734                       # number of overall hits
testsys.cpu.icache.overall_hits::total       27683734                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst     10063954                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total     10063954                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::switch_cpus.inst     10063954                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total      10063954                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::switch_cpus.inst     10063954                       # number of overall misses
testsys.cpu.icache.overall_misses::total     10063954                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 171115347076                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total 171115347076                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst 171115347076                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total 171115347076                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst 171115347076                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total 171115347076                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst     37747688                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total     37747688                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::switch_cpus.inst     37747688                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total     37747688                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst     37747688                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total     37747688                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.266611                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.266611                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.266611                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.266611                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.266611                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.266611                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 17002.795032                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 17002.795032                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 17002.795032                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 17002.795032                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 17002.795032                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 17002.795032                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets       110921                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              3                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets 36973.666667                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       523577                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total       523577                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst       523577                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total       523577                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst       523577                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total       523577                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      9540377                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total      9540377                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst      9540377                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total      9540377                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst      9540377                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total      9540377                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 128535684728                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total 128535684728                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 128535684728                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total 128535684728                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 128535684728                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total 128535684728                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.252741                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.252741                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.252741                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.252741                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.252741                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.252741                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 13472.809799                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13472.809799                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 13472.809799                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total 13472.809799                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 13472.809799                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total 13472.809799                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements       121405                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse      15.073087                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs        232840                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs       121418                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        1.917673                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle 4972619578300                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker    15.073087                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.942068                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.942068                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker       232538                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total       232538                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker       232538                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total       232538                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker       232538                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total       232538                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker       121617                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total       121617                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker       121617                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total       121617                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker       121617                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total       121617                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker   2047118435                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total   2047118435                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker   2047118435                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total   2047118435                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker   2047118435                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total   2047118435                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker       354155                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total       354155                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker       354155                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total       354155                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker       354155                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total       354155                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.343400                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.343400                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.343400                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.343400                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.343400                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.343400                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 16832.502323                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 16832.502323                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 16832.502323                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 16832.502323                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 16832.502323                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 16832.502323                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.writebacks::writebacks         1366                       # number of writebacks
testsys.cpu.itb_walker_cache.writebacks::total         1366                       # number of writebacks
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker       121617                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total       121617                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker       121617                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total       121617                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker       121617                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total       121617                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker   1672283638                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total   1672283638                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker   1672283638                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total   1672283638                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker   1672283638                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total   1672283638                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.343400                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.343400                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.343400                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.343400                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.343400                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.343400                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 13750.410206                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 13750.410206                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 13750.410206                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 13750.410206                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 13750.410206                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 13750.410206                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements      2102833                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      15.776349                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs        286054                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs      2102848                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.136032                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    15.776349                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.986022                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.986022                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker       285793                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total       285793                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker       285793                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total       285793                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker       285793                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total       285793                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker      2103982                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total      2103982                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker      2103982                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total      2103982                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker      2103982                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total      2103982                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker  30681135705                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total  30681135705                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker  30681135705                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total  30681135705                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker  30681135705                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total  30681135705                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker      2389775                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total      2389775                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker      2389775                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total      2389775                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker      2389775                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total      2389775                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.880410                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.880410                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.880410                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.880410                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.880410                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.880410                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 14582.413588                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 14582.413588                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 14582.413588                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 14582.413588                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 14582.413588                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 14582.413588                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.writebacks::writebacks         2208                       # number of writebacks
testsys.cpu.dtb_walker_cache.writebacks::total         2208                       # number of writebacks
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker      2103982                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total      2103982                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker      2103982                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total      2103982                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker      2103982                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total      2103982                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker  24227176678                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total  24227176678                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker  24227176678                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total  24227176678                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker  24227176678                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total  24227176678                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.880410                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.880410                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.880410                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.880410                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.880410                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.880410                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 11514.916324                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 11514.916324                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 11514.916324                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 11514.916324                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 11514.916324                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 11514.916324                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements               2560207                       # number of replacements
testsys.cpu.dcache.tagsinuse               511.988465                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs                79337726                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs               2560719                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 30.982597                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::switch_cpus.data   511.988465                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.999977                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.999977                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data     49108836                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total       49108836                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data     29812165                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total      29812165                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::switch_cpus.data     78921001                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total        78921001                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::switch_cpus.data     78921001                       # number of overall hits
testsys.cpu.dcache.overall_hits::total       78921001                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data      3144540                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total      3144540                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data      1022784                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total      1022784                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::switch_cpus.data      4167324                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total       4167324                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::switch_cpus.data      4167324                       # number of overall misses
testsys.cpu.dcache.overall_misses::total      4167324                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  84872505609                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total  84872505609                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  31202113278                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total  31202113278                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data 116074618887                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total 116074618887                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data 116074618887                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total 116074618887                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data     52253376                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total     52253376                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data     30834949                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total     30834949                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::switch_cpus.data     83088325                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total     83088325                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data     83088325                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total     83088325                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.060179                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.060179                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.033170                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.033170                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.050155                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.050155                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.050155                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.050155                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 26990.435997                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 26990.435997                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 30507.040859                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 30507.040859                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 27853.514362                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 27853.514362                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 27853.514362                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 27853.514362                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks      1635952                       # number of writebacks
testsys.cpu.dcache.writebacks::total          1635952                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1233605                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total      1233605                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data         7324                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total         7324                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data      1240929                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total      1240929                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data      1240929                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total      1240929                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1910935                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total      1910935                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1015460                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total      1015460                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data      2926395                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total      2926395                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data      2926395                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total      2926395                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  43682185308                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total  43682185308                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  27403246942                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total  27403246942                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  71085432250                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total  71085432250                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  71085432250                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total  71085432250                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data   3988395566                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   3988395566                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data   7675168513                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   7675168513                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data  11663564079                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::total  11663564079                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.036571                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.036571                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.032932                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032932                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.035220                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.035220                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.035220                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.035220                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 22859.063918                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22859.063918                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 26986.042722                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26986.042722                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 24291.126881                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 24291.126881                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 24291.126881                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 24291.126881                       # average overall mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles               705711854                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups        47010939                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted     47010939                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect      6074427                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups     39772321                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits        24257329                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles    334530024                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts             231725791                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches           47010939                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches     24257329                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles             74661996                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles       21417369                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles           1830427                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles     133501170                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.MiscStallCycles       187415                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
testsys.switch_cpus.fetch.PendingTrapStallCycles       318771                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
testsys.switch_cpus.fetch.CacheLines         37747690                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes      4268940                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes          55237                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples    559944711                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     0.791319                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.233015                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0       487702677     87.10%     87.10% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1         5361963      0.96%     88.06% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2         3640032      0.65%     88.71% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3         5701344      1.02%     89.72% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4         4421518      0.79%     90.51% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5         5039767      0.90%     91.41% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6         5056620      0.90%     92.32% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7         4041922      0.72%     93.04% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8        38978868      6.96%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total    559944711                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.066615                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.328358                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles       330072997                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles    144346488                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles         69279088                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles      1331267                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles      14914871                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts     434040550                       # Number of instructions handled by decode
testsys.switch_cpus.decode.SquashedInsts          508                       # Number of squashed instructions handled by decode
testsys.switch_cpus.rename.SquashCycles      14914871                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles       334319152                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles       42860686                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles     91486202                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles         66348288                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles     10015512                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts     420862309                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents        48994                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents        778253                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents      6447941                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.FullRegisterEvents        36901                       # Number of times there has been no free registers
testsys.switch_cpus.rename.RenamedOperands    463591991                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups   1058998231                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups   1050427880                       # Number of integer rename lookups
testsys.switch_cpus.rename.fp_rename_lookups      8570351                       # Number of floating rename lookups
testsys.switch_cpus.rename.CommittedMaps    355206405                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps       108385578                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts      2413558                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts      2438155                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts         31638987                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads     62936982                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores     38311238                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads      5434390                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores      3351689                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded         402682087                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded      3358482                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued        380062039                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued       927961                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined     78465558                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined    111053896                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved       991899                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples    559944711                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.678749                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.427972                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0    413316643     73.81%     73.81% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1     51524075      9.20%     83.02% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2     34572365      6.17%     89.19% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3     21334982      3.81%     93.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4     16595682      2.96%     95.96% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5     11536216      2.06%     98.02% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6      6873477      1.23%     99.25% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7      3446550      0.62%     99.87% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8       744721      0.13%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total    559944711                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu         667702     30.66%     30.66% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     30.66% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     30.66% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd        86267      3.96%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     34.62% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead        839289     38.54%     73.15% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite       584665     26.85%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass      2627480      0.69%      0.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu    279956450     73.66%     74.35% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     74.35% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     74.35% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd      2362310      0.62%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.97% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead     59465483     15.65%     90.62% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite     35650316      9.38%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total     380062039                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.538551                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt            2177923                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.005730                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads   1318052815                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes    480196821                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses    366803363                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads      5861770                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes      4397611                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses      2662717                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses     376648585                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses        2963897                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads      5475179                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads     13204277                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses        72283                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation        94270                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores      7415798                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads        81302                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles      14914871                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles       34216019                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles       403339                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts    406040569                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts      3431705                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts     62936982                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts     38311444                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts      2929550                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents        155203                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents        12278                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents        94270                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect      2541437                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect      4187490                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts      6728927                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts    373731556                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts     57836015                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts      6330483                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs            92700614                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches        37560906                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores          34864599                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.529581                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent             370005810                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count            369466080                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers        238027088                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers        370419280                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.523537                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.642588                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts     86219575                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls      2366583                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts      6101218                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples    545326268                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.586161                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.545660                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0    437201234     80.17%     80.17% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1     39398060      7.22%     87.40% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2     18530640      3.40%     90.80% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3     19552097      3.59%     94.38% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4      9829820      1.80%     96.18% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5      4077869      0.75%     96.93% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6      3175556      0.58%     97.51% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7      2716748      0.50%     98.01% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8     10844244      1.99%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total    545326268                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts    169532552                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps     319648780                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs              80628356                       # Number of memory references committed
testsys.switch_cpus.commit.loads             49732703                       # Number of loads committed
testsys.switch_cpus.commit.membars             344089                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches          33448527                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts           2101426                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts        316539122                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events     10844244                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads           939856231                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes          826672652                       # The number of ROB writes
testsys.switch_cpus.timesIdled                5268518                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles              145767143                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.quiesceCycles         59364455873                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
testsys.switch_cpus.committedInsts          169532552                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps            319648780                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total    169532552                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      4.162692                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                4.162692                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.240229                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.240229                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads       741173013                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes      400562947                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_reads          4757365                       # number of floating regfile reads
testsys.switch_cpus.fp_regfile_writes         2516368                       # number of floating regfile writes
testsys.switch_cpus.misc_regfile_reads      172518250                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes       2183916                       # number of misc regfile writes
drivesys.physmem.bytes_read::pc.south_bridge.ide         5784                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::ethernet         2033598                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.dtb.walker      1005680                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker        72848                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst      2244242512                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data       372276793                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total         2619637215                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst   2244242512                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total    2244242512                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::pc.south_bridge.ide      2961408                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::ethernet      1765806                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::cpu.data    250563969                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total       255291183                       # Number of bytes written to this memory
drivesys.physmem.num_reads::pc.south_bridge.ide          723                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::ethernet            66101                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.dtb.walker       125710                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker         9106                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst        280530314                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data         58944799                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total           339676753                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::pc.south_bridge.ide        46272                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::ethernet           62523                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::cpu.data        37240366                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total           37349161                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::pc.south_bridge.ide          289                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::ethernet             101661                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.dtb.walker        50275                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker         3642                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst          112190963                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data           18610329                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total             130957159                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst     112190963                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total        112190963                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::pc.south_bridge.ide       148042                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::ethernet             88274                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data          12525836                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total             12762152                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::pc.south_bridge.ide       148332                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::ethernet            189934                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker        50275                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker         3642                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst         112190963                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data          31136165                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total            143719311                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages          723                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes      2961408                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs          723                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.txBytes                     1295214                       # Bytes Transmitted
drivesys.ethernet.rxBytes                     1027422                       # Bytes Received
drivesys.ethernet.txPackets                     12529                       # Number of Packets Transmitted
drivesys.ethernet.rxPackets                     14836                       # Number of Packets Received
drivesys.ethernet.txIpChecksums                     0                       # Number of tx IP Checksums done by device
drivesys.ethernet.rxIpChecksums                     0                       # Number of rx IP Checksums done by device
drivesys.ethernet.txTcpChecksums                 9392                       # Number of tx TCP Checksums done by device
drivesys.ethernet.rxTcpChecksums                14831                       # Number of rx TCP Checksums done by device
drivesys.ethernet.txUdpChecksums                    0                       # Number of tx UDP Checksums done by device
drivesys.ethernet.rxUdpChecksums                    0                       # Number of rx UDP Checksums done by device
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.totBandwidth                 928879                       # Total Bandwidth (bits/s)
drivesys.ethernet.totPackets                    27365                       # Total Packets
drivesys.ethernet.totBytes                    2322636                       # Total Bytes
drivesys.ethernet.totPPS                         1368                       # Total Tranmission Rate (packets/s)
drivesys.ethernet.txBandwidth                  517988                       # Transmit Bandwidth (bits/s)
drivesys.ethernet.rxBandwidth                  410891                       # Receive Bandwidth (bits/s)
drivesys.ethernet.txPPS                           626                       # Packet Tranmission Rate (packets/s)
drivesys.ethernet.rxPPS                           742                       # Packet Reception Rate (packets/s)
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts               7673                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                    60072915500                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                 209695356                       # Number of instructions committed
drivesys.cpu.committedOps                   397011208                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses           393439697                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses              1656984                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts     27197255                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                  393439697                       # number of integer instructions
drivesys.cpu.num_fp_insts                     1656984                       # number of float instructions
drivesys.cpu.num_int_register_reads        1005565838                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes        442045636                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads            2765834                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes           1353191                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                    96248015                       # number of memory refs
drivesys.cpu.num_load_insts                  58960799                       # Number of load instructions
drivesys.cpu.num_store_insts                 37287216                       # Number of store instructions
drivesys.cpu.num_idle_cycles             59606573351.917679                       # Number of idle cycles
drivesys.cpu.num_busy_cycles             466342148.082324                       # Number of busy cycles
drivesys.cpu.not_idle_fraction               0.007763                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                   0.992237                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
