

================================================================
== Vitis HLS Report for 'svd_7_Pipeline_VITIS_LOOP_629_52'
================================================================
* Date:           Sun Feb  5 16:56:54 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  2.206 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_629_52  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1359|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|      14|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|      291|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      291|    1409|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+---------------+---------+----+---+----+-----+
    |       Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+---------------+---------+----+---+----+-----+
    |mux_32_64_1_1_U1965  |mux_32_64_1_1  |        0|   0|  0|  14|    0|
    +---------------------+---------------+---------+----+---+----+-----+
    |Total                |               |        0|   0|  0|  14|    0|
    +---------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |add_ln629_fu_268_p2         |         +|   0|  0|   39|          32|           1|
    |icmp_ln629_fu_262_p2        |      icmp|   0|  0|   20|          32|          32|
    |select_ln630_10_fu_697_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_11_fu_733_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_12_fu_769_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_13_fu_805_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_14_fu_841_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_15_fu_877_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_16_fu_913_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_17_fu_949_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_18_fu_985_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln630_19_fu_1021_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln630_1_fu_373_p3    |    select|   0|  0|    8|           1|           8|
    |select_ln630_20_fu_1057_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln630_21_fu_1093_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln630_22_fu_1129_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln630_23_fu_1165_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln630_24_fu_1201_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln630_25_fu_1237_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln630_26_fu_1273_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln630_27_fu_1309_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln630_28_fu_1345_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln630_29_fu_1381_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln630_2_fu_409_p3    |    select|   0|  0|    8|           1|           8|
    |select_ln630_30_fu_1417_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln630_31_fu_1453_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln630_3_fu_445_p3    |    select|   0|  0|    8|           1|           8|
    |select_ln630_4_fu_481_p3    |    select|   0|  0|    8|           1|           8|
    |select_ln630_5_fu_517_p3    |    select|   0|  0|    8|           1|           8|
    |select_ln630_6_fu_553_p3    |    select|   0|  0|    8|           1|           8|
    |select_ln630_7_fu_589_p3    |    select|   0|  0|    8|           1|           8|
    |select_ln630_8_fu_625_p3    |    select|   0|  0|    8|           1|           8|
    |select_ln630_9_fu_661_p3    |    select|   0|  0|    8|           1|           8|
    |select_ln630_fu_337_p3      |    select|   0|  0|    8|           1|           8|
    |shl_ln630_1_fu_319_p2       |       shl|   0|  0|  950|         256|         256|
    |shl_ln630_fu_301_p2         |       shl|   0|  0|   92|           8|          32|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 1359|         361|         579|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ABt_D_1_fu_214           |   9|          2|  256|        512|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_33_fu_210              |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|  290|        580|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ABt_D_1_fu_214           |  256|   0|  256|          0|
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_33_fu_210              |   32|   0|   32|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  291|   0|  291|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+----------------------------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------+-----+-----+------------+----------------------------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_629_52|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_629_52|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_629_52|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_629_52|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_629_52|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_629_52|  return value|
|w_0_14    |   in|   64|     ap_none|                            w_0_14|        scalar|
|w_1_14    |   in|   64|     ap_none|                            w_1_14|        scalar|
|w_2_14    |   in|   64|     ap_none|                            w_2_14|        scalar|
+----------+-----+-----+------------+----------------------------------+--------------+

