<?xml version="1.0" ?>
<component id="root" name="root">
	<component id="system" name="system">
		<param name="number_of_cores" value="2"/>
		<param name="number_of_L1Directories" value="1"/>
		<param name="number_of_L2Directories" value="0"/>
		<param name="number_of_L2s" value="1"/>
		<param name="number_of_L3s" value="0"/>
		<param name="number_of_NoCs" value="1"/>
		<param name="homogeneous_cores" value="0"/>
		<param name="homogeneous_L2s" value="1"/>
		<param name="homogeneous_L1Directories" value="1"/>
		<param name="homogeneous_L2Directories" value="0"/>
		<param name="homogeneous_L3s" value="0"/>
		<param name="homogeneous_ccs" value="1"/>
		<param name="homogeneous_NoCs" value="0"/>
		<param name="core_tech_node" value="32"/>
		<param name="target_core_clockrate" value="3000"/>
		<param name="temperature" value="350"/>
		<param name="number_cache_levels" value="2"/>
		<param name="interconnect_projection_type" value="0"/>
		<param name="device_type" value="0"/>
		<param name="longer_channel_device" value="0"/>
		<param name="machine_bits" value="64"/>
		<param name="virtual_address_width" value="64"/>
		<param name="physical_address_width" value="52"/>
		<param name="virtual_memory_page_size" value="4096"/>
		<param name="number_of_dir_levels" value="1"/>
		<stat name="total_cycles" value="165803116"/>
		<stat name="idle_cycles" value="0"/>
		<stat name="busy_cycles" value="165803116"/>
		<component id="system.core0" name="core0">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="45670348"/>
			<stat name="fp_instructions" value="9822653"/>
			<stat name="branch_instructions" value="3780097"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="8650838"/>
			<stat name="store_instructions" value="5690224"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="45670348"/>
			<stat name="committed_fp_instructions" value="9822653"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="165803116"/>
			<stat name="idle_cycles" value="1138949.999986"/>
			<stat name="busy_cycles" value="164664166.000014"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="83222261"/>
			<stat name="float_regfile_reads" value="12315526"/>
			<stat name="int_regfile_writes" value="35615691"/>
			<stat name="float_regfile_writes" value="7193267"/>
			<stat name="function_calls" value="350529"/>
			<stat name="context_switches" value="266"/>
			<stat name="ialu_accesses" value="45670348"/>
			<stat name="fpu_accesses" value="9822653"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="45670348"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="9822653"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core0.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core0.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="52636784"/>
				<stat name="total_misses" value="1336"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="8647547"/>
				<stat name="write_accesses" value="5689254"/>
				<stat name="read_misses" value="4055"/>
				<stat name="write_misses" value="675"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core1" name="core1">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="0"/>
			<stat name="int_instructions" value="938998"/>
			<stat name="fp_instructions" value="3245"/>
			<stat name="branch_instructions" value="105424"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="167216"/>
			<stat name="store_instructions" value="164110"/>
			<stat name="committed_instructions" value="0"/>
			<stat name="committed_int_instructions" value="938998"/>
			<stat name="committed_fp_instructions" value="3245"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="165717914"/>
			<stat name="idle_cycles" value="161039428.390767"/>
			<stat name="busy_cycles" value="4678485.609233"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="1234022"/>
			<stat name="float_regfile_reads" value="1761"/>
			<stat name="int_regfile_writes" value="663144"/>
			<stat name="float_regfile_writes" value="1624"/>
			<stat name="function_calls" value="19511"/>
			<stat name="context_switches" value="131"/>
			<stat name="ialu_accesses" value="938998"/>
			<stat name="fpu_accesses" value="3245"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="938998"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="3245"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core1.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core1.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="96682"/>
				<stat name="total_misses" value="256"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="166157"/>
				<stat name="write_accesses" value="163549"/>
				<stat name="read_misses" value="577"/>
				<stat name="write_misses" value="55"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.L1Directory0" name="L1Directory0">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,16,8,1,1,20"/>
			<param name="buffer_sizes" value="8,8,8,8"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="0"/>
			<stat name="write_accesses" value="0"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L20" name="L20">
			<param name="L2_config" value="2097152,64,8,1,1,20"/>
			<param name="buffer_sizes" value="20,20,20,20"/>
			<param name="clockrate" value="100"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="254973"/>
			<stat name="write_accesses" value="122450"/>
			<stat name="read_misses" value="20484"/>
			<stat name="write_misses" value="108385"/>
			<stat name="conflicts" value="124811"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.NoC0" name="noc0">
			<param name="clockrate" value="1000"/>
			<param name="type" value="0"/>
			<param name="horizontal_nodes" value="1"/>
			<param name="vertical_nodes" value="1"/>
			<param name="has_global_link" value="1"/>
			<param name="link_throughput" value="1"/>
			<param name="link_latency" value="1"/>
			<param name="input_ports" value="5"/>
			<param name="output_ports" value="5"/>
			<param name="virtual_channel_per_port" value="2"/>
			<param name="input_buffer_entries_per_vc" value="128"/>
			<param name="flit_bits" value="40"/>
			<param name="chip_coverage" value="1"/>
			<param name="link_routing_over_percentage" value="0.5"/>
			<stat name="total_accesses" value="0"/>
			<stat name="duty_cycle" value="1"/>
		</component>
		<component id="system.mem" name="mem">
			<param name="mem_tech_node" value="32"/>
			<param name="device_clock" value="200"/>
			<param name="peak_transfer_rate" value="6400"/>
			<param name="internal_prefetch_of_DRAM_chip" value="4"/>
			<param name="capacity_per_channel" value="4096"/>
			<param name="number_ranks" value="2"/>
			<param name="num_banks_of_DRAM_chip" value="8"/>
			<param name="Block_width_of_DRAM_chip" value="64"/>
			<param name="output_width_of_DRAM_chip" value="8"/>
			<param name="page_size_of_DRAM_chip" value="8"/>
			<param name="burstlength_of_DRAM_chip" value="8"/>
			<stat name="memory_accesses" value="293030"/>
			<stat name="memory_reads" value="157886"/>
			<stat name="memory_writes" value="135144"/>
		</component>
		<component id="system.mc" name="mc">
			<param name="mc_clock" value="800"/>
			<param name="peak_transfer_rate" value="1600"/>
			<param name="llc_line_length" value="16"/>
			<param name="number_mcs" value="1"/>
			<param name="memory_channels_per_mc" value="2"/>
			<param name="number_ranks" value="2"/>
			<param name="req_window_size_per_channel" value="32"/>
			<param name="IO_buffer_size_per_channel" value="32"/>
			<param name="databus_width" value="32"/>
			<param name="addressbus_width" value="32"/>
			<stat name="memory_accesses" value="293030"/>
			<stat name="memory_reads" value="157886"/>
			<stat name="memory_writes" value="135144"/>
		</component>
		<component id="system.niu" name="niu">
			<param name="type" value="1"/>
			<param name="clockrate" value="15"/>
			<param name="number_units" value="0"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.pcie" name="pcie">
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="clockrate" value="350"/>
			<param name="number_units" value="0"/>
			<param name="num_channels" value="2"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
		<component id="system.flashc" name="flashc">
			<param name="number_flashcs" value="0"/>
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="peak_transfer_rate" value="200"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.0"/>
		</component>
	</component>
</component>
