Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\lazar\Desktop\DVSProj\system.qsys --block-symbol-file --output-directory=C:\Users\lazar\Desktop\DVSProj\system --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading DVSProj/system.qsys
Progress: Reading input file
Progress: Adding acc_scale_0 [acc_scale 1.0]
Warning: acc_scale_0: Component type acc_scale is not in the library
Progress: Parameterizing module acc_scale_0
Progress: Adding clk_50Mhz [clock_source 18.1]
Progress: Parameterizing module clk_50Mhz
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_cpu
Progress: Adding perf_cnt [altera_avalon_performance_counter 18.1]
Progress: Parameterizing module perf_cnt
Progress: Adding pll [altera_pll 18.1]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sgdma_m2s [altera_avalon_sgdma 18.1]
Progress: Parameterizing module sgdma_m2s
Progress: Adding sgdma_s2m [altera_avalon_sgdma 18.1]
Progress: Parameterizing module sgdma_s2m
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Error: system.acc_scale_0: Component acc_scale 1.0 not found or could not be instantiated
Info: system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: system.pll: Able to implement PLL with user settings
Info: system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: system.sgdma_m2s: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: system.sgdma_s2m: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\lazar\Desktop\DVSProj\system.qsys --synthesis=VHDL --output-directory=C:\Users\lazar\Desktop\DVSProj\system\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading DVSProj/system.qsys
Progress: Reading input file
Progress: Adding acc_scale_0 [acc_scale 1.0]
Warning: acc_scale_0: Component type acc_scale is not in the library
Progress: Parameterizing module acc_scale_0
Progress: Adding clk_50Mhz [clock_source 18.1]
Progress: Parameterizing module clk_50Mhz
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_cpu
Progress: Adding perf_cnt [altera_avalon_performance_counter 18.1]
Progress: Parameterizing module perf_cnt
Progress: Adding pll [altera_pll 18.1]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sgdma_m2s [altera_avalon_sgdma 18.1]
Progress: Parameterizing module sgdma_m2s
Progress: Adding sgdma_s2m [altera_avalon_sgdma 18.1]
Progress: Parameterizing module sgdma_s2m
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Error: system.acc_scale_0: Component acc_scale 1.0 not found or could not be instantiated
Info: system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: system.pll: Able to implement PLL with user settings
Info: system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: system.sgdma_m2s: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: system.sgdma_s2m: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: system: Generating system "system" for QUARTUS_SYNTH
Error: null
