#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Feb 16 14:36:10 2025
# Process ID: 15496
# Current directory: D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.runs/synth_1
# Command line: vivado.exe -log rgb2memory_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rgb2memory_v1_0.tcl
# Log file: D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.runs/synth_1/rgb2memory_v1_0.vds
# Journal file: D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source rgb2memory_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivadoproject/project532/important_ip/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/vivadoproject/project532/important_ip/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.cache/ip 
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/rgb2memory_1.0/hdl/rgb2memory_v1_0.v:]
Command: synth_design -top rgb2memory_v1_0 -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2021.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10120 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 491.891 ; gain = 102.266
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rgb2memory_v1_0' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/rgb2memory_1.0/hdl/rgb2memory_v1_0.v:4]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rgb2memory_v1_0_M_AXIS' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:3]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_WIDTH bound to: 16 - type: integer 
	Parameter TOTAL_BEATS bound to: 153600 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rgb2memory_v1_0_M_AXIS' (1#1) [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rgb2memory_v1_0' (2#1) [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/rgb2memory_1.0/hdl/rgb2memory_v1_0.v:4]
WARNING: [Synth 8-3331] design rgb2memory_v1_0_M_AXIS has unconnected port rgb_last
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 547.582 ; gain = 157.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 547.582 ; gain = 157.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 547.582 ; gain = 157.957
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tlast_reg" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 547.582 ; gain = 157.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rgb2memory_v1_0_M_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rgb2memory_v1_0_M_AXIS_inst/tlast_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design rgb2memory_v1_0 has port m_axis_tstrb[3] driven by constant 1
WARNING: [Synth 8-3917] design rgb2memory_v1_0 has port m_axis_tstrb[2] driven by constant 1
WARNING: [Synth 8-3917] design rgb2memory_v1_0 has port m_axis_tstrb[1] driven by constant 1
WARNING: [Synth 8-3917] design rgb2memory_v1_0 has port m_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design rgb2memory_v1_0 has unconnected port rgb_last
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb2memory_v1_0_M_AXIS_inst/_inferred__2 /\rgb2memory_v1_0_M_AXIS_inst/rd_ptr_reg[0] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rgb2memory_v1_0_M_AXIS_inst/fifo_count_reg[0]/Q' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:75]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rgb2memory_v1_0_M_AXIS_inst/fifo_count_reg[10]__0/Q' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rgb2memory_v1_0_M_AXIS_inst/fifo_count_reg[9]__0/Q' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rgb2memory_v1_0_M_AXIS_inst/fifo_count_reg[8]__0/Q' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rgb2memory_v1_0_M_AXIS_inst/fifo_count_reg[7]__0/Q' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rgb2memory_v1_0_M_AXIS_inst/fifo_count_reg[6]__0/Q' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rgb2memory_v1_0_M_AXIS_inst/fifo_count_reg[5]__0/Q' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rgb2memory_v1_0_M_AXIS_inst/fifo_count_reg[4]__0/Q' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rgb2memory_v1_0_M_AXIS_inst/fifo_count_reg[3]__0/Q' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rgb2memory_v1_0_M_AXIS_inst/fifo_count_reg[2]__0/Q' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rgb2memory_v1_0_M_AXIS_inst/fifo_count_reg[1]__0/Q' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rgb2memory_v1_0_M_AXIS_inst/buffer_empty_reg__0/Q' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:44]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:44]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.srcs/sources_1/new/rgb2memory_AXIS_master.v:44]
WARNING: [Synth 8-3332] Sequential element (rgb2memory_v1_0_M_AXIS_inst/rd_ptr_reg_rep[9]) is unused and will be removed from module rgb2memory_v1_0.
WARNING: [Synth 8-3332] Sequential element (rgb2memory_v1_0_M_AXIS_inst/rd_ptr_reg_rep[8]) is unused and will be removed from module rgb2memory_v1_0.
WARNING: [Synth 8-3332] Sequential element (rgb2memory_v1_0_M_AXIS_inst/rd_ptr_reg_rep[7]) is unused and will be removed from module rgb2memory_v1_0.
WARNING: [Synth 8-3332] Sequential element (rgb2memory_v1_0_M_AXIS_inst/rd_ptr_reg_rep[6]) is unused and will be removed from module rgb2memory_v1_0.
WARNING: [Synth 8-3332] Sequential element (rgb2memory_v1_0_M_AXIS_inst/rd_ptr_reg_rep[5]) is unused and will be removed from module rgb2memory_v1_0.
WARNING: [Synth 8-3332] Sequential element (rgb2memory_v1_0_M_AXIS_inst/rd_ptr_reg_rep[4]) is unused and will be removed from module rgb2memory_v1_0.
WARNING: [Synth 8-3332] Sequential element (rgb2memory_v1_0_M_AXIS_inst/rd_ptr_reg_rep[3]) is unused and will be removed from module rgb2memory_v1_0.
WARNING: [Synth 8-3332] Sequential element (rgb2memory_v1_0_M_AXIS_inst/rd_ptr_reg_rep[2]) is unused and will be removed from module rgb2memory_v1_0.
WARNING: [Synth 8-3332] Sequential element (rgb2memory_v1_0_M_AXIS_inst/rd_ptr_reg_rep[1]) is unused and will be removed from module rgb2memory_v1_0.
WARNING: [Synth 8-3332] Sequential element (rgb2memory_v1_0_M_AXIS_inst/rd_ptr_reg_rep[0]) is unused and will be removed from module rgb2memory_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 836.535 ; gain = 446.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 836.535 ; gain = 446.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 836.535 ; gain = 446.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 836.535 ; gain = 446.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 836.535 ; gain = 446.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 836.535 ; gain = 446.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 836.535 ; gain = 446.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 836.535 ; gain = 446.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 836.535 ; gain = 446.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    39|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    39|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 836.535 ; gain = 446.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 36 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 836.535 ; gain = 446.910
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 836.535 ; gain = 446.910
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 954.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 19 Warnings, 36 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 954.203 ; gain = 576.281
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 954.203 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/vivadoproject/project532/important_ip/ip_repo/rgb2memory/edit_rgb2memory_v1_0.runs/synth_1/rgb2memory_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rgb2memory_v1_0_utilization_synth.rpt -pb rgb2memory_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 14:36:46 2025...
