# my makefile using variables CC, SRC, OBJ, NAME

CC = gcc
SRC = main.c holberton.c 
OBJ = main.o holberton.o
NAME = holberton

all: $(SRC) m.h
	$(CC) $(OBJ) -o $(NAME)

main.o: main.c m.h
	$(CC) -c main.c

holberton.o: holberton.c m.h
	$(CC) -c holberton.c

