LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY mejia_sw_Nov28 IS
	port( RSin, RTin : in std_logic_vector(4 downto 0);
			opcode : in std_logic_vector(5 downto 0);
			IMin   : in std_logic_vector(15 downto 0);
			BusA, BusB, Extend : out std_logic_vector(31 downto 0);	
			Muxout, address, Stored : out std_logic_vector(31 downto 0)
			OVF, NF, ZF : out std_logic);
end mejia_sw_Nov28;

architecture arch of mejia_sw_Nov28 is

	COMPONENT mejia_reg_file_Nov28 IS
		PORT ( address_a		: IN STD_LOGIC_VECTOR (4 DOWNTO 0);
				 address_b		: IN STD_LOGIC_VECTOR (4 DOWNTO 0);
				 clock		: IN STD_LOGIC  := '1';
				 data_a		: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
				 data_b		: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
				 wren_a		: IN STD_LOGIC  := '0';
				 wren_b		: IN STD_LOGIC  := '0';
				 q_a		: OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
				 q_b		: OUT STD_LOGIC_VECTOR (31 DOWNTO 0));
	END COMPONENT;
	
	component mejia_mux_Nov28 is
    Port ( SEL : in  STD_LOGIC;
           A   : in  STD_LOGIC_VECTOR (31 downto 0);
           B   : in  STD_LOGIC_VECTOR (31 downto 0);
           X   : out STD_LOGIC_VECTOR (31 downto 0));
	end component;
	
	component mejia_extend is 
		port( sel       : in std_logic;
				extend_in : in std_logic_vector(15 downto 0);
				extend_out: out std_logic_vector(31 downto 0));
	end component;
	
	COMPONENT mejia_megaddsub_Nov28 IS
		PORT( add_sub		: IN STD_LOGIC ;
				dataa		: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
				datab		: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
				overflow		: OUT STD_LOGIC ;
				result		: OUT STD_LOGIC_VECTOR (31 DOWNTO 0));
	END COMPONENT;
	
	component mejia_alu_Nov28 IS
		PORT( A, B : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
				Clock, Reset, Sel, AddSub : IN STD_LOGIC;
				Z 								  : buffer std_logic_vector(31 downto 0);
				Overflow, zero, neg       : OUT STD_LOGIC);
	END component;