
================================================================================
Timing constraint: Autotimespec constraint for clock net clk_BUFGP
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 427024 paths analyzed, 307 endpoints analyzed, 77 failing endpoints
 77 timing errors detected. (77 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.147ns.
--------------------------------------------------------------------------------
Slack:                  -0.766 (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_file/reg_file_2_13 (FF)
  Destination:          reg_file/reg_file_1_13 (FF)
  Requirement:          16.381
  Data Path Delay:      17.146 (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.139 - 0.140)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 16.381ns
  Clock Uncertainty:    0.000

  Maximum Data Path: reg_file/reg_file_2_13 to reg_file/reg_file_1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y32.XQ      Tcko                  0.591   reg_file/reg_file_2_13
                                                       reg_file/reg_file_2_13
    SLICE_X45Y31.F1      net (fanout=2)        1.645   reg_file/reg_file_2_13
    SLICE_X45Y31.F5      Tif5                  0.875   reg_file/mux20_6_f5
                                                       reg_file/mux20_72
                                                       reg_file/mux20_6_f5
    SLICE_X45Y30.FXINB   net (fanout=1)        0.000   reg_file/mux20_6_f5
    SLICE_X45Y30.FX      Tinbfx                0.463   reg_file/mux20_5_f51
                                                       reg_file/mux20_4_f6
    SLICE_X44Y31.FXINB   net (fanout=1)        0.000   reg_file/mux20_4_f6
    SLICE_X44Y31.Y       Tif6y                 0.409   reg_Data_2_13_OBUF
                                                       reg_file/mux20_2_f7
    MULT18X18_X0Y6.B13   net (fanout=7)        2.334   reg_Data_2_13_OBUF
    MULT18X18_X0Y6.P13   Tmult                 4.757   alu/Mmult_d_out2_mult0001
                                                       alu/Mmult_d_out2_mult0001
    SLICE_X27Y42.G3      net (fanout=1)        1.761   alu/d_out2<13>
    SLICE_X27Y42.X       Tif5x                 1.025   alu/Mmux_d_out<13>_5_f5
                                                       alu/Mmux_d_out<13>_7
                                                       alu/Mmux_d_out<13>_5_f5
    SLICE_X43Y33.F3      net (fanout=2)        1.274   alu/Mmux_d_out<13>_5_f5
    SLICE_X43Y33.X       Tilo                  0.704   reg_file/reg_file_0_13
                                                       mxm2r/out<13>1
    SLICE_X45Y36.BX      net (fanout=15)       1.000   reg_write_Data<13>
    SLICE_X45Y36.CLK     Tdick                 0.308   reg_file/reg_file_1_13
                                                       reg_file/reg_file_1_13
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.748 (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_file/reg_file_2_13 (FF)
  Destination:          reg_file/reg_file_1_13 (FF)
  Requirement:          16.381
  Data Path Delay:      17.128 (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.139 - 0.140)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 16.381ns
  Clock Uncertainty:    0.000

  Maximum Data Path: reg_file/reg_file_2_13 to reg_file/reg_file_1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y32.XQ      Tcko                  0.591   reg_file/reg_file_2_13
                                                       reg_file/reg_file_2_13
    SLICE_X47Y31.F3      net (fanout=2)        1.712   reg_file/reg_file_2_13
    SLICE_X47Y31.F5      Tif5                  0.875   reg_file/mux4_6_f5
                                                       reg_file/mux4_72
                                                       reg_file/mux4_6_f5
    SLICE_X47Y30.FXINB   net (fanout=1)        0.000   reg_file/mux4_6_f5
    SLICE_X47Y30.FX      Tinbfx                0.463   reg_file/mux4_5_f51
                                                       reg_file/mux4_4_f6
    SLICE_X46Y31.FXINB   net (fanout=1)        0.000   reg_file/mux4_4_f6
    SLICE_X46Y31.Y       Tif6y                 0.409   reg_Data_1<13>
                                                       reg_file/mux4_2_f7
    MULT18X18_X0Y6.A13   net (fanout=10)       2.249   reg_Data_1<13>
    MULT18X18_X0Y6.P13   Tmult                 4.757   alu/Mmult_d_out2_mult0001
                                                       alu/Mmult_d_out2_mult0001
    SLICE_X27Y42.G3      net (fanout=1)        1.761   alu/d_out2<13>
    SLICE_X27Y42.X       Tif5x                 1.025   alu/Mmux_d_out<13>_5_f5
                                                       alu/Mmux_d_out<13>_7
                                                       alu/Mmux_d_out<13>_5_f5
    SLICE_X43Y33.F3      net (fanout=2)        1.274   alu/Mmux_d_out<13>_5_f5
    SLICE_X43Y33.X       Tilo                  0.704   reg_file/reg_file_0_13
                                                       mxm2r/out<13>1
    SLICE_X45Y36.BX      net (fanout=15)       1.000   reg_write_Data<13>
    SLICE_X45Y36.CLK     Tdick                 0.308   reg_file/reg_file_1_13
                                                       reg_file/reg_file_1_13
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.692 (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_file/reg_file_0_13 (FF)
  Destination:          reg_file/reg_file_1_13 (FF)
  Requirement:          16.381
  Data Path Delay:      17.072 (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.139 - 0.140)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 16.381ns
  Clock Uncertainty:    0.000

  Maximum Data Path: reg_file/reg_file_0_13 to reg_file/reg_file_1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y33.XQ      Tcko                  0.591   reg_file/reg_file_0_13
                                                       reg_file/reg_file_0_13
    SLICE_X47Y31.G2      net (fanout=2)        1.656   reg_file/reg_file_0_13
    SLICE_X47Y31.F5      Tif5                  0.875   reg_file/mux4_6_f5
                                                       reg_file/mux4_8
                                                       reg_file/mux4_6_f5
    SLICE_X47Y30.FXINB   net (fanout=1)        0.000   reg_file/mux4_6_f5
    SLICE_X47Y30.FX      Tinbfx                0.463   reg_file/mux4_5_f51
                                                       reg_file/mux4_4_f6
    SLICE_X46Y31.FXINB   net (fanout=1)        0.000   reg_file/mux4_4_f6
    SLICE_X46Y31.Y       Tif6y                 0.409   reg_Data_1<13>
                                                       reg_file/mux4_2_f7
    MULT18X18_X0Y6.A13   net (fanout=10)       2.249   reg_Data_1<13>
    MULT18X18_X0Y6.P13   Tmult                 4.757   alu/Mmult_d_out2_mult0001
                                                       alu/Mmult_d_out2_mult0001
    SLICE_X27Y42.G3      net (fanout=1)        1.761   alu/d_out2<13>
    SLICE_X27Y42.X       Tif5x                 1.025   alu/Mmux_d_out<13>_5_f5
                                                       alu/Mmux_d_out<13>_7
                                                       alu/Mmux_d_out<13>_5_f5
    SLICE_X43Y33.F3      net (fanout=2)        1.274   alu/Mmux_d_out<13>_5_f5
    SLICE_X43Y33.X       Tilo                  0.704   reg_file/reg_file_0_13
                                                       mxm2r/out<13>1
    SLICE_X45Y36.BX      net (fanout=15)       1.000   reg_write_Data<13>
    SLICE_X45Y36.CLK     Tdick                 0.308   reg_file/reg_file_1_13
                                                       reg_file/reg_file_1_13
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.670 (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_file/reg_file_15_13 (FF)
  Destination:          reg_file/reg_file_1_13 (FF)
  Requirement:          16.381
  Data Path Delay:      17.050 (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.139 - 0.140)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 16.381ns
  Clock Uncertainty:    0.000

  Maximum Data Path: reg_file/reg_file_15_13 to reg_file/reg_file_1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y33.XQ      Tcko                  0.592   reg_file/reg_file_15_13
                                                       reg_file/reg_file_15_13
    SLICE_X44Y30.F1      net (fanout=2)        1.489   reg_file/reg_file_15_13
    SLICE_X44Y30.F5      Tif5                  1.033   reg_file/mux20_4_f5
                                                       reg_file/mux20_5
                                                       reg_file/mux20_4_f5
    SLICE_X44Y30.FXINA   net (fanout=1)        0.000   reg_file/mux20_4_f5
    SLICE_X44Y30.FX      Tinafx                0.364   reg_file/mux20_4_f5
                                                       reg_file/mux20_3_f6
    SLICE_X44Y31.FXINA   net (fanout=1)        0.000   reg_file/mux20_3_f6
    SLICE_X44Y31.Y       Tif6y                 0.409   reg_Data_2_13_OBUF
                                                       reg_file/mux20_2_f7
    MULT18X18_X0Y6.B13   net (fanout=7)        2.334   reg_Data_2_13_OBUF
    MULT18X18_X0Y6.P13   Tmult                 4.757   alu/Mmult_d_out2_mult0001
                                                       alu/Mmult_d_out2_mult0001
    SLICE_X27Y42.G3      net (fanout=1)        1.761   alu/d_out2<13>
    SLICE_X27Y42.X       Tif5x                 1.025   alu/Mmux_d_out<13>_5_f5
                                                       alu/Mmux_d_out<13>_7
                                                       alu/Mmux_d_out<13>_5_f5
    SLICE_X43Y33.F3      net (fanout=2)        1.274   alu/Mmux_d_out<13>_5_f5
    SLICE_X43Y33.X       Tilo                  0.704   reg_file/reg_file_0_13
                                                       mxm2r/out<13>1
    SLICE_X45Y36.BX      net (fanout=15)       1.000   reg_write_Data<13>
    SLICE_X45Y36.CLK     Tdick                 0.308   reg_file/reg_file_1_13
                                                       reg_file/reg_file_1_13
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.644 (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_file/reg_file_12_6 (FF)
  Destination:          reg_file/reg_file_1_13 (FF)
  Requirement:          16.381
  Data Path Delay:      16.994 (Levels of Logic = 6)
  Clock Path Skew:      -0.031ns (0.139 - 0.170)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 16.381ns
  Clock Uncertainty:    0.000

  Maximum Data Path: reg_file/reg_file_12_6 to reg_file/reg_file_1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y13.YQ      Tcko                  0.652   reg_file/reg_file_12_7
                                                       reg_file/reg_file_12_6
    SLICE_X34Y14.G1      net (fanout=2)        1.288   reg_file/reg_file_12_6
    SLICE_X34Y14.F5      Tif5                  1.033   reg_file/mux12_4_f5
                                                       reg_file/mux12_6
                                                       reg_file/mux12_4_f5
    SLICE_X34Y14.FXINA   net (fanout=1)        0.000   reg_file/mux12_4_f5
    SLICE_X34Y14.FX      Tinafx                0.364   reg_file/mux12_4_f5
                                                       reg_file/mux12_3_f6
    SLICE_X34Y15.FXINA   net (fanout=1)        0.000   reg_file/mux12_3_f6
    SLICE_X34Y15.Y       Tif6y                 0.409   reg_Data_1<6>
                                                       reg_file/mux12_2_f7
    MULT18X18_X0Y6.A6    net (fanout=11)       2.419   reg_Data_1<6>
    MULT18X18_X0Y6.P13   Tmult                 4.757   alu/Mmult_d_out2_mult0001
                                                       alu/Mmult_d_out2_mult0001
    SLICE_X27Y42.G3      net (fanout=1)        1.761   alu/d_out2<13>
    SLICE_X27Y42.X       Tif5x                 1.025   alu/Mmux_d_out<13>_5_f5
                                                       alu/Mmux_d_out<13>_7
                                                       alu/Mmux_d_out<13>_5_f5
    SLICE_X43Y33.F3      net (fanout=2)        1.274   alu/Mmux_d_out<13>_5_f5
    SLICE_X43Y33.X       Tilo                  0.704   reg_file/reg_file_0_13
                                                       mxm2r/out<13>1
    SLICE_X45Y36.BX      net (fanout=15)       1.000   reg_write_Data<13>
    SLICE_X45Y36.CLK     Tdick                 0.308   reg_file/reg_file_1_13
                                                       reg_file/reg_file_1_13
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.610 (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_file/reg_file_2_13 (FF)
  Destination:          reg_file/reg_file_9_14 (FF)
  Requirement:          16.381
  Data Path Delay:      16.984 (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.133 - 0.140)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 16.381ns
  Clock Uncertainty:    0.000

  Maximum Data Path: reg_file/reg_file_2_13 to reg_file/reg_file_9_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y32.XQ      Tcko                  0.591   reg_file/reg_file_2_13
                                                       reg_file/reg_file_2_13
    SLICE_X45Y31.F1      net (fanout=2)        1.645   reg_file/reg_file_2_13
    SLICE_X45Y31.F5      Tif5                  0.875   reg_file/mux20_6_f5
                                                       reg_file/mux20_72
                                                       reg_file/mux20_6_f5
    SLICE_X45Y30.FXINB   net (fanout=1)        0.000   reg_file/mux20_6_f5
    SLICE_X45Y30.FX      Tinbfx                0.463   reg_file/mux20_5_f51
                                                       reg_file/mux20_4_f6
    SLICE_X44Y31.FXINB   net (fanout=1)        0.000   reg_file/mux20_4_f6
    SLICE_X44Y31.Y       Tif6y                 0.409   reg_Data_2_13_OBUF
                                                       reg_file/mux20_2_f7
    MULT18X18_X0Y6.B13   net (fanout=7)        2.334   reg_Data_2_13_OBUF
    MULT18X18_X0Y6.P14   Tmult                 4.808   alu/Mmult_d_out2_mult0001
                                                       alu/Mmult_d_out2_mult0001
    SLICE_X26Y64.G3      net (fanout=1)        1.588   alu/d_out2<14>
    SLICE_X26Y64.X       Tif5x                 1.152   alu/Mmux_d_out<14>_5_f5
                                                       alu/Mmux_d_out<14>_7
                                                       alu/Mmux_d_out<14>_5_f5
    SLICE_X42Y61.G3      net (fanout=2)        0.933   alu/Mmux_d_out<14>_5_f5
    SLICE_X42Y61.Y       Tilo                  0.759   reg_file/reg_file_0_15
                                                       mxm2r/out<14>1
    SLICE_X44Y68.BY      net (fanout=15)       1.045   reg_write_Data<14>
    SLICE_X44Y68.CLK     Tdick                 0.382   reg_file/reg_file_9_15
                                                       reg_file/reg_file_9_14
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.610 (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_file/reg_file_2_13 (FF)
  Destination:          reg_file/reg_file_4_14 (FF)
  Requirement:          16.381
  Data Path Delay:      16.984 (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.133 - 0.140)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 16.381ns
  Clock Uncertainty:    0.000

  Maximum Data Path: reg_file/reg_file_2_13 to reg_file/reg_file_4_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y32.XQ      Tcko                  0.591   reg_file/reg_file_2_13
                                                       reg_file/reg_file_2_13
    SLICE_X45Y31.F1      net (fanout=2)        1.645   reg_file/reg_file_2_13
    SLICE_X45Y31.F5      Tif5                  0.875   reg_file/mux20_6_f5
                                                       reg_file/mux20_72
                                                       reg_file/mux20_6_f5
    SLICE_X45Y30.FXINB   net (fanout=1)        0.000   reg_file/mux20_6_f5
    SLICE_X45Y30.FX      Tinbfx                0.463   reg_file/mux20_5_f51
                                                       reg_file/mux20_4_f6
    SLICE_X44Y31.FXINB   net (fanout=1)        0.000   reg_file/mux20_4_f6
    SLICE_X44Y31.Y       Tif6y                 0.409   reg_Data_2_13_OBUF
                                                       reg_file/mux20_2_f7
    MULT18X18_X0Y6.B13   net (fanout=7)        2.334   reg_Data_2_13_OBUF
    MULT18X18_X0Y6.P14   Tmult                 4.808   alu/Mmult_d_out2_mult0001
                                                       alu/Mmult_d_out2_mult0001
    SLICE_X26Y64.G3      net (fanout=1)        1.588   alu/d_out2<14>
    SLICE_X26Y64.X       Tif5x                 1.152   alu/Mmux_d_out<14>_5_f5
                                                       alu/Mmux_d_out<14>_7
                                                       alu/Mmux_d_out<14>_5_f5
    SLICE_X42Y61.G3      net (fanout=2)        0.933   alu/Mmux_d_out<14>_5_f5
    SLICE_X42Y61.Y       Tilo                  0.759   reg_file/reg_file_0_15
                                                       mxm2r/out<14>1
    SLICE_X44Y69.BY      net (fanout=15)       1.045   reg_write_Data<14>
    SLICE_X44Y69.CLK     Tdick                 0.382   reg_file/reg_file_4_15
                                                       reg_file/reg_file_4_14
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.592 (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_file/reg_file_2_13 (FF)
  Destination:          reg_file/reg_file_4_14 (FF)
  Requirement:          16.381
  Data Path Delay:      16.966 (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.133 - 0.140)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 16.381ns
  Clock Uncertainty:    0.000

  Maximum Data Path: reg_file/reg_file_2_13 to reg_file/reg_file_4_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y32.XQ      Tcko                  0.591   reg_file/reg_file_2_13
                                                       reg_file/reg_file_2_13
    SLICE_X47Y31.F3      net (fanout=2)        1.712   reg_file/reg_file_2_13
    SLICE_X47Y31.F5      Tif5                  0.875   reg_file/mux4_6_f5
                                                       reg_file/mux4_72
                                                       reg_file/mux4_6_f5
    SLICE_X47Y30.FXINB   net (fanout=1)        0.000   reg_file/mux4_6_f5
    SLICE_X47Y30.FX      Tinbfx                0.463   reg_file/mux4_5_f51
                                                       reg_file/mux4_4_f6
    SLICE_X46Y31.FXINB   net (fanout=1)        0.000   reg_file/mux4_4_f6
    SLICE_X46Y31.Y       Tif6y                 0.409   reg_Data_1<13>
                                                       reg_file/mux4_2_f7
    MULT18X18_X0Y6.A13   net (fanout=10)       2.249   reg_Data_1<13>
    MULT18X18_X0Y6.P14   Tmult                 4.808   alu/Mmult_d_out2_mult0001
                                                       alu/Mmult_d_out2_mult0001
    SLICE_X26Y64.G3      net (fanout=1)        1.588   alu/d_out2<14>
    SLICE_X26Y64.X       Tif5x                 1.152   alu/Mmux_d_out<14>_5_f5
                                                       alu/Mmux_d_out<14>_7
                                                       alu/Mmux_d_out<14>_5_f5
    SLICE_X42Y61.G3      net (fanout=2)        0.933   alu/Mmux_d_out<14>_5_f5
    SLICE_X42Y61.Y       Tilo                  0.759   reg_file/reg_file_0_15
                                                       mxm2r/out<14>1
    SLICE_X44Y69.BY      net (fanout=15)       1.045   reg_write_Data<14>
    SLICE_X44Y69.CLK     Tdick                 0.382   reg_file/reg_file_4_15
                                                       reg_file/reg_file_4_14
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.592 (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_file/reg_file_2_13 (FF)
  Destination:          reg_file/reg_file_9_14 (FF)
  Requirement:          16.381
  Data Path Delay:      16.966 (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.133 - 0.140)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 16.381ns
  Clock Uncertainty:    0.000

  Maximum Data Path: reg_file/reg_file_2_13 to reg_file/reg_file_9_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y32.XQ      Tcko                  0.591   reg_file/reg_file_2_13
                                                       reg_file/reg_file_2_13
    SLICE_X47Y31.F3      net (fanout=2)        1.712   reg_file/reg_file_2_13
    SLICE_X47Y31.F5      Tif5                  0.875   reg_file/mux4_6_f5
                                                       reg_file/mux4_72
                                                       reg_file/mux4_6_f5
    SLICE_X47Y30.FXINB   net (fanout=1)        0.000   reg_file/mux4_6_f5
    SLICE_X47Y30.FX      Tinbfx                0.463   reg_file/mux4_5_f51
                                                       reg_file/mux4_4_f6
    SLICE_X46Y31.FXINB   net (fanout=1)        0.000   reg_file/mux4_4_f6
    SLICE_X46Y31.Y       Tif6y                 0.409   reg_Data_1<13>
                                                       reg_file/mux4_2_f7
    MULT18X18_X0Y6.A13   net (fanout=10)       2.249   reg_Data_1<13>
    MULT18X18_X0Y6.P14   Tmult                 4.808   alu/Mmult_d_out2_mult0001
                                                       alu/Mmult_d_out2_mult0001
    SLICE_X26Y64.G3      net (fanout=1)        1.588   alu/d_out2<14>
    SLICE_X26Y64.X       Tif5x                 1.152   alu/Mmux_d_out<14>_5_f5
                                                       alu/Mmux_d_out<14>_7
                                                       alu/Mmux_d_out<14>_5_f5
    SLICE_X42Y61.G3      net (fanout=2)        0.933   alu/Mmux_d_out<14>_5_f5
    SLICE_X42Y61.Y       Tilo                  0.759   reg_file/reg_file_0_15
                                                       mxm2r/out<14>1
    SLICE_X44Y68.BY      net (fanout=15)       1.045   reg_write_Data<14>
    SLICE_X44Y68.CLK     Tdick                 0.382   reg_file/reg_file_9_15
                                                       reg_file/reg_file_9_14
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.575 (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_file/reg_file_2_13 (FF)
  Destination:          reg_file/reg_file_3_13 (FF)
  Requirement:          16.381
  Data Path Delay:      16.946 (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.130 - 0.140)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 16.381ns
  Clock Uncertainty:    0.000

  Maximum Data Path: reg_file/reg_file_2_13 to reg_file/reg_file_3_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y32.XQ      Tcko                  0.591   reg_file/reg_file_2_13
                                                       reg_file/reg_file_2_13
    SLICE_X45Y31.F1      net (fanout=2)        1.645   reg_file/reg_file_2_13
    SLICE_X45Y31.F5      Tif5                  0.875   reg_file/mux20_6_f5
                                                       reg_file/mux20_72
                                                       reg_file/mux20_6_f5
    SLICE_X45Y30.FXINB   net (fanout=1)        0.000   reg_file/mux20_6_f5
    SLICE_X45Y30.FX      Tinbfx                0.463   reg_file/mux20_5_f51
                                                       reg_file/mux20_4_f6
    SLICE_X44Y31.FXINB   net (fanout=1)        0.000   reg_file/mux20_4_f6
    SLICE_X44Y31.Y       Tif6y                 0.409   reg_Data_2_13_OBUF
                                                       reg_file/mux20_2_f7
    MULT18X18_X0Y6.B13   net (fanout=7)        2.334   reg_Data_2_13_OBUF
    MULT18X18_X0Y6.P13   Tmult                 4.757   alu/Mmult_d_out2_mult0001
                                                       alu/Mmult_d_out2_mult0001
    SLICE_X27Y42.G3      net (fanout=1)        1.761   alu/d_out2<13>
    SLICE_X27Y42.X       Tif5x                 1.025   alu/Mmux_d_out<13>_5_f5
                                                       alu/Mmux_d_out<13>_7
                                                       alu/Mmux_d_out<13>_5_f5
    SLICE_X43Y33.F3      net (fanout=2)        1.274   alu/Mmux_d_out<13>_5_f5
    SLICE_X43Y33.X       Tilo                  0.704   reg_file/reg_file_0_13
                                                       mxm2r/out<13>1
    SLICE_X47Y34.BX      net (fanout=15)       0.800   reg_write_Data<13>
    SLICE_X47Y34.CLK     Tdick                 0.308   reg_file/reg_file_3_13
                                                       reg_file/reg_file_3_13
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------


1 constraint not met.



