FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * altera-exprt.h
 *
 * altera FPGA driver
 *
 * Copyright (C) Altera Corporation 1998-2001
/* bench 3007.0.0 57dd61190e6b */
/* bench 3007.0.1 583d244a28eb */
/* bench 3007.0.2 f6d959563bc9 */
/* bench 3007.0.3 b8643fcea09b */
/* bench 3007.0.4 e68f3aa46f11 */
/* bench 3007.0.5 fd5d9758a6e0 */
/* bench 3007.0.6 d42f29b779bf */
/* bench 3007.0.7 42bc22f1fc09 */
/* bench 3007.0.8 b088aa7030b3 */
/* bench 3007.0.9 990418f11bd5 */
 */

#ifndef ALTERA_EXPRT_H
#define ALTERA_EXPRT_H


u32 altera_shrink(u8 *in, u32 in_length, u8 *out, u32 out_length, s32 version);
int netup_jtag_io_lpt(void *device, int tms, int tdi, int read_tdo);

#endif /* ALTERA_EXPRT_H */
