---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 4
      num_constraints: 4
      at: ba65c8c85d676559099b1e0b0b0409fc2af441050591ecbbdd00319fd879f941
      bt: 89fc68aab179f6cf1f33e0e9313f7d7e73fcb89048e3bc03c14705b1686ae2bb
      ct: 210e130878aabaf46f1fe72749a263f9eb71c6a262b80f13882ed08d472c0ecd
    ir:
      - "decl f0: <0>"
      - "  store &v2, ((v0, v1), (), (), ())"
      - "  tget &v4, v3, 0"
      - "  pick &v5, v4, false, true"
      - "  tget &v6, v3, 1"
      - "  pick &v7, v6, false, true"
      - "  store &v8, (v5, v7)"
      - "  tget &v9, v8, 0"
      - "  tget &v10, v8, 1"
      - "  retn (v9, v10)"
      - "decl f1: <11>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f2: <12>"
      - "  retn 0"
      - "decl f3: <13>"
      - "  retn [0]"
      - "decl f4: <14>"
      - "  retn 0"
      - "decl f5: <15>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f6: <16>"
      - "  retn 0"
      - "decl f7: <17>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f8: <18>"
      - "  retn 0"
      - "decl f9: <19>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f10: <20>"
      - "  retn 0"
      - "decl f11: <21>"
      - "  retn [0, 0, 0, 0]"
      - "decl f12: <22>"
      - "  retn 0"
      - "decl f13: <23>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f14: <24>"
      - "  retn 0"
      - "decl f15: <25>"
      - "  retn [0, 0]"
      - "decl f16: <26>"
      - "  retn 0"
      - "decl f17: <27>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f18: <28>"
      - "  retn 0"
      - "decl f19: <29>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f20: <30>"
      - "  retn 0"
      - "decl f21: <31>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f22: <32>"
      - "  retn 0"
      - "decl f23: <33>"
      - "  retn [0]"
      - "decl f24: <34>"
      - "  retn 0"
      - "decl f25: <35>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f26: <36>"
      - "  retn 0"
      - "decl f27: <37>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f28: <38>"
      - "  retn 0"
      - "decl f29: <39>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f30: <40>"
      - "  retn 0"
      - "decl f31: <41>"
      - "  retn [0, 0, 0, 0]"
      - "decl f32: <42>"
      - "  retn 0"
      - "decl f33: <43>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f34: <44>"
      - "  retn 0"
      - "decl f35: <45>"
      - "  retn [0, 0]"
      - "decl f36: <46>"
      - "  retn 0"
      - "decl f37: <47>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f38: <48>"
      - "  retn 0"
      - "decl f39: <49>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f40: <50>"
      - "  retn 0"
      - "decl f41: <51>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f42: <52>"
      - "  retn []group"
      - "decl f43: <53>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f44: <54>"
      - "  retn []group"
      - "decl f45: <55>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f46: <56>"
      - "  retn []"
      - "decl f47: <57>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f48: <58>"
      - "  retn []"
      - "decl f49: <59>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f50: <60>"
      - "  retn 'a'"
      - "decl f51: <61>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f52: <62>"
      - "  retn 'a'"
      - "decl f53: <63>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f54: <64>"
      - "  retn false"
      - "decl f55: <65>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f56: <66>"
      - "  retn false"
      - "decl f57: <67>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f58: <68>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f59: <69>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f60: <70>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - ""
    output:
      - input_file: inputs/true_true.in
        output:
          registers:
            b:
              type: bool
              value: "true"
            c:
              type: bool
              value: "false"
    initial_ast: 23e64c8972131f16e09a0fd27c148529272da7325a527c8c269397ce4eb28c5b
    imports_resolved_ast: 5f249a63290b73eb4035cb4fb75dc3c5da8d37d61a7dfbb307e1fb2fb2812b75
    canonicalized_ast: 5f249a63290b73eb4035cb4fb75dc3c5da8d37d61a7dfbb307e1fb2fb2812b75
    type_inferenced_ast: 5f52c90115767ad06be7cec9f4a30b8fcd4d9c53feb450ec7d8cb56210dd527a
