#include	 <MKL25Z4.H>
#include	 "i2c.h"
#include 	"gpio_defs.h"
#include 	"RTCS.h"

int lock_detect = 0;
int i2c_lock	= 0;

// #define ENABLE_LOCK_DETECT // don't include lock detect, simplifying FSM creation

volatile I2C_MESSAGE_T g_I2C_Msg = {0, NONE, IDLE, 0,0};

//init i2c0
void i2c_init( void )
{
 //clock i2c peripheral and port E
	SIM->SCGC4		 |= SIM_SCGC4_I2C0_MASK;
	SIM->SCGC5		 |= SIM_SCGC5_PORTE_MASK;

	//set pins to I2C function
	PORTE->PCR[ 24 ] |= PORT_PCR_MUX( 5 );
	PORTE->PCR[ 25 ] |= PORT_PCR_MUX( 5 );

	//set baud rate
	//baud = bus freq/(scl_div+mul)
	I2C0->F				= ( I2C_F_ICR( 0x11 ) | I2C_F_MULT( 0 ) );

	//enable i2c and set to master mode
	I2C0->C1		 |= ( I2C_C1_IICEN_MASK );

	// Select high drive mode
	I2C0->C2		 |= ( I2C_C2_HDRS_MASK );
}

void i2c_busy( void )
{
 // Start Signal
	lock_detect	= 0;
	I2C0->C1	&= ~I2C_C1_IICEN_MASK;
	I2C_TRAN;
	I2C_M_START;
	I2C0->C1 |= I2C_C1_IICEN_MASK;
	// Write to clear line
	I2C0->C1 |= I2C_C1_MST_MASK;			// set MASTER mode								
	I2C0->C1 |= I2C_C1_TX_MASK;				// set transmit (TX) mode							
	I2C0->D	 = 0xFF;
	
	SET_BIT(DEBUG_I2C_BUSY_WAIT);     /*VSM*/
	
	while( ( I2C0->S & I2C_S_IICIF_MASK ) == 0U ) {// await interrupt									
	}	

  CLEAR_BIT(DEBUG_I2C_BUSY_WAIT);	  /*VSM*/

	I2C0->S		|= I2C_S_IICIF_MASK;		// Clear interrupt bit							
	I2C0->S		|= I2C_S_ARBL_MASK;			// Clear arbitration error flag						

																		// Send start										
	I2C0->C1	&= ~I2C_C1_IICEN_MASK;
	I2C0->C1	|= I2C_C1_TX_MASK;			// Set transmit (TX) mode							
	I2C0->C1	|= I2C_C1_MST_MASK;			// START signal generated							

	I2C0->C1	|= I2C_C1_IICEN_MASK;		// Wait until start is sent						

																		// Send stop										
	I2C0->C1	&= ~I2C_C1_IICEN_MASK;
	I2C0->C1	|= I2C_C1_MST_MASK;
	I2C0->C1	&= ~I2C_C1_MST_MASK;		// Set SLAVE mode									
	I2C0->C1	&= ~I2C_C1_TX_MASK;			// Set Rx											
	I2C0->C1	|= I2C_C1_IICEN_MASK;
																		
	I2C0->S		|= I2C_S_IICIF_MASK; 		// Clear arbitration error & interrupt flag			
	I2C0->S		|= I2C_S_ARBL_MASK;
	lock_detect	= 0;
	i2c_lock	 = 1;
}

void i2c_wait( void )
{  
		SET_BIT(DEBUG_I2C_BUSY_WAIT);                             /*Setting the debug bit for busy-wait*/
	
	lock_detect = 0;
	while( ( ( I2C0->S & I2C_S_IICIF_MASK ) == 0 ) & ( lock_detect < LOCK_DETECT_THRESHOLD )) {
		lock_detect++;
	}
#ifdef ENABLE_LOCK_DETECT
	if( lock_detect >= LOCK_DETECT_THRESHOLD )
		i2c_busy( );
#endif
	I2C0->S |= I2C_S_IICIF_MASK;
	
		CLEAR_BIT(DEBUG_I2C_BUSY_WAIT);                             /*Clearing the debug bit for busy-wait*/
}

int i2c_read_bytes(uint8_t dev_adx, uint8_t reg_adx, uint8_t * data, uint8_t data_count) {  
	uint8_t dummy, num_bytes_read=0, is_last_read=0;

	SET_BIT(DEBUG_I2C_CODE);            /*VSM*/
	
	I2C_TRAN;													//	set to transmit mode	

	SET_BIT(DEBUG_MSG_ON_BUS);         /*VSM*/	
	
	I2C_M_START;											//	send start		

	I2C0->D = dev_adx;								//	send dev address (write)							
	i2c_wait();													//	wait for completion								

	I2C0->D = reg_adx;								//	send register address								
	i2c_wait();													//	wait for completion	

	I2C_M_RSTART;											//	repeated start									
	I2C0->D = dev_adx | 0x01 ;				//	send dev address (read)							
	i2c_wait();													//	wait for completion								

	I2C_REC;													//	set to receive mode								
	while (num_bytes_read < data_count) {
		is_last_read = (num_bytes_read == data_count-1)? 1: 0;
		if (is_last_read){
			NACK;													// tell HW to send NACK after read							
		} else {
			ACK;													// tell HW to send ACK after read								
		}

		dummy = I2C0->D;								//	dummy read										
		i2c_wait();												//	wait for completion								

		if (is_last_read){
			I2C_M_STOP;										//	send stop	

      CLEAR_BIT(DEBUG_MSG_ON_BUS);		 /*VSM*/	
		}
		data[num_bytes_read++] = I2C0->D; //	read data										
	}
	
	CLEAR_BIT(DEBUG_I2C_CODE);  /*VSM*/
	
	return 1;
}

int i2c_write_bytes(uint8_t dev_adx, uint8_t reg_adx, uint8_t * data, uint8_t data_count) {
	uint8_t num_bytes_written=0;
	
	SET_BIT(DEBUG_I2C_CODE); /*VSM*/

	I2C_TRAN;													//	set to transmit mode

  SET_BIT(DEBUG_MSG_ON_BUS);       /*VSM*/
	
	I2C_M_START;											//	send start		
	I2C0->D = dev_adx;								//	send dev address (write)							
	i2c_wait();													//	wait for completion								

	I2C0->D = reg_adx;								//	send register address								
	i2c_wait();													//	wait for completion								

	while (num_bytes_written < data_count) {
		I2C0->D = data[num_bytes_written++]; //	write data										
		i2c_wait();												//	wait for completion								
	}
	I2C_M_STOP;												//		send stop

  CLEAR_BIT(DEBUG_MSG_ON_BUS);      /*VSM*/	

	CLEAR_BIT(DEBUG_I2C_CODE);  /*VSM*/
	
	return 1;
}
