--
--	Conversion of Car.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sat Apr 04 14:03:54 2015
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \CapSense:Net_2270\ : bit;
SIGNAL \CapSense:clk\ : bit;
SIGNAL \CapSense:Net_1603\ : bit;
TERMINAL \CapSense:Net_2149\ : bit;
TERMINAL \CapSense:Net_2129\ : bit;
TERMINAL \CapSense:Net_2072\ : bit;
SIGNAL zero : bit;
TERMINAL \CapSense:Net_2260\ : bit;
TERMINAL \CapSense:Net_2265\ : bit;
SIGNAL \CapSense:CompCH0:clock\ : bit;
SIGNAL \CapSense:CompCH0:Net_1\ : bit;
SIGNAL \CapSense:Cmp_CH0\ : bit;
SIGNAL \CapSense:CompCH0:Net_9\ : bit;
SIGNAL \CapSense:tmpOE__PortCH0_net_0\ : bit;
TERMINAL \CapSense:Net_1410_6\ : bit;
TERMINAL \CapSense:Net_1410_5\ : bit;
TERMINAL \CapSense:Net_1410_4\ : bit;
TERMINAL \CapSense:Net_1410_3\ : bit;
TERMINAL \CapSense:Net_1410_2\ : bit;
TERMINAL \CapSense:Net_1410_1\ : bit;
TERMINAL \CapSense:Net_1410_0\ : bit;
SIGNAL \CapSense:PreChargeClk\ : bit;
SIGNAL \CapSense:tmpOE__CmodCH0_net_0\ : bit;
SIGNAL \CapSense:tmpFB_0__CmodCH0_net_0\ : bit;
TERMINAL \CapSense:Net_2261\ : bit;
SIGNAL \CapSense:tmpIO_0__CmodCH0_net_0\ : bit;
TERMINAL \CapSense:tmpSIOVREF__CmodCH0_net_0\ : bit;
SIGNAL \CapSense:tmpINTERRUPT_0__CmodCH0_net_0\ : bit;
TERMINAL \CapSense:Net_2311\ : bit;
SIGNAL \CapSense:Net_1401\ : bit;
SIGNAL \CapSense:MeasureCH0:op_clock\ : bit;
SIGNAL \CapSense:DigitalClk\ : bit;
SIGNAL \CapSense:MeasureCH0:trig_clock\ : bit;
SIGNAL \CapSense:MeasureCH0:cmp_in_reg\ : bit;
SIGNAL \CapSense:MeasureCH0:cs_addr_win_2\ : bit;
SIGNAL \CapSense:MeasureCH0:cs_addr_win_1\ : bit;
SIGNAL \CapSense:MeasureCH0:cs_addr_win_0\ : bit;
SIGNAL \CapSense:MeasureCH0:UDB:Window:ce0\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:ce0\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:cl0\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:cl0\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:zw0\ : bit;
SIGNAL \CapSense:MeasureCH0:UDB:Window:ff0\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:ff0\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:ce1\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:ce1\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:cl1\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:cl1\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:zw1\ : bit;
SIGNAL \CapSense:MeasureCH0:UDB:Window:ff1\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:ff1\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:ov_msb\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:ov_msb\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:co_msb\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:co_msb\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:cmsb\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:cmsb\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:so\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:so\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:ce0_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:cl0_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:z0_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:z0_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:ff0_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:ce1_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:cl1_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:z1_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:z1_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:ff1_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:co_msb_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:cmsb_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:so_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:so_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Window:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Window:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:cs_addr_cnt_2\ : bit;
SIGNAL \CapSense:MeasureCH0:cs_addr_cnt_1\ : bit;
SIGNAL \CapSense:MeasureCH0:cs_addr_cnt_0\ : bit;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:ce0\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:ce0\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:cl0\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:cl0\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:zc0\ : bit;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:ff0\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:ff0\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:ce1\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:ce1\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:cl1\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:cl1\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:zc1\ : bit;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:ff1\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:ff1\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:ov_msb\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:co_msb\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:co_msb\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:cmsb\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:cmsb\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:so\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:so\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:ce0_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:cl0_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:z0_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:ff0_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:ce1_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:cl1_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:z1_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:ff1_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:so_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:so_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:UDB:Counter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:MeasureCH0:UDB:Counter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \CapSense:MeasureCH0:wndState_3\ : bit;
SIGNAL \CapSense:mrst\ : bit;
SIGNAL \CapSense:MeasureCH0:wndState_2\ : bit;
SIGNAL \CapSense:MeasureCH0:wndState_1\ : bit;
SIGNAL \CapSense:MeasureCH0:wndState_0\ : bit;
SIGNAL \CapSense:MeasureCH0:int\ : bit;
SIGNAL \CapSense:Net_1350\ : bit;
SIGNAL \CapSense:MeasureCH0:load_enable\ : bit;
SIGNAL \CapSense:MeasureCH0:win_enable\ : bit;
SIGNAL \CapSense:MeasureCH0:cnt_enable\ : bit;
SIGNAL \CapSense:MeasureCH0:cmp_in_inv\ : bit;
SIGNAL \CapSense:Ioff_CH0\ : bit;
TERMINAL \CapSense:Net_2038\ : bit;
SIGNAL \CapSense:Net_1402\ : bit;
SIGNAL \CapSense:ClockGen:op_clock\ : bit;
SIGNAL one : bit;
SIGNAL \CapSense:ClockGen:clk_ctrl\ : bit;
SIGNAL \CapSense:ClockGen:clock_detect_reg\ : bit;
SIGNAL \CapSense:ClockGen:clk_TDM\ : bit;
SIGNAL \CapSense:ClockGen:control_7\ : bit;
SIGNAL \CapSense:ClockGen:control_6\ : bit;
SIGNAL \CapSense:ClockGen:control_5\ : bit;
SIGNAL \CapSense:ClockGen:control_4\ : bit;
SIGNAL \CapSense:ClockGen:control_3\ : bit;
SIGNAL \CapSense:ClockGen:control_2\ : bit;
SIGNAL \CapSense:ClockGen:control_1\ : bit;
SIGNAL \CapSense:ClockGen:control_0\ : bit;
SIGNAL \CapSense:ClockGen:inter_reset\ : bit;
SIGNAL \CapSense:ClockGen:tmp_dpulse\ : bit;
SIGNAL \CapSense:ClockGen:cs_addr_2\ : bit;
SIGNAL \CapSense:ClockGen:cs_addr_1\ : bit;
SIGNAL \CapSense:ClockGen:cs_addr_0\ : bit;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:ce0\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:ce0\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:cl0\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:cl0\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:z0\ : bit;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:ff0\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:ff0\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:ppulse_equal\ : bit;
SIGNAL \CapSense:ClockGen:ppulse_less\ : bit;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:z1\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:z1\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:ff1\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:ff1\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:ov_msb\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:co_msb\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:co_msb\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:cmsb\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:cmsb\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:so\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:so\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:ce0_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:cl0_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:z0_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:ff0_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:ce1_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:cl1_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:z1_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:ff1_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:so_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:so_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:UDB:PrescalerDp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:UDB:PrescalerDp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:prs_cs_addr_2\ : bit;
SIGNAL \CapSense:ClockGen:prs_cs_addr_1\ : bit;
SIGNAL \CapSense:ClockGen:prs_cs_addr_0\ : bit;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:ce0\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:ce0\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:cl0\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:cl0\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:z0\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:z0\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:ff0\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:ff0\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:ce1\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:ce1\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:cl1\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:cl1\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:z1\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:z1\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:ff1\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:ff1\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:ov_msb\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:co_msb\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:cmsb\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:so\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:so\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:z0_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:z1_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:cmsb_reg\ : bit;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:so_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:sC8:PRSdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \CapSense:ClockGen:sC8:PRSdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \CapSense:ClockGen:tmp_ppulse_reg\ : bit;
SIGNAL \CapSense:ClockGen:tmp_ppulse_udb\ : bit;
SIGNAL \CapSense:ClockGen:tmp_ppulse_dly\ : bit;
SIGNAL \CapSense:ClockGen:tmp_ppulse\ : bit;
SIGNAL \CapSense:ClockGen:clock_detect\ : bit;
SIGNAL \CapSense:ClockGen:cstate_2\ : bit;
SIGNAL \CapSense:Net_1403\ : bit;
SIGNAL \CapSense:ClockGen:cstate_1\ : bit;
SIGNAL \CapSense:ClockGen:cstate_0\ : bit;
SIGNAL \CapSense:ClockGen:mesen\ : bit;
SIGNAL \CapSense:ClockGen:syncen\ : bit;
SIGNAL \CapSense:ClockGen:prescaler\ : bit;
SIGNAL \CapSense:ClockGen:bitstream\ : bit;
SIGNAL \CapSense:ClockGen:tmp_pclk\ : bit;
SIGNAL \CapSense:ShieldSignal\ : bit;
SIGNAL \CapSense:ClockGen:work_en\ : bit;
SIGNAL \CapSense:ClockGen:ch0en\ : bit;
SIGNAL \CapSense:Net_2263\ : bit;
SIGNAL \CapSense:ClockGen:ch1en\ : bit;
SIGNAL \CapSense:Net_1399\ : bit;
TERMINAL \CapSense:Net_2124\ : bit;
TERMINAL \CapSense:Net_1903\ : bit;
TERMINAL \CapSense:Net_2060\ : bit;
TERMINAL Net_69 : bit;
TERMINAL \CapSense:Net_2164\ : bit;
TERMINAL \CapSense:Net_2163\ : bit;
TERMINAL \CapSense:Net_2098\ : bit;
TERMINAL \CapSense:Net_2160\ : bit;
TERMINAL \CapSense:Net_2153\ : bit;
TERMINAL \CapSense:Net_1956\ : bit;
TERMINAL \CapSense:Net_2107\ : bit;
TERMINAL \CapSense:Net_1961\ : bit;
TERMINAL \CapSense:Net_2127\ : bit;
SIGNAL Net_70 : bit;
SIGNAL \CapSense:Net_2256\ : bit;
SIGNAL \CapSense:Net_2244\ : bit;
SIGNAL \CapSense:IdacCH0:Net_125\ : bit;
SIGNAL \CapSense:IdacCH0:Net_158\ : bit;
SIGNAL \CapSense:IdacCH0:Net_123\ : bit;
TERMINAL \CapSense:IdacCH0:Net_124\ : bit;
SIGNAL \CapSense:IdacCH0:Net_157\ : bit;
SIGNAL \CapSense:IdacCH0:Net_195\ : bit;
SIGNAL \CapSense:IdacCH0:Net_194\ : bit;
SIGNAL Net_68 : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_0\ : bit;
TERMINAL \LCD:tmpSIOVREF__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpINTERRUPT_0__LCDPort_net_0\ : bit;
SIGNAL Net_1106 : bit;
SIGNAL \MotorPWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \MotorPWM:PWMUDB:tc_reg_i\ : bit;
SIGNAL \MotorPWM:PWMUDB:tc_i\ : bit;
SIGNAL \MotorPWM:Net_101\ : bit;
SIGNAL \MotorPWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \MotorPWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \MotorPWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \MotorPWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \MotorPWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \MotorPWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \MotorPWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \MotorPWM:PWMUDB:control_7\ : bit;
SIGNAL \MotorPWM:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL \MotorPWM:PWMUDB:control_6\ : bit;
SIGNAL \MotorPWM:PWMUDB:control_5\ : bit;
SIGNAL \MotorPWM:PWMUDB:control_4\ : bit;
SIGNAL \MotorPWM:PWMUDB:control_3\ : bit;
SIGNAL \MotorPWM:PWMUDB:control_2\ : bit;
SIGNAL \MotorPWM:PWMUDB:control_1\ : bit;
SIGNAL \MotorPWM:PWMUDB:control_0\ : bit;
SIGNAL \MotorPWM:PWMUDB:prevCapture\ : bit;
SIGNAL \MotorPWM:PWMUDB:capt_rising\ : bit;
SIGNAL \MotorPWM:PWMUDB:capt_falling\ : bit;
SIGNAL \MotorPWM:PWMUDB:hwCapture\ : bit;
SIGNAL \MotorPWM:PWMUDB:hwEnable\ : bit;
SIGNAL \MotorPWM:PWMUDB:trig_last\ : bit;
SIGNAL \MotorPWM:PWMUDB:trig_rise\ : bit;
SIGNAL \MotorPWM:PWMUDB:trig_fall\ : bit;
SIGNAL \MotorPWM:PWMUDB:trig_out\ : bit;
SIGNAL \MotorPWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \MotorPWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \MotorPWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \MotorPWM:PWMUDB:final_enable\ : bit;
SIGNAL \MotorPWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \MotorPWM:PWMUDB:sc_kill\ : bit;
SIGNAL \MotorPWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \MotorPWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \MotorPWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \MotorPWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL \MotorPWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \MotorPWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \MotorPWM:PWMUDB:km_run\ : bit;
SIGNAL \MotorPWM:PWMUDB:min_kill\ : bit;
SIGNAL \MotorPWM:PWMUDB:final_kill\ : bit;
SIGNAL \MotorPWM:PWMUDB:km_tc\ : bit;
SIGNAL \MotorPWM:PWMUDB:db_tc\ : bit;
SIGNAL \MotorPWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \MotorPWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \MotorPWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \MotorPWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \MotorPWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \MotorPWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \MotorPWM:PWMUDB:dith_sel\ : bit;
SIGNAL \MotorPWM:PWMUDB:compare1\ : bit;
SIGNAL \MotorPWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \MotorPWM:PWMUDB:compare2\ : bit;
SIGNAL \MotorPWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \MotorPWM:PWMUDB:cmp1\ : bit;
SIGNAL \MotorPWM:PWMUDB:cmp2\ : bit;
SIGNAL \MotorPWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \MotorPWM:PWMUDB:pwm_i\ : bit;
SIGNAL \MotorPWM:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \MotorPWM:Net_96\ : bit;
SIGNAL \MotorPWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \MotorPWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \MotorPWM:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \MotorPWM:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL Net_1096 : bit;
SIGNAL Net_1097 : bit;
SIGNAL \MotorPWM:PWMUDB:status_6\ : bit;
SIGNAL \MotorPWM:PWMUDB:status_0\ : bit;
SIGNAL \MotorPWM:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \MotorPWM:PWMUDB:status_1\ : bit;
SIGNAL \MotorPWM:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \MotorPWM:PWMUDB:status_2\ : bit;
SIGNAL \MotorPWM:PWMUDB:status_3\ : bit;
SIGNAL \MotorPWM:PWMUDB:fifo_full\ : bit;
SIGNAL \MotorPWM:PWMUDB:status_4\ : bit;
SIGNAL \MotorPWM:PWMUDB:status_5\ : bit;
SIGNAL \MotorPWM:PWMUDB:final_kill_reg\ : bit;
SIGNAL \MotorPWM:PWMUDB:cmp1_status\ : bit;
SIGNAL \MotorPWM:PWMUDB:cmp2_status\ : bit;
SIGNAL \MotorPWM:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \MotorPWM:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \MotorPWM:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \MotorPWM:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \MotorPWM:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \MotorPWM:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \MotorPWM:PWMUDB:reset\ : bit;
SIGNAL \MotorPWM:Net_55\ : bit;
SIGNAL \MotorPWM:PWMUDB:prevCompare1\ : bit;
SIGNAL \MotorPWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \MotorPWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \MotorPWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \MotorPWM:PWMUDB:final_capture\ : bit;
SIGNAL \MotorPWM:PWMUDB:nc2\ : bit;
SIGNAL \MotorPWM:PWMUDB:nc3\ : bit;
SIGNAL \MotorPWM:PWMUDB:nc1\ : bit;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:nc4\ : bit;
SIGNAL \MotorPWM:PWMUDB:nc5\ : bit;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:nc6\ : bit;
SIGNAL \MotorPWM:PWMUDB:nc7\ : bit;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \MotorPWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \MotorPWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODIN1_1\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODIN1_0\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_657 : bit;
SIGNAL Net_1098 : bit;
SIGNAL Net_1095 : bit;
SIGNAL \MotorPWM:Net_113\ : bit;
SIGNAL \MotorPWM:Net_107\ : bit;
SIGNAL \MotorPWM:Net_114\ : bit;
SIGNAL tmpOE__Pin_motor_for_net_0 : bit;
SIGNAL tmpFB_0__Pin_motor_for_net_0 : bit;
SIGNAL tmpIO_0__Pin_motor_for_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_motor_for_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_motor_for_net_0 : bit;
SIGNAL Net_1088 : bit;
SIGNAL \SensorTimer:Net_260\ : bit;
SIGNAL \SensorTimer:Net_55\ : bit;
SIGNAL Net_1092 : bit;
SIGNAL \SensorTimer:Net_53\ : bit;
SIGNAL \SensorTimer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \SensorTimer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \SensorTimer:TimerUDB:control_7\ : bit;
SIGNAL \SensorTimer:TimerUDB:control_6\ : bit;
SIGNAL \SensorTimer:TimerUDB:control_5\ : bit;
SIGNAL \SensorTimer:TimerUDB:control_4\ : bit;
SIGNAL \SensorTimer:TimerUDB:control_3\ : bit;
SIGNAL \SensorTimer:TimerUDB:control_2\ : bit;
SIGNAL \SensorTimer:TimerUDB:control_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:control_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \SensorTimer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \SensorTimer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL Net_327 : bit;
SIGNAL \SensorTimer:TimerUDB:capture_last\ : bit;
SIGNAL \SensorTimer:TimerUDB:capt_fifo_load\ : bit;
ATTRIBUTE soft of \SensorTimer:TimerUDB:capt_fifo_load\:SIGNAL IS '1';
SIGNAL \SensorTimer:TimerUDB:timer_enable\ : bit;
SIGNAL \SensorTimer:TimerUDB:run_mode\ : bit;
SIGNAL \SensorTimer:TimerUDB:hwEnable\ : bit;
SIGNAL \SensorTimer:TimerUDB:status_tc\ : bit;
SIGNAL \SensorTimer:TimerUDB:trigger_enable\ : bit;
SIGNAL \SensorTimer:TimerUDB:per_zero\ : bit;
SIGNAL \SensorTimer:TimerUDB:tc_i\ : bit;
SIGNAL \SensorTimer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \SensorTimer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \SensorTimer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_1091 : bit;
SIGNAL \SensorTimer:TimerUDB:int_capt_count_1\ : bit;
SIGNAL Net_12 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL add_vv_vv_MODGEN_3_1 : bit;
SIGNAL \SensorTimer:TimerUDB:int_capt_count_0\ : bit;
SIGNAL add_vv_vv_MODGEN_3_0 : bit;
SIGNAL \SensorTimer:TimerUDB:capt_int_temp\ : bit;
SIGNAL \SensorTimer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xneq\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlt\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlte\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgt\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgte\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:lt\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:lt\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:gt\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:gt\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:gte\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:gte\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:lte\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:lte\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:neq\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sIntCapCount:MODULE_2:neq\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL MODIN4_1 : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL MODIN4_0 : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:runmode_enable\ : bit;
SIGNAL \SensorTimer:TimerUDB:trig_reg\ : bit;
SIGNAL \SensorTimer:TimerUDB:status_6\ : bit;
SIGNAL \SensorTimer:TimerUDB:status_5\ : bit;
SIGNAL \SensorTimer:TimerUDB:status_4\ : bit;
SIGNAL \SensorTimer:TimerUDB:status_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:status_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:status_2\ : bit;
SIGNAL \SensorTimer:TimerUDB:fifo_full\ : bit;
SIGNAL \SensorTimer:TimerUDB:status_3\ : bit;
SIGNAL \SensorTimer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \SensorTimer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \SensorTimer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:nc0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:nc11\ : bit;
SIGNAL \SensorTimer:TimerUDB:nc14\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:carry0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:sh_right0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:sh_left0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:msb0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmp_eq0_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmp_eq0_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmp_lt0_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmp_lt0_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmp_zero0_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmp_zero0_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmp_ff0_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmp_ff0_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cap0_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cap0_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cfb0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:nc1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:nc10\ : bit;
SIGNAL \SensorTimer:TimerUDB:nc13\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:carry1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:sh_right1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:sh_left1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:msb1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmp_eq1_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmp_eq1_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmp_lt1_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmp_lt1_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmp_zero1_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmp_zero1_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmp_ff1_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmp_ff1_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cap1_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cap1_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cfb1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:nc2\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:nc9\ : bit;
SIGNAL \SensorTimer:TimerUDB:nc12\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:carry2\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:sh_right2\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:sh_left2\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:msb2\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmp_eq2_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmp_eq2_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmp_lt2_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmp_lt2_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmp_zero2_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmp_zero2_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmp_ff2_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmp_ff2_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cap2_1\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cap2_0\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cfb2\ : bit;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ce0_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:cl0_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ff0_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ce1_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:cl1_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:z1_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ff1_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:so_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:so_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SensorTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \SensorTimer:Net_102\ : bit;
SIGNAL \SensorTimer:Net_266\ : bit;
SIGNAL tmpOE__Pin_sensor_net_0 : bit;
SIGNAL tmpIO_0__Pin_sensor_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_sensor_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_sensor_net_0 : bit;
SIGNAL tmpOE__Button_left_net_0 : bit;
SIGNAL Net_86 : bit;
SIGNAL tmpIO_0__Button_left_net_0 : bit;
TERMINAL tmpSIOVREF__Button_left_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Button_left_net_0 : bit;
SIGNAL tmpOE__Button_right_net_0 : bit;
SIGNAL Net_88 : bit;
SIGNAL tmpIO_0__Button_right_net_0 : bit;
TERMINAL tmpSIOVREF__Button_right_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Button_right_net_0 : bit;
TERMINAL Net_993 : bit;
TERMINAL Net_989 : bit;
SIGNAL Net_991 : bit;
SIGNAL \CVComp:Net_1\ : bit;
SIGNAL Net_1147 : bit;
SIGNAL \CVComp:Net_9\ : bit;
SIGNAL \TapeTimer:Net_260\ : bit;
SIGNAL Net_1141 : bit;
SIGNAL \TapeTimer:Net_55\ : bit;
SIGNAL Net_1151 : bit;
SIGNAL \TapeTimer:Net_53\ : bit;
SIGNAL Net_1064 : bit;
SIGNAL \TapeTimer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \TapeTimer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \TapeTimer:TimerUDB:control_7\ : bit;
SIGNAL \TapeTimer:TimerUDB:control_6\ : bit;
SIGNAL \TapeTimer:TimerUDB:control_5\ : bit;
SIGNAL \TapeTimer:TimerUDB:control_4\ : bit;
SIGNAL \TapeTimer:TimerUDB:control_3\ : bit;
SIGNAL \TapeTimer:TimerUDB:control_2\ : bit;
SIGNAL \TapeTimer:TimerUDB:control_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:control_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \TapeTimer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \TapeTimer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \TapeTimer:TimerUDB:capture_last\ : bit;
SIGNAL \TapeTimer:TimerUDB:capt_fifo_load\ : bit;
ATTRIBUTE soft of \TapeTimer:TimerUDB:capt_fifo_load\:SIGNAL IS '1';
SIGNAL \TapeTimer:TimerUDB:timer_enable\ : bit;
SIGNAL \TapeTimer:TimerUDB:run_mode\ : bit;
SIGNAL \TapeTimer:TimerUDB:hwEnable\ : bit;
SIGNAL \TapeTimer:TimerUDB:status_tc\ : bit;
SIGNAL \TapeTimer:TimerUDB:trigger_enable\ : bit;
SIGNAL \TapeTimer:TimerUDB:per_zero\ : bit;
SIGNAL \TapeTimer:TimerUDB:tc_i\ : bit;
SIGNAL \TapeTimer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \TapeTimer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL Net_978 : bit;
SIGNAL \TapeTimer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_1150 : bit;
SIGNAL \TapeTimer:TimerUDB:int_capt_count_1\ : bit;
SIGNAL Net_1140 : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_5_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:int_capt_count_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_5_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:capt_int_temp\ : bit;
SIGNAL \TapeTimer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:newa_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODIN5_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:newa_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODIN5_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:newb_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODIN6_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:newb_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODIN6_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:dataa_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:dataa_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:datab_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:datab_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xeq\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xneq\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xlt\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xlte\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xgt\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xgte\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:lt\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:lt\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:gt\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:gt\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:gte\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:gte\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:lte\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:lte\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:neq\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sIntCapCount:MODULE_4:neq\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODIN7_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODIN7_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:s_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:s_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sIntCapCount:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:runmode_enable\ : bit;
SIGNAL \TapeTimer:TimerUDB:trig_reg\ : bit;
SIGNAL \TapeTimer:TimerUDB:status_6\ : bit;
SIGNAL \TapeTimer:TimerUDB:status_5\ : bit;
SIGNAL \TapeTimer:TimerUDB:status_4\ : bit;
SIGNAL \TapeTimer:TimerUDB:status_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:status_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:status_2\ : bit;
SIGNAL \TapeTimer:TimerUDB:fifo_full\ : bit;
SIGNAL \TapeTimer:TimerUDB:status_3\ : bit;
SIGNAL \TapeTimer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \TapeTimer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \TapeTimer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:nc0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:nc11\ : bit;
SIGNAL \TapeTimer:TimerUDB:nc14\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:carry0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:sh_right0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:sh_left0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:msb0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmp_eq0_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmp_eq0_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmp_lt0_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmp_lt0_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmp_zero0_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmp_zero0_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmp_ff0_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmp_ff0_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cap0_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cap0_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cfb0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:nc1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:nc10\ : bit;
SIGNAL \TapeTimer:TimerUDB:nc13\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:carry1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:sh_right1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:sh_left1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:msb1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmp_eq1_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmp_eq1_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmp_lt1_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmp_lt1_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmp_zero1_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmp_zero1_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmp_ff1_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmp_ff1_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cap1_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cap1_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cfb1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:nc2\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:nc9\ : bit;
SIGNAL \TapeTimer:TimerUDB:nc12\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:carry2\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:sh_right2\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:sh_left2\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:msb2\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmp_eq2_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmp_eq2_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmp_lt2_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmp_lt2_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmp_zero2_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmp_zero2_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmp_ff2_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmp_ff2_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cap2_1\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cap2_0\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cfb2\ : bit;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ce0_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:cl0_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ff0_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ce1_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:cl1_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:z1_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ff1_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:so_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:so_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \TapeTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \TapeTimer:Net_102\ : bit;
SIGNAL \TapeTimer:Net_266\ : bit;
SIGNAL tmpOE__Pin_CompositeSynch_net_0 : bit;
SIGNAL Net_835 : bit;
SIGNAL tmpIO_0__Pin_CompositeSynch_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_CompositeSynch_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_CompositeSynch_net_0 : bit;
SIGNAL Net_942 : bit;
SIGNAL Net_1037 : bit;
SIGNAL \LineCounter:Net_43\ : bit;
SIGNAL Net_1035 : bit;
SIGNAL \LineCounter:Net_49\ : bit;
SIGNAL \LineCounter:Net_82\ : bit;
SIGNAL \LineCounter:Net_89\ : bit;
SIGNAL \LineCounter:Net_95\ : bit;
SIGNAL \LineCounter:Net_91\ : bit;
SIGNAL \LineCounter:Net_102\ : bit;
SIGNAL \LineCounter:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \LineCounter:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \LineCounter:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \LineCounter:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \LineCounter:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \LineCounter:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \LineCounter:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \LineCounter:CounterUDB:control_7\ : bit;
SIGNAL \LineCounter:CounterUDB:control_6\ : bit;
SIGNAL \LineCounter:CounterUDB:control_5\ : bit;
SIGNAL \LineCounter:CounterUDB:control_4\ : bit;
SIGNAL \LineCounter:CounterUDB:control_3\ : bit;
SIGNAL \LineCounter:CounterUDB:control_2\ : bit;
SIGNAL \LineCounter:CounterUDB:control_1\ : bit;
SIGNAL \LineCounter:CounterUDB:control_0\ : bit;
SIGNAL \LineCounter:CounterUDB:ctrl_enable\ : bit;
SIGNAL \LineCounter:CounterUDB:prevCapture\ : bit;
SIGNAL \LineCounter:CounterUDB:capt_rising\ : bit;
SIGNAL \LineCounter:CounterUDB:capt_falling\ : bit;
SIGNAL \LineCounter:CounterUDB:capt_either_edge\ : bit;
SIGNAL \LineCounter:CounterUDB:hwCapture\ : bit;
SIGNAL \LineCounter:CounterUDB:reload\ : bit;
SIGNAL \LineCounter:CounterUDB:overflow\ : bit;
SIGNAL \LineCounter:CounterUDB:underflow\ : bit;
SIGNAL \LineCounter:CounterUDB:final_enable\ : bit;
SIGNAL \LineCounter:CounterUDB:counter_enable\ : bit;
SIGNAL \LineCounter:CounterUDB:status_0\ : bit;
SIGNAL \LineCounter:CounterUDB:cmp_out_status\ : bit;
SIGNAL \LineCounter:CounterUDB:status_1\ : bit;
SIGNAL \LineCounter:CounterUDB:per_zero\ : bit;
SIGNAL \LineCounter:CounterUDB:status_2\ : bit;
SIGNAL \LineCounter:CounterUDB:overflow_status\ : bit;
SIGNAL \LineCounter:CounterUDB:status_3\ : bit;
SIGNAL \LineCounter:CounterUDB:underflow_status\ : bit;
SIGNAL \LineCounter:CounterUDB:status_4\ : bit;
SIGNAL \LineCounter:CounterUDB:status_5\ : bit;
SIGNAL \LineCounter:CounterUDB:fifo_full\ : bit;
SIGNAL \LineCounter:CounterUDB:status_6\ : bit;
SIGNAL \LineCounter:CounterUDB:fifo_nempty\ : bit;
SIGNAL \LineCounter:CounterUDB:dp_dir\ : bit;
SIGNAL \LineCounter:CounterUDB:per_equal\ : bit;
SIGNAL \LineCounter:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \LineCounter:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \LineCounter:CounterUDB:tc_i\ : bit;
SIGNAL \LineCounter:CounterUDB:tc_reg_i\ : bit;
SIGNAL \LineCounter:CounterUDB:cmp_out_i\ : bit;
SIGNAL \LineCounter:CounterUDB:cmp_equal\ : bit;
SIGNAL \LineCounter:CounterUDB:prevCompare\ : bit;
SIGNAL \LineCounter:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \LineCounter:CounterUDB:count_stored_i\ : bit;
SIGNAL \LineCounter:CounterUDB:count_enable\ : bit;
SIGNAL \LineCounter:CounterUDB:cs_addr_2\ : bit;
SIGNAL \LineCounter:CounterUDB:cs_addr_1\ : bit;
SIGNAL \LineCounter:CounterUDB:cs_addr_0\ : bit;
SIGNAL \LineCounter:CounterUDB:nc26\ : bit;
SIGNAL \LineCounter:CounterUDB:nc29\ : bit;
SIGNAL \LineCounter:CounterUDB:nc7\ : bit;
SIGNAL \LineCounter:CounterUDB:nc15\ : bit;
SIGNAL \LineCounter:CounterUDB:nc8\ : bit;
SIGNAL \LineCounter:CounterUDB:nc9\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:nc38\ : bit;
SIGNAL \LineCounter:CounterUDB:nc41\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:carry0\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:sh_right0\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:sh_left0\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:msb0\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmp_eq0_1\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmp_eq0_0\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmp_lt0_1\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmp_lt0_0\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmp_zero0_1\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmp_zero0_0\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmp_ff0_1\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmp_ff0_0\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cap0_1\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cap0_0\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cfb0\ : bit;
SIGNAL \LineCounter:CounterUDB:nc25\ : bit;
SIGNAL \LineCounter:CounterUDB:nc28\ : bit;
SIGNAL \LineCounter:CounterUDB:nc2\ : bit;
SIGNAL \LineCounter:CounterUDB:nc14\ : bit;
SIGNAL \LineCounter:CounterUDB:nc4\ : bit;
SIGNAL \LineCounter:CounterUDB:nc6\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:nc37\ : bit;
SIGNAL \LineCounter:CounterUDB:nc40\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:carry1\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:sh_right1\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:sh_left1\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:msb1\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmp_eq1_1\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmp_eq1_0\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmp_lt1_1\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmp_lt1_0\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmp_zero1_1\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmp_zero1_0\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmp_ff1_1\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmp_ff1_0\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cap1_1\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cap1_0\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cfb1\ : bit;
SIGNAL \LineCounter:CounterUDB:nc24\ : bit;
SIGNAL \LineCounter:CounterUDB:nc27\ : bit;
SIGNAL \LineCounter:CounterUDB:nc1\ : bit;
SIGNAL \LineCounter:CounterUDB:nc13\ : bit;
SIGNAL \LineCounter:CounterUDB:nc3\ : bit;
SIGNAL \LineCounter:CounterUDB:nc5\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:nc36\ : bit;
SIGNAL \LineCounter:CounterUDB:nc39\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:carry2\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:sh_right2\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:sh_left2\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:msb2\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmp_eq2_1\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmp_eq2_0\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmp_lt2_1\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmp_lt2_0\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmp_zero2_1\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmp_zero2_0\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmp_ff2_1\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmp_ff2_0\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cap2_1\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cap2_0\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cfb2\ : bit;
SIGNAL \LineCounter:CounterUDB:nc45\ : bit;
SIGNAL \LineCounter:CounterUDB:per_FF\ : bit;
SIGNAL \LineCounter:CounterUDB:cmp_less\ : bit;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:z1_3\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ff1_3\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:so_3\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:so_3\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \LineCounter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \LineCounter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL Net_788 : bit;
SIGNAL tmpOE__Pin_servo_net_0 : bit;
SIGNAL Net_1125 : bit;
SIGNAL tmpFB_0__Pin_servo_net_0 : bit;
SIGNAL tmpIO_0__Pin_servo_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_servo_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_servo_net_0 : bit;
SIGNAL tmpOE__Pin_Vref_net_0 : bit;
SIGNAL tmpFB_0__Pin_Vref_net_0 : bit;
SIGNAL tmpIO_0__Pin_Vref_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Vref_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Vref_net_0 : bit;
SIGNAL tmpOE__Pin_Camera_net_0 : bit;
SIGNAL tmpFB_0__Pin_Camera_net_0 : bit;
SIGNAL tmpIO_0__Pin_Camera_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Camera_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Camera_net_0 : bit;
SIGNAL tmpOE__Pin_vSynch_net_0 : bit;
SIGNAL tmpIO_0__Pin_vSynch_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_vSynch_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_vSynch_net_0 : bit;
SIGNAL \ServoPWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \ServoPWM:PWMUDB:tc_reg_i\ : bit;
SIGNAL \ServoPWM:PWMUDB:tc_i\ : bit;
SIGNAL \ServoPWM:Net_101\ : bit;
SIGNAL \ServoPWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \ServoPWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \ServoPWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \ServoPWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \ServoPWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \ServoPWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \ServoPWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \ServoPWM:PWMUDB:control_7\ : bit;
SIGNAL \ServoPWM:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL \ServoPWM:PWMUDB:control_6\ : bit;
SIGNAL \ServoPWM:PWMUDB:control_5\ : bit;
SIGNAL \ServoPWM:PWMUDB:control_4\ : bit;
SIGNAL \ServoPWM:PWMUDB:control_3\ : bit;
SIGNAL \ServoPWM:PWMUDB:control_2\ : bit;
SIGNAL \ServoPWM:PWMUDB:control_1\ : bit;
SIGNAL \ServoPWM:PWMUDB:control_0\ : bit;
SIGNAL \ServoPWM:PWMUDB:prevCapture\ : bit;
SIGNAL \ServoPWM:PWMUDB:capt_rising\ : bit;
SIGNAL \ServoPWM:PWMUDB:capt_falling\ : bit;
SIGNAL \ServoPWM:PWMUDB:hwCapture\ : bit;
SIGNAL \ServoPWM:PWMUDB:hwEnable\ : bit;
SIGNAL \ServoPWM:PWMUDB:trig_last\ : bit;
SIGNAL \ServoPWM:PWMUDB:trig_rise\ : bit;
SIGNAL \ServoPWM:PWMUDB:trig_fall\ : bit;
SIGNAL \ServoPWM:PWMUDB:trig_out\ : bit;
SIGNAL \ServoPWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \ServoPWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \ServoPWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \ServoPWM:PWMUDB:final_enable\ : bit;
SIGNAL \ServoPWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \ServoPWM:PWMUDB:sc_kill\ : bit;
SIGNAL \ServoPWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \ServoPWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \ServoPWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \ServoPWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL \ServoPWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \ServoPWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \ServoPWM:PWMUDB:km_run\ : bit;
SIGNAL \ServoPWM:PWMUDB:min_kill\ : bit;
SIGNAL \ServoPWM:PWMUDB:final_kill\ : bit;
SIGNAL \ServoPWM:PWMUDB:km_tc\ : bit;
SIGNAL \ServoPWM:PWMUDB:db_tc\ : bit;
SIGNAL \ServoPWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \ServoPWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \ServoPWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \ServoPWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \ServoPWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \ServoPWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \ServoPWM:PWMUDB:dith_sel\ : bit;
SIGNAL \ServoPWM:PWMUDB:compare1\ : bit;
SIGNAL \ServoPWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \ServoPWM:PWMUDB:compare2\ : bit;
SIGNAL \ServoPWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \ServoPWM:PWMUDB:cmp1\ : bit;
SIGNAL \ServoPWM:PWMUDB:cmp2\ : bit;
SIGNAL \ServoPWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \ServoPWM:PWMUDB:pwm_i\ : bit;
SIGNAL \ServoPWM:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \ServoPWM:Net_96\ : bit;
SIGNAL \ServoPWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \ServoPWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \ServoPWM:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \ServoPWM:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL Net_1128 : bit;
SIGNAL Net_1129 : bit;
SIGNAL \ServoPWM:PWMUDB:status_6\ : bit;
SIGNAL \ServoPWM:PWMUDB:status_0\ : bit;
SIGNAL \ServoPWM:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \ServoPWM:PWMUDB:status_1\ : bit;
SIGNAL \ServoPWM:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \ServoPWM:PWMUDB:status_2\ : bit;
SIGNAL \ServoPWM:PWMUDB:status_3\ : bit;
SIGNAL \ServoPWM:PWMUDB:fifo_full\ : bit;
SIGNAL \ServoPWM:PWMUDB:status_4\ : bit;
SIGNAL \ServoPWM:PWMUDB:status_5\ : bit;
SIGNAL \ServoPWM:PWMUDB:final_kill_reg\ : bit;
SIGNAL \ServoPWM:PWMUDB:cmp1_status\ : bit;
SIGNAL \ServoPWM:PWMUDB:cmp2_status\ : bit;
SIGNAL \ServoPWM:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \ServoPWM:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \ServoPWM:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \ServoPWM:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \ServoPWM:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \ServoPWM:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \ServoPWM:PWMUDB:reset\ : bit;
SIGNAL \ServoPWM:Net_55\ : bit;
SIGNAL \ServoPWM:PWMUDB:prevCompare1\ : bit;
SIGNAL \ServoPWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \ServoPWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \ServoPWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \ServoPWM:PWMUDB:final_capture\ : bit;
SIGNAL \ServoPWM:PWMUDB:nc2\ : bit;
SIGNAL \ServoPWM:PWMUDB:nc3\ : bit;
SIGNAL \ServoPWM:PWMUDB:nc1\ : bit;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:nc4\ : bit;
SIGNAL \ServoPWM:PWMUDB:nc5\ : bit;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:nc6\ : bit;
SIGNAL \ServoPWM:PWMUDB:nc7\ : bit;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \ServoPWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ServoPWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODIN8_1\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODIN8_0\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \ServoPWM:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1130 : bit;
SIGNAL Net_1127 : bit;
SIGNAL \ServoPWM:Net_113\ : bit;
SIGNAL \ServoPWM:Net_107\ : bit;
SIGNAL \ServoPWM:Net_114\ : bit;
SIGNAL \CapSense:MeasureCH0:wndState_3\\D\ : bit;
SIGNAL \CapSense:MeasureCH0:wndState_2\\D\ : bit;
SIGNAL \CapSense:MeasureCH0:wndState_1\\D\ : bit;
SIGNAL \CapSense:MeasureCH0:wndState_0\\D\ : bit;
SIGNAL \CapSense:ClockGen:clock_detect_reg\\D\ : bit;
SIGNAL \CapSense:ClockGen:tmp_ppulse_reg\\D\ : bit;
SIGNAL \CapSense:ClockGen:tmp_ppulse_dly\\D\ : bit;
SIGNAL \CapSense:ClockGen:cstate_2\\D\ : bit;
SIGNAL \CapSense:ClockGen:cstate_1\\D\ : bit;
SIGNAL \CapSense:ClockGen:cstate_0\\D\ : bit;
SIGNAL \MotorPWM:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \MotorPWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \MotorPWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \MotorPWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \MotorPWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \MotorPWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \MotorPWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \MotorPWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \MotorPWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \MotorPWM:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \MotorPWM:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \MotorPWM:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \MotorPWM:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \MotorPWM:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \MotorPWM:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \MotorPWM:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \SensorTimer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \SensorTimer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \SensorTimer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \SensorTimer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \SensorTimer:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \SensorTimer:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \SensorTimer:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \TapeTimer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \TapeTimer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \TapeTimer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \TapeTimer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \TapeTimer:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \TapeTimer:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \TapeTimer:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \LineCounter:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \LineCounter:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \LineCounter:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \LineCounter:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \LineCounter:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \LineCounter:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \LineCounter:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \ServoPWM:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \ServoPWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \ServoPWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \ServoPWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \ServoPWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \ServoPWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \ServoPWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \ServoPWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \ServoPWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \ServoPWM:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \ServoPWM:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \ServoPWM:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \ServoPWM:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \ServoPWM:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \ServoPWM:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \ServoPWM:PWMUDB:prevCompare1\\D\ : bit;
BEGIN

zero <=  ('0') ;

\CapSense:MeasureCH0:wndState_3\\D\ <= ((not \CapSense:mrst\ and not \CapSense:MeasureCH0:wndState_2\ and not \CapSense:MeasureCH0:wndState_1\ and not \CapSense:MeasureCH0:wndState_0\ and \CapSense:Net_1603\ and \CapSense:ClockGen:control_2\ and \CapSense:ClockGen:cstate_2\)
	OR (not \CapSense:Net_1603\ and not \CapSense:mrst\ and not \CapSense:MeasureCH0:wndState_1\ and not \CapSense:MeasureCH0:wndState_0\ and \CapSense:MeasureCH0:zw0\ and \CapSense:MeasureCH0:zw1\ and \CapSense:MeasureCH0:wndState_2\));

\CapSense:MeasureCH0:wndState_2\\D\ <= ((not \CapSense:Net_1603\ and not \CapSense:mrst\ and not \CapSense:MeasureCH0:wndState_2\ and not \CapSense:MeasureCH0:wndState_0\ and \CapSense:DigitalClk\ and \CapSense:MeasureCH0:wndState_1\));

\CapSense:MeasureCH0:wndState_1\\D\ <= ((not \CapSense:Net_1603\ and not \CapSense:DigitalClk\ and not \CapSense:mrst\ and not \CapSense:MeasureCH0:wndState_2\ and not \CapSense:MeasureCH0:wndState_0\ and \CapSense:MeasureCH0:wndState_1\)
	OR (not \CapSense:Net_1603\ and not \CapSense:MeasureCH0:zw1\ and not \CapSense:mrst\ and not \CapSense:MeasureCH0:wndState_1\ and not \CapSense:MeasureCH0:wndState_0\ and \CapSense:MeasureCH0:wndState_2\)
	OR (not \CapSense:Net_1603\ and not \CapSense:MeasureCH0:zw0\ and not \CapSense:mrst\ and not \CapSense:MeasureCH0:wndState_1\ and not \CapSense:MeasureCH0:wndState_0\ and \CapSense:MeasureCH0:wndState_2\)
	OR (not \CapSense:Net_1603\ and not \CapSense:mrst\ and not \CapSense:MeasureCH0:wndState_2\ and not \CapSense:MeasureCH0:wndState_1\ and \CapSense:MeasureCH0:wndState_0\));

\CapSense:MeasureCH0:wndState_0\\D\ <= ((not \CapSense:Net_1603\ and not \CapSense:mrst\ and not \CapSense:MeasureCH0:wndState_2\ and not \CapSense:MeasureCH0:wndState_1\ and not \CapSense:MeasureCH0:wndState_0\ and \CapSense:ClockGen:control_2\ and \CapSense:ClockGen:cstate_2\));

\CapSense:MeasureCH0:cs_addr_win_2\ <= ((not \CapSense:MeasureCH0:zw1\ and not \CapSense:MeasureCH0:wndState_0\ and \CapSense:MeasureCH0:wndState_2\)
	OR (not \CapSense:MeasureCH0:zw0\ and not \CapSense:MeasureCH0:wndState_0\ and \CapSense:MeasureCH0:wndState_2\));

\CapSense:MeasureCH0:cs_addr_win_1\ <= ((not \CapSense:MeasureCH0:zw1\ and not \CapSense:MeasureCH0:wndState_0\ and \CapSense:MeasureCH0:zw0\ and \CapSense:MeasureCH0:wndState_2\));

\CapSense:MeasureCH0:cs_addr_win_0\ <= ((not \CapSense:MeasureCH0:zw0\ and \CapSense:MeasureCH0:zw1\ and \CapSense:MeasureCH0:wndState_2\)
	OR \CapSense:MeasureCH0:wndState_0\);

\CapSense:MeasureCH0:cs_addr_cnt_2\ <= ((not \CapSense:MeasureCH0:cmp_in_reg\ and not \CapSense:MeasureCH0:zw1\ and not \CapSense:MeasureCH0:wndState_0\ and \CapSense:MeasureCH0:wndState_2\)
	OR (not \CapSense:MeasureCH0:cmp_in_reg\ and not \CapSense:MeasureCH0:zw0\ and not \CapSense:MeasureCH0:wndState_0\ and \CapSense:MeasureCH0:wndState_2\));

\CapSense:MeasureCH0:cs_addr_cnt_1\ <= ((not \CapSense:MeasureCH0:cmp_in_reg\ and not \CapSense:MeasureCH0:zw1\ and not \CapSense:MeasureCH0:wndState_0\ and \CapSense:MeasureCH0:zc0\ and \CapSense:MeasureCH0:wndState_2\)
	OR (not \CapSense:MeasureCH0:cmp_in_reg\ and not \CapSense:MeasureCH0:zw0\ and not \CapSense:MeasureCH0:wndState_0\ and \CapSense:MeasureCH0:zc0\ and \CapSense:MeasureCH0:wndState_2\));

\CapSense:MeasureCH0:cs_addr_cnt_0\ <= ((not \CapSense:MeasureCH0:cmp_in_reg\ and not \CapSense:MeasureCH0:zw1\ and \CapSense:MeasureCH0:zc1\ and \CapSense:MeasureCH0:wndState_2\)
	OR (not \CapSense:MeasureCH0:cmp_in_reg\ and not \CapSense:MeasureCH0:zw0\ and \CapSense:MeasureCH0:zc1\ and \CapSense:MeasureCH0:wndState_2\)
	OR \CapSense:MeasureCH0:wndState_0\);

one <=  ('1') ;

\CapSense:ClockGen:cstate_2\\D\ <= ((not \CapSense:ClockGen:inter_reset\ and not \CapSense:ClockGen:cstate_2\ and \CapSense:mrst\ and \CapSense:ClockGen:control_1\)
	OR (not \CapSense:mrst\ and not \CapSense:ClockGen:inter_reset\ and \CapSense:ClockGen:control_0\ and \CapSense:ClockGen:cstate_2\));

\CapSense:ClockGen:cstate_1\\D\ <= ((not \CapSense:ClockGen:control_1\ and not \CapSense:ClockGen:inter_reset\ and not \CapSense:ClockGen:cstate_2\ and \CapSense:mrst\)
	OR (not \CapSense:mrst\ and not \CapSense:ClockGen:cstate_2\ and \CapSense:ClockGen:inter_reset\));

\CapSense:ClockGen:cstate_0\\D\ <= ((not \CapSense:mrst\ and not \CapSense:ClockGen:inter_reset\ and not \CapSense:ClockGen:cstate_2\ and \CapSense:ClockGen:control_0\));

\CapSense:ClockGen:tmp_ppulse_udb\ <= (\CapSense:ClockGen:ppulse_less\
	OR \CapSense:ClockGen:ppulse_equal\);

\CapSense:ClockGen:clock_detect\ <= ((not \CapSense:ClockGen:tmp_ppulse_dly\ and \CapSense:ClockGen:tmp_ppulse_reg\));

\CapSense:PreChargeClk\ <= ((\CapSense:ClockGen:control_4\ and \CapSense:ClockGen:cmsb_reg\)
	OR (not \CapSense:ClockGen:control_4\ and \CapSense:ClockGen:tmp_ppulse_reg\));

\MotorPWM:PWMUDB:sc_kill_tmp\\D\ <= (not \MotorPWM:PWMUDB:tc_i\);

\MotorPWM:PWMUDB:dith_count_1\\D\ <= ((not \MotorPWM:PWMUDB:dith_count_1\ and \MotorPWM:PWMUDB:tc_i\ and \MotorPWM:PWMUDB:dith_count_0\)
	OR (not \MotorPWM:PWMUDB:dith_count_0\ and \MotorPWM:PWMUDB:dith_count_1\)
	OR (not \MotorPWM:PWMUDB:tc_i\ and \MotorPWM:PWMUDB:dith_count_1\));

\MotorPWM:PWMUDB:dith_count_0\\D\ <= ((not \MotorPWM:PWMUDB:dith_count_0\ and \MotorPWM:PWMUDB:tc_i\)
	OR (not \MotorPWM:PWMUDB:tc_i\ and \MotorPWM:PWMUDB:dith_count_0\));

\MotorPWM:PWMUDB:pwm_i\ <= ((\MotorPWM:PWMUDB:ctrl_enable\ and \MotorPWM:PWMUDB:compare1\));

\MotorPWM:PWMUDB:status_5\ <= (not \MotorPWM:PWMUDB:final_kill_reg\);

\MotorPWM:PWMUDB:cmp1_status\ <= ((not \MotorPWM:PWMUDB:prevCompare1\ and \MotorPWM:PWMUDB:compare1\));

\SensorTimer:TimerUDB:capt_fifo_load\ <= ((not \SensorTimer:TimerUDB:capture_last\ and \SensorTimer:TimerUDB:control_7\ and Net_327));

\SensorTimer:TimerUDB:status_tc\ <= ((\SensorTimer:TimerUDB:control_7\ and \SensorTimer:TimerUDB:per_zero\));

\SensorTimer:TimerUDB:int_capt_count_1\\D\ <= ((not MODIN2_1 and not MODIN3_0 and \SensorTimer:TimerUDB:capt_fifo_load\ and MODIN2_0)
	OR (not MODIN2_1 and \SensorTimer:TimerUDB:capt_fifo_load\ and MODIN2_0 and MODIN3_1)
	OR (not MODIN2_0 and MODIN2_1 and MODIN3_0)
	OR (not MODIN2_0 and not MODIN3_1 and MODIN2_1)
	OR (not \SensorTimer:TimerUDB:capt_fifo_load\ and MODIN2_1));

\SensorTimer:TimerUDB:int_capt_count_0\\D\ <= ((not MODIN2_0 and not MODIN3_1 and \SensorTimer:TimerUDB:capt_fifo_load\ and MODIN2_1)
	OR (not MODIN2_1 and not MODIN2_0 and \SensorTimer:TimerUDB:capt_fifo_load\ and MODIN3_1)
	OR (not \SensorTimer:TimerUDB:capt_fifo_load\ and MODIN2_0)
	OR (not MODIN2_0 and \SensorTimer:TimerUDB:capt_fifo_load\ and MODIN3_0));

\SensorTimer:TimerUDB:capt_int_temp\\D\ <= ((not MODIN2_1 and not MODIN2_0 and not MODIN3_1 and not MODIN3_0 and \SensorTimer:TimerUDB:capt_fifo_load\)
	OR (not MODIN2_0 and not MODIN3_0 and \SensorTimer:TimerUDB:capt_fifo_load\ and MODIN2_1 and MODIN3_1)
	OR (not MODIN2_1 and not MODIN3_1 and \SensorTimer:TimerUDB:capt_fifo_load\ and MODIN2_0 and MODIN3_0)
	OR (\SensorTimer:TimerUDB:capt_fifo_load\ and MODIN2_1 and MODIN2_0 and MODIN3_1 and MODIN3_0));

Net_1147 <= (not \CVComp:Net_1\);

\TapeTimer:TimerUDB:capt_fifo_load\ <= ((not \CVComp:Net_1\ and not \TapeTimer:TimerUDB:capture_last\ and \TapeTimer:TimerUDB:control_7\ and Net_978)
	OR (\CVComp:Net_1\ and \TapeTimer:TimerUDB:control_7\ and \TapeTimer:TimerUDB:capture_last\ and Net_978));

\TapeTimer:TimerUDB:run_mode\ <= ((\TapeTimer:TimerUDB:control_7\ and Net_978));

\TapeTimer:TimerUDB:status_tc\ <= ((\TapeTimer:TimerUDB:control_7\ and \TapeTimer:TimerUDB:per_zero\ and Net_978));

\TapeTimer:TimerUDB:int_capt_count_1\\D\ <= ((not \TapeTimer:TimerUDB:control_0\ and not \TapeTimer:TimerUDB:int_capt_count_1\ and \TapeTimer:TimerUDB:capt_fifo_load\ and Net_978 and \TapeTimer:TimerUDB:int_capt_count_0\)
	OR (not \TapeTimer:TimerUDB:int_capt_count_1\ and \TapeTimer:TimerUDB:control_1\ and \TapeTimer:TimerUDB:capt_fifo_load\ and Net_978 and \TapeTimer:TimerUDB:int_capt_count_0\)
	OR (not \TapeTimer:TimerUDB:int_capt_count_0\ and \TapeTimer:TimerUDB:control_0\ and Net_978 and \TapeTimer:TimerUDB:int_capt_count_1\)
	OR (not \TapeTimer:TimerUDB:control_1\ and not \TapeTimer:TimerUDB:int_capt_count_0\ and Net_978 and \TapeTimer:TimerUDB:int_capt_count_1\)
	OR (not \TapeTimer:TimerUDB:capt_fifo_load\ and Net_978 and \TapeTimer:TimerUDB:int_capt_count_1\));

\TapeTimer:TimerUDB:int_capt_count_0\\D\ <= ((not \TapeTimer:TimerUDB:int_capt_count_1\ and not \TapeTimer:TimerUDB:int_capt_count_0\ and \TapeTimer:TimerUDB:control_1\ and \TapeTimer:TimerUDB:capt_fifo_load\ and Net_978)
	OR (not \TapeTimer:TimerUDB:control_1\ and not \TapeTimer:TimerUDB:int_capt_count_0\ and \TapeTimer:TimerUDB:capt_fifo_load\ and Net_978 and \TapeTimer:TimerUDB:int_capt_count_1\)
	OR (not \TapeTimer:TimerUDB:capt_fifo_load\ and Net_978 and \TapeTimer:TimerUDB:int_capt_count_0\)
	OR (not \TapeTimer:TimerUDB:int_capt_count_0\ and \TapeTimer:TimerUDB:control_0\ and \TapeTimer:TimerUDB:capt_fifo_load\ and Net_978));

\TapeTimer:TimerUDB:capt_int_temp\\D\ <= ((not \TapeTimer:TimerUDB:control_1\ and not \TapeTimer:TimerUDB:control_0\ and not \TapeTimer:TimerUDB:int_capt_count_1\ and not \TapeTimer:TimerUDB:int_capt_count_0\ and \TapeTimer:TimerUDB:capt_fifo_load\ and Net_978)
	OR (not \TapeTimer:TimerUDB:control_0\ and not \TapeTimer:TimerUDB:int_capt_count_0\ and \TapeTimer:TimerUDB:control_1\ and \TapeTimer:TimerUDB:capt_fifo_load\ and Net_978 and \TapeTimer:TimerUDB:int_capt_count_1\)
	OR (not \TapeTimer:TimerUDB:control_1\ and not \TapeTimer:TimerUDB:int_capt_count_1\ and \TapeTimer:TimerUDB:control_0\ and \TapeTimer:TimerUDB:capt_fifo_load\ and Net_978 and \TapeTimer:TimerUDB:int_capt_count_0\)
	OR (\TapeTimer:TimerUDB:control_1\ and \TapeTimer:TimerUDB:control_0\ and \TapeTimer:TimerUDB:capt_fifo_load\ and Net_978 and \TapeTimer:TimerUDB:int_capt_count_1\ and \TapeTimer:TimerUDB:int_capt_count_0\));

Net_1140 <= (not Net_978);

\LineCounter:CounterUDB:reload\ <= (not Net_788
	OR \LineCounter:CounterUDB:per_equal\);

\LineCounter:CounterUDB:status_0\ <= ((not \LineCounter:CounterUDB:prevCompare\ and \LineCounter:CounterUDB:cmp_out_i\));

\LineCounter:CounterUDB:status_2\ <= ((not \LineCounter:CounterUDB:overflow_reg_i\ and \LineCounter:CounterUDB:per_equal\));

\LineCounter:CounterUDB:count_enable\ <= ((not \LineCounter:CounterUDB:count_stored_i\ and Net_835 and \LineCounter:CounterUDB:control_7\));

Net_942 <= (not Net_788);

\ServoPWM:PWMUDB:sc_kill_tmp\\D\ <= (not \ServoPWM:PWMUDB:tc_i\);

\ServoPWM:PWMUDB:dith_count_1\\D\ <= ((not \ServoPWM:PWMUDB:dith_count_1\ and \ServoPWM:PWMUDB:tc_i\ and \ServoPWM:PWMUDB:dith_count_0\)
	OR (not \ServoPWM:PWMUDB:dith_count_0\ and \ServoPWM:PWMUDB:dith_count_1\)
	OR (not \ServoPWM:PWMUDB:tc_i\ and \ServoPWM:PWMUDB:dith_count_1\));

\ServoPWM:PWMUDB:dith_count_0\\D\ <= ((not \ServoPWM:PWMUDB:dith_count_0\ and \ServoPWM:PWMUDB:tc_i\)
	OR (not \ServoPWM:PWMUDB:tc_i\ and \ServoPWM:PWMUDB:dith_count_0\));

\ServoPWM:PWMUDB:pwm_i\ <= ((\ServoPWM:PWMUDB:ctrl_enable\ and \ServoPWM:PWMUDB:compare1\));

\ServoPWM:PWMUDB:status_5\ <= (not \ServoPWM:PWMUDB:final_kill_reg\);

\ServoPWM:PWMUDB:cmp1_status\ <= ((not \ServoPWM:PWMUDB:prevCompare1\ and \ServoPWM:PWMUDB:compare1\));

\CapSense:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"579ff463-aee1-4a1a-af79-bf1a06ddbc35/0ad1a1a8-974e-43a0-841b-3af08590011d",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\CapSense:Net_2270\,
		dig_domain_out=>open);
\CapSense:IsrCH0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>\CapSense:Net_1603\);
\CapSense:BufCH0\:cy_psoc3_csabuf_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vchan=>\CapSense:Net_2149\,
		vref=>\CapSense:Net_2129\,
		vout=>\CapSense:Net_2072\,
		swon=>zero);
\CapSense:CompCH0:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\CapSense:Net_2260\,
		vminus=>\CapSense:Net_2265\,
		clock=>zero,
		clk_udb=>zero,
		cmpout=>\CapSense:Cmp_CH0\);
\CapSense:PortCH0\:cy_psoc3_port_v1_0
	GENERIC MAP(width=>7,
		siorefwidth=>4,
		pin_aliases=>"Button0__BTN,Button1__BTN,LinearSlider0_e0__LS,LinearSlider0_e1__LS,LinearSlider0_e2__LS,LinearSlider0_e3__LS,LinearSlider0_e4__LS",
		id=>"579ff463-aee1-4a1a-af79-bf1a06ddbc35/dd9c1af8-be5a-4b9e-b10c-b2d9f11dc9fc",
		access_mode=>"HW_ONLY",
		layout_mode=>"NONCONTIGUOUS",
		port_mode=>"ANALOG",
		vtrip=>'0',
		slew_rate=>"",
		intr_mode=>"00000000000000",
		drive_mode=>"100100100100100100100",
		lcd_sw_drive=>'0',
		lcd_com_seg=>"",
		por_state=>0,
		emif_mode=>"",
		enable_shielding=>"0000000",
		cs_mode=>"11",
		sio_obuf=>"",
		sio_ibuf=>"",
		sio_hyst=>"",
		sio_hifreq=>"",
		sio_vtrip=>"",
		sio_refsel=>"",
		port_alias_required=>'0',
		port_alias_group=>"")
	PORT MAP(oe=>zero,
		y=>(zero, zero, zero, zero,
			zero, zero, zero),
		fb=>open,
		analog=>(\CapSense:Net_1410_6\, \CapSense:Net_1410_5\, \CapSense:Net_1410_4\, \CapSense:Net_1410_3\,
			\CapSense:Net_1410_2\, \CapSense:Net_1410_1\, \CapSense:Net_1410_0\),
		io=>(open, open, open, open,
			open, open, open),
		siovref=>(open, open, open, open),
		interrupt=>open,
		precharge=>\CapSense:PreChargeClk\);
\CapSense:CmodCH0\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"579ff463-aee1-4a1a-af79-bf1a06ddbc35/232398c5-3876-4e07-8f5b-7cd7657055e2",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"Cmod_CH0",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\CapSense:tmpFB_0__CmodCH0_net_0\),
		analog=>\CapSense:Net_2261\,
		io=>(\CapSense:tmpIO_0__CmodCH0_net_0\),
		siovref=>(\CapSense:tmpSIOVREF__CmodCH0_net_0\),
		annotation=>(open),
		interrupt=>\CapSense:tmpINTERRUPT_0__CmodCH0_net_0\);
\CapSense:AMuxCH0\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>10,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"0000000000",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(\CapSense:Net_2311\, \CapSense:Net_2260\, \CapSense:Net_2261\, \CapSense:Net_1410_6\,
			\CapSense:Net_1410_5\, \CapSense:Net_1410_4\, \CapSense:Net_1410_3\, \CapSense:Net_1410_2\,
			\CapSense:Net_1410_1\, \CapSense:Net_1410_0\),
		hw_ctrl_en=>(others => zero),
		vout=>\CapSense:Net_2072\);
\CapSense:MeasureCH0:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\CapSense:Net_2270\,
		enable=>one,
		clock_out=>\CapSense:MeasureCH0:op_clock\);
\CapSense:MeasureCH0:ClkSync2\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\CapSense:Net_2270\,
		enable=>\CapSense:DigitalClk\,
		clock_out=>\CapSense:MeasureCH0:trig_clock\);
\CapSense:MeasureCH0:genblk1:SyncCMPR\:cy_psoc3_sync
	PORT MAP(clock=>\CapSense:MeasureCH0:trig_clock\,
		sc_in=>\CapSense:Cmp_CH0\,
		sc_out=>\CapSense:MeasureCH0:cmp_in_reg\);
\CapSense:MeasureCH0:UDB:Window:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
		d0_init=>"11111111",
		d1_init=>"00000000",
		a0_init=>"11111111",
		a1_init=>"11111111",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\CapSense:MeasureCH0:op_clock\,
		cs_addr=>(\CapSense:MeasureCH0:cs_addr_win_2\, \CapSense:MeasureCH0:cs_addr_win_1\, \CapSense:MeasureCH0:cs_addr_win_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\CapSense:MeasureCH0:zw0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>\CapSense:MeasureCH0:zw1\,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\CapSense:MeasureCH0:UDB:Counter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
		d0_init=>"11111111",
		d1_init=>"00000000",
		a0_init=>"11111111",
		a1_init=>"11111111",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\CapSense:MeasureCH0:op_clock\,
		cs_addr=>(\CapSense:MeasureCH0:cs_addr_cnt_2\, \CapSense:MeasureCH0:cs_addr_cnt_1\, \CapSense:MeasureCH0:cs_addr_cnt_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\CapSense:MeasureCH0:zc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>\CapSense:MeasureCH0:zc1\,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\CapSense:VrefRefCH0\:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\CapSense:Net_2038\);
\CapSense:ClockGen:ClkSync1\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\CapSense:Net_2270\,
		enable=>one,
		clock_out=>\CapSense:ClockGen:op_clock\);
\CapSense:ClockGen:ClkSync2\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\CapSense:Net_2270\,
		enable=>one,
		clock_out=>\CapSense:ClockGen:clk_ctrl\);
\CapSense:ClockGen:ClkPrs_TDM\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\CapSense:Net_2270\,
		enable=>\CapSense:ClockGen:clock_detect_reg\,
		clock_out=>\CapSense:ClockGen:clk_TDM\);
\CapSense:ClockGen:SyncCtrl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\CapSense:ClockGen:clk_ctrl\,
		control=>(\CapSense:ClockGen:control_7\, \CapSense:ClockGen:control_6\, \CapSense:ClockGen:control_5\, \CapSense:ClockGen:control_4\,
			\CapSense:ClockGen:control_3\, \CapSense:ClockGen:control_2\, \CapSense:ClockGen:control_1\, \CapSense:ClockGen:control_0\));
\CapSense:ClockGen:ScanSpeed\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0011111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'0',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\CapSense:ClockGen:op_clock\,
		reset=>\CapSense:ClockGen:inter_reset\,
		load=>zero,
		enable=>one,
		count=>open,
		tc=>\CapSense:DigitalClk\);
\CapSense:ClockGen:UDB:PrescalerDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0100000001000000000000001000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"11111111",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\CapSense:ClockGen:op_clock\,
		cs_addr=>(zero, \CapSense:ClockGen:cs_addr_1\, \CapSense:ClockGen:inter_reset\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\CapSense:ClockGen:cs_addr_1\,
		ff0=>open,
		ce1=>\CapSense:ClockGen:ppulse_equal\,
		cl1=>\CapSense:ClockGen:ppulse_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\CapSense:ClockGen:sC8:PRSdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000000000000001000000000111100000000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\CapSense:ClockGen:op_clock\,
		cs_addr=>(\CapSense:ClockGen:inter_reset\, zero, \CapSense:ClockGen:clock_detect_reg\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>\CapSense:ClockGen:cmsb_reg\,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\CapSense:DisableCapSBuf_VrefCH0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\CapSense:Net_2129\,
		signal2=>\CapSense:Net_2265\);
\CapSense:Select_VrefCH0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\CapSense:Net_2265\,
		signal2=>\CapSense:Net_2038\);
\CapSense:NoConnect_VchanCH0\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\CapSense:Net_2124\);
\CapSense:Connect_VdacToAmuxCH0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\CapSense:Net_1903\,
		signal2=>\CapSense:Net_2060\);
\CapSense:NoConnect_1_024ToAMuxCH0\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\CapSense:Net_2060\);
\CapSense:Select_VrefOutput_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>Net_69,
		signal2=>\CapSense:Net_2038\);
\CapSense:Select_VrefCH1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\CapSense:Net_2164\,
		signal2=>\CapSense:Net_2038\);
\CapSense:NoConnect_VrefCH1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\CapSense:Net_2163\);
\CapSense:DisableCapSBuf_VrefCH1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\CapSense:Net_2098\,
		signal2=>\CapSense:Net_2164\);
\CapSense:NoConnect_VchanCH1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\CapSense:Net_2160\);
\CapSense:DisableCapSBuf_VchanCH1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\CapSense:Net_2153\,
		signal2=>\CapSense:Net_1956\);
\CapSense:Connect_VdacToAmuxCH1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\CapSense:Net_2107\,
		signal2=>\CapSense:Net_1961\);
\CapSense:NoConnect_1_024ToAMuxCH1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\CapSense:Net_1961\);
\CapSense:NoConnect_VrefCH0\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\CapSense:Net_2127\);
\CapSense:DisableCapSBuf_VchanCH0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\CapSense:Net_2149\,
		signal2=>\CapSense:Net_2261\);
\CapSense:Clock_tmp\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"579ff463-aee1-4a1a-af79-bf1a06ddbc35/96e8b2d4-d8ed-4ea5-8793-7587f4b4bf01",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\CapSense:Net_2256\,
		dig_domain_out=>open);
\CapSense:IdacCH0:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>\CapSense:MeasureCH0:cmp_in_reg\,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>\CapSense:IdacCH0:Net_124\,
		iout=>\CapSense:Net_2311\);
\CapSense:IdacCH0:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\CapSense:IdacCH0:Net_124\);
\LCD:LCDPort\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"17f200e2-344f-4b67-a7ed-57e6b45331e5/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110110110110110110110",
		ibuf_enabled=>"1111111",
		init_dr_st=>"0000000",
		input_sync=>"1111111",
		intr_mode=>"00000000000000",
		io_voltage=>", , , , , , ",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000000",
		output_sync=>"0000000",
		oe_conn=>"0000000",
		pin_aliases=>",,,,,,",
		pin_mode=>"OOOOOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0000000",
		sio_ibuf=>"00000000",
		sio_info=>"00000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010101010",
		width=>7,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000000")
	PORT MAP(oe=>(one, one, one, one,
			one, one, one),
		y=>(zero, zero, zero, zero,
			zero, zero, zero),
		fb=>(\LCD:tmpFB_6__LCDPort_net_6\, \LCD:tmpFB_6__LCDPort_net_5\, \LCD:tmpFB_6__LCDPort_net_4\, \LCD:tmpFB_6__LCDPort_net_3\,
			\LCD:tmpFB_6__LCDPort_net_2\, \LCD:tmpFB_6__LCDPort_net_1\, \LCD:tmpFB_6__LCDPort_net_0\),
		analog=>(open, open, open, open,
			open, open, open),
		io=>(\LCD:tmpIO_6__LCDPort_net_6\, \LCD:tmpIO_6__LCDPort_net_5\, \LCD:tmpIO_6__LCDPort_net_4\, \LCD:tmpIO_6__LCDPort_net_3\,
			\LCD:tmpIO_6__LCDPort_net_2\, \LCD:tmpIO_6__LCDPort_net_1\, \LCD:tmpIO_6__LCDPort_net_0\),
		siovref=>(\LCD:tmpSIOVREF__LCDPort_net_0\),
		annotation=>(open, open, open, open,
			open, open, open),
		interrupt=>\LCD:tmpINTERRUPT_0__LCDPort_net_0\);
\MotorPWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1106,
		enable=>one,
		clock_out=>\MotorPWM:PWMUDB:ClockOutFromEnBlock\);
\MotorPWM:PWMUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1106,
		enable=>one,
		clock_out=>\MotorPWM:PWMUDB:Clk_Ctl_i\);
\MotorPWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\MotorPWM:PWMUDB:Clk_Ctl_i\,
		control=>(\MotorPWM:PWMUDB:ctrl_enable\, \MotorPWM:PWMUDB:control_6\, \MotorPWM:PWMUDB:control_5\, \MotorPWM:PWMUDB:control_4\,
			\MotorPWM:PWMUDB:control_3\, \MotorPWM:PWMUDB:control_2\, \MotorPWM:PWMUDB:control_1\, \MotorPWM:PWMUDB:control_0\));
\MotorPWM:PWMUDB:sSTSReg:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\MotorPWM:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \MotorPWM:PWMUDB:status_5\, zero, \MotorPWM:PWMUDB:status_3\,
			\MotorPWM:PWMUDB:tc_i\, \MotorPWM:PWMUDB:status_1\, \MotorPWM:PWMUDB:status_0\),
		interrupt=>\MotorPWM:Net_55\);
\MotorPWM:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\MotorPWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\MotorPWM:PWMUDB:tc_i\, \MotorPWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\MotorPWM:PWMUDB:nc2\,
		cl0=>\MotorPWM:PWMUDB:nc3\,
		z0=>\MotorPWM:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\MotorPWM:PWMUDB:nc4\,
		cl1=>\MotorPWM:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\MotorPWM:PWMUDB:nc6\,
		f1_blk_stat=>\MotorPWM:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\MotorPWM:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\MotorPWM:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\MotorPWM:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\MotorPWM:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\MotorPWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \MotorPWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\MotorPWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \MotorPWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\MotorPWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \MotorPWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\MotorPWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \MotorPWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\MotorPWM:PWMUDB:sP16:pwmdp:cap_1\, \MotorPWM:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\MotorPWM:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\MotorPWM:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\MotorPWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\MotorPWM:PWMUDB:tc_i\, \MotorPWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\MotorPWM:PWMUDB:cmp1_eq\,
		cl0=>\MotorPWM:PWMUDB:compare1\,
		z0=>\MotorPWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\MotorPWM:PWMUDB:cmp2_eq\,
		cl1=>\MotorPWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\MotorPWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\MotorPWM:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\MotorPWM:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\MotorPWM:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\MotorPWM:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\MotorPWM:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\MotorPWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \MotorPWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\MotorPWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \MotorPWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\MotorPWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \MotorPWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\MotorPWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \MotorPWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\MotorPWM:PWMUDB:sP16:pwmdp:cap_1\, \MotorPWM:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\MotorPWM:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
Pin_motor_for:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4c15b41e-e284-4978-99e7-5aaee19bd0ce",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(one),
		y=>Net_657,
		fb=>(tmpFB_0__Pin_motor_for_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_motor_for_net_0),
		siovref=>(tmpSIOVREF__Pin_motor_for_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Pin_motor_for_net_0);
Clock_pwm:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1b7104e5-5e52-4c52-8eae-8e747de6058e",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1106,
		dig_domain_out=>open);
SensorInterrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_1088);
\SensorTimer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1106,
		enable=>one,
		clock_out=>\SensorTimer:TimerUDB:ClockOutFromEnBlock\);
\SensorTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1106,
		enable=>one,
		clock_out=>\SensorTimer:TimerUDB:Clk_Ctl_i\);
\SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\SensorTimer:TimerUDB:Clk_Ctl_i\,
		control=>(\SensorTimer:TimerUDB:control_7\, \SensorTimer:TimerUDB:control_6\, \SensorTimer:TimerUDB:control_5\, \SensorTimer:TimerUDB:control_4\,
			\SensorTimer:TimerUDB:control_3\, \SensorTimer:TimerUDB:control_2\, MODIN3_1, MODIN3_0));
\SensorTimer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\SensorTimer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \SensorTimer:TimerUDB:status_3\,
			\SensorTimer:TimerUDB:status_2\, \SensorTimer:TimerUDB:capt_int_temp\, \SensorTimer:TimerUDB:status_tc\),
		interrupt=>Net_1088);
\SensorTimer:TimerUDB:sT32:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SensorTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \SensorTimer:TimerUDB:control_7\, \SensorTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\SensorTimer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\SensorTimer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\SensorTimer:TimerUDB:nc11\,
		f0_blk_stat=>\SensorTimer:TimerUDB:nc14\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\SensorTimer:TimerUDB:sT32:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\SensorTimer:TimerUDB:sT32:timerdp:sh_right0\,
		sol=>\SensorTimer:TimerUDB:sT32:timerdp:sh_left0\,
		msbi=>\SensorTimer:TimerUDB:sT32:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\SensorTimer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \SensorTimer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\SensorTimer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \SensorTimer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\SensorTimer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \SensorTimer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\SensorTimer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \SensorTimer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\SensorTimer:TimerUDB:sT32:timerdp:cap0_1\, \SensorTimer:TimerUDB:sT32:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\SensorTimer:TimerUDB:sT32:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SensorTimer:TimerUDB:sT32:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SensorTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \SensorTimer:TimerUDB:control_7\, \SensorTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\SensorTimer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\SensorTimer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\SensorTimer:TimerUDB:nc10\,
		f0_blk_stat=>\SensorTimer:TimerUDB:nc13\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SensorTimer:TimerUDB:sT32:timerdp:carry0\,
		co=>\SensorTimer:TimerUDB:sT32:timerdp:carry1\,
		sir=>\SensorTimer:TimerUDB:sT32:timerdp:sh_left0\,
		sor=>\SensorTimer:TimerUDB:sT32:timerdp:sh_right0\,
		sil=>\SensorTimer:TimerUDB:sT32:timerdp:sh_right1\,
		sol=>\SensorTimer:TimerUDB:sT32:timerdp:sh_left1\,
		msbi=>\SensorTimer:TimerUDB:sT32:timerdp:msb1\,
		msbo=>\SensorTimer:TimerUDB:sT32:timerdp:msb0\,
		cei=>(\SensorTimer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \SensorTimer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		ceo=>(\SensorTimer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \SensorTimer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		cli=>(\SensorTimer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \SensorTimer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		clo=>(\SensorTimer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \SensorTimer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		zi=>(\SensorTimer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \SensorTimer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		zo=>(\SensorTimer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \SensorTimer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		fi=>(\SensorTimer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \SensorTimer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		fo=>(\SensorTimer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \SensorTimer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		capi=>(\SensorTimer:TimerUDB:sT32:timerdp:cap0_1\, \SensorTimer:TimerUDB:sT32:timerdp:cap0_0\),
		capo=>(\SensorTimer:TimerUDB:sT32:timerdp:cap1_1\, \SensorTimer:TimerUDB:sT32:timerdp:cap1_0\),
		cfbi=>\SensorTimer:TimerUDB:sT32:timerdp:cfb0\,
		cfbo=>\SensorTimer:TimerUDB:sT32:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SensorTimer:TimerUDB:sT32:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SensorTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \SensorTimer:TimerUDB:control_7\, \SensorTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\SensorTimer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\SensorTimer:TimerUDB:nc2\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\SensorTimer:TimerUDB:nc9\,
		f0_blk_stat=>\SensorTimer:TimerUDB:nc12\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SensorTimer:TimerUDB:sT32:timerdp:carry1\,
		co=>\SensorTimer:TimerUDB:sT32:timerdp:carry2\,
		sir=>\SensorTimer:TimerUDB:sT32:timerdp:sh_left1\,
		sor=>\SensorTimer:TimerUDB:sT32:timerdp:sh_right1\,
		sil=>\SensorTimer:TimerUDB:sT32:timerdp:sh_right2\,
		sol=>\SensorTimer:TimerUDB:sT32:timerdp:sh_left2\,
		msbi=>\SensorTimer:TimerUDB:sT32:timerdp:msb2\,
		msbo=>\SensorTimer:TimerUDB:sT32:timerdp:msb1\,
		cei=>(\SensorTimer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \SensorTimer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		ceo=>(\SensorTimer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \SensorTimer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		cli=>(\SensorTimer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \SensorTimer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		clo=>(\SensorTimer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \SensorTimer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		zi=>(\SensorTimer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \SensorTimer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		zo=>(\SensorTimer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \SensorTimer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		fi=>(\SensorTimer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \SensorTimer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		fo=>(\SensorTimer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \SensorTimer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		capi=>(\SensorTimer:TimerUDB:sT32:timerdp:cap1_1\, \SensorTimer:TimerUDB:sT32:timerdp:cap1_0\),
		capo=>(\SensorTimer:TimerUDB:sT32:timerdp:cap2_1\, \SensorTimer:TimerUDB:sT32:timerdp:cap2_0\),
		cfbi=>\SensorTimer:TimerUDB:sT32:timerdp:cfb1\,
		cfbo=>\SensorTimer:TimerUDB:sT32:timerdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SensorTimer:TimerUDB:sT32:timerdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SensorTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \SensorTimer:TimerUDB:control_7\, \SensorTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\SensorTimer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\SensorTimer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\SensorTimer:TimerUDB:status_3\,
		f0_blk_stat=>\SensorTimer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SensorTimer:TimerUDB:sT32:timerdp:carry2\,
		co=>open,
		sir=>\SensorTimer:TimerUDB:sT32:timerdp:sh_left2\,
		sor=>\SensorTimer:TimerUDB:sT32:timerdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\SensorTimer:TimerUDB:sT32:timerdp:msb2\,
		cei=>(\SensorTimer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \SensorTimer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\SensorTimer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \SensorTimer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\SensorTimer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \SensorTimer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\SensorTimer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \SensorTimer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\SensorTimer:TimerUDB:sT32:timerdp:cap2_1\, \SensorTimer:TimerUDB:sT32:timerdp:cap2_0\),
		capo=>open,
		cfbi=>\SensorTimer:TimerUDB:sT32:timerdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Pin_sensor:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e41224a6-074e-4069-a14c-b33c7d0a7380",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_327,
		analog=>(open),
		io=>(tmpIO_0__Pin_sensor_net_0),
		siovref=>(tmpSIOVREF__Pin_sensor_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Pin_sensor_net_0);
Button_left:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a6f3ae8c-b243-4470-92fc-3fb81b68320f",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_86,
		analog=>(open),
		io=>(tmpIO_0__Button_left_net_0),
		siovref=>(tmpSIOVREF__Button_left_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Button_left_net_0);
LeftButtonInterrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_86);
Button_right:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"296af317-cbd9-428f-b40d-2db8c81ee96d",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_88,
		analog=>(open),
		io=>(tmpIO_0__Button_right_net_0),
		siovref=>(tmpSIOVREF__Button_right_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Button_right_net_0);
RightButtonInterrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_88);
\CVComp:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_993,
		vminus=>Net_989,
		clock=>Net_991,
		clk_udb=>Net_991,
		cmpout=>\CVComp:Net_1\);
\TapeTimer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1064,
		enable=>one,
		clock_out=>\TapeTimer:TimerUDB:ClockOutFromEnBlock\);
\TapeTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1064,
		enable=>one,
		clock_out=>\TapeTimer:TimerUDB:Clk_Ctl_i\);
\TapeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\TapeTimer:TimerUDB:Clk_Ctl_i\,
		control=>(\TapeTimer:TimerUDB:control_7\, \TapeTimer:TimerUDB:control_6\, \TapeTimer:TimerUDB:control_5\, \TapeTimer:TimerUDB:control_4\,
			\TapeTimer:TimerUDB:control_3\, \TapeTimer:TimerUDB:control_2\, \TapeTimer:TimerUDB:control_1\, \TapeTimer:TimerUDB:control_0\));
\TapeTimer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_1140,
		clock=>\TapeTimer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \TapeTimer:TimerUDB:status_3\,
			\TapeTimer:TimerUDB:status_2\, \TapeTimer:TimerUDB:capt_int_temp\, \TapeTimer:TimerUDB:status_tc\),
		interrupt=>Net_1141);
\TapeTimer:TimerUDB:sT32:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TapeTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_1140, \TapeTimer:TimerUDB:run_mode\, \TapeTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\TapeTimer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\TapeTimer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\TapeTimer:TimerUDB:nc11\,
		f0_blk_stat=>\TapeTimer:TimerUDB:nc14\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\TapeTimer:TimerUDB:sT32:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\TapeTimer:TimerUDB:sT32:timerdp:sh_right0\,
		sol=>\TapeTimer:TimerUDB:sT32:timerdp:sh_left0\,
		msbi=>\TapeTimer:TimerUDB:sT32:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\TapeTimer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \TapeTimer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\TapeTimer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \TapeTimer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\TapeTimer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \TapeTimer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\TapeTimer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \TapeTimer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\TapeTimer:TimerUDB:sT32:timerdp:cap0_1\, \TapeTimer:TimerUDB:sT32:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\TapeTimer:TimerUDB:sT32:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TapeTimer:TimerUDB:sT32:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TapeTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_1140, \TapeTimer:TimerUDB:run_mode\, \TapeTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\TapeTimer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\TapeTimer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\TapeTimer:TimerUDB:nc10\,
		f0_blk_stat=>\TapeTimer:TimerUDB:nc13\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\TapeTimer:TimerUDB:sT32:timerdp:carry0\,
		co=>\TapeTimer:TimerUDB:sT32:timerdp:carry1\,
		sir=>\TapeTimer:TimerUDB:sT32:timerdp:sh_left0\,
		sor=>\TapeTimer:TimerUDB:sT32:timerdp:sh_right0\,
		sil=>\TapeTimer:TimerUDB:sT32:timerdp:sh_right1\,
		sol=>\TapeTimer:TimerUDB:sT32:timerdp:sh_left1\,
		msbi=>\TapeTimer:TimerUDB:sT32:timerdp:msb1\,
		msbo=>\TapeTimer:TimerUDB:sT32:timerdp:msb0\,
		cei=>(\TapeTimer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \TapeTimer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		ceo=>(\TapeTimer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \TapeTimer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		cli=>(\TapeTimer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \TapeTimer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		clo=>(\TapeTimer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \TapeTimer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		zi=>(\TapeTimer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \TapeTimer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		zo=>(\TapeTimer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \TapeTimer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		fi=>(\TapeTimer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \TapeTimer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		fo=>(\TapeTimer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \TapeTimer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		capi=>(\TapeTimer:TimerUDB:sT32:timerdp:cap0_1\, \TapeTimer:TimerUDB:sT32:timerdp:cap0_0\),
		capo=>(\TapeTimer:TimerUDB:sT32:timerdp:cap1_1\, \TapeTimer:TimerUDB:sT32:timerdp:cap1_0\),
		cfbi=>\TapeTimer:TimerUDB:sT32:timerdp:cfb0\,
		cfbo=>\TapeTimer:TimerUDB:sT32:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TapeTimer:TimerUDB:sT32:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TapeTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_1140, \TapeTimer:TimerUDB:run_mode\, \TapeTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\TapeTimer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\TapeTimer:TimerUDB:nc2\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\TapeTimer:TimerUDB:nc9\,
		f0_blk_stat=>\TapeTimer:TimerUDB:nc12\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\TapeTimer:TimerUDB:sT32:timerdp:carry1\,
		co=>\TapeTimer:TimerUDB:sT32:timerdp:carry2\,
		sir=>\TapeTimer:TimerUDB:sT32:timerdp:sh_left1\,
		sor=>\TapeTimer:TimerUDB:sT32:timerdp:sh_right1\,
		sil=>\TapeTimer:TimerUDB:sT32:timerdp:sh_right2\,
		sol=>\TapeTimer:TimerUDB:sT32:timerdp:sh_left2\,
		msbi=>\TapeTimer:TimerUDB:sT32:timerdp:msb2\,
		msbo=>\TapeTimer:TimerUDB:sT32:timerdp:msb1\,
		cei=>(\TapeTimer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \TapeTimer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		ceo=>(\TapeTimer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \TapeTimer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		cli=>(\TapeTimer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \TapeTimer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		clo=>(\TapeTimer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \TapeTimer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		zi=>(\TapeTimer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \TapeTimer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		zo=>(\TapeTimer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \TapeTimer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		fi=>(\TapeTimer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \TapeTimer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		fo=>(\TapeTimer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \TapeTimer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		capi=>(\TapeTimer:TimerUDB:sT32:timerdp:cap1_1\, \TapeTimer:TimerUDB:sT32:timerdp:cap1_0\),
		capo=>(\TapeTimer:TimerUDB:sT32:timerdp:cap2_1\, \TapeTimer:TimerUDB:sT32:timerdp:cap2_0\),
		cfbi=>\TapeTimer:TimerUDB:sT32:timerdp:cfb1\,
		cfbo=>\TapeTimer:TimerUDB:sT32:timerdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TapeTimer:TimerUDB:sT32:timerdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TapeTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_1140, \TapeTimer:TimerUDB:run_mode\, \TapeTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\TapeTimer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\TapeTimer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\TapeTimer:TimerUDB:status_3\,
		f0_blk_stat=>\TapeTimer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\TapeTimer:TimerUDB:sT32:timerdp:carry2\,
		co=>open,
		sir=>\TapeTimer:TimerUDB:sT32:timerdp:sh_left2\,
		sor=>\TapeTimer:TimerUDB:sT32:timerdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\TapeTimer:TimerUDB:sT32:timerdp:msb2\,
		cei=>(\TapeTimer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \TapeTimer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\TapeTimer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \TapeTimer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\TapeTimer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \TapeTimer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\TapeTimer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \TapeTimer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\TapeTimer:TimerUDB:sT32:timerdp:cap2_1\, \TapeTimer:TimerUDB:sT32:timerdp:cap2_0\),
		capo=>open,
		cfbi=>\TapeTimer:TimerUDB:sT32:timerdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Pin_CompositeSynch:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"23581890-d6c4-4f08-8be2-8a2d712b2b09",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_835,
		analog=>(open),
		io=>(tmpIO_0__Pin_CompositeSynch_net_0),
		siovref=>(tmpSIOVREF__Pin_CompositeSynch_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Pin_CompositeSynch_net_0);
FrameInterrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_942);
\LineCounter:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1064,
		enable=>one,
		clock_out=>\LineCounter:CounterUDB:ClockOutFromEnBlock\);
\LineCounter:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1064,
		enable=>one,
		clock_out=>\LineCounter:CounterUDB:Clk_Ctl_i\);
\LineCounter:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\LineCounter:CounterUDB:Clk_Ctl_i\,
		control=>(\LineCounter:CounterUDB:control_7\, \LineCounter:CounterUDB:control_6\, \LineCounter:CounterUDB:control_5\, \LineCounter:CounterUDB:control_4\,
			\LineCounter:CounterUDB:control_3\, \LineCounter:CounterUDB:control_2\, \LineCounter:CounterUDB:control_1\, \LineCounter:CounterUDB:control_0\));
\LineCounter:CounterUDB:sSTSReg:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_942,
		clock=>\LineCounter:CounterUDB:ClockOutFromEnBlock\,
		status=>(\LineCounter:CounterUDB:status_6\, \LineCounter:CounterUDB:status_5\, zero, zero,
			\LineCounter:CounterUDB:status_2\, \LineCounter:CounterUDB:status_1\, \LineCounter:CounterUDB:status_0\),
		interrupt=>\LineCounter:Net_43\);
\LineCounter:CounterUDB:sC32:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\LineCounter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \LineCounter:CounterUDB:count_enable\, \LineCounter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\LineCounter:CounterUDB:nc26\,
		cl0=>\LineCounter:CounterUDB:nc29\,
		z0=>\LineCounter:CounterUDB:nc7\,
		ff0=>\LineCounter:CounterUDB:nc15\,
		ce1=>\LineCounter:CounterUDB:nc8\,
		cl1=>\LineCounter:CounterUDB:nc9\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\LineCounter:CounterUDB:nc38\,
		f0_blk_stat=>\LineCounter:CounterUDB:nc41\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\LineCounter:CounterUDB:sC32:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\LineCounter:CounterUDB:sC32:counterdp:sh_right0\,
		sol=>\LineCounter:CounterUDB:sC32:counterdp:sh_left0\,
		msbi=>\LineCounter:CounterUDB:sC32:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\LineCounter:CounterUDB:sC32:counterdp:cmp_eq0_1\, \LineCounter:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\LineCounter:CounterUDB:sC32:counterdp:cmp_lt0_1\, \LineCounter:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\LineCounter:CounterUDB:sC32:counterdp:cmp_zero0_1\, \LineCounter:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\LineCounter:CounterUDB:sC32:counterdp:cmp_ff0_1\, \LineCounter:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\LineCounter:CounterUDB:sC32:counterdp:cap0_1\, \LineCounter:CounterUDB:sC32:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\LineCounter:CounterUDB:sC32:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LineCounter:CounterUDB:sC32:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\LineCounter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \LineCounter:CounterUDB:count_enable\, \LineCounter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\LineCounter:CounterUDB:nc25\,
		cl0=>\LineCounter:CounterUDB:nc28\,
		z0=>\LineCounter:CounterUDB:nc2\,
		ff0=>\LineCounter:CounterUDB:nc14\,
		ce1=>\LineCounter:CounterUDB:nc4\,
		cl1=>\LineCounter:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\LineCounter:CounterUDB:nc37\,
		f0_blk_stat=>\LineCounter:CounterUDB:nc40\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\LineCounter:CounterUDB:sC32:counterdp:carry0\,
		co=>\LineCounter:CounterUDB:sC32:counterdp:carry1\,
		sir=>\LineCounter:CounterUDB:sC32:counterdp:sh_left0\,
		sor=>\LineCounter:CounterUDB:sC32:counterdp:sh_right0\,
		sil=>\LineCounter:CounterUDB:sC32:counterdp:sh_right1\,
		sol=>\LineCounter:CounterUDB:sC32:counterdp:sh_left1\,
		msbi=>\LineCounter:CounterUDB:sC32:counterdp:msb1\,
		msbo=>\LineCounter:CounterUDB:sC32:counterdp:msb0\,
		cei=>(\LineCounter:CounterUDB:sC32:counterdp:cmp_eq0_1\, \LineCounter:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		ceo=>(\LineCounter:CounterUDB:sC32:counterdp:cmp_eq1_1\, \LineCounter:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		cli=>(\LineCounter:CounterUDB:sC32:counterdp:cmp_lt0_1\, \LineCounter:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		clo=>(\LineCounter:CounterUDB:sC32:counterdp:cmp_lt1_1\, \LineCounter:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		zi=>(\LineCounter:CounterUDB:sC32:counterdp:cmp_zero0_1\, \LineCounter:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		zo=>(\LineCounter:CounterUDB:sC32:counterdp:cmp_zero1_1\, \LineCounter:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		fi=>(\LineCounter:CounterUDB:sC32:counterdp:cmp_ff0_1\, \LineCounter:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		fo=>(\LineCounter:CounterUDB:sC32:counterdp:cmp_ff1_1\, \LineCounter:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		capi=>(\LineCounter:CounterUDB:sC32:counterdp:cap0_1\, \LineCounter:CounterUDB:sC32:counterdp:cap0_0\),
		capo=>(\LineCounter:CounterUDB:sC32:counterdp:cap1_1\, \LineCounter:CounterUDB:sC32:counterdp:cap1_0\),
		cfbi=>\LineCounter:CounterUDB:sC32:counterdp:cfb0\,
		cfbo=>\LineCounter:CounterUDB:sC32:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LineCounter:CounterUDB:sC32:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\LineCounter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \LineCounter:CounterUDB:count_enable\, \LineCounter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\LineCounter:CounterUDB:nc24\,
		cl0=>\LineCounter:CounterUDB:nc27\,
		z0=>\LineCounter:CounterUDB:nc1\,
		ff0=>\LineCounter:CounterUDB:nc13\,
		ce1=>\LineCounter:CounterUDB:nc3\,
		cl1=>\LineCounter:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\LineCounter:CounterUDB:nc36\,
		f0_blk_stat=>\LineCounter:CounterUDB:nc39\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\LineCounter:CounterUDB:sC32:counterdp:carry1\,
		co=>\LineCounter:CounterUDB:sC32:counterdp:carry2\,
		sir=>\LineCounter:CounterUDB:sC32:counterdp:sh_left1\,
		sor=>\LineCounter:CounterUDB:sC32:counterdp:sh_right1\,
		sil=>\LineCounter:CounterUDB:sC32:counterdp:sh_right2\,
		sol=>\LineCounter:CounterUDB:sC32:counterdp:sh_left2\,
		msbi=>\LineCounter:CounterUDB:sC32:counterdp:msb2\,
		msbo=>\LineCounter:CounterUDB:sC32:counterdp:msb1\,
		cei=>(\LineCounter:CounterUDB:sC32:counterdp:cmp_eq1_1\, \LineCounter:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		ceo=>(\LineCounter:CounterUDB:sC32:counterdp:cmp_eq2_1\, \LineCounter:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		cli=>(\LineCounter:CounterUDB:sC32:counterdp:cmp_lt1_1\, \LineCounter:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		clo=>(\LineCounter:CounterUDB:sC32:counterdp:cmp_lt2_1\, \LineCounter:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		zi=>(\LineCounter:CounterUDB:sC32:counterdp:cmp_zero1_1\, \LineCounter:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		zo=>(\LineCounter:CounterUDB:sC32:counterdp:cmp_zero2_1\, \LineCounter:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		fi=>(\LineCounter:CounterUDB:sC32:counterdp:cmp_ff1_1\, \LineCounter:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		fo=>(\LineCounter:CounterUDB:sC32:counterdp:cmp_ff2_1\, \LineCounter:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		capi=>(\LineCounter:CounterUDB:sC32:counterdp:cap1_1\, \LineCounter:CounterUDB:sC32:counterdp:cap1_0\),
		capo=>(\LineCounter:CounterUDB:sC32:counterdp:cap2_1\, \LineCounter:CounterUDB:sC32:counterdp:cap2_0\),
		cfbi=>\LineCounter:CounterUDB:sC32:counterdp:cfb1\,
		cfbo=>\LineCounter:CounterUDB:sC32:counterdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LineCounter:CounterUDB:sC32:counterdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\LineCounter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \LineCounter:CounterUDB:count_enable\, \LineCounter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\LineCounter:CounterUDB:per_equal\,
		cl0=>\LineCounter:CounterUDB:nc45\,
		z0=>\LineCounter:CounterUDB:status_1\,
		ff0=>\LineCounter:CounterUDB:per_FF\,
		ce1=>\LineCounter:CounterUDB:cmp_out_i\,
		cl1=>\LineCounter:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\LineCounter:CounterUDB:status_6\,
		f0_blk_stat=>\LineCounter:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\LineCounter:CounterUDB:sC32:counterdp:carry2\,
		co=>open,
		sir=>\LineCounter:CounterUDB:sC32:counterdp:sh_left2\,
		sor=>\LineCounter:CounterUDB:sC32:counterdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\LineCounter:CounterUDB:sC32:counterdp:msb2\,
		cei=>(\LineCounter:CounterUDB:sC32:counterdp:cmp_eq2_1\, \LineCounter:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\LineCounter:CounterUDB:sC32:counterdp:cmp_lt2_1\, \LineCounter:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\LineCounter:CounterUDB:sC32:counterdp:cmp_zero2_1\, \LineCounter:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\LineCounter:CounterUDB:sC32:counterdp:cmp_ff2_1\, \LineCounter:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\LineCounter:CounterUDB:sC32:counterdp:cap2_1\, \LineCounter:CounterUDB:sC32:counterdp:cap2_0\),
		capo=>open,
		cfbi=>\LineCounter:CounterUDB:sC32:counterdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
TapeInterrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_1141);
Clock_cam:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"948c21f6-273b-4f54-bd32-e2a69e2fd61e",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1064,
		dig_domain_out=>open);
Pin_servo:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0f3fb567-6abd-42e1-ac75-d05852403de1",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(one),
		y=>Net_1125,
		fb=>(tmpFB_0__Pin_servo_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_servo_net_0),
		siovref=>(tmpSIOVREF__Pin_servo_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Pin_servo_net_0);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"54850b64-ee64-4d1d-9165-3a78fdb6e69c",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_991,
		dig_domain_out=>open);
Pin_Vref:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8992438e-a5d0-4e1b-b1a3-d38475e79656",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_Vref_net_0),
		analog=>Net_989,
		io=>(tmpIO_0__Pin_Vref_net_0),
		siovref=>(tmpSIOVREF__Pin_Vref_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Pin_Vref_net_0);
Pin_Camera:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"05a9c8de-3ba2-4909-8250-95fdc61c0bf4",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_Camera_net_0),
		analog=>Net_993,
		io=>(tmpIO_0__Pin_Camera_net_0),
		siovref=>(tmpSIOVREF__Pin_Camera_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Pin_Camera_net_0);
Pin_vSynch:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cc90c254-20b2-4205-9ba9-5cda4306993b",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_788,
		analog=>(open),
		io=>(tmpIO_0__Pin_vSynch_net_0),
		siovref=>(tmpSIOVREF__Pin_vSynch_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Pin_vSynch_net_0);
\ServoPWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1106,
		enable=>one,
		clock_out=>\ServoPWM:PWMUDB:ClockOutFromEnBlock\);
\ServoPWM:PWMUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1106,
		enable=>one,
		clock_out=>\ServoPWM:PWMUDB:Clk_Ctl_i\);
\ServoPWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ServoPWM:PWMUDB:Clk_Ctl_i\,
		control=>(\ServoPWM:PWMUDB:ctrl_enable\, \ServoPWM:PWMUDB:control_6\, \ServoPWM:PWMUDB:control_5\, \ServoPWM:PWMUDB:control_4\,
			\ServoPWM:PWMUDB:control_3\, \ServoPWM:PWMUDB:control_2\, \ServoPWM:PWMUDB:control_1\, \ServoPWM:PWMUDB:control_0\));
\ServoPWM:PWMUDB:sSTSReg:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\ServoPWM:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \ServoPWM:PWMUDB:status_5\, zero, \ServoPWM:PWMUDB:status_3\,
			\ServoPWM:PWMUDB:tc_i\, \ServoPWM:PWMUDB:status_1\, \ServoPWM:PWMUDB:status_0\),
		interrupt=>\ServoPWM:Net_55\);
\ServoPWM:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ServoPWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\ServoPWM:PWMUDB:tc_i\, \ServoPWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\ServoPWM:PWMUDB:nc2\,
		cl0=>\ServoPWM:PWMUDB:nc3\,
		z0=>\ServoPWM:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\ServoPWM:PWMUDB:nc4\,
		cl1=>\ServoPWM:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\ServoPWM:PWMUDB:nc6\,
		f1_blk_stat=>\ServoPWM:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\ServoPWM:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\ServoPWM:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\ServoPWM:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\ServoPWM:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\ServoPWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \ServoPWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\ServoPWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \ServoPWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\ServoPWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \ServoPWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\ServoPWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \ServoPWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\ServoPWM:PWMUDB:sP16:pwmdp:cap_1\, \ServoPWM:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\ServoPWM:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ServoPWM:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ServoPWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\ServoPWM:PWMUDB:tc_i\, \ServoPWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\ServoPWM:PWMUDB:cmp1_eq\,
		cl0=>\ServoPWM:PWMUDB:compare1\,
		z0=>\ServoPWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\ServoPWM:PWMUDB:cmp2_eq\,
		cl1=>\ServoPWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\ServoPWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\ServoPWM:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\ServoPWM:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\ServoPWM:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\ServoPWM:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\ServoPWM:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\ServoPWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \ServoPWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\ServoPWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \ServoPWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\ServoPWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \ServoPWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\ServoPWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \ServoPWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\ServoPWM:PWMUDB:sP16:pwmdp:cap_1\, \ServoPWM:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\ServoPWM:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\ServoPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
\CapSense:MeasureCH0:wndState_3\:cy_dff
	PORT MAP(d=>\CapSense:MeasureCH0:wndState_3\\D\,
		clk=>\CapSense:MeasureCH0:op_clock\,
		q=>\CapSense:Net_1603\);
\CapSense:MeasureCH0:wndState_2\:cy_dff
	PORT MAP(d=>\CapSense:MeasureCH0:wndState_2\\D\,
		clk=>\CapSense:MeasureCH0:op_clock\,
		q=>\CapSense:MeasureCH0:wndState_2\);
\CapSense:MeasureCH0:wndState_1\:cy_dff
	PORT MAP(d=>\CapSense:MeasureCH0:wndState_1\\D\,
		clk=>\CapSense:MeasureCH0:op_clock\,
		q=>\CapSense:MeasureCH0:wndState_1\);
\CapSense:MeasureCH0:wndState_0\:cy_dff
	PORT MAP(d=>\CapSense:MeasureCH0:wndState_0\\D\,
		clk=>\CapSense:MeasureCH0:op_clock\,
		q=>\CapSense:MeasureCH0:wndState_0\);
\CapSense:ClockGen:clock_detect_reg\:cy_dff
	PORT MAP(d=>\CapSense:ClockGen:clock_detect\,
		clk=>\CapSense:ClockGen:op_clock\,
		q=>\CapSense:ClockGen:clock_detect_reg\);
\CapSense:ClockGen:tmp_ppulse_reg\:cy_dff
	PORT MAP(d=>\CapSense:ClockGen:tmp_ppulse_udb\,
		clk=>\CapSense:ClockGen:op_clock\,
		q=>\CapSense:ClockGen:tmp_ppulse_reg\);
\CapSense:ClockGen:tmp_ppulse_dly\:cy_dff
	PORT MAP(d=>\CapSense:ClockGen:tmp_ppulse_reg\,
		clk=>\CapSense:ClockGen:op_clock\,
		q=>\CapSense:ClockGen:tmp_ppulse_dly\);
\CapSense:ClockGen:cstate_2\:cy_dff
	PORT MAP(d=>\CapSense:ClockGen:cstate_2\\D\,
		clk=>\CapSense:ClockGen:op_clock\,
		q=>\CapSense:ClockGen:cstate_2\);
\CapSense:ClockGen:cstate_1\:cy_dff
	PORT MAP(d=>\CapSense:ClockGen:cstate_1\\D\,
		clk=>\CapSense:ClockGen:op_clock\,
		q=>\CapSense:mrst\);
\CapSense:ClockGen:cstate_0\:cy_dff
	PORT MAP(d=>\CapSense:ClockGen:cstate_0\\D\,
		clk=>\CapSense:ClockGen:op_clock\,
		q=>\CapSense:ClockGen:inter_reset\);
\MotorPWM:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\MotorPWM:PWMUDB:tc_i\,
		clk=>\MotorPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorPWM:PWMUDB:tc_reg_i\);
\MotorPWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MotorPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorPWM:PWMUDB:prevCapture\);
\MotorPWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MotorPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorPWM:PWMUDB:trig_last\);
\MotorPWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\MotorPWM:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>zero,
		clk=>\MotorPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorPWM:PWMUDB:runmode_enable\);
\MotorPWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\MotorPWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\MotorPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorPWM:PWMUDB:sc_kill_tmp\);
\MotorPWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\MotorPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorPWM:PWMUDB:ltch_kill_reg\);
\MotorPWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\MotorPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorPWM:PWMUDB:min_kill_reg\);
\MotorPWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\MotorPWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\MotorPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorPWM:PWMUDB:dith_count_1\);
\MotorPWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\MotorPWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\MotorPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorPWM:PWMUDB:dith_count_0\);
\MotorPWM:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\MotorPWM:PWMUDB:pwm_i\,
		clk=>\MotorPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_657);
\MotorPWM:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MotorPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorPWM:PWMUDB:pwm1_reg_i\);
\MotorPWM:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MotorPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorPWM:PWMUDB:pwm2_reg_i\);
\MotorPWM:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\MotorPWM:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\MotorPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorPWM:PWMUDB:status_0\);
\MotorPWM:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\MotorPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorPWM:PWMUDB:status_1\);
\MotorPWM:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\MotorPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorPWM:PWMUDB:final_kill_reg\);
\MotorPWM:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\MotorPWM:PWMUDB:compare1\,
		clk=>\MotorPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MotorPWM:PWMUDB:prevCompare1\);
\SensorTimer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_327,
		clk=>\SensorTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\SensorTimer:TimerUDB:capture_last\);
\SensorTimer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\SensorTimer:TimerUDB:status_tc\,
		clk=>\SensorTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\SensorTimer:TimerUDB:tc_reg_i\);
\SensorTimer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\SensorTimer:TimerUDB:control_7\,
		clk=>\SensorTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\SensorTimer:TimerUDB:hwEnable_reg\);
\SensorTimer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\SensorTimer:TimerUDB:capt_fifo_load\,
		clk=>\SensorTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\SensorTimer:TimerUDB:capture_out_reg_i\);
\SensorTimer:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\SensorTimer:TimerUDB:int_capt_count_1\\D\,
		clk=>\SensorTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN2_1);
\SensorTimer:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\SensorTimer:TimerUDB:int_capt_count_0\\D\,
		clk=>\SensorTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN2_0);
\SensorTimer:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\SensorTimer:TimerUDB:capt_int_temp\\D\,
		clk=>\SensorTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\SensorTimer:TimerUDB:capt_int_temp\);
\TapeTimer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_1147,
		clk=>\TapeTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\TapeTimer:TimerUDB:capture_last\);
\TapeTimer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\TapeTimer:TimerUDB:status_tc\,
		clk=>\TapeTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\TapeTimer:TimerUDB:tc_reg_i\);
\TapeTimer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\TapeTimer:TimerUDB:run_mode\,
		clk=>\TapeTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\TapeTimer:TimerUDB:hwEnable_reg\);
\TapeTimer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\TapeTimer:TimerUDB:capt_fifo_load\,
		clk=>\TapeTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\TapeTimer:TimerUDB:capture_out_reg_i\);
\TapeTimer:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\TapeTimer:TimerUDB:int_capt_count_1\\D\,
		clk=>\TapeTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\TapeTimer:TimerUDB:int_capt_count_1\);
\TapeTimer:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\TapeTimer:TimerUDB:int_capt_count_0\\D\,
		clk=>\TapeTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\TapeTimer:TimerUDB:int_capt_count_0\);
\TapeTimer:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\TapeTimer:TimerUDB:capt_int_temp\\D\,
		clk=>\TapeTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\TapeTimer:TimerUDB:capt_int_temp\);
\LineCounter:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LineCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\LineCounter:CounterUDB:prevCapture\);
\LineCounter:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\LineCounter:CounterUDB:per_equal\,
		clk=>\LineCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\LineCounter:CounterUDB:overflow_reg_i\);
\LineCounter:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LineCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\LineCounter:CounterUDB:underflow_reg_i\);
\LineCounter:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\LineCounter:CounterUDB:per_equal\,
		clk=>\LineCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\LineCounter:CounterUDB:tc_reg_i\);
\LineCounter:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\LineCounter:CounterUDB:cmp_out_i\,
		clk=>\LineCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\LineCounter:CounterUDB:prevCompare\);
\LineCounter:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\LineCounter:CounterUDB:cmp_out_i\,
		clk=>\LineCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_978);
\LineCounter:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_835,
		clk=>\LineCounter:CounterUDB:ClockOutFromEnBlock\,
		q=>\LineCounter:CounterUDB:count_stored_i\);
\ServoPWM:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\ServoPWM:PWMUDB:tc_i\,
		clk=>\ServoPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\ServoPWM:PWMUDB:tc_reg_i\);
\ServoPWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ServoPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\ServoPWM:PWMUDB:prevCapture\);
\ServoPWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ServoPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\ServoPWM:PWMUDB:trig_last\);
\ServoPWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\ServoPWM:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>zero,
		clk=>\ServoPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\ServoPWM:PWMUDB:runmode_enable\);
\ServoPWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\ServoPWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\ServoPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\ServoPWM:PWMUDB:sc_kill_tmp\);
\ServoPWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\ServoPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\ServoPWM:PWMUDB:ltch_kill_reg\);
\ServoPWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\ServoPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\ServoPWM:PWMUDB:min_kill_reg\);
\ServoPWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\ServoPWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\ServoPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\ServoPWM:PWMUDB:dith_count_1\);
\ServoPWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\ServoPWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\ServoPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\ServoPWM:PWMUDB:dith_count_0\);
\ServoPWM:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\ServoPWM:PWMUDB:pwm_i\,
		clk=>\ServoPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1125);
\ServoPWM:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ServoPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\ServoPWM:PWMUDB:pwm1_reg_i\);
\ServoPWM:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ServoPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\ServoPWM:PWMUDB:pwm2_reg_i\);
\ServoPWM:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\ServoPWM:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\ServoPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\ServoPWM:PWMUDB:status_0\);
\ServoPWM:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\ServoPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\ServoPWM:PWMUDB:status_1\);
\ServoPWM:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\ServoPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\ServoPWM:PWMUDB:final_kill_reg\);
\ServoPWM:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\ServoPWM:PWMUDB:compare1\,
		clk=>\ServoPWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\ServoPWM:PWMUDB:prevCompare1\);

END R_T_L;
