{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 199 06/26/2003 SJ Full Version " "Info: Version 3.0 Build 199 06/26/2003 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 02 11:55:24 2004 " "Info: Processing started: Tue Mar 02 11:55:24 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off dip_leds_test -c dip_leds_test --timing_analysis_only " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off dip_leds_test -c dip_leds_test --timing_analysis_only" {  } {  } 0 }
{  "Info" "ITDB_FULL_TPD_RESULT" "dip\[0\] led\[0\] 7.862 ns Longest " "Info: Longest tpd from source pin dip\[0\] to destination pin led\[0\] is 7.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.927 ns) 0.927 ns dip\[0\] 1 PIN Pin_A8 " "Info: 1: + IC(0.000 ns) + CELL(0.927 ns) = 0.927 ns; Loc. = Pin_A8; PIN Node = 'dip\[0\]'" {  } { { "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\synth\\db\\dip_leds_test_cmp.qrpt" "" "" { Report "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\synth\\db\\dip_leds_test_cmp.qrpt" Compiler "dip_leds_test" "UNKNOWN" "V1" "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\synth\\db\\dip_leds_test.quartus_db" { Floorplan "" "" "" { dip[0] } "NODE_NAME" } } } { "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\source\\rtl\\dip_leds_test.vhd" "" "" { Text "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\source\\rtl\\dip_leds_test.vhd" 24 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.316 ns) + CELL(2.619 ns) 7.862 ns led\[0\] 2 PIN Pin_AC23 " "Info: 2: + IC(4.316 ns) + CELL(2.619 ns) = 7.862 ns; Loc. = Pin_AC23; PIN Node = 'led\[0\]'" {  } { { "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\synth\\db\\dip_leds_test_cmp.qrpt" "" "" { Report "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\synth\\db\\dip_leds_test_cmp.qrpt" Compiler "dip_leds_test" "UNKNOWN" "V1" "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\synth\\db\\dip_leds_test.quartus_db" { Floorplan "" "" "6.935 ns" { dip[0] led[0] } "NODE_NAME" } } } { "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\source\\rtl\\dip_leds_test.vhd" "" "" { Text "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\source\\rtl\\dip_leds_test.vhd" 25 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.546 ns " "Info: Total cell delay = 3.546 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.316 ns " "Info: Total interconnect delay = 4.316 ns" {  } {  } 0}  } { { "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\synth\\db\\dip_leds_test_cmp.qrpt" "" "" { Report "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\synth\\db\\dip_leds_test_cmp.qrpt" Compiler "dip_leds_test" "UNKNOWN" "V1" "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\synth\\db\\dip_leds_test.quartus_db" { Floorplan "" "" "7.862 ns" { dip[0] dip[0]~out0 led[0] } "NODE_NAME" } } }  } 0 }
{  "Info" "ITDB_FULL_TPD_RESULT" "dip\[1\] led\[1\] 7.756 ns Shortest " "Info: Shortest tpd from source pin dip\[1\] to destination pin led\[1\] is 7.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.927 ns) 0.927 ns dip\[1\] 1 PIN Pin_A9 " "Info: 1: + IC(0.000 ns) + CELL(0.927 ns) = 0.927 ns; Loc. = Pin_A9; PIN Node = 'dip\[1\]'" {  } { { "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\synth\\db\\dip_leds_test_cmp.qrpt" "" "" { Report "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\synth\\db\\dip_leds_test_cmp.qrpt" Compiler "dip_leds_test" "UNKNOWN" "V1" "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\synth\\db\\dip_leds_test.quartus_db" { Floorplan "" "" "" { dip[1] } "NODE_NAME" } } } { "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\source\\rtl\\dip_leds_test.vhd" "" "" { Text "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\source\\rtl\\dip_leds_test.vhd" 24 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.210 ns) + CELL(2.619 ns) 7.756 ns led\[1\] 2 PIN Pin_AC24 " "Info: 2: + IC(4.210 ns) + CELL(2.619 ns) = 7.756 ns; Loc. = Pin_AC24; PIN Node = 'led\[1\]'" {  } { { "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\synth\\db\\dip_leds_test_cmp.qrpt" "" "" { Report "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\synth\\db\\dip_leds_test_cmp.qrpt" Compiler "dip_leds_test" "UNKNOWN" "V1" "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\synth\\db\\dip_leds_test.quartus_db" { Floorplan "" "" "6.829 ns" { dip[1] led[1] } "NODE_NAME" } } } { "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\source\\rtl\\dip_leds_test.vhd" "" "" { Text "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\source\\rtl\\dip_leds_test.vhd" 25 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.546 ns " "Info: Total cell delay = 3.546 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.210 ns " "Info: Total interconnect delay = 4.210 ns" {  } {  } 0}  } { { "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\synth\\db\\dip_leds_test_cmp.qrpt" "" "" { Report "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\synth\\db\\dip_leds_test_cmp.qrpt" Compiler "dip_leds_test" "UNKNOWN" "V1" "H:\\public_html\\sc2mce\\system\\sys_fw\\cards\\clk_card\\test\\synth\\db\\dip_leds_test.quartus_db" { Floorplan "" "" "7.756 ns" { dip[1] dip[1]~out0 led[1] } "NODE_NAME" } } }  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 02 11:55:24 2004 " "Info: Processing ended: Tue Mar 02 11:55:24 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "dip_leds_test.tan.rpt " "Info: Writing report file dip_leds_test.tan.rpt" {  } {  } 0 }
