Analysis & Synthesis report for pdm_to_pcm
Wed Dec  4 20:29:17 2019
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component
 17. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
 18. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
 19. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
 20. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
 21. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
 22. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
 23. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
 24. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
 25. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component
 26. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
 27. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
 28. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
 29. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
 30. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
 31. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
 32. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
 33. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
 34. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component
 35. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
 36. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
 37. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
 38. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
 39. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
 40. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
 41. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
 42. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
 43. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component
 44. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
 45. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
 46. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
 47. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
 48. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
 49. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
 50. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
 51. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
 52. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component
 53. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
 54. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
 55. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
 56. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
 57. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
 58. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
 59. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
 60. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
 61. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component
 62. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
 63. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
 64. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
 65. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
 66. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
 67. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
 68. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
 69. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
 70. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component
 71. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
 72. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
 73. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
 74. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
 75. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
 76. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
 77. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
 78. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
 79. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component
 80. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
 81. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
 82. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
 83. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
 84. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
 85. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
 86. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
 87. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
 88. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component
 89. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated
 90. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p
 91. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p
 92. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram
 93. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp
 94. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6
 95. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp
 96. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9
 97. Source assignments for beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component|altsyncram_qb42:auto_generated
 98. Source assignments for accum:module_gen[1].accum_i|altshift_taps:buffer_rtl_0|shift_taps_til:auto_generated|altsyncram_ms71:altsyncram2
 99. Parameter Settings for User Entity Instance: Top-level Entity: |pdm_to_pcm
100. Parameter Settings for User Entity Instance: gen_ACC_clk:gpc
101. Parameter Settings for User Entity Instance: accum:module_gen[0].accum_i
102. Parameter Settings for User Entity Instance: fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component
103. Parameter Settings for User Entity Instance: accum:module_gen[1].accum_i
104. Parameter Settings for User Entity Instance: fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component
105. Parameter Settings for User Entity Instance: accum:module_gen[2].accum_i
106. Parameter Settings for User Entity Instance: fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component
107. Parameter Settings for User Entity Instance: accum:module_gen[3].accum_i
108. Parameter Settings for User Entity Instance: fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component
109. Parameter Settings for User Entity Instance: accum:module_gen[4].accum_i
110. Parameter Settings for User Entity Instance: fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component
111. Parameter Settings for User Entity Instance: accum:module_gen[5].accum_i
112. Parameter Settings for User Entity Instance: fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component
113. Parameter Settings for User Entity Instance: accum:module_gen[6].accum_i
114. Parameter Settings for User Entity Instance: fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component
115. Parameter Settings for User Entity Instance: accum:module_gen[7].accum_i
116. Parameter Settings for User Entity Instance: fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component
117. Parameter Settings for User Entity Instance: accum:module_gen[8].accum_i
118. Parameter Settings for User Entity Instance: fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component
119. Parameter Settings for User Entity Instance: beamformer:beaf
120. Parameter Settings for User Entity Instance: beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component
121. Parameter Settings for Inferred Entity Instance: accum:module_gen[1].accum_i|altshift_taps:buffer_rtl_0
122. dcfifo Parameter Settings by Entity Instance
123. altsyncram Parameter Settings by Entity Instance
124. altshift_taps Parameter Settings by Entity Instance
125. Port Connectivity Checks: "beamformer:beaf|micloc:miclocROM"
126. Port Connectivity Checks: "beamformer:beaf"
127. Port Connectivity Checks: "spi_slave:spislv"
128. Port Connectivity Checks: "fifo2:module_gen[8].fifo_i"
129. Port Connectivity Checks: "fifo2:module_gen[7].fifo_i"
130. Port Connectivity Checks: "fifo2:module_gen[6].fifo_i"
131. Port Connectivity Checks: "fifo2:module_gen[5].fifo_i"
132. Port Connectivity Checks: "fifo2:module_gen[4].fifo_i"
133. Port Connectivity Checks: "fifo2:module_gen[3].fifo_i"
134. Port Connectivity Checks: "fifo2:module_gen[2].fifo_i"
135. Port Connectivity Checks: "fifo2:module_gen[1].fifo_i"
136. Port Connectivity Checks: "fifo2:module_gen[0].fifo_i"
137. Post-Synthesis Netlist Statistics for Top Partition
138. Elapsed Time Per Partition
139. Analysis & Synthesis Messages
140. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec  4 20:29:16 2019       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; pdm_to_pcm                                  ;
; Top-level Entity Name              ; pdm_to_pcm                                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 11,026                                      ;
;     Total combinational functions  ; 4,687                                       ;
;     Dedicated logic registers      ; 6,729                                       ;
; Total registers                    ; 6729                                        ;
; Total pins                         ; 24                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 12,081                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08SAE144C8G     ;                    ;
; Top-level entity name                                            ; pdm_to_pcm         ; pdm_to_pcm         ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Type of Retiming Performed During Resynthesis                    ; Full               ;                    ;
; Resynthesis Optimization Effort                                  ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                         ; Normal             ;                    ;
; Use Generated Physical Constraints File                          ; On                 ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------------------+---------+
; beamformer.v                     ; yes             ; User Verilog HDL File                 ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v                 ;         ;
; pdm_to_pcm.v                     ; yes             ; User Verilog HDL File                 ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v                 ;         ;
; spi_slave.v                      ; yes             ; User Verilog HDL File                 ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/spi_slave.v                  ;         ;
; accum.v                          ; yes             ; User Verilog HDL File                 ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/accum.v                      ;         ;
; fifo2.v                          ; yes             ; User Wizard-Generated File            ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v                      ;         ;
; micloc.v                         ; yes             ; User Wizard-Generated File            ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/micloc.v                     ;         ;
; rom_half.hex                     ; yes             ; User Hexadecimal (Intel-Format) File  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/rom_half.hex                 ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf            ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc       ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_graycounter.inc     ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_fefifo.inc          ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_gray2bin.inc        ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dffpipe.inc           ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/alt_sync_fifo.inc     ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram_fifo.inc   ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc        ;         ;
; db/dcfifo_csi1.tdf               ; yes             ; Auto-Generated Megafunction           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf           ;         ;
; db/a_graycounter_g26.tdf         ; yes             ; Auto-Generated Megafunction           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_g26.tdf     ;         ;
; db/a_graycounter_cgb.tdf         ; yes             ; Auto-Generated Megafunction           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_cgb.tdf     ;         ;
; db/altsyncram_lf51.tdf           ; yes             ; Auto-Generated Megafunction           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_lf51.tdf       ;         ;
; db/alt_synch_pipe_l9l.tdf        ; yes             ; Auto-Generated Megafunction           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_l9l.tdf    ;         ;
; db/dffpipe_6v8.tdf               ; yes             ; Auto-Generated Megafunction           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_6v8.tdf           ;         ;
; db/alt_synch_pipe_m9l.tdf        ; yes             ; Auto-Generated Megafunction           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_m9l.tdf    ;         ;
; db/dffpipe_7v8.tdf               ; yes             ; Auto-Generated Megafunction           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_7v8.tdf           ;         ;
; db/cmpr_4h5.tdf                  ; yes             ; Auto-Generated Megafunction           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_4h5.tdf              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; db/altsyncram_qb42.tdf           ; yes             ; Auto-Generated Megafunction           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_qb42.tdf       ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altshift_taps.tdf     ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                          ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc      ;         ;
; db/shift_taps_til.tdf            ; yes             ; Auto-Generated Megafunction           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/shift_taps_til.tdf        ;         ;
; db/altsyncram_ms71.tdf           ; yes             ; Auto-Generated Megafunction           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_ms71.tdf       ;         ;
; db/cntr_97f.tdf                  ; yes             ; Auto-Generated Megafunction           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_97f.tdf              ;         ;
; db/cmpr_krb.tdf                  ; yes             ; Auto-Generated Megafunction           ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_krb.tdf              ;         ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 11,026              ;
;                                             ;                     ;
; Total combinational functions               ; 4687                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 4176                ;
;     -- 3 input functions                    ; 172                 ;
;     -- <=2 input functions                  ; 339                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 4477                ;
;     -- arithmetic mode                      ; 210                 ;
;                                             ;                     ;
; Total registers                             ; 6729                ;
;     -- Dedicated logic registers            ; 6729                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 24                  ;
; Total memory bits                           ; 12081               ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; beamformer:beaf|clk ;
; Maximum fan-out                             ; 5859                ;
; Total fan-out                               ; 33230               ;
; Average fan-out                             ; 2.88                ;
+---------------------------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                       ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |pdm_to_pcm                                  ; 4687 (121)          ; 6729 (55)                 ; 12081       ; 0          ; 0            ; 0       ; 0         ; 24   ; 0            ; 0          ; |pdm_to_pcm                                                                                                                               ; pdm_to_pcm         ; work         ;
;    |accum:module_gen[0].accum_i|             ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[0].accum_i                                                                                                   ; accum              ; work         ;
;    |accum:module_gen[1].accum_i|             ; 36 (17)             ; 17 (9)                    ; 2277        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[1].accum_i                                                                                                   ; accum              ; work         ;
;       |altshift_taps:buffer_rtl_0|           ; 19 (0)              ; 8 (0)                     ; 2277        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[1].accum_i|altshift_taps:buffer_rtl_0                                                                        ; altshift_taps      ; work         ;
;          |shift_taps_til:auto_generated|     ; 19 (0)              ; 8 (0)                     ; 2277        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[1].accum_i|altshift_taps:buffer_rtl_0|shift_taps_til:auto_generated                                          ; shift_taps_til     ; work         ;
;             |altsyncram_ms71:altsyncram2|    ; 0 (0)               ; 0 (0)                     ; 2277        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[1].accum_i|altshift_taps:buffer_rtl_0|shift_taps_til:auto_generated|altsyncram_ms71:altsyncram2              ; altsyncram_ms71    ; work         ;
;             |cntr_97f:cntr1|                 ; 19 (17)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[1].accum_i|altshift_taps:buffer_rtl_0|shift_taps_til:auto_generated|cntr_97f:cntr1                           ; cntr_97f           ; work         ;
;                |cmpr_krb:cmpr4|              ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[1].accum_i|altshift_taps:buffer_rtl_0|shift_taps_til:auto_generated|cntr_97f:cntr1|cmpr_krb:cmpr4            ; cmpr_krb           ; work         ;
;    |accum:module_gen[2].accum_i|             ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[2].accum_i                                                                                                   ; accum              ; work         ;
;    |accum:module_gen[3].accum_i|             ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[3].accum_i                                                                                                   ; accum              ; work         ;
;    |accum:module_gen[4].accum_i|             ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[4].accum_i                                                                                                   ; accum              ; work         ;
;    |accum:module_gen[5].accum_i|             ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[5].accum_i                                                                                                   ; accum              ; work         ;
;    |accum:module_gen[6].accum_i|             ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[6].accum_i                                                                                                   ; accum              ; work         ;
;    |accum:module_gen[7].accum_i|             ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[7].accum_i                                                                                                   ; accum              ; work         ;
;    |accum:module_gen[8].accum_i|             ; 17 (17)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|accum:module_gen[8].accum_i                                                                                                   ; accum              ; work         ;
;    |beamformer:beaf|                         ; 3919 (3919)         ; 5852 (5852)               ; 588         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|beamformer:beaf                                                                                                               ; beamformer         ; work         ;
;       |micloc:miclocROM|                     ; 0 (0)               ; 0 (0)                     ; 588         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|beamformer:beaf|micloc:miclocROM                                                                                              ; micloc             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 588         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component                                                              ; altsyncram         ; work         ;
;             |altsyncram_qb42:auto_generated| ; 0 (0)               ; 0 (0)                     ; 588         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component|altsyncram_qb42:auto_generated                               ; altsyncram_qb42    ; work         ;
;    |fifo2:module_gen[0].fifo_i|              ; 49 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|              ; 49 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|        ; 49 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                 ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p|    ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                     ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p|    ; 18 (18)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                     ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                      ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|        ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                      ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|        ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                        ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|       ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                        ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|        ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                         ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[1].fifo_i|              ; 49 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|              ; 49 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|        ; 49 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                 ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p|    ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                     ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p|    ; 18 (18)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                     ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                      ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|        ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                      ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|        ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                        ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|       ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                        ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|        ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                         ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[2].fifo_i|              ; 49 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|              ; 49 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|        ; 49 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                 ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p|    ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                     ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p|    ; 18 (18)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                     ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                      ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|        ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                      ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|        ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                        ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|       ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                        ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|        ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                         ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[3].fifo_i|              ; 49 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|              ; 49 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|        ; 49 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                 ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p|    ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                     ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p|    ; 18 (18)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                     ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                      ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|        ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                      ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|        ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                        ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|       ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                        ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|        ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                         ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[4].fifo_i|              ; 47 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|              ; 47 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|        ; 47 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                 ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p|    ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                     ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p|    ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                     ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                      ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|        ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                      ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|        ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                        ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|       ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                        ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|        ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                         ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[5].fifo_i|              ; 47 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|              ; 47 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|        ; 47 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                 ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p|    ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                     ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p|    ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                     ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                      ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|        ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                      ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|        ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                        ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|       ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                        ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|        ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                         ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[6].fifo_i|              ; 49 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|              ; 49 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|        ; 49 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                 ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p|    ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                     ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p|    ; 18 (18)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                     ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                      ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|        ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                      ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|        ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                        ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|       ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                        ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|        ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                         ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[7].fifo_i|              ; 47 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|              ; 47 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|        ; 47 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                 ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p|    ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                     ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p|    ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                     ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                      ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|        ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                      ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|        ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                        ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|       ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                        ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|        ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                         ; cmpr_4h5           ; work         ;
;    |fifo2:module_gen[8].fifo_i|              ; 49 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|              ; 49 (0)              ; 78 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_csi1:auto_generated|        ; 49 (5)              ; 78 (24)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated                                                 ; dcfifo_csi1        ; work         ;
;             |a_graycounter_cgb:wrptr_g1p|    ; 16 (16)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p                     ; a_graycounter_cgb  ; work         ;
;             |a_graycounter_g26:rdptr_g1p|    ; 18 (18)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p                     ; a_graycounter_g26  ; work         ;
;             |alt_synch_pipe_l9l:rs_dgwp|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp                      ; alt_synch_pipe_l9l ; work         ;
;                |dffpipe_6v8:dffpipe6|        ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ; dffpipe_6v8        ; work         ;
;             |alt_synch_pipe_m9l:ws_dgrp|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp                      ; alt_synch_pipe_m9l ; work         ;
;                |dffpipe_7v8:dffpipe9|        ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ; dffpipe_7v8        ; work         ;
;             |altsyncram_lf51:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram                        ; altsyncram_lf51    ; work         ;
;             |cmpr_4h5:rdempty_eq_comp|       ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp                        ; cmpr_4h5           ; work         ;
;             |cmpr_4h5:wrfull_eq_comp|        ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:wrfull_eq_comp                         ; cmpr_4h5           ; work         ;
;    |gen_ACC_clk:gpc|                         ; 13 (13)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|gen_ACC_clk:gpc                                                                                                               ; gen_ACC_clk        ; work         ;
;    |spi_slave:spislv|                        ; 27 (27)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|spi_slave:spislv                                                                                                              ; spi_slave          ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------+
; accum:module_gen[1].accum_i|altshift_taps:buffer_rtl_0|shift_taps_til:auto_generated|altsyncram_ms71:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 253          ; 9            ; 253          ; 9            ; 2277 ; None         ;
; beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component|altsyncram_qb42:auto_generated|ALTSYNCRAM                  ; M9K  ; True Dual Port   ; 84           ; 8            ; 84           ; 8            ; 672  ; rom_half.hex ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM           ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None         ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM           ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None         ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM           ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None         ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM           ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None         ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM           ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None         ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM           ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None         ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM           ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None         ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM           ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None         ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram|ALTSYNCRAM           ; M9K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None         ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+
; Altera ; ROM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|beamformer:beaf|micloc:miclocROM ; micloc.v        ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i       ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i       ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i       ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i       ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i       ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i       ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i       ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i       ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i       ; fifo2.v         ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 288                                                                                               ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; spi_data_to_send[8,9,11..15]           ; Merged with spi_data_to_send[10]       ;
; fifo_data_in[1][7]                     ; Merged with fifo_data_in[0][7]         ;
; fifo_data_in[2][7]                     ; Merged with fifo_data_in[0][7]         ;
; fifo_data_in[3][7]                     ; Merged with fifo_data_in[0][7]         ;
; fifo_data_in[4][7]                     ; Merged with fifo_data_in[0][7]         ;
; fifo_data_in[5][7]                     ; Merged with fifo_data_in[0][7]         ;
; fifo_data_in[6][7]                     ; Merged with fifo_data_in[0][7]         ;
; fifo_data_in[7][7]                     ; Merged with fifo_data_in[0][7]         ;
; fifo_data_in[8][7]                     ; Merged with fifo_data_in[0][7]         ;
; fifo_data_in[1][6]                     ; Merged with fifo_data_in[0][6]         ;
; fifo_data_in[2][6]                     ; Merged with fifo_data_in[0][6]         ;
; fifo_data_in[3][6]                     ; Merged with fifo_data_in[0][6]         ;
; fifo_data_in[4][6]                     ; Merged with fifo_data_in[0][6]         ;
; fifo_data_in[5][6]                     ; Merged with fifo_data_in[0][6]         ;
; fifo_data_in[6][6]                     ; Merged with fifo_data_in[0][6]         ;
; fifo_data_in[7][6]                     ; Merged with fifo_data_in[0][6]         ;
; fifo_data_in[8][6]                     ; Merged with fifo_data_in[0][6]         ;
; fifo_data_in[1][5]                     ; Merged with fifo_data_in[0][5]         ;
; fifo_data_in[2][5]                     ; Merged with fifo_data_in[0][5]         ;
; fifo_data_in[3][5]                     ; Merged with fifo_data_in[0][5]         ;
; fifo_data_in[4][5]                     ; Merged with fifo_data_in[0][5]         ;
; fifo_data_in[5][5]                     ; Merged with fifo_data_in[0][5]         ;
; fifo_data_in[6][5]                     ; Merged with fifo_data_in[0][5]         ;
; fifo_data_in[7][5]                     ; Merged with fifo_data_in[0][5]         ;
; fifo_data_in[8][5]                     ; Merged with fifo_data_in[0][5]         ;
; fifo_data_in[1][4]                     ; Merged with fifo_data_in[0][4]         ;
; fifo_data_in[2][4]                     ; Merged with fifo_data_in[0][4]         ;
; fifo_data_in[3][4]                     ; Merged with fifo_data_in[0][4]         ;
; fifo_data_in[4][4]                     ; Merged with fifo_data_in[0][4]         ;
; fifo_data_in[5][4]                     ; Merged with fifo_data_in[0][4]         ;
; fifo_data_in[6][4]                     ; Merged with fifo_data_in[0][4]         ;
; fifo_data_in[7][4]                     ; Merged with fifo_data_in[0][4]         ;
; fifo_data_in[8][4]                     ; Merged with fifo_data_in[0][4]         ;
; fifo_data_in[1][3]                     ; Merged with fifo_data_in[0][3]         ;
; fifo_data_in[2][3]                     ; Merged with fifo_data_in[0][3]         ;
; fifo_data_in[3][3]                     ; Merged with fifo_data_in[0][3]         ;
; fifo_data_in[4][3]                     ; Merged with fifo_data_in[0][3]         ;
; fifo_data_in[5][3]                     ; Merged with fifo_data_in[0][3]         ;
; fifo_data_in[6][3]                     ; Merged with fifo_data_in[0][3]         ;
; fifo_data_in[7][3]                     ; Merged with fifo_data_in[0][3]         ;
; fifo_data_in[8][3]                     ; Merged with fifo_data_in[0][3]         ;
; fifo_data_in[1][2]                     ; Merged with fifo_data_in[0][2]         ;
; fifo_data_in[2][2]                     ; Merged with fifo_data_in[0][2]         ;
; fifo_data_in[3][2]                     ; Merged with fifo_data_in[0][2]         ;
; fifo_data_in[4][2]                     ; Merged with fifo_data_in[0][2]         ;
; fifo_data_in[5][2]                     ; Merged with fifo_data_in[0][2]         ;
; fifo_data_in[6][2]                     ; Merged with fifo_data_in[0][2]         ;
; fifo_data_in[7][2]                     ; Merged with fifo_data_in[0][2]         ;
; fifo_data_in[8][2]                     ; Merged with fifo_data_in[0][2]         ;
; fifo_data_in[1][1]                     ; Merged with fifo_data_in[0][1]         ;
; fifo_data_in[2][1]                     ; Merged with fifo_data_in[0][1]         ;
; fifo_data_in[3][1]                     ; Merged with fifo_data_in[0][1]         ;
; fifo_data_in[4][1]                     ; Merged with fifo_data_in[0][1]         ;
; fifo_data_in[5][1]                     ; Merged with fifo_data_in[0][1]         ;
; fifo_data_in[6][1]                     ; Merged with fifo_data_in[0][1]         ;
; fifo_data_in[7][1]                     ; Merged with fifo_data_in[0][1]         ;
; fifo_data_in[8][1]                     ; Merged with fifo_data_in[0][1]         ;
; fifo_data_in[1][0]                     ; Merged with fifo_data_in[0][0]         ;
; fifo_data_in[2][0]                     ; Merged with fifo_data_in[0][0]         ;
; fifo_data_in[3][0]                     ; Merged with fifo_data_in[0][0]         ;
; fifo_data_in[4][0]                     ; Merged with fifo_data_in[0][0]         ;
; fifo_data_in[5][0]                     ; Merged with fifo_data_in[0][0]         ;
; fifo_data_in[6][0]                     ; Merged with fifo_data_in[0][0]         ;
; fifo_data_in[7][0]                     ; Merged with fifo_data_in[0][0]         ;
; fifo_data_in[8][0]                     ; Merged with fifo_data_in[0][0]         ;
; spi_data_to_send[10]                   ; Stuck at GND due to stuck port data_in ;
; beamformer:beaf|ROMcounter_hori[2]     ; Stuck at GND due to stuck port data_in ;
; beamformer:beaf|ROMcounter_vert[2]     ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 74 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6729  ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 331   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                    ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------+---------+
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0 ; 6       ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0 ; 6       ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0 ; 6       ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0 ; 6       ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0 ; 6       ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0 ; 6       ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0 ; 6       ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0 ; 6       ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0 ; 6       ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6    ; 3       ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6    ; 3       ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0 ; 6       ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6    ; 3       ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0 ; 6       ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9    ; 4       ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9    ; 4       ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9    ; 4       ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9    ; 4       ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9    ; 4       ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9    ; 4       ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9    ; 3       ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9    ; 4       ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9    ; 4       ;
; Total number of inverted registers = 36                                                                              ;         ;
+----------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                       ;
+--------------------------------------------+------------------------------------------+------------+
; Register Name                              ; Megafunction                             ; Type       ;
+--------------------------------------------+------------------------------------------+------------+
; accum:module_gen[1].accum_i|buffer[1..255] ; accum:module_gen[1].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[0].accum_i|buffer[1..255] ; accum:module_gen[1].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[2].accum_i|buffer[1..255] ; accum:module_gen[1].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[4].accum_i|buffer[1..255] ; accum:module_gen[1].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[3].accum_i|buffer[1..255] ; accum:module_gen[1].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[6].accum_i|buffer[1..255] ; accum:module_gen[1].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[5].accum_i|buffer[1..255] ; accum:module_gen[1].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[8].accum_i|buffer[1..255] ; accum:module_gen[1].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
; accum:module_gen[7].accum_i|buffer[1..255] ; accum:module_gen[1].accum_i|buffer_rtl_0 ; SHIFT_TAPS ;
+--------------------------------------------+------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pdm_to_pcm|spi_slave:spislv|bitcnt[1]            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pdm_to_pcm|fifo_rdclk                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pdm_to_pcm|spi_slave:spislv|dataToSendBuffer[11] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |pdm_to_pcm|spi_slave:spislv|dataToSendBuffer[6]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |pdm_to_pcm|beamformer:beaf|ROMcounter_hori[0]    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |pdm_to_pcm|beamformer:beaf|ROMcounter_vert[0]    ;
; 17:1               ; 8 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |pdm_to_pcm|spi_data_to_send[0]                   ;
; 128:1              ; 8 bits    ; 680 LEs       ; 432 LEs              ; 248 LEs                ; No         ; |pdm_to_pcm|beamformer:beaf|Mux15                 ;
; 128:1              ; 8 bits    ; 680 LEs       ; 432 LEs              ; 248 LEs                ; No         ; |pdm_to_pcm|beamformer:beaf|Mux2                  ;
; 128:1              ; 8 bits    ; 680 LEs       ; 432 LEs              ; 248 LEs                ; No         ; |pdm_to_pcm|beamformer:beaf|Mux23                 ;
; 128:1              ; 8 bits    ; 680 LEs       ; 432 LEs              ; 248 LEs                ; No         ; |pdm_to_pcm|beamformer:beaf|Mux37                 ;
; 128:1              ; 8 bits    ; 680 LEs       ; 432 LEs              ; 248 LEs                ; No         ; |pdm_to_pcm|beamformer:beaf|Mux30                 ;
; 128:1              ; 8 bits    ; 680 LEs       ; 432 LEs              ; 248 LEs                ; No         ; |pdm_to_pcm|beamformer:beaf|Mux53                 ;
; 128:1              ; 8 bits    ; 680 LEs       ; 432 LEs              ; 248 LEs                ; No         ; |pdm_to_pcm|beamformer:beaf|Mux42                 ;
; 128:1              ; 8 bits    ; 680 LEs       ; 432 LEs              ; 248 LEs                ; No         ; |pdm_to_pcm|beamformer:beaf|Mux66                 ;
; 128:1              ; 8 bits    ; 680 LEs       ; 432 LEs              ; 248 LEs                ; No         ; |pdm_to_pcm|beamformer:beaf|Mux60                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component|altsyncram_qb42:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for accum:module_gen[1].accum_i|altshift_taps:buffer_rtl_0|shift_taps_til:auto_generated|altsyncram_ms71:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |pdm_to_pcm ;
+--------------------+-------+-----------------------------------------------+
; Parameter Name     ; Value ; Type                                          ;
+--------------------+-------+-----------------------------------------------+
; BIT_WIDTH          ; 8     ; Signed Integer                                ;
; NUM_MICS           ; 9     ; Signed Integer                                ;
; PDM_CLK_DEC_FACTOR ; 12    ; Signed Integer                                ;
+--------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_ACC_clk:gpc ;
+-----------------+-------+------------------------------------+
; Parameter Name  ; Value ; Type                               ;
+-----------------+-------+------------------------------------+
; DEC_FACTOR_DIV2 ; 64    ; Signed Integer                     ;
+-----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[0].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 8           ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[1].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 8           ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[2].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 8           ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[3].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 8           ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[4].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 8           ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[5].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 8           ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[6].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 8           ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[7].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 8           ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accum:module_gen[8].accum_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DEC_FACTOR     ; 256   ; Signed Integer                                  ;
; BIT_WIDTH      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 8           ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_csi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: beamformer:beaf ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; BIT_WIDTH      ; 8     ; Signed Integer                      ;
; SUM_WIDTH      ; 16    ; Signed Integer                      ;
; NUM_MICS       ; 9     ; Signed Integer                      ;
; GRID_SIZE      ; 3     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                    ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 84                   ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                    ;
; NUMWORDS_B                         ; 84                   ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                    ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; rom_half.hex         ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_qb42      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: accum:module_gen[1].accum_i|altshift_taps:buffer_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                  ;
+----------------+----------------+-----------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                               ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                               ;
; TAP_DISTANCE   ; 255            ; Untyped                                                               ;
; WIDTH          ; 9              ; Untyped                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                               ;
; CBXI_PARAMETER ; shift_taps_til ; Untyped                                                               ;
+----------------+----------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                    ;
+----------------------------+----------------------------------------------------+
; Name                       ; Value                                              ;
+----------------------------+----------------------------------------------------+
; Number of entity instances ; 9                                                  ;
; Entity Instance            ; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 8                                                  ;
;     -- LPM_NUMWORDS        ; 128                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 8                                                  ;
;     -- LPM_NUMWORDS        ; 128                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 8                                                  ;
;     -- LPM_NUMWORDS        ; 128                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 8                                                  ;
;     -- LPM_NUMWORDS        ; 128                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 8                                                  ;
;     -- LPM_NUMWORDS        ; 128                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 8                                                  ;
;     -- LPM_NUMWORDS        ; 128                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 8                                                  ;
;     -- LPM_NUMWORDS        ; 128                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 8                                                  ;
;     -- LPM_NUMWORDS        ; 128                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 8                                                  ;
;     -- LPM_NUMWORDS        ; 128                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
+----------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                ;
; Entity Instance                           ; beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                  ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 84                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                           ;
;     -- WIDTH_B                            ; 8                                                                ;
;     -- NUMWORDS_B                         ; 84                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                 ;
+----------------------------+--------------------------------------------------------+
; Name                       ; Value                                                  ;
+----------------------------+--------------------------------------------------------+
; Number of entity instances ; 1                                                      ;
; Entity Instance            ; accum:module_gen[1].accum_i|altshift_taps:buffer_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                      ;
;     -- TAP_DISTANCE        ; 255                                                    ;
;     -- WIDTH               ; 9                                                      ;
+----------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "beamformer:beaf|micloc:miclocROM"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; q_a[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "beamformer:beaf"                 ;
+---------------------------+-------+----------+--------------+
; Port                      ; Type  ; Severity ; Details      ;
+---------------------------+-------+----------+--------------+
; steering_angle_hori[6..5] ; Input ; Info     ; Stuck at GND ;
; steering_angle_hori[1..0] ; Input ; Info     ; Stuck at GND ;
; steering_angle_hori[4]    ; Input ; Info     ; Stuck at VCC ;
; steering_angle_hori[3]    ; Input ; Info     ; Stuck at GND ;
; steering_angle_hori[2]    ; Input ; Info     ; Stuck at VCC ;
; steering_angle_vert       ; Input ; Info     ; Stuck at GND ;
+---------------------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave:spislv"                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; byteReceived ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; receivedData ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo2:module_gen[8].fifo_i"                                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo2:module_gen[7].fifo_i"                                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo2:module_gen[6].fifo_i"                                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo2:module_gen[5].fifo_i"                                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo2:module_gen[4].fifo_i"                                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo2:module_gen[3].fifo_i"                                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo2:module_gen[2].fifo_i"                                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo2:module_gen[1].fifo_i"                                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo2:module_gen[0].fifo_i"                                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 24                          ;
; cycloneiii_ff         ; 6729                        ;
;     ENA               ; 316                         ;
;     ENA SCLR          ; 10                          ;
;     ENA SCLR SLD      ; 5                           ;
;     SCLR              ; 6                           ;
;     plain             ; 6392                        ;
; cycloneiii_lcell_comb ; 4687                        ;
;     arith             ; 210                         ;
;         2 data inputs ; 145                         ;
;         3 data inputs ; 65                          ;
;     normal            ; 4477                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 54                          ;
;         2 data inputs ; 138                         ;
;         3 data inputs ; 107                         ;
;         4 data inputs ; 4176                        ;
; cycloneiii_ram_block  ; 88                          ;
;                       ;                             ;
; Max LUT depth         ; 12.70                       ;
; Average LUT depth     ; 8.36                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Wed Dec  4 20:29:01 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pdm_to_pcm -c pdm_to_pcm
Warning (125092): Tcl Script File ../synthesis/bform.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../synthesis/bform.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file beamformer.v
    Info (12023): Found entity 1: beamformer File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v Line: 23
Info (12021): Found 2 design units, including 2 entities, in source file pdm_to_pcm.v
    Info (12023): Found entity 1: pdm_to_pcm File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 23
    Info (12023): Found entity 2: gen_ACC_clk File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 226
Info (12021): Found 1 design units, including 1 entities, in source file spi_slave.v
    Info (12023): Found entity 1: spi_slave File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/spi_slave.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file accum.v
    Info (12023): Found entity 1: accum File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/accum.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fifo2.v
    Info (12023): Found entity 1: fifo2 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file delayline.v
    Info (12023): Found entity 1: delayline File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/delayline.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file micloc.v
    Info (12023): Found entity 1: micloc File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/micloc.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file delline.v
    Info (12023): Found entity 1: delline File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/delline.v Line: 40
Info (12127): Elaborating entity "pdm_to_pcm" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at pdm_to_pcm.v(153): truncated value with size 32 to match size of target (4) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 153
Warning (10230): Verilog HDL assignment warning at pdm_to_pcm.v(179): truncated value with size 32 to match size of target (5) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 179
Warning (10230): Verilog HDL assignment warning at pdm_to_pcm.v(209): truncated value with size 32 to match size of target (4) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 209
Info (12128): Elaborating entity "gen_ACC_clk" for hierarchy "gen_ACC_clk:gpc" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 91
Warning (10230): Verilog HDL assignment warning at pdm_to_pcm.v(237): truncated value with size 32 to match size of target (8) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 237
Info (12128): Elaborating entity "accum" for hierarchy "accum:module_gen[0].accum_i" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 102
Info (12128): Elaborating entity "fifo2" for hierarchy "fifo2:module_gen[0].fifo_i" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 113
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v Line: 80
Info (12130): Elaborated megafunction instantiation "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v Line: 80
Info (12133): Instantiated megafunction "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component" with the following parameter: File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v Line: 80
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_csi1.tdf
    Info (12023): Found entity 1: dcfifo_csi1 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_csi1" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated" File: /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_g26.tdf
    Info (12023): Found entity 1: a_graycounter_g26 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_g26.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_g26" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_g26:rdptr_g1p" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_cgb.tdf
    Info (12023): Found entity 1: a_graycounter_cgb File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_cgb.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_cgb" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|a_graycounter_cgb:wrptr_g1p" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lf51.tdf
    Info (12023): Found entity 1: altsyncram_lf51 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_lf51.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_lf51" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|altsyncram_lf51:fifo_ram" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_l9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_l9l File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_l9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_l9l" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_6v8.tdf
    Info (12023): Found entity 1: dffpipe_6v8 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_6v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_6v8" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_l9l:rs_dgwp|dffpipe_6v8:dffpipe6" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_l9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_m9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_m9l File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_m9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_m9l" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_7v8.tdf
    Info (12023): Found entity 1: dffpipe_7v8 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_7v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_7v8" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|alt_synch_pipe_m9l:ws_dgrp|dffpipe_7v8:dffpipe9" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_m9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_4h5.tdf
    Info (12023): Found entity 1: cmpr_4h5 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_4h5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_4h5" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_csi1:auto_generated|cmpr_4h5:rdempty_eq_comp" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_csi1.tdf Line: 60
Info (12128): Elaborating entity "spi_slave" for hierarchy "spi_slave:spislv" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 128
Info (12128): Elaborating entity "beamformer" for hierarchy "beamformer:beaf" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 144
Warning (10230): Verilog HDL assignment warning at beamformer.v(80): truncated value with size 32 to match size of target (9) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v Line: 80
Warning (10230): Verilog HDL assignment warning at beamformer.v(81): truncated value with size 32 to match size of target (9) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v Line: 81
Warning (10230): Verilog HDL assignment warning at beamformer.v(101): truncated value with size 32 to match size of target (3) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v Line: 101
Info (12128): Elaborating entity "micloc" for hierarchy "beamformer:beaf|micloc:miclocROM" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v Line: 70
Info (12128): Elaborating entity "altsyncram" for hierarchy "beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/micloc.v Line: 100
Info (12130): Elaborated megafunction instantiation "beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/micloc.v Line: 100
Info (12133): Instantiated megafunction "beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component" with the following parameter: File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/micloc.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "rom_half.hex"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "84"
    Info (12134): Parameter "numwords_b" = "84"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qb42.tdf
    Info (12023): Found entity 1: altsyncram_qb42 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_qb42.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qb42" for hierarchy "beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component|altsyncram_qb42:auto_generated" File: /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "beamformer:beaf|micloc:miclocROM|altsyncram:altsyncram_component|altsyncram_qb42:auto_generated|q_a[7]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_qb42.tdf Line: 307
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "accum:module_gen[1].accum_i|buffer_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 255
        Info (286033): Parameter WIDTH set to 9
Info (12130): Elaborated megafunction instantiation "accum:module_gen[1].accum_i|altshift_taps:buffer_rtl_0"
Info (12133): Instantiated megafunction "accum:module_gen[1].accum_i|altshift_taps:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "255"
    Info (12134): Parameter "WIDTH" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_til.tdf
    Info (12023): Found entity 1: shift_taps_til File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/shift_taps_til.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ms71.tdf
    Info (12023): Found entity 1: altsyncram_ms71 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_ms71.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_97f.tdf
    Info (12023): Found entity 1: cntr_97f File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_97f.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf
    Info (12023): Found entity 1: cmpr_krb File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_krb.tdf Line: 23
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/output_files/pdm_to_pcm.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "mosi" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 38
Info (21057): Implemented 11156 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 11044 logic cells
    Info (21064): Implemented 88 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 1142 megabytes
    Info: Processing ended: Wed Dec  4 20:29:17 2019
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/output_files/pdm_to_pcm.map.smsg.


