<root><simulation><result_generated_time />2023-05-13 01:41:22<layer><layer_spec />{'B': 1, 'K': 1000, 'C': 1280, 'OY': 1, 'OX': 1, 'IY': 1, 'IX': 1, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />1280000<total_data_size_element />{'W': 1280000, 'I': 1280, 'O': 1000}<total_data_reuse />{'W': 1, 'I': 1000.0, 'O': 1280}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_32']}, {'Row': ['C_2', 'FX_2', 'FY_2', 'OX_2', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />140</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [1024, 1, 1], 'O': [1, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 1), ('OY', 1)]], [[('C', 32)], [('C', 32), ('FX', 1), ('FY', 1)]], [], []]<I />[[], [[('C', 32)], [('C', 32), ('FX', 1), ('FY', 1), ('OX', 1), ('OY', 1)]], [], []]<O />[[[('C', 32)], [('C', 32), ('FX', 1), ('FY', 1)]], [[], [('OX', 1), ('OY', 1)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 25)], [('C', 2), ('K', 20)], []]<I />[[('K', 2), ('K', 25), ('C', 2), ('K', 20)], [], []]<O />[[('K', 2), ('K', 25), ('C', 2)], [('K', 20)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 1, 1, 1], 'I': [1.0, 1000.0, 1.0, 1.0], 'O': [1024.0, 2, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [400, 16384000, 16384000], 'I': [16, 16384, 16384], 'O': [400, 8000, 8000], 'O_partial': [400, 0, 0], 'O_final': [0, 8000, 8000]}<actual_mem_utilization_individual />{'W': [0.78, 0.49, 0.0], 'I': [0.03, 0.0, 0.0], 'O': [0.78, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.78, 0.49, 0.0], 'I': [0.03, 0.49, 0.0], 'O': [0.78, 0.49, 0.0]}<effective_mem_size_bit />{'W': [200, 8192000, 16384000], 'I': [16, 16384, 16384], 'O': [400, 400, 8000], 'O_partial': [400, 0, 0], 'O_final': [0, 400, 8000]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1, 1, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1024.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1280000, 1280000], [1280000, 1280000], [1280000, 0]]<I />[[25600, 1280], [1280, 1280], [1280, 0]]<O />[[(1000, 2000), (1000, 0)], [(0, 1000), (1000, 0)], [(0, 1000), (0, 0)]]<O_partial />[[(1000, 2000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (1000, 0)], [(0, 1000), (1000, 0)], [(0, 1000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[160000, 160000], [20000, 20000], [5000, 0]]<I />[[3200, 160], [20, 20], [5, 0]]<O />[[(125, 250), (125, 0)], [(0, 16), (16, 0)], [(0, 4), (0, 0)]]<O_partial />[([125, 250], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [125, 0]), ([0, 16], [16, 0]), ([0, 4], [0, 0])]</mem_access_count_word><mac_count><active />1280000<idle />0</mac_count></basic_info><energy><total_energy />2808835.3<mem_energy_breakdown><W />[112.1, 3963.7, 6659.2]<I />[1.1, 4.0, 6.7]<O />[0.2, 3.1, 5.2]</mem_energy_breakdown><MAC_energy><active_MAC />2798080.0<idle_MAC />0.0<total />2798080.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0316<utilization_without_data_loading />0.064<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.0316<mac_utilize_temporal_without_data_loading />0.064</mac_array_utilization><latency><latency_cycle_with_data_loading />63314<latency_cycle_without_data_loading />31250<ideal_computing_cycle />2000<data_loading><load_cycle_total />32064<load_cycle_individual />{'W': [800, 32000, 0], 'I': [32, 32, 0]}<load_cycle_combined />{'W': 32000, 'I': 33}</data_loading><mem_stalling><mem_stall_cycle_total />29250<mem_stall_cycle_individual />{'W': [[-1999], [-1716, 29250], [-2000, -2000]], 'I': [[-1999], [-2000, -2000], [-2000, -2000]], 'O': [[-2000], [-880, -980], [-1984, -1996]]}<mem_stall_cycle_shared />{'W': [[-1999], [-1716, 29250], [0, 0]], 'I': [[-1999], [-2000, 29250], [0, 0]], 'O': [[-2000], [-880, -980], [-1984, -1996]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [400, 16384000, 16384000], 'I': [16, 16384, 16384], 'O': [400, 8000, 8000], 'O_partial': [400, 0, 0], 'O_final': [0, 8000, 8000]}<data_size_each_level_total />{'W': [409600, 16384000, 16384000], 'I': [16384, 16384, 16384], 'O': [400, 8000, 8000]}<loop_cycles_each_level />{'W': [50, 2000, 2000], 'I': [2000, 2000, 2000], 'O': [100, 2000, 2000]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [20, 1, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 8192.0]], 'I': [[8.0, 0.0], [8.2, 8.2], [8.2, 8.2]], 'O': [[8.0, 4.0], [4.0, 4.0], [4.0, 4.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 8192.0]], 'I': [[8.0, 0.2], [163.8, 8.2], [8.2, 8.2]], 'O': [[8.0, 8.0], [8.0, 4.0], [4.0, 4.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 0]], 'I': [[8.0, 0.0], [8.2, 8.2], [8.2, 0]], 'O': [[8.0, 8.0], [8.0, 4.0], [4.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [8204.2, 8208.2], [8200.2, 4.0]], 'I': [[8.0, 0.0], [8204.2, 8208.2], [8200.2, 4.0]], 'O': [[8.0, 8.0], [8204.2, 8208.2], [8200.2, 4.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [False, True]], 'I': [[True, True], [False, False], [False, True]], 'O': [[True, True], [False, False], [False, True]]}<trans_time_ideal />{'W': [[1, 1, 2000], [50, 50, 40], [2000, 2000, 1]], 'I': [[1, 1, 2000], [2000, 2000, 1], [2000, 2000, 1]], 'O': [[1, 1, 2000], [50, 100, 20], [2000, 2000, 1]]}<trans_time_real />{'W': [[0, 1, 2000], [[6, 50, 40], [800, 50, 40]], [[32000, 2000, 1], [8000, 2000, 1]]], 'I': [[0, 1, 2000], [[0, 2000, 1], [32, 2000, 1]], [[32, 2000, 1], [8, 2000, 1]]], 'O': [[0, 1, 2000], [[6, 100, 20], [1, 100, 20]], [[16, 2000, 1], [4, 2000, 1]]]}<single_stall_cycle />{'W': [[-1], [-44, 750], [30000, 6000]], 'I': [[-1], [-2000, -1968], [-1968, -1992]], 'O': [[-1], [-44, -49], [-1984, -1996]]}<single_stall_count />{'W': [1999, 39, 0], 'I': [1999, 0, 0], 'O': [2000, 20, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [16, 0]}, 1: {'W': [1950, 0], 'I': [0, 0], 'O': [120, 16]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-2000, -2000], [-1984, -2000]], 1: [[-50, -2000], [-1880, -1984]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />121.7<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>