Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /CMC/tools/xilinx/Vivado_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto c7ddc693fead4be58dd45d453bcb9fb7 --incr --debug typical --relax --mt 8 -L work -L secureip --snapshot registers_min_max_func_impl work.registers_min_max -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010011011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010000110101000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111000011011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001101110011011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111010...]
Compiling architecture structure of entity work.registers_min_max
Built simulation snapshot registers_min_max_func_impl
