INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:45:48 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.839ns  (required time - arrival time)
  Source:                 buffer12/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.495ns period=2.990ns})
  Destination:            buffer7/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.495ns period=2.990ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.990ns  (clk rise@2.990ns - clk rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.603ns (16.862%)  route 2.973ns (83.138%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.473 - 2.990 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.508     0.508    buffer12/clk
                         FDRE                                         r  buffer12/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer12/outputValid_reg/Q
                         net (fo=12, unplaced)        0.549     1.283    buffer24/control/buffer12_outs_valid
                         LUT6 (Prop_lut6_I0_O)        0.119     1.402 r  buffer24/control/start_ready_INST_0_i_10/O
                         net (fo=5, unplaced)         0.272     1.674    control_merge0/tehb/control/transmitValue_reg_4
                         LUT6 (Prop_lut6_I1_O)        0.043     1.717 r  control_merge0/tehb/control/start_ready_INST_0_i_8/O
                         net (fo=7, unplaced)         0.279     1.996    control_merge0/tehb/control/outs_reg[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     2.039 f  control_merge0/tehb/control/transmitValue_i_3__0/O
                         net (fo=5, unplaced)         0.405     2.444    buffer26/control/transmitValue_i_5_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.487 r  buffer26/control/transmitValue_i_10/O
                         net (fo=2, unplaced)         0.388     2.875    buffer24/control/transmitValue_reg_18
                         LUT6 (Prop_lut6_I0_O)        0.043     2.918 f  buffer24/control/transmitValue_i_5/O
                         net (fo=4, unplaced)         0.401     3.319    buffer24/control/transmitValue_i_5_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     3.362 f  buffer24/control/dataReg[5]_i_4/O
                         net (fo=4, unplaced)         0.401     3.763    control_merge1/tehb/control/dataReg_reg[5]
                         LUT6 (Prop_lut6_I2_O)        0.043     3.806 r  control_merge1/tehb/control/dataReg[5]_i_1__0/O
                         net (fo=6, unplaced)         0.278     4.084    buffer7/E[0]
                         FDRE                                         r  buffer7/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.990     2.990 r  
                                                      0.000     2.990 r  clk (IN)
                         net (fo=581, unset)          0.483     3.473    buffer7/clk
                         FDRE                                         r  buffer7/dataReg_reg[0]/C
                         clock pessimism              0.000     3.473    
                         clock uncertainty           -0.035     3.437    
                         FDRE (Setup_fdre_C_CE)      -0.192     3.245    buffer7/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.245    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                 -0.839    




