

================================================================
== Vitis HLS Report for 'object_detect_nnbw'
================================================================
* Date:           Thu May  1 18:22:55 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        object_detect_nnbw
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min  | max |   Type  |
    +---------+---------+----------+----------+-------+-----+---------+
    |    32833|        ?|  0.328 ms|         ?|  32834|    ?|       no|
    +---------+---------+----------+----------+-------+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+-------+----------------------+------------------------------------------------+
        |                                                                        |                                                             |  Latency (cycles) |   Latency (absolute)  |           Interval           |                    Pipeline                    |
        |                                Instance                                |                            Module                           |   min   |   max   |    min    |    max    |  min  |          max         |                      Type                      |
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+-------+----------------------+------------------------------------------------+
        |grp_object_detect_nnbw_Pipeline_1_fu_324                                |object_detect_nnbw_Pipeline_1                                |        3|        ?|  30.000 ns|          ?|      1|  -9223372036854775808|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333  |object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2  |    32774|    32774|   0.328 ms|   0.328 ms|  32769|                 32769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374                  |object_detect_nnbw_Pipeline_VITIS_LOOP_54_3                  |       40|       40|   0.400 us|   0.400 us|      5|                     5|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_object_detect_nnbw_Pipeline_4_fu_478                                |object_detect_nnbw_Pipeline_4                                |        6|        6|  60.000 ns|  60.000 ns|      5|                     5|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+-------+----------------------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     43|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       35|   33|    4645|   2983|    -|
|Memory           |        1|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    293|    -|
|Register         |        -|    -|     313|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       36|   33|    4958|   3319|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       12|   15|       4|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |                                Instance                                |                            Module                           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                                         |control_s_axi                                                |        0|   0|   214|   360|    0|
    |gmem_m_axi_U                                                            |gmem_m_axi                                                   |        3|   0|   851|   825|    0|
    |grp_object_detect_nnbw_Pipeline_1_fu_324                                |object_detect_nnbw_Pipeline_1                                |        0|   0|    43|   100|    0|
    |grp_object_detect_nnbw_Pipeline_4_fu_478                                |object_detect_nnbw_Pipeline_4                                |        0|   0|    22|    93|    0|
    |grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333  |object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2  |       32|   1|  1633|  1331|    0|
    |grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374                  |object_detect_nnbw_Pipeline_VITIS_LOOP_54_3                  |        0|  32|  1882|   274|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                   |                                                             |       35|  33|  4645|  2983|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_input_U  |local_input_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                           |        1|  0|   0|    0|  1024|   16|     1|        16384|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state11_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |icmp_ln34_fu_489_p2               |      icmp|   0|  0|  39|          32|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  43|          34|           3|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  113|         23|    1|         23|
    |gmem_0_ARADDR         |   14|          3|   64|        192|
    |gmem_0_ARLEN          |   14|          3|   32|         96|
    |gmem_0_ARVALID        |   14|          3|    1|          3|
    |gmem_0_AWADDR         |   14|          3|   64|        192|
    |gmem_0_AWLEN          |   14|          3|   32|         96|
    |gmem_0_AWVALID        |   14|          3|    1|          3|
    |gmem_0_BREADY         |   14|          3|    1|          3|
    |gmem_0_RREADY         |    9|          2|    1|          2|
    |gmem_0_WVALID         |    9|          2|    1|          2|
    |gmem_blk_n_AR         |    9|          2|    1|          2|
    |gmem_blk_n_AW         |    9|          2|    1|          2|
    |gmem_blk_n_B          |    9|          2|    1|          2|
    |local_input_address0  |   14|          3|   10|         30|
    |local_input_ce0       |   14|          3|    1|          3|
    |local_input_we0       |    9|          2|    1|          2|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  293|         62|  213|        653|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                        | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                            |  22|   0|   22|          0|
    |grp_object_detect_nnbw_Pipeline_1_fu_324_ap_start_reg                                |   1|   0|    1|          0|
    |grp_object_detect_nnbw_Pipeline_4_fu_478_ap_start_reg                                |   1|   0|    1|          0|
    |grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333_ap_start_reg  |   1|   0|    1|          0|
    |grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374_ap_start_reg                  |   1|   0|    1|          0|
    |icmp_ln34_reg_918                                                                    |   1|   0|    1|          0|
    |input_r_read_reg_697                                                                 |  64|   0|   64|          0|
    |length_r_read_reg_686                                                                |  32|   0|   32|          0|
    |output_r_read_reg_692                                                                |  64|   0|   64|          0|
    |p_cast_reg_927                                                                       |  63|   0|   63|          0|
    |trunc_ln1_reg_937                                                                    |  63|   0|   63|          0|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                | 313|   0|  313|          0|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|             control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|             control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|             control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|             control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|             control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|             control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|             control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  object_detect_nnbw|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  object_detect_nnbw|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  object_detect_nnbw|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|                gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|                gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|                gmem|       pointer|
+-----------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 11 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%length_r_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %length_r"   --->   Operation 23 'read' 'length_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r"   --->   Operation 24 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r"   --->   Operation 25 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%local_output_loc = alloca i64 1"   --->   Operation 26 'alloca' 'local_output_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%local_output_1_loc = alloca i64 1"   --->   Operation 27 'alloca' 'local_output_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%local_output_2_loc = alloca i64 1"   --->   Operation 28 'alloca' 'local_output_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%local_output_3_loc = alloca i64 1"   --->   Operation 29 'alloca' 'local_output_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%hidden_333_loc = alloca i64 1"   --->   Operation 30 'alloca' 'hidden_333_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%hidden_345_loc = alloca i64 1"   --->   Operation 31 'alloca' 'hidden_345_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%hidden_357_loc = alloca i64 1"   --->   Operation 32 'alloca' 'hidden_357_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%hidden_369_loc = alloca i64 1"   --->   Operation 33 'alloca' 'hidden_369_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%hidden_3711_loc = alloca i64 1"   --->   Operation 34 'alloca' 'hidden_3711_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%hidden_3813_loc = alloca i64 1"   --->   Operation 35 'alloca' 'hidden_3813_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%hidden_3915_loc = alloca i64 1"   --->   Operation 36 'alloca' 'hidden_3915_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%hidden_4017_loc = alloca i64 1"   --->   Operation 37 'alloca' 'hidden_4017_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%hidden_4119_loc = alloca i64 1"   --->   Operation 38 'alloca' 'hidden_4119_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%hidden_4221_loc = alloca i64 1"   --->   Operation 39 'alloca' 'hidden_4221_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%hidden_4323_loc = alloca i64 1"   --->   Operation 40 'alloca' 'hidden_4323_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%hidden_4425_loc = alloca i64 1"   --->   Operation 41 'alloca' 'hidden_4425_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%hidden_4527_loc = alloca i64 1"   --->   Operation 42 'alloca' 'hidden_4527_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%hidden_4629_loc = alloca i64 1"   --->   Operation 43 'alloca' 'hidden_4629_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%hidden_4731_loc = alloca i64 1"   --->   Operation 44 'alloca' 'hidden_4731_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%hidden_4833_loc = alloca i64 1"   --->   Operation 45 'alloca' 'hidden_4833_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%hidden_4935_loc = alloca i64 1"   --->   Operation 46 'alloca' 'hidden_4935_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%hidden_5037_loc = alloca i64 1"   --->   Operation 47 'alloca' 'hidden_5037_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%hidden_5139_loc = alloca i64 1"   --->   Operation 48 'alloca' 'hidden_5139_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%hidden_5241_loc = alloca i64 1"   --->   Operation 49 'alloca' 'hidden_5241_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%hidden_5343_loc = alloca i64 1"   --->   Operation 50 'alloca' 'hidden_5343_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%hidden_5445_loc = alloca i64 1"   --->   Operation 51 'alloca' 'hidden_5445_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%hidden_5547_loc = alloca i64 1"   --->   Operation 52 'alloca' 'hidden_5547_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%hidden_5649_loc = alloca i64 1"   --->   Operation 53 'alloca' 'hidden_5649_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%hidden_5751_loc = alloca i64 1"   --->   Operation 54 'alloca' 'hidden_5751_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%hidden_5853_loc = alloca i64 1"   --->   Operation 55 'alloca' 'hidden_5853_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%hidden_5955_loc = alloca i64 1"   --->   Operation 56 'alloca' 'hidden_5955_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%hidden_6057_loc = alloca i64 1"   --->   Operation 57 'alloca' 'hidden_6057_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%hidden_6159_loc = alloca i64 1"   --->   Operation 58 'alloca' 'hidden_6159_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%hidden_6261_loc = alloca i64 1"   --->   Operation 59 'alloca' 'hidden_6261_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%hidden_6363_loc = alloca i64 1"   --->   Operation 60 'alloca' 'hidden_6363_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%hidden_6465_loc = alloca i64 1"   --->   Operation 61 'alloca' 'hidden_6465_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (3.25ns)   --->   "%local_input = alloca i64 1" [../nn.cpp:24]   --->   Operation 62 'alloca' 'local_input' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 63 [1/1] (2.55ns)   --->   "%icmp_ln34 = icmp_eq  i32 %length_r_read, i32 0" [../nn.cpp:34]   --->   Operation 63 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [../nn.cpp:13]   --->   Operation 64 'spectopmodule' 'spectopmodule_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_9, i32 0, i32 0, void @empty_8, i32 0, i32 1024, void @empty_11, void @empty_12, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_0, void @empty_4, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %length_r"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %length_r, void @empty, i32 4294967295, i32 4294967295, void @empty_10, i32 0, i32 0, void @empty_0, void @empty_5, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %length_r, void @empty_3, i32 4294967295, i32 4294967295, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_0, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i32 %length_r_read" [../nn.cpp:34]   --->   Operation 75 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i63 %sext_ln34" [../nn.cpp:34]   --->   Operation 76 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %loop-memcpy-expansion.preheader, void %VITIS_LOOP_38_1" [../nn.cpp:34]   --->   Operation 77 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%p_cast = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %input_r_read, i32 1, i32 63"   --->   Operation 78 'partselect' 'p_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i63 %p_cast"   --->   Operation 79 'sext' 'p_cast_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %p_cast_cast"   --->   Operation 80 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 81 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr, i64 %zext_ln34" [../nn.cpp:34]   --->   Operation 81 'readreq' 'empty' <Predicate = (!icmp_ln34)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 82 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr, i64 %zext_ln34" [../nn.cpp:34]   --->   Operation 82 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 83 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr, i64 %zext_ln34" [../nn.cpp:34]   --->   Operation 83 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 84 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr, i64 %zext_ln34" [../nn.cpp:34]   --->   Operation 84 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 85 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr, i64 %zext_ln34" [../nn.cpp:34]   --->   Operation 85 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 86 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr, i64 %zext_ln34" [../nn.cpp:34]   --->   Operation 86 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 87 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr, i64 %zext_ln34" [../nn.cpp:34]   --->   Operation 87 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 88 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr, i64 %zext_ln34" [../nn.cpp:34]   --->   Operation 88 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 89 [2/2] (7.30ns)   --->   "%call_ln0 = call void @object_detect_nnbw_Pipeline_1, i16 %gmem, i63 %p_cast, i16 %local_input, i32 %length_r_read"   --->   Operation 89 'call' 'call_ln0' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln0 = call void @object_detect_nnbw_Pipeline_1, i16 %gmem, i63 %p_cast, i16 %local_input, i32 %length_r_read"   --->   Operation 90 'call' 'call_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_38_1"   --->   Operation 91 'br' 'br_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %output_r_read, i32 1, i32 63" [../nn.cpp:70]   --->   Operation 92 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 93 [2/2] (0.00ns)   --->   "%call_ln0 = call void @object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2, i16 %local_input, i16 %hidden_6465_loc, i16 %hidden_6363_loc, i16 %hidden_6261_loc, i16 %hidden_6159_loc, i16 %hidden_6057_loc, i16 %hidden_5955_loc, i16 %hidden_5853_loc, i16 %hidden_5751_loc, i16 %hidden_5649_loc, i16 %hidden_5547_loc, i16 %hidden_5445_loc, i16 %hidden_5343_loc, i16 %hidden_5241_loc, i16 %hidden_5139_loc, i16 %hidden_5037_loc, i16 %hidden_4935_loc, i16 %hidden_4833_loc, i16 %hidden_4731_loc, i16 %hidden_4629_loc, i16 %hidden_4527_loc, i16 %hidden_4425_loc, i16 %hidden_4323_loc, i16 %hidden_4221_loc, i16 %hidden_4119_loc, i16 %hidden_4017_loc, i16 %hidden_3915_loc, i16 %hidden_3813_loc, i16 %hidden_3711_loc, i16 %hidden_369_loc, i16 %hidden_357_loc, i16 %hidden_345_loc, i16 %hidden_333_loc, i16 %w1, i16 %b1"   --->   Operation 93 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln0 = call void @object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2, i16 %local_input, i16 %hidden_6465_loc, i16 %hidden_6363_loc, i16 %hidden_6261_loc, i16 %hidden_6159_loc, i16 %hidden_6057_loc, i16 %hidden_5955_loc, i16 %hidden_5853_loc, i16 %hidden_5751_loc, i16 %hidden_5649_loc, i16 %hidden_5547_loc, i16 %hidden_5445_loc, i16 %hidden_5343_loc, i16 %hidden_5241_loc, i16 %hidden_5139_loc, i16 %hidden_5037_loc, i16 %hidden_4935_loc, i16 %hidden_4833_loc, i16 %hidden_4731_loc, i16 %hidden_4629_loc, i16 %hidden_4527_loc, i16 %hidden_4425_loc, i16 %hidden_4323_loc, i16 %hidden_4221_loc, i16 %hidden_4119_loc, i16 %hidden_4017_loc, i16 %hidden_3915_loc, i16 %hidden_3813_loc, i16 %hidden_3711_loc, i16 %hidden_369_loc, i16 %hidden_357_loc, i16 %hidden_345_loc, i16 %hidden_333_loc, i16 %w1, i16 %b1"   --->   Operation 94 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%hidden_6465_loc_load = load i16 %hidden_6465_loc"   --->   Operation 95 'load' 'hidden_6465_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%hidden_6363_loc_load = load i16 %hidden_6363_loc"   --->   Operation 96 'load' 'hidden_6363_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%hidden_6261_loc_load = load i16 %hidden_6261_loc"   --->   Operation 97 'load' 'hidden_6261_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%hidden_6159_loc_load = load i16 %hidden_6159_loc"   --->   Operation 98 'load' 'hidden_6159_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%hidden_6057_loc_load = load i16 %hidden_6057_loc"   --->   Operation 99 'load' 'hidden_6057_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%hidden_5955_loc_load = load i16 %hidden_5955_loc"   --->   Operation 100 'load' 'hidden_5955_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%hidden_5853_loc_load = load i16 %hidden_5853_loc"   --->   Operation 101 'load' 'hidden_5853_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%hidden_5751_loc_load = load i16 %hidden_5751_loc"   --->   Operation 102 'load' 'hidden_5751_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%hidden_5649_loc_load = load i16 %hidden_5649_loc"   --->   Operation 103 'load' 'hidden_5649_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%hidden_5547_loc_load = load i16 %hidden_5547_loc"   --->   Operation 104 'load' 'hidden_5547_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%hidden_5445_loc_load = load i16 %hidden_5445_loc"   --->   Operation 105 'load' 'hidden_5445_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%hidden_5343_loc_load = load i16 %hidden_5343_loc"   --->   Operation 106 'load' 'hidden_5343_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%hidden_5241_loc_load = load i16 %hidden_5241_loc"   --->   Operation 107 'load' 'hidden_5241_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%hidden_5139_loc_load = load i16 %hidden_5139_loc"   --->   Operation 108 'load' 'hidden_5139_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%hidden_5037_loc_load = load i16 %hidden_5037_loc"   --->   Operation 109 'load' 'hidden_5037_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%hidden_4935_loc_load = load i16 %hidden_4935_loc"   --->   Operation 110 'load' 'hidden_4935_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%hidden_4833_loc_load = load i16 %hidden_4833_loc"   --->   Operation 111 'load' 'hidden_4833_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%hidden_4731_loc_load = load i16 %hidden_4731_loc"   --->   Operation 112 'load' 'hidden_4731_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%hidden_4629_loc_load = load i16 %hidden_4629_loc"   --->   Operation 113 'load' 'hidden_4629_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%hidden_4527_loc_load = load i16 %hidden_4527_loc"   --->   Operation 114 'load' 'hidden_4527_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%hidden_4425_loc_load = load i16 %hidden_4425_loc"   --->   Operation 115 'load' 'hidden_4425_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%hidden_4323_loc_load = load i16 %hidden_4323_loc"   --->   Operation 116 'load' 'hidden_4323_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%hidden_4221_loc_load = load i16 %hidden_4221_loc"   --->   Operation 117 'load' 'hidden_4221_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%hidden_4119_loc_load = load i16 %hidden_4119_loc"   --->   Operation 118 'load' 'hidden_4119_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%hidden_4017_loc_load = load i16 %hidden_4017_loc"   --->   Operation 119 'load' 'hidden_4017_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%hidden_3915_loc_load = load i16 %hidden_3915_loc"   --->   Operation 120 'load' 'hidden_3915_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%hidden_3813_loc_load = load i16 %hidden_3813_loc"   --->   Operation 121 'load' 'hidden_3813_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%hidden_3711_loc_load = load i16 %hidden_3711_loc"   --->   Operation 122 'load' 'hidden_3711_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%hidden_369_loc_load = load i16 %hidden_369_loc"   --->   Operation 123 'load' 'hidden_369_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%hidden_357_loc_load = load i16 %hidden_357_loc"   --->   Operation 124 'load' 'hidden_357_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%hidden_345_loc_load = load i16 %hidden_345_loc"   --->   Operation 125 'load' 'hidden_345_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%hidden_333_loc_load = load i16 %hidden_333_loc"   --->   Operation 126 'load' 'hidden_333_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [2/2] (0.00ns)   --->   "%call_ln0 = call void @object_detect_nnbw_Pipeline_VITIS_LOOP_54_3, i16 %hidden_333_loc_load, i16 %hidden_345_loc_load, i16 %hidden_357_loc_load, i16 %hidden_369_loc_load, i16 %hidden_3711_loc_load, i16 %hidden_3813_loc_load, i16 %hidden_3915_loc_load, i16 %hidden_4017_loc_load, i16 %hidden_4119_loc_load, i16 %hidden_4221_loc_load, i16 %hidden_4323_loc_load, i16 %hidden_4425_loc_load, i16 %hidden_4527_loc_load, i16 %hidden_4629_loc_load, i16 %hidden_4731_loc_load, i16 %hidden_4833_loc_load, i16 %hidden_4935_loc_load, i16 %hidden_5037_loc_load, i16 %hidden_5139_loc_load, i16 %hidden_5241_loc_load, i16 %hidden_5343_loc_load, i16 %hidden_5445_loc_load, i16 %hidden_5547_loc_load, i16 %hidden_5649_loc_load, i16 %hidden_5751_loc_load, i16 %hidden_5853_loc_load, i16 %hidden_5955_loc_load, i16 %hidden_6057_loc_load, i16 %hidden_6159_loc_load, i16 %hidden_6261_loc_load, i16 %hidden_6363_loc_load, i16 %hidden_6465_loc_load, i16 %local_output_3_loc, i16 %local_output_2_loc, i16 %local_output_1_loc, i16 %local_output_loc, i16 %w2_0, i16 %w2_1, i16 %w2_2, i16 %w2_3, i16 %w2_4, i16 %w2_5, i15 %w2_6, i16 %w2_7, i16 %w2_8, i16 %w2_9, i15 %w2_10, i15 %w2_11, i16 %w2_12, i16 %w2_13, i16 %w2_14, i16 %w2_15, i16 %w2_16, i16 %w2_17, i16 %w2_18, i16 %w2_19, i16 %w2_20, i16 %w2_21, i16 %w2_22, i15 %w2_23, i16 %w2_24, i16 %w2_25, i16 %w2_26, i16 %w2_27, i15 %w2_28, i16 %w2_29, i16 %w2_30, i16 %w2_31"   --->   Operation 127 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 128 [1/2] (0.00ns)   --->   "%call_ln0 = call void @object_detect_nnbw_Pipeline_VITIS_LOOP_54_3, i16 %hidden_333_loc_load, i16 %hidden_345_loc_load, i16 %hidden_357_loc_load, i16 %hidden_369_loc_load, i16 %hidden_3711_loc_load, i16 %hidden_3813_loc_load, i16 %hidden_3915_loc_load, i16 %hidden_4017_loc_load, i16 %hidden_4119_loc_load, i16 %hidden_4221_loc_load, i16 %hidden_4323_loc_load, i16 %hidden_4425_loc_load, i16 %hidden_4527_loc_load, i16 %hidden_4629_loc_load, i16 %hidden_4731_loc_load, i16 %hidden_4833_loc_load, i16 %hidden_4935_loc_load, i16 %hidden_5037_loc_load, i16 %hidden_5139_loc_load, i16 %hidden_5241_loc_load, i16 %hidden_5343_loc_load, i16 %hidden_5445_loc_load, i16 %hidden_5547_loc_load, i16 %hidden_5649_loc_load, i16 %hidden_5751_loc_load, i16 %hidden_5853_loc_load, i16 %hidden_5955_loc_load, i16 %hidden_6057_loc_load, i16 %hidden_6159_loc_load, i16 %hidden_6261_loc_load, i16 %hidden_6363_loc_load, i16 %hidden_6465_loc_load, i16 %local_output_3_loc, i16 %local_output_2_loc, i16 %local_output_1_loc, i16 %local_output_loc, i16 %w2_0, i16 %w2_1, i16 %w2_2, i16 %w2_3, i16 %w2_4, i16 %w2_5, i15 %w2_6, i16 %w2_7, i16 %w2_8, i16 %w2_9, i15 %w2_10, i15 %w2_11, i16 %w2_12, i16 %w2_13, i16 %w2_14, i16 %w2_15, i16 %w2_16, i16 %w2_17, i16 %w2_18, i16 %w2_19, i16 %w2_20, i16 %w2_21, i16 %w2_22, i15 %w2_23, i16 %w2_24, i16 %w2_25, i16 %w2_26, i16 %w2_27, i15 %w2_28, i16 %w2_29, i16 %w2_30, i16 %w2_31"   --->   Operation 128 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i63 %trunc_ln1" [../nn.cpp:70]   --->   Operation 129 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i64 %sext_ln70" [../nn.cpp:70]   --->   Operation 130 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (7.30ns)   --->   "%empty_22 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i64 %gmem_addr_1, i64 4" [../nn.cpp:70]   --->   Operation 131 'writereq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 1.82>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%local_output_3_loc_load = load i16 %local_output_3_loc"   --->   Operation 132 'load' 'local_output_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%local_output_2_loc_load = load i16 %local_output_2_loc"   --->   Operation 133 'load' 'local_output_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%local_output_1_loc_load = load i16 %local_output_1_loc"   --->   Operation 134 'load' 'local_output_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%local_output_loc_load = load i16 %local_output_loc"   --->   Operation 135 'load' 'local_output_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [2/2] (1.82ns)   --->   "%call_ln70 = call void @object_detect_nnbw_Pipeline_4, i16 %gmem, i63 %trunc_ln1, i16 %local_output_loc_load, i16 %local_output_1_loc_load, i16 %local_output_2_loc_load, i16 %local_output_3_loc_load" [../nn.cpp:70]   --->   Operation 136 'call' 'call_ln70' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 4.82>
ST_17 : Operation 137 [1/2] (4.82ns)   --->   "%call_ln70 = call void @object_detect_nnbw_Pipeline_4, i16 %gmem, i63 %trunc_ln1, i16 %local_output_loc_load, i16 %local_output_1_loc_load, i16 %local_output_2_loc_load, i16 %local_output_3_loc_load" [../nn.cpp:70]   --->   Operation 137 'call' 'call_ln70' <Predicate = true> <Delay = 4.82> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 138 [5/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [../nn.cpp:72]   --->   Operation 138 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 139 [4/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [../nn.cpp:72]   --->   Operation 139 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 140 [3/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [../nn.cpp:72]   --->   Operation 140 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 141 [2/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [../nn.cpp:72]   --->   Operation 141 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 142 [1/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_addr_1" [../nn.cpp:72]   --->   Operation 142 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%ret_ln72 = ret" [../nn.cpp:72]   --->   Operation 143 'ret' 'ret_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ length_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
length_r_read           (read         ) [ 00111111111100000000000]
output_r_read           (read         ) [ 00111111111100000000000]
input_r_read            (read         ) [ 00100000000000000000000]
local_output_loc        (alloca       ) [ 00111111111111111000000]
local_output_1_loc      (alloca       ) [ 00111111111111111000000]
local_output_2_loc      (alloca       ) [ 00111111111111111000000]
local_output_3_loc      (alloca       ) [ 00111111111111111000000]
hidden_333_loc          (alloca       ) [ 00111111111111100000000]
hidden_345_loc          (alloca       ) [ 00111111111111100000000]
hidden_357_loc          (alloca       ) [ 00111111111111100000000]
hidden_369_loc          (alloca       ) [ 00111111111111100000000]
hidden_3711_loc         (alloca       ) [ 00111111111111100000000]
hidden_3813_loc         (alloca       ) [ 00111111111111100000000]
hidden_3915_loc         (alloca       ) [ 00111111111111100000000]
hidden_4017_loc         (alloca       ) [ 00111111111111100000000]
hidden_4119_loc         (alloca       ) [ 00111111111111100000000]
hidden_4221_loc         (alloca       ) [ 00111111111111100000000]
hidden_4323_loc         (alloca       ) [ 00111111111111100000000]
hidden_4425_loc         (alloca       ) [ 00111111111111100000000]
hidden_4527_loc         (alloca       ) [ 00111111111111100000000]
hidden_4629_loc         (alloca       ) [ 00111111111111100000000]
hidden_4731_loc         (alloca       ) [ 00111111111111100000000]
hidden_4833_loc         (alloca       ) [ 00111111111111100000000]
hidden_4935_loc         (alloca       ) [ 00111111111111100000000]
hidden_5037_loc         (alloca       ) [ 00111111111111100000000]
hidden_5139_loc         (alloca       ) [ 00111111111111100000000]
hidden_5241_loc         (alloca       ) [ 00111111111111100000000]
hidden_5343_loc         (alloca       ) [ 00111111111111100000000]
hidden_5445_loc         (alloca       ) [ 00111111111111100000000]
hidden_5547_loc         (alloca       ) [ 00111111111111100000000]
hidden_5649_loc         (alloca       ) [ 00111111111111100000000]
hidden_5751_loc         (alloca       ) [ 00111111111111100000000]
hidden_5853_loc         (alloca       ) [ 00111111111111100000000]
hidden_5955_loc         (alloca       ) [ 00111111111111100000000]
hidden_6057_loc         (alloca       ) [ 00111111111111100000000]
hidden_6159_loc         (alloca       ) [ 00111111111111100000000]
hidden_6261_loc         (alloca       ) [ 00111111111111100000000]
hidden_6363_loc         (alloca       ) [ 00111111111111100000000]
hidden_6465_loc         (alloca       ) [ 00111111111111100000000]
local_input             (alloca       ) [ 00111111111111000000000]
icmp_ln34               (icmp         ) [ 00111111111100000000000]
spectopmodule_ln13      (spectopmodule) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
sext_ln34               (sext         ) [ 00000000000000000000000]
zext_ln34               (zext         ) [ 00011111110000000000000]
br_ln34                 (br           ) [ 00000000000000000000000]
p_cast                  (partselect   ) [ 00011111111100000000000]
p_cast_cast             (sext         ) [ 00000000000000000000000]
gmem_addr               (getelementptr) [ 00011111110000000000000]
empty                   (readreq      ) [ 00000000000000000000000]
call_ln0                (call         ) [ 00000000000000000000000]
br_ln0                  (br           ) [ 00000000000000000000000]
trunc_ln1               (partselect   ) [ 00000000000011111100000]
call_ln0                (call         ) [ 00000000000000000000000]
hidden_6465_loc_load    (load         ) [ 00000000000000010000000]
hidden_6363_loc_load    (load         ) [ 00000000000000010000000]
hidden_6261_loc_load    (load         ) [ 00000000000000010000000]
hidden_6159_loc_load    (load         ) [ 00000000000000010000000]
hidden_6057_loc_load    (load         ) [ 00000000000000010000000]
hidden_5955_loc_load    (load         ) [ 00000000000000010000000]
hidden_5853_loc_load    (load         ) [ 00000000000000010000000]
hidden_5751_loc_load    (load         ) [ 00000000000000010000000]
hidden_5649_loc_load    (load         ) [ 00000000000000010000000]
hidden_5547_loc_load    (load         ) [ 00000000000000010000000]
hidden_5445_loc_load    (load         ) [ 00000000000000010000000]
hidden_5343_loc_load    (load         ) [ 00000000000000010000000]
hidden_5241_loc_load    (load         ) [ 00000000000000010000000]
hidden_5139_loc_load    (load         ) [ 00000000000000010000000]
hidden_5037_loc_load    (load         ) [ 00000000000000010000000]
hidden_4935_loc_load    (load         ) [ 00000000000000010000000]
hidden_4833_loc_load    (load         ) [ 00000000000000010000000]
hidden_4731_loc_load    (load         ) [ 00000000000000010000000]
hidden_4629_loc_load    (load         ) [ 00000000000000010000000]
hidden_4527_loc_load    (load         ) [ 00000000000000010000000]
hidden_4425_loc_load    (load         ) [ 00000000000000010000000]
hidden_4323_loc_load    (load         ) [ 00000000000000010000000]
hidden_4221_loc_load    (load         ) [ 00000000000000010000000]
hidden_4119_loc_load    (load         ) [ 00000000000000010000000]
hidden_4017_loc_load    (load         ) [ 00000000000000010000000]
hidden_3915_loc_load    (load         ) [ 00000000000000010000000]
hidden_3813_loc_load    (load         ) [ 00000000000000010000000]
hidden_3711_loc_load    (load         ) [ 00000000000000010000000]
hidden_369_loc_load     (load         ) [ 00000000000000010000000]
hidden_357_loc_load     (load         ) [ 00000000000000010000000]
hidden_345_loc_load     (load         ) [ 00000000000000010000000]
hidden_333_loc_load     (load         ) [ 00000000000000010000000]
call_ln0                (call         ) [ 00000000000000000000000]
sext_ln70               (sext         ) [ 00000000000000000000000]
gmem_addr_1             (getelementptr) [ 00000000000000001111111]
empty_22                (writereq     ) [ 00000000000000000000000]
local_output_3_loc_load (load         ) [ 00000000000000000100000]
local_output_2_loc_load (load         ) [ 00000000000000000100000]
local_output_1_loc_load (load         ) [ 00000000000000000100000]
local_output_loc_load   (load         ) [ 00000000000000000100000]
call_ln70               (call         ) [ 00000000000000000000000]
empty_23                (writeresp    ) [ 00000000000000000000000]
ret_ln72                (ret          ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="length_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w2_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w2_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w2_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="w2_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="w2_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="w2_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="w2_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="w2_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="w2_8">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="w2_9">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="w2_10">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="w2_11">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="w2_12">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="w2_13">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="w2_14">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="w2_15">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="w2_16">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="w2_17">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="w2_18">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="w2_19">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="w2_20">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="w2_21">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="w2_22">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="w2_23">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="w2_24">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="w2_25">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="w2_26">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="w2_27">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="w2_28">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="w2_29">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="w2_30">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="w2_31">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="object_detect_nnbw_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="object_detect_nnbw_Pipeline_VITIS_LOOP_54_3"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="object_detect_nnbw_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="local_output_loc_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_output_loc/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="local_output_1_loc_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_output_1_loc/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="local_output_2_loc_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_output_2_loc/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="local_output_3_loc_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_output_3_loc/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="hidden_333_loc_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_333_loc/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="hidden_345_loc_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_345_loc/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="hidden_357_loc_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_357_loc/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="hidden_369_loc_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_369_loc/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="hidden_3711_loc_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_3711_loc/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="hidden_3813_loc_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_3813_loc/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="hidden_3915_loc_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_3915_loc/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="hidden_4017_loc_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_4017_loc/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="hidden_4119_loc_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_4119_loc/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="hidden_4221_loc_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_4221_loc/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="hidden_4323_loc_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_4323_loc/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="hidden_4425_loc_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_4425_loc/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="hidden_4527_loc_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_4527_loc/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="hidden_4629_loc_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_4629_loc/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="hidden_4731_loc_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_4731_loc/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="hidden_4833_loc_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_4833_loc/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="hidden_4935_loc_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_4935_loc/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="hidden_5037_loc_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_5037_loc/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="hidden_5139_loc_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_5139_loc/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="hidden_5241_loc_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_5241_loc/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="hidden_5343_loc_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_5343_loc/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="hidden_5445_loc_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_5445_loc/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="hidden_5547_loc_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_5547_loc/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="hidden_5649_loc_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_5649_loc/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="hidden_5751_loc_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_5751_loc/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="hidden_5853_loc_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_5853_loc/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="hidden_5955_loc_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_5955_loc/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="hidden_6057_loc_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_6057_loc/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="hidden_6159_loc_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_6159_loc/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="hidden_6261_loc_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_6261_loc/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="hidden_6363_loc_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_6363_loc/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="hidden_6465_loc_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hidden_6465_loc/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="local_input_alloca_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_input/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="length_r_read_read_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="length_r_read/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="output_r_read_read_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="0"/>
<pin id="300" dir="0" index="1" bw="64" slack="0"/>
<pin id="301" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="input_r_read_read_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="0"/>
<pin id="307" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_readreq_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="0"/>
<pin id="313" dir="0" index="2" bw="63" slack="0"/>
<pin id="314" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_writeresp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="0"/>
<pin id="319" dir="0" index="2" bw="4" slack="0"/>
<pin id="320" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_22/15 empty_23/18 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_object_detect_nnbw_Pipeline_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="0" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="0" index="2" bw="63" slack="8"/>
<pin id="328" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="329" dir="0" index="4" bw="32" slack="9"/>
<pin id="330" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="0" slack="0"/>
<pin id="335" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="16" slack="11"/>
<pin id="337" dir="0" index="3" bw="16" slack="11"/>
<pin id="338" dir="0" index="4" bw="16" slack="11"/>
<pin id="339" dir="0" index="5" bw="16" slack="11"/>
<pin id="340" dir="0" index="6" bw="16" slack="11"/>
<pin id="341" dir="0" index="7" bw="16" slack="11"/>
<pin id="342" dir="0" index="8" bw="16" slack="11"/>
<pin id="343" dir="0" index="9" bw="16" slack="11"/>
<pin id="344" dir="0" index="10" bw="16" slack="11"/>
<pin id="345" dir="0" index="11" bw="16" slack="11"/>
<pin id="346" dir="0" index="12" bw="16" slack="11"/>
<pin id="347" dir="0" index="13" bw="16" slack="11"/>
<pin id="348" dir="0" index="14" bw="16" slack="11"/>
<pin id="349" dir="0" index="15" bw="16" slack="11"/>
<pin id="350" dir="0" index="16" bw="16" slack="11"/>
<pin id="351" dir="0" index="17" bw="16" slack="11"/>
<pin id="352" dir="0" index="18" bw="16" slack="11"/>
<pin id="353" dir="0" index="19" bw="16" slack="11"/>
<pin id="354" dir="0" index="20" bw="16" slack="11"/>
<pin id="355" dir="0" index="21" bw="16" slack="11"/>
<pin id="356" dir="0" index="22" bw="16" slack="11"/>
<pin id="357" dir="0" index="23" bw="16" slack="11"/>
<pin id="358" dir="0" index="24" bw="16" slack="11"/>
<pin id="359" dir="0" index="25" bw="16" slack="11"/>
<pin id="360" dir="0" index="26" bw="16" slack="11"/>
<pin id="361" dir="0" index="27" bw="16" slack="11"/>
<pin id="362" dir="0" index="28" bw="16" slack="11"/>
<pin id="363" dir="0" index="29" bw="16" slack="11"/>
<pin id="364" dir="0" index="30" bw="16" slack="11"/>
<pin id="365" dir="0" index="31" bw="16" slack="11"/>
<pin id="366" dir="0" index="32" bw="16" slack="11"/>
<pin id="367" dir="0" index="33" bw="16" slack="11"/>
<pin id="368" dir="0" index="34" bw="16" slack="0"/>
<pin id="369" dir="0" index="35" bw="16" slack="0"/>
<pin id="370" dir="1" index="36" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="0" slack="0"/>
<pin id="376" dir="0" index="1" bw="16" slack="0"/>
<pin id="377" dir="0" index="2" bw="16" slack="0"/>
<pin id="378" dir="0" index="3" bw="16" slack="0"/>
<pin id="379" dir="0" index="4" bw="16" slack="0"/>
<pin id="380" dir="0" index="5" bw="16" slack="0"/>
<pin id="381" dir="0" index="6" bw="16" slack="0"/>
<pin id="382" dir="0" index="7" bw="16" slack="0"/>
<pin id="383" dir="0" index="8" bw="16" slack="0"/>
<pin id="384" dir="0" index="9" bw="16" slack="0"/>
<pin id="385" dir="0" index="10" bw="16" slack="0"/>
<pin id="386" dir="0" index="11" bw="16" slack="0"/>
<pin id="387" dir="0" index="12" bw="16" slack="0"/>
<pin id="388" dir="0" index="13" bw="16" slack="0"/>
<pin id="389" dir="0" index="14" bw="16" slack="0"/>
<pin id="390" dir="0" index="15" bw="16" slack="0"/>
<pin id="391" dir="0" index="16" bw="16" slack="0"/>
<pin id="392" dir="0" index="17" bw="16" slack="0"/>
<pin id="393" dir="0" index="18" bw="16" slack="0"/>
<pin id="394" dir="0" index="19" bw="16" slack="0"/>
<pin id="395" dir="0" index="20" bw="16" slack="0"/>
<pin id="396" dir="0" index="21" bw="16" slack="0"/>
<pin id="397" dir="0" index="22" bw="16" slack="0"/>
<pin id="398" dir="0" index="23" bw="16" slack="0"/>
<pin id="399" dir="0" index="24" bw="16" slack="0"/>
<pin id="400" dir="0" index="25" bw="16" slack="0"/>
<pin id="401" dir="0" index="26" bw="16" slack="0"/>
<pin id="402" dir="0" index="27" bw="16" slack="0"/>
<pin id="403" dir="0" index="28" bw="16" slack="0"/>
<pin id="404" dir="0" index="29" bw="16" slack="0"/>
<pin id="405" dir="0" index="30" bw="16" slack="0"/>
<pin id="406" dir="0" index="31" bw="16" slack="0"/>
<pin id="407" dir="0" index="32" bw="16" slack="0"/>
<pin id="408" dir="0" index="33" bw="16" slack="13"/>
<pin id="409" dir="0" index="34" bw="16" slack="13"/>
<pin id="410" dir="0" index="35" bw="16" slack="13"/>
<pin id="411" dir="0" index="36" bw="16" slack="13"/>
<pin id="412" dir="0" index="37" bw="16" slack="0"/>
<pin id="413" dir="0" index="38" bw="16" slack="0"/>
<pin id="414" dir="0" index="39" bw="16" slack="0"/>
<pin id="415" dir="0" index="40" bw="16" slack="0"/>
<pin id="416" dir="0" index="41" bw="16" slack="0"/>
<pin id="417" dir="0" index="42" bw="16" slack="0"/>
<pin id="418" dir="0" index="43" bw="15" slack="0"/>
<pin id="419" dir="0" index="44" bw="16" slack="0"/>
<pin id="420" dir="0" index="45" bw="16" slack="0"/>
<pin id="421" dir="0" index="46" bw="16" slack="0"/>
<pin id="422" dir="0" index="47" bw="15" slack="0"/>
<pin id="423" dir="0" index="48" bw="15" slack="0"/>
<pin id="424" dir="0" index="49" bw="16" slack="0"/>
<pin id="425" dir="0" index="50" bw="16" slack="0"/>
<pin id="426" dir="0" index="51" bw="16" slack="0"/>
<pin id="427" dir="0" index="52" bw="16" slack="0"/>
<pin id="428" dir="0" index="53" bw="16" slack="0"/>
<pin id="429" dir="0" index="54" bw="16" slack="0"/>
<pin id="430" dir="0" index="55" bw="16" slack="0"/>
<pin id="431" dir="0" index="56" bw="16" slack="0"/>
<pin id="432" dir="0" index="57" bw="16" slack="0"/>
<pin id="433" dir="0" index="58" bw="16" slack="0"/>
<pin id="434" dir="0" index="59" bw="16" slack="0"/>
<pin id="435" dir="0" index="60" bw="15" slack="0"/>
<pin id="436" dir="0" index="61" bw="16" slack="0"/>
<pin id="437" dir="0" index="62" bw="16" slack="0"/>
<pin id="438" dir="0" index="63" bw="16" slack="0"/>
<pin id="439" dir="0" index="64" bw="16" slack="0"/>
<pin id="440" dir="0" index="65" bw="15" slack="0"/>
<pin id="441" dir="0" index="66" bw="16" slack="0"/>
<pin id="442" dir="0" index="67" bw="16" slack="0"/>
<pin id="443" dir="0" index="68" bw="16" slack="0"/>
<pin id="444" dir="1" index="69" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="478" class="1004" name="grp_object_detect_nnbw_Pipeline_4_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="0" slack="0"/>
<pin id="480" dir="0" index="1" bw="16" slack="0"/>
<pin id="481" dir="0" index="2" bw="63" slack="5"/>
<pin id="482" dir="0" index="3" bw="16" slack="0"/>
<pin id="483" dir="0" index="4" bw="16" slack="0"/>
<pin id="484" dir="0" index="5" bw="16" slack="0"/>
<pin id="485" dir="0" index="6" bw="16" slack="0"/>
<pin id="486" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln70/16 "/>
</bind>
</comp>

<comp id="489" class="1004" name="icmp_ln34_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sext_ln34_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln34_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="p_cast_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="63" slack="0"/>
<pin id="505" dir="0" index="1" bw="64" slack="1"/>
<pin id="506" dir="0" index="2" bw="1" slack="0"/>
<pin id="507" dir="0" index="3" bw="7" slack="0"/>
<pin id="508" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="p_cast_cast_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="63" slack="0"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="gmem_addr_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="0"/>
<pin id="518" dir="0" index="1" bw="64" slack="0"/>
<pin id="519" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="trunc_ln1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="63" slack="0"/>
<pin id="525" dir="0" index="1" bw="64" slack="10"/>
<pin id="526" dir="0" index="2" bw="1" slack="0"/>
<pin id="527" dir="0" index="3" bw="7" slack="0"/>
<pin id="528" dir="1" index="4" bw="63" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/11 "/>
</bind>
</comp>

<comp id="532" class="1004" name="hidden_6465_loc_load_load_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="16" slack="13"/>
<pin id="534" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_6465_loc_load/14 "/>
</bind>
</comp>

<comp id="536" class="1004" name="hidden_6363_loc_load_load_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="13"/>
<pin id="538" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_6363_loc_load/14 "/>
</bind>
</comp>

<comp id="540" class="1004" name="hidden_6261_loc_load_load_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="13"/>
<pin id="542" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_6261_loc_load/14 "/>
</bind>
</comp>

<comp id="544" class="1004" name="hidden_6159_loc_load_load_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="16" slack="13"/>
<pin id="546" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_6159_loc_load/14 "/>
</bind>
</comp>

<comp id="548" class="1004" name="hidden_6057_loc_load_load_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="16" slack="13"/>
<pin id="550" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_6057_loc_load/14 "/>
</bind>
</comp>

<comp id="552" class="1004" name="hidden_5955_loc_load_load_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="13"/>
<pin id="554" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_5955_loc_load/14 "/>
</bind>
</comp>

<comp id="556" class="1004" name="hidden_5853_loc_load_load_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="13"/>
<pin id="558" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_5853_loc_load/14 "/>
</bind>
</comp>

<comp id="560" class="1004" name="hidden_5751_loc_load_load_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="13"/>
<pin id="562" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_5751_loc_load/14 "/>
</bind>
</comp>

<comp id="564" class="1004" name="hidden_5649_loc_load_load_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="13"/>
<pin id="566" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_5649_loc_load/14 "/>
</bind>
</comp>

<comp id="568" class="1004" name="hidden_5547_loc_load_load_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="13"/>
<pin id="570" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_5547_loc_load/14 "/>
</bind>
</comp>

<comp id="572" class="1004" name="hidden_5445_loc_load_load_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="13"/>
<pin id="574" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_5445_loc_load/14 "/>
</bind>
</comp>

<comp id="576" class="1004" name="hidden_5343_loc_load_load_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="13"/>
<pin id="578" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_5343_loc_load/14 "/>
</bind>
</comp>

<comp id="580" class="1004" name="hidden_5241_loc_load_load_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="13"/>
<pin id="582" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_5241_loc_load/14 "/>
</bind>
</comp>

<comp id="584" class="1004" name="hidden_5139_loc_load_load_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="13"/>
<pin id="586" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_5139_loc_load/14 "/>
</bind>
</comp>

<comp id="588" class="1004" name="hidden_5037_loc_load_load_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="13"/>
<pin id="590" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_5037_loc_load/14 "/>
</bind>
</comp>

<comp id="592" class="1004" name="hidden_4935_loc_load_load_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="13"/>
<pin id="594" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_4935_loc_load/14 "/>
</bind>
</comp>

<comp id="596" class="1004" name="hidden_4833_loc_load_load_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="16" slack="13"/>
<pin id="598" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_4833_loc_load/14 "/>
</bind>
</comp>

<comp id="600" class="1004" name="hidden_4731_loc_load_load_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="16" slack="13"/>
<pin id="602" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_4731_loc_load/14 "/>
</bind>
</comp>

<comp id="604" class="1004" name="hidden_4629_loc_load_load_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="13"/>
<pin id="606" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_4629_loc_load/14 "/>
</bind>
</comp>

<comp id="608" class="1004" name="hidden_4527_loc_load_load_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="16" slack="13"/>
<pin id="610" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_4527_loc_load/14 "/>
</bind>
</comp>

<comp id="612" class="1004" name="hidden_4425_loc_load_load_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="16" slack="13"/>
<pin id="614" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_4425_loc_load/14 "/>
</bind>
</comp>

<comp id="616" class="1004" name="hidden_4323_loc_load_load_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="13"/>
<pin id="618" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_4323_loc_load/14 "/>
</bind>
</comp>

<comp id="620" class="1004" name="hidden_4221_loc_load_load_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="16" slack="13"/>
<pin id="622" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_4221_loc_load/14 "/>
</bind>
</comp>

<comp id="624" class="1004" name="hidden_4119_loc_load_load_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="16" slack="13"/>
<pin id="626" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_4119_loc_load/14 "/>
</bind>
</comp>

<comp id="628" class="1004" name="hidden_4017_loc_load_load_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="13"/>
<pin id="630" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_4017_loc_load/14 "/>
</bind>
</comp>

<comp id="632" class="1004" name="hidden_3915_loc_load_load_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="13"/>
<pin id="634" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_3915_loc_load/14 "/>
</bind>
</comp>

<comp id="636" class="1004" name="hidden_3813_loc_load_load_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="13"/>
<pin id="638" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_3813_loc_load/14 "/>
</bind>
</comp>

<comp id="640" class="1004" name="hidden_3711_loc_load_load_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="13"/>
<pin id="642" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_3711_loc_load/14 "/>
</bind>
</comp>

<comp id="644" class="1004" name="hidden_369_loc_load_load_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="13"/>
<pin id="646" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_369_loc_load/14 "/>
</bind>
</comp>

<comp id="648" class="1004" name="hidden_357_loc_load_load_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="16" slack="13"/>
<pin id="650" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_357_loc_load/14 "/>
</bind>
</comp>

<comp id="652" class="1004" name="hidden_345_loc_load_load_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="16" slack="13"/>
<pin id="654" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_345_loc_load/14 "/>
</bind>
</comp>

<comp id="656" class="1004" name="hidden_333_loc_load_load_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="16" slack="13"/>
<pin id="658" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_333_loc_load/14 "/>
</bind>
</comp>

<comp id="660" class="1004" name="sext_ln70_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="63" slack="4"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70/15 "/>
</bind>
</comp>

<comp id="663" class="1004" name="gmem_addr_1_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="64" slack="0"/>
<pin id="665" dir="0" index="1" bw="64" slack="0"/>
<pin id="666" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/15 "/>
</bind>
</comp>

<comp id="670" class="1004" name="local_output_3_loc_load_load_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="16" slack="15"/>
<pin id="672" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_output_3_loc_load/16 "/>
</bind>
</comp>

<comp id="674" class="1004" name="local_output_2_loc_load_load_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="16" slack="15"/>
<pin id="676" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_output_2_loc_load/16 "/>
</bind>
</comp>

<comp id="678" class="1004" name="local_output_1_loc_load_load_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="16" slack="15"/>
<pin id="680" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_output_1_loc_load/16 "/>
</bind>
</comp>

<comp id="682" class="1004" name="local_output_loc_load_load_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="16" slack="15"/>
<pin id="684" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_output_loc_load/16 "/>
</bind>
</comp>

<comp id="686" class="1005" name="length_r_read_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="length_r_read "/>
</bind>
</comp>

<comp id="692" class="1005" name="output_r_read_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="64" slack="10"/>
<pin id="694" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="output_r_read "/>
</bind>
</comp>

<comp id="697" class="1005" name="input_r_read_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="64" slack="1"/>
<pin id="699" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_r_read "/>
</bind>
</comp>

<comp id="702" class="1005" name="local_output_loc_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="16" slack="13"/>
<pin id="704" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opset="local_output_loc "/>
</bind>
</comp>

<comp id="708" class="1005" name="local_output_1_loc_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="16" slack="13"/>
<pin id="710" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opset="local_output_1_loc "/>
</bind>
</comp>

<comp id="714" class="1005" name="local_output_2_loc_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="16" slack="13"/>
<pin id="716" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opset="local_output_2_loc "/>
</bind>
</comp>

<comp id="720" class="1005" name="local_output_3_loc_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="16" slack="13"/>
<pin id="722" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opset="local_output_3_loc "/>
</bind>
</comp>

<comp id="726" class="1005" name="hidden_333_loc_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="16" slack="11"/>
<pin id="728" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_333_loc "/>
</bind>
</comp>

<comp id="732" class="1005" name="hidden_345_loc_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="16" slack="11"/>
<pin id="734" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_345_loc "/>
</bind>
</comp>

<comp id="738" class="1005" name="hidden_357_loc_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="16" slack="11"/>
<pin id="740" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_357_loc "/>
</bind>
</comp>

<comp id="744" class="1005" name="hidden_369_loc_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="16" slack="11"/>
<pin id="746" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_369_loc "/>
</bind>
</comp>

<comp id="750" class="1005" name="hidden_3711_loc_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="11"/>
<pin id="752" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_3711_loc "/>
</bind>
</comp>

<comp id="756" class="1005" name="hidden_3813_loc_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="16" slack="11"/>
<pin id="758" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_3813_loc "/>
</bind>
</comp>

<comp id="762" class="1005" name="hidden_3915_loc_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="16" slack="11"/>
<pin id="764" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_3915_loc "/>
</bind>
</comp>

<comp id="768" class="1005" name="hidden_4017_loc_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="16" slack="11"/>
<pin id="770" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_4017_loc "/>
</bind>
</comp>

<comp id="774" class="1005" name="hidden_4119_loc_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="16" slack="11"/>
<pin id="776" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_4119_loc "/>
</bind>
</comp>

<comp id="780" class="1005" name="hidden_4221_loc_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="11"/>
<pin id="782" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_4221_loc "/>
</bind>
</comp>

<comp id="786" class="1005" name="hidden_4323_loc_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="16" slack="11"/>
<pin id="788" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_4323_loc "/>
</bind>
</comp>

<comp id="792" class="1005" name="hidden_4425_loc_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="11"/>
<pin id="794" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_4425_loc "/>
</bind>
</comp>

<comp id="798" class="1005" name="hidden_4527_loc_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="16" slack="11"/>
<pin id="800" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_4527_loc "/>
</bind>
</comp>

<comp id="804" class="1005" name="hidden_4629_loc_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="11"/>
<pin id="806" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_4629_loc "/>
</bind>
</comp>

<comp id="810" class="1005" name="hidden_4731_loc_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="16" slack="11"/>
<pin id="812" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_4731_loc "/>
</bind>
</comp>

<comp id="816" class="1005" name="hidden_4833_loc_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="11"/>
<pin id="818" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_4833_loc "/>
</bind>
</comp>

<comp id="822" class="1005" name="hidden_4935_loc_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="16" slack="11"/>
<pin id="824" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_4935_loc "/>
</bind>
</comp>

<comp id="828" class="1005" name="hidden_5037_loc_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="16" slack="11"/>
<pin id="830" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_5037_loc "/>
</bind>
</comp>

<comp id="834" class="1005" name="hidden_5139_loc_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="16" slack="11"/>
<pin id="836" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_5139_loc "/>
</bind>
</comp>

<comp id="840" class="1005" name="hidden_5241_loc_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="16" slack="11"/>
<pin id="842" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_5241_loc "/>
</bind>
</comp>

<comp id="846" class="1005" name="hidden_5343_loc_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="16" slack="11"/>
<pin id="848" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_5343_loc "/>
</bind>
</comp>

<comp id="852" class="1005" name="hidden_5445_loc_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="16" slack="11"/>
<pin id="854" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_5445_loc "/>
</bind>
</comp>

<comp id="858" class="1005" name="hidden_5547_loc_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="16" slack="11"/>
<pin id="860" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_5547_loc "/>
</bind>
</comp>

<comp id="864" class="1005" name="hidden_5649_loc_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="16" slack="11"/>
<pin id="866" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_5649_loc "/>
</bind>
</comp>

<comp id="870" class="1005" name="hidden_5751_loc_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="16" slack="11"/>
<pin id="872" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_5751_loc "/>
</bind>
</comp>

<comp id="876" class="1005" name="hidden_5853_loc_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="16" slack="11"/>
<pin id="878" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_5853_loc "/>
</bind>
</comp>

<comp id="882" class="1005" name="hidden_5955_loc_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="16" slack="11"/>
<pin id="884" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_5955_loc "/>
</bind>
</comp>

<comp id="888" class="1005" name="hidden_6057_loc_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="16" slack="11"/>
<pin id="890" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_6057_loc "/>
</bind>
</comp>

<comp id="894" class="1005" name="hidden_6159_loc_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="16" slack="11"/>
<pin id="896" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_6159_loc "/>
</bind>
</comp>

<comp id="900" class="1005" name="hidden_6261_loc_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="16" slack="11"/>
<pin id="902" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_6261_loc "/>
</bind>
</comp>

<comp id="906" class="1005" name="hidden_6363_loc_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="16" slack="11"/>
<pin id="908" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_6363_loc "/>
</bind>
</comp>

<comp id="912" class="1005" name="hidden_6465_loc_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="16" slack="11"/>
<pin id="914" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="hidden_6465_loc "/>
</bind>
</comp>

<comp id="918" class="1005" name="icmp_ln34_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="1"/>
<pin id="920" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="922" class="1005" name="zext_ln34_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="64" slack="1"/>
<pin id="924" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34 "/>
</bind>
</comp>

<comp id="927" class="1005" name="p_cast_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="63" slack="8"/>
<pin id="929" dir="1" index="1" bw="63" slack="8"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="932" class="1005" name="gmem_addr_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="16" slack="1"/>
<pin id="934" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="937" class="1005" name="trunc_ln1_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="63" slack="4"/>
<pin id="939" dir="1" index="1" bw="63" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="gmem_addr_1_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="16" slack="3"/>
<pin id="1041" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="80" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="80" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="80" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="80" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="80" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="80" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="80" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="80" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="80" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="80" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="80" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="80" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="80" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="80" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="80" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="80" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="80" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="80" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="80" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="80" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="80" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="80" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="80" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="80" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="80" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="80" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="80" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="80" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="80" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="80" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="80" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="80" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="80" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="80" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="80" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="80" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="80" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="76" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="6" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="78" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="4" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="78" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="2" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="128" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="136" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="138" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="323"><net_src comp="142" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="331"><net_src comp="130" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="0" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="371"><net_src comp="132" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="372"><net_src comp="8" pin="0"/><net_sink comp="333" pin=34"/></net>

<net id="373"><net_src comp="10" pin="0"/><net_sink comp="333" pin=35"/></net>

<net id="445"><net_src comp="134" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="446"><net_src comp="12" pin="0"/><net_sink comp="374" pin=37"/></net>

<net id="447"><net_src comp="14" pin="0"/><net_sink comp="374" pin=38"/></net>

<net id="448"><net_src comp="16" pin="0"/><net_sink comp="374" pin=39"/></net>

<net id="449"><net_src comp="18" pin="0"/><net_sink comp="374" pin=40"/></net>

<net id="450"><net_src comp="20" pin="0"/><net_sink comp="374" pin=41"/></net>

<net id="451"><net_src comp="22" pin="0"/><net_sink comp="374" pin=42"/></net>

<net id="452"><net_src comp="24" pin="0"/><net_sink comp="374" pin=43"/></net>

<net id="453"><net_src comp="26" pin="0"/><net_sink comp="374" pin=44"/></net>

<net id="454"><net_src comp="28" pin="0"/><net_sink comp="374" pin=45"/></net>

<net id="455"><net_src comp="30" pin="0"/><net_sink comp="374" pin=46"/></net>

<net id="456"><net_src comp="32" pin="0"/><net_sink comp="374" pin=47"/></net>

<net id="457"><net_src comp="34" pin="0"/><net_sink comp="374" pin=48"/></net>

<net id="458"><net_src comp="36" pin="0"/><net_sink comp="374" pin=49"/></net>

<net id="459"><net_src comp="38" pin="0"/><net_sink comp="374" pin=50"/></net>

<net id="460"><net_src comp="40" pin="0"/><net_sink comp="374" pin=51"/></net>

<net id="461"><net_src comp="42" pin="0"/><net_sink comp="374" pin=52"/></net>

<net id="462"><net_src comp="44" pin="0"/><net_sink comp="374" pin=53"/></net>

<net id="463"><net_src comp="46" pin="0"/><net_sink comp="374" pin=54"/></net>

<net id="464"><net_src comp="48" pin="0"/><net_sink comp="374" pin=55"/></net>

<net id="465"><net_src comp="50" pin="0"/><net_sink comp="374" pin=56"/></net>

<net id="466"><net_src comp="52" pin="0"/><net_sink comp="374" pin=57"/></net>

<net id="467"><net_src comp="54" pin="0"/><net_sink comp="374" pin=58"/></net>

<net id="468"><net_src comp="56" pin="0"/><net_sink comp="374" pin=59"/></net>

<net id="469"><net_src comp="58" pin="0"/><net_sink comp="374" pin=60"/></net>

<net id="470"><net_src comp="60" pin="0"/><net_sink comp="374" pin=61"/></net>

<net id="471"><net_src comp="62" pin="0"/><net_sink comp="374" pin=62"/></net>

<net id="472"><net_src comp="64" pin="0"/><net_sink comp="374" pin=63"/></net>

<net id="473"><net_src comp="66" pin="0"/><net_sink comp="374" pin=64"/></net>

<net id="474"><net_src comp="68" pin="0"/><net_sink comp="374" pin=65"/></net>

<net id="475"><net_src comp="70" pin="0"/><net_sink comp="374" pin=66"/></net>

<net id="476"><net_src comp="72" pin="0"/><net_sink comp="374" pin=67"/></net>

<net id="477"><net_src comp="74" pin="0"/><net_sink comp="374" pin=68"/></net>

<net id="487"><net_src comp="140" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="0" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="493"><net_src comp="292" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="82" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="501"><net_src comp="495" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="509"><net_src comp="122" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="124" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="511"><net_src comp="126" pin="0"/><net_sink comp="503" pin=3"/></net>

<net id="515"><net_src comp="503" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="0" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="512" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="522"><net_src comp="516" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="529"><net_src comp="122" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="124" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="531"><net_src comp="126" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="535"><net_src comp="532" pin="1"/><net_sink comp="374" pin=32"/></net>

<net id="539"><net_src comp="536" pin="1"/><net_sink comp="374" pin=31"/></net>

<net id="543"><net_src comp="540" pin="1"/><net_sink comp="374" pin=30"/></net>

<net id="547"><net_src comp="544" pin="1"/><net_sink comp="374" pin=29"/></net>

<net id="551"><net_src comp="548" pin="1"/><net_sink comp="374" pin=28"/></net>

<net id="555"><net_src comp="552" pin="1"/><net_sink comp="374" pin=27"/></net>

<net id="559"><net_src comp="556" pin="1"/><net_sink comp="374" pin=26"/></net>

<net id="563"><net_src comp="560" pin="1"/><net_sink comp="374" pin=25"/></net>

<net id="567"><net_src comp="564" pin="1"/><net_sink comp="374" pin=24"/></net>

<net id="571"><net_src comp="568" pin="1"/><net_sink comp="374" pin=23"/></net>

<net id="575"><net_src comp="572" pin="1"/><net_sink comp="374" pin=22"/></net>

<net id="579"><net_src comp="576" pin="1"/><net_sink comp="374" pin=21"/></net>

<net id="583"><net_src comp="580" pin="1"/><net_sink comp="374" pin=20"/></net>

<net id="587"><net_src comp="584" pin="1"/><net_sink comp="374" pin=19"/></net>

<net id="591"><net_src comp="588" pin="1"/><net_sink comp="374" pin=18"/></net>

<net id="595"><net_src comp="592" pin="1"/><net_sink comp="374" pin=17"/></net>

<net id="599"><net_src comp="596" pin="1"/><net_sink comp="374" pin=16"/></net>

<net id="603"><net_src comp="600" pin="1"/><net_sink comp="374" pin=15"/></net>

<net id="607"><net_src comp="604" pin="1"/><net_sink comp="374" pin=14"/></net>

<net id="611"><net_src comp="608" pin="1"/><net_sink comp="374" pin=13"/></net>

<net id="615"><net_src comp="612" pin="1"/><net_sink comp="374" pin=12"/></net>

<net id="619"><net_src comp="616" pin="1"/><net_sink comp="374" pin=11"/></net>

<net id="623"><net_src comp="620" pin="1"/><net_sink comp="374" pin=10"/></net>

<net id="627"><net_src comp="624" pin="1"/><net_sink comp="374" pin=9"/></net>

<net id="631"><net_src comp="628" pin="1"/><net_sink comp="374" pin=8"/></net>

<net id="635"><net_src comp="632" pin="1"/><net_sink comp="374" pin=7"/></net>

<net id="639"><net_src comp="636" pin="1"/><net_sink comp="374" pin=6"/></net>

<net id="643"><net_src comp="640" pin="1"/><net_sink comp="374" pin=5"/></net>

<net id="647"><net_src comp="644" pin="1"/><net_sink comp="374" pin=4"/></net>

<net id="651"><net_src comp="648" pin="1"/><net_sink comp="374" pin=3"/></net>

<net id="655"><net_src comp="652" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="659"><net_src comp="656" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="667"><net_src comp="0" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="660" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="669"><net_src comp="663" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="673"><net_src comp="670" pin="1"/><net_sink comp="478" pin=6"/></net>

<net id="677"><net_src comp="674" pin="1"/><net_sink comp="478" pin=5"/></net>

<net id="681"><net_src comp="678" pin="1"/><net_sink comp="478" pin=4"/></net>

<net id="685"><net_src comp="682" pin="1"/><net_sink comp="478" pin=3"/></net>

<net id="689"><net_src comp="292" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="324" pin=4"/></net>

<net id="695"><net_src comp="298" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="700"><net_src comp="304" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="705"><net_src comp="144" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="374" pin=36"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="711"><net_src comp="148" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="374" pin=35"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="717"><net_src comp="152" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="374" pin=34"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="723"><net_src comp="156" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="374" pin=33"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="729"><net_src comp="160" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="333" pin=33"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="735"><net_src comp="164" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="333" pin=32"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="741"><net_src comp="168" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="333" pin=31"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="747"><net_src comp="172" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="333" pin=30"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="753"><net_src comp="176" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="333" pin=29"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="759"><net_src comp="180" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="333" pin=28"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="765"><net_src comp="184" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="333" pin=27"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="771"><net_src comp="188" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="333" pin=26"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="777"><net_src comp="192" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="333" pin=25"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="783"><net_src comp="196" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="333" pin=24"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="789"><net_src comp="200" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="333" pin=23"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="795"><net_src comp="204" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="333" pin=22"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="801"><net_src comp="208" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="333" pin=21"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="807"><net_src comp="212" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="333" pin=20"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="813"><net_src comp="216" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="333" pin=19"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="819"><net_src comp="220" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="333" pin=18"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="825"><net_src comp="224" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="333" pin=17"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="831"><net_src comp="228" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="333" pin=16"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="837"><net_src comp="232" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="333" pin=15"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="843"><net_src comp="236" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="333" pin=14"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="849"><net_src comp="240" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="333" pin=13"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="855"><net_src comp="244" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="333" pin=12"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="861"><net_src comp="248" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="333" pin=11"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="867"><net_src comp="252" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="333" pin=10"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="873"><net_src comp="256" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="333" pin=9"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="879"><net_src comp="260" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="333" pin=8"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="885"><net_src comp="264" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="333" pin=7"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="891"><net_src comp="268" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="333" pin=6"/></net>

<net id="893"><net_src comp="888" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="897"><net_src comp="272" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="333" pin=5"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="903"><net_src comp="276" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="333" pin=4"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="909"><net_src comp="280" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="333" pin=3"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="915"><net_src comp="284" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="921"><net_src comp="489" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="498" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="930"><net_src comp="503" pin="4"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="935"><net_src comp="516" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="940"><net_src comp="523" pin="4"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="1042"><net_src comp="663" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="316" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {15 16 17 18 19 20 21 22 }
 - Input state : 
	Port: object_detect_nnbw : gmem | {2 3 4 5 6 7 8 9 10 11 }
	Port: object_detect_nnbw : input_r | {1 }
	Port: object_detect_nnbw : output_r | {1 }
	Port: object_detect_nnbw : length_r | {1 }
	Port: object_detect_nnbw : w1 | {12 13 }
	Port: object_detect_nnbw : b1 | {12 13 }
	Port: object_detect_nnbw : w2_0 | {14 15 }
	Port: object_detect_nnbw : w2_1 | {14 15 }
	Port: object_detect_nnbw : w2_2 | {14 15 }
	Port: object_detect_nnbw : w2_3 | {14 15 }
	Port: object_detect_nnbw : w2_4 | {14 15 }
	Port: object_detect_nnbw : w2_5 | {14 15 }
	Port: object_detect_nnbw : w2_6 | {14 15 }
	Port: object_detect_nnbw : w2_7 | {14 15 }
	Port: object_detect_nnbw : w2_8 | {14 15 }
	Port: object_detect_nnbw : w2_9 | {14 15 }
	Port: object_detect_nnbw : w2_10 | {14 15 }
	Port: object_detect_nnbw : w2_11 | {14 15 }
	Port: object_detect_nnbw : w2_12 | {14 15 }
	Port: object_detect_nnbw : w2_13 | {14 15 }
	Port: object_detect_nnbw : w2_14 | {14 15 }
	Port: object_detect_nnbw : w2_15 | {14 15 }
	Port: object_detect_nnbw : w2_16 | {14 15 }
	Port: object_detect_nnbw : w2_17 | {14 15 }
	Port: object_detect_nnbw : w2_18 | {14 15 }
	Port: object_detect_nnbw : w2_19 | {14 15 }
	Port: object_detect_nnbw : w2_20 | {14 15 }
	Port: object_detect_nnbw : w2_21 | {14 15 }
	Port: object_detect_nnbw : w2_22 | {14 15 }
	Port: object_detect_nnbw : w2_23 | {14 15 }
	Port: object_detect_nnbw : w2_24 | {14 15 }
	Port: object_detect_nnbw : w2_25 | {14 15 }
	Port: object_detect_nnbw : w2_26 | {14 15 }
	Port: object_detect_nnbw : w2_27 | {14 15 }
	Port: object_detect_nnbw : w2_28 | {14 15 }
	Port: object_detect_nnbw : w2_29 | {14 15 }
	Port: object_detect_nnbw : w2_30 | {14 15 }
	Port: object_detect_nnbw : w2_31 | {14 15 }
  - Chain level:
	State 1
	State 2
		zext_ln34 : 1
		p_cast_cast : 1
		gmem_addr : 2
		empty : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		call_ln0 : 1
	State 15
		gmem_addr_1 : 1
		empty_22 : 2
	State 16
		call_ln70 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                             Functional Unit                            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                grp_object_detect_nnbw_Pipeline_1_fu_324                |    0    |    0    |    39   |    51   |
|   call   | grp_object_detect_nnbw_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_42_2_fu_333 |    1    |  6.4713 |   1233  |   736   |
|          |         grp_object_detect_nnbw_Pipeline_VITIS_LOOP_54_3_fu_374         |    32   |  105.45 |   2757  |   778   |
|          |                grp_object_detect_nnbw_Pipeline_4_fu_478                |    0    |    0    |    35   |    42   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                            icmp_ln34_fu_489                            |    0    |    0    |    0    |    39   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        length_r_read_read_fu_292                       |    0    |    0    |    0    |    0    |
|   read   |                        output_r_read_read_fu_298                       |    0    |    0    |    0    |    0    |
|          |                        input_r_read_read_fu_304                        |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                           grp_readreq_fu_310                           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                          grp_writeresp_fu_316                          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            sext_ln34_fu_495                            |    0    |    0    |    0    |    0    |
|   sext   |                           p_cast_cast_fu_512                           |    0    |    0    |    0    |    0    |
|          |                            sext_ln70_fu_660                            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                            zext_ln34_fu_498                            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                              p_cast_fu_503                             |    0    |    0    |    0    |    0    |
|          |                            trunc_ln1_fu_523                            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                        |    33   | 111.921 |   4064  |   1646  |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|     b1    |    0   |   16   |    8   |    -   |
|local_input|    1   |    0   |    0   |    0   |
|     w1    |   32   |    0   |    0   |    -   |
|    w2_0   |    0   |   16   |    1   |    -   |
|    w2_1   |    0   |   16   |    1   |    -   |
|   w2_10   |    0   |   15   |    1   |    -   |
|   w2_11   |    0   |   15   |    1   |    -   |
|   w2_12   |    0   |   16   |    1   |    -   |
|   w2_13   |    0   |   16   |    1   |    -   |
|   w2_14   |    0   |   16   |    1   |    -   |
|   w2_15   |    0   |   16   |    1   |    -   |
|   w2_16   |    0   |   16   |    1   |    -   |
|   w2_17   |    0   |   16   |    1   |    -   |
|   w2_18   |    0   |   16   |    1   |    -   |
|   w2_19   |    0   |   16   |    1   |    -   |
|    w2_2   |    0   |   16   |    1   |    -   |
|   w2_20   |    0   |   16   |    1   |    -   |
|   w2_21   |    0   |   16   |    1   |    -   |
|   w2_22   |    0   |   16   |    1   |    -   |
|   w2_23   |    0   |   15   |    1   |    -   |
|   w2_24   |    0   |   16   |    1   |    -   |
|   w2_25   |    0   |   16   |    1   |    -   |
|   w2_26   |    0   |   16   |    1   |    -   |
|   w2_27   |    0   |   16   |    1   |    -   |
|   w2_28   |    0   |   15   |    1   |    -   |
|   w2_29   |    0   |   16   |    1   |    -   |
|    w2_3   |    0   |   16   |    1   |    -   |
|   w2_30   |    0   |   16   |    1   |    -   |
|   w2_31   |    0   |   16   |    1   |    -   |
|    w2_4   |    0   |   16   |    1   |    -   |
|    w2_5   |    0   |   16   |    1   |    -   |
|    w2_6   |    0   |   15   |    1   |    -   |
|    w2_7   |    0   |   16   |    1   |    -   |
|    w2_8   |    0   |   16   |    1   |    -   |
|    w2_9   |    0   |   16   |    1   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   33   |   523  |   40   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   gmem_addr_1_reg_1039   |   16   |
|     gmem_addr_reg_932    |   16   |
|  hidden_333_loc_reg_726  |   16   |
|  hidden_345_loc_reg_732  |   16   |
|  hidden_357_loc_reg_738  |   16   |
|  hidden_369_loc_reg_744  |   16   |
|  hidden_3711_loc_reg_750 |   16   |
|  hidden_3813_loc_reg_756 |   16   |
|  hidden_3915_loc_reg_762 |   16   |
|  hidden_4017_loc_reg_768 |   16   |
|  hidden_4119_loc_reg_774 |   16   |
|  hidden_4221_loc_reg_780 |   16   |
|  hidden_4323_loc_reg_786 |   16   |
|  hidden_4425_loc_reg_792 |   16   |
|  hidden_4527_loc_reg_798 |   16   |
|  hidden_4629_loc_reg_804 |   16   |
|  hidden_4731_loc_reg_810 |   16   |
|  hidden_4833_loc_reg_816 |   16   |
|  hidden_4935_loc_reg_822 |   16   |
|  hidden_5037_loc_reg_828 |   16   |
|  hidden_5139_loc_reg_834 |   16   |
|  hidden_5241_loc_reg_840 |   16   |
|  hidden_5343_loc_reg_846 |   16   |
|  hidden_5445_loc_reg_852 |   16   |
|  hidden_5547_loc_reg_858 |   16   |
|  hidden_5649_loc_reg_864 |   16   |
|  hidden_5751_loc_reg_870 |   16   |
|  hidden_5853_loc_reg_876 |   16   |
|  hidden_5955_loc_reg_882 |   16   |
|  hidden_6057_loc_reg_888 |   16   |
|  hidden_6159_loc_reg_894 |   16   |
|  hidden_6261_loc_reg_900 |   16   |
|  hidden_6363_loc_reg_906 |   16   |
|  hidden_6465_loc_reg_912 |   16   |
|     icmp_ln34_reg_918    |    1   |
|   input_r_read_reg_697   |   64   |
|   length_r_read_reg_686  |   32   |
|local_output_1_loc_reg_708|   16   |
|local_output_2_loc_reg_714|   16   |
|local_output_3_loc_reg_720|   16   |
| local_output_loc_reg_702 |   16   |
|   output_r_read_reg_692  |   64   |
|      p_cast_reg_927      |   63   |
|     trunc_ln1_reg_937    |   63   |
|     zext_ln34_reg_922    |   64   |
+--------------------------+--------+
|           Total          |   959  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------|------|------|------|--------||---------||---------||---------|
|  grp_readreq_fu_310  |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|  grp_readreq_fu_310  |  p2  |   2  |  63  |   126  ||    0    ||    9    |
| grp_writeresp_fu_316 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_316 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|----------------------|------|------|------|--------||---------||---------||---------|
|         Total        |      |      |      |   192  ||  6.352  ||    0    ||    27   |
|----------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   33   |   111  |  4064  |  1646  |    -   |
|   Memory  |   33   |    -   |    -   |   523  |   40   |    0   |
|Multiplexer|    -   |    -   |    6   |    0   |   27   |    -   |
|  Register |    -   |    -   |    -   |   959  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   33   |   33   |   118  |  5546  |  1713  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
