--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/rommac/Storage/apps/Xilinx_old/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml vga_test.twx vga_test.ncd -o
vga_test.twr vga_test.pcf -ucf vga_test.ucf

Design file:              vga_test.ncd
Physical constraint file: vga_test.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "instance_name/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "instance_name/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 63.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: instance_name/DCM_SP_INST/CLKIN
  Logical resource: instance_name/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: instance_name/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 63.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: instance_name/DCM_SP_INST/CLKIN
  Logical resource: instance_name/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: instance_name/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 79.334ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: instance_name/DCM_SP_INST/CLKIN
  Logical resource: instance_name/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: instance_name/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "instance_name/CLKFX_BUF" derived 
from  NET "instance_name/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;  divided 
by 2.08 to 40.000 nS and duty cycle corrected to HIGH 19.999 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 338 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.336ns.
--------------------------------------------------------------------------------

Paths for end point hvsync/vga_VS (SLICE_X18Y23.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hvsync/CounterY_2 (FF)
  Destination:          hvsync/vga_VS (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.330ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.034 - 0.040)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hvsync/CounterY_2 to hvsync/vga_VS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.XQ      Tcko                  0.591   hvsync/CounterY<2>
                                                       hvsync/CounterY_2
    SLICE_X18Y23.F4      net (fanout=3)        1.259   hvsync/CounterY<2>
    SLICE_X18Y23.X       Tilo                  0.692   hvsync/vga_VS
                                                       hvsync/vga_VS_cmp_gt0000_inv_SW0
    SLICE_X18Y22.F2      net (fanout=1)        0.074   N4
    SLICE_X18Y22.X       Tilo                  0.692   hvsync/inDisplayArea
                                                       hvsync/vga_VS_cmp_gt0000_inv
    SLICE_X18Y23.SR      net (fanout=1)        1.155   hvsync/vga_VS_cmp_gt0000_inv
    SLICE_X18Y23.CLK     Tsrck                 0.867   hvsync/vga_VS
                                                       hvsync/vga_VS
    -------------------------------------------------  ---------------------------
    Total                                      5.330ns (2.842ns logic, 2.488ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hvsync/CounterY_7 (FF)
  Destination:          hvsync/vga_VS (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.877ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.034 - 0.048)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hvsync/CounterY_7 to hvsync/vga_VS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.YQ      Tcko                  0.580   hvsync/CounterY<6>
                                                       hvsync/CounterY_7
    SLICE_X18Y22.G4      net (fanout=2)        0.779   hvsync/CounterY<7>
    SLICE_X18Y22.Y       Tilo                  0.707   hvsync/inDisplayArea
                                                       hvsync/inDisplayArea_and0000_norst1
    SLICE_X18Y22.F4      net (fanout=2)        0.097   hvsync/inDisplayArea_and0000_norst
    SLICE_X18Y22.X       Tilo                  0.692   hvsync/inDisplayArea
                                                       hvsync/vga_VS_cmp_gt0000_inv
    SLICE_X18Y23.SR      net (fanout=1)        1.155   hvsync/vga_VS_cmp_gt0000_inv
    SLICE_X18Y23.CLK     Tsrck                 0.867   hvsync/vga_VS
                                                       hvsync/vga_VS
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (2.846ns logic, 2.031ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hvsync/CounterY_8 (FF)
  Destination:          hvsync/vga_VS (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.721ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.034 - 0.051)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hvsync/CounterY_8 to hvsync/vga_VS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.XQ      Tcko                  0.591   hvsync/CounterY<8>
                                                       hvsync/CounterY_8
    SLICE_X18Y22.G3      net (fanout=2)        0.612   hvsync/CounterY<8>
    SLICE_X18Y22.Y       Tilo                  0.707   hvsync/inDisplayArea
                                                       hvsync/inDisplayArea_and0000_norst1
    SLICE_X18Y22.F4      net (fanout=2)        0.097   hvsync/inDisplayArea_and0000_norst
    SLICE_X18Y22.X       Tilo                  0.692   hvsync/inDisplayArea
                                                       hvsync/vga_VS_cmp_gt0000_inv
    SLICE_X18Y23.SR      net (fanout=1)        1.155   hvsync/vga_VS_cmp_gt0000_inv
    SLICE_X18Y23.CLK     Tsrck                 0.867   hvsync/vga_VS
                                                       hvsync/vga_VS
    -------------------------------------------------  ---------------------------
    Total                                      4.721ns (2.857ns logic, 1.864ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point hvsync/vga_HS (SLICE_X18Y25.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hvsync/CounterX_3 (FF)
  Destination:          hvsync/vga_HS (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.264ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.264 - 0.282)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hvsync/CounterX_3 to hvsync/vga_HS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.YQ      Tcko                  0.580   hvsync/CounterX<2>
                                                       hvsync/CounterX_3
    SLICE_X16Y22.F4      net (fanout=2)        0.983   hvsync/CounterX<3>
    SLICE_X16Y22.X       Tilo                  0.692   hvsync/N7
                                                       hvsync/CounterXmaxed11
    SLICE_X18Y24.F1      net (fanout=2)        0.812   hvsync/N7
    SLICE_X18Y24.X       Tilo                  0.692   hvsync/vga_HS_cmp_gt0000_inv
                                                       hvsync/vga_HS_cmp_gt0000_inv
    SLICE_X18Y25.SR      net (fanout=1)        0.638   hvsync/vga_HS_cmp_gt0000_inv
    SLICE_X18Y25.CLK     Tsrck                 0.867   hvsync/vga_HS
                                                       hvsync/vga_HS
    -------------------------------------------------  ---------------------------
    Total                                      5.264ns (2.831ns logic, 2.433ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hvsync/CounterX_8 (FF)
  Destination:          hvsync/vga_HS (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.165ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.264 - 0.290)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hvsync/CounterX_8 to hvsync/vga_HS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.XQ      Tcko                  0.591   hvsync/CounterX<8>
                                                       hvsync/CounterX_8
    SLICE_X16Y25.F2      net (fanout=6)        1.014   hvsync/CounterX<8>
    SLICE_X16Y25.X       Tif5x                 0.987   N8
                                                       hvsync/vga_HS_cmp_gt0000_inv_SW0_SW0_G
                                                       hvsync/vga_HS_cmp_gt0000_inv_SW0_SW0
    SLICE_X18Y24.F2      net (fanout=1)        0.376   N8
    SLICE_X18Y24.X       Tilo                  0.692   hvsync/vga_HS_cmp_gt0000_inv
                                                       hvsync/vga_HS_cmp_gt0000_inv
    SLICE_X18Y25.SR      net (fanout=1)        0.638   hvsync/vga_HS_cmp_gt0000_inv
    SLICE_X18Y25.CLK     Tsrck                 0.867   hvsync/vga_HS
                                                       hvsync/vga_HS
    -------------------------------------------------  ---------------------------
    Total                                      5.165ns (3.137ns logic, 2.028ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hvsync/CounterX_2 (FF)
  Destination:          hvsync/vga_HS (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.993ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.264 - 0.282)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hvsync/CounterX_2 to hvsync/vga_HS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.XQ      Tcko                  0.591   hvsync/CounterX<2>
                                                       hvsync/CounterX_2
    SLICE_X16Y22.F2      net (fanout=2)        0.701   hvsync/CounterX<2>
    SLICE_X16Y22.X       Tilo                  0.692   hvsync/N7
                                                       hvsync/CounterXmaxed11
    SLICE_X18Y24.F1      net (fanout=2)        0.812   hvsync/N7
    SLICE_X18Y24.X       Tilo                  0.692   hvsync/vga_HS_cmp_gt0000_inv
                                                       hvsync/vga_HS_cmp_gt0000_inv
    SLICE_X18Y25.SR      net (fanout=1)        0.638   hvsync/vga_HS_cmp_gt0000_inv
    SLICE_X18Y25.CLK     Tsrck                 0.867   hvsync/vga_HS
                                                       hvsync/vga_HS
    -------------------------------------------------  ---------------------------
    Total                                      4.993ns (2.842ns logic, 2.151ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Paths for end point hvsync/CounterX_8 (SLICE_X17Y26.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hvsync/CounterX_3 (FF)
  Destination:          hvsync/CounterX_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.069ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.028 - 0.025)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hvsync/CounterX_3 to hvsync/CounterX_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.YQ      Tcko                  0.580   hvsync/CounterX<2>
                                                       hvsync/CounterX_3
    SLICE_X16Y22.F4      net (fanout=2)        0.983   hvsync/CounterX<3>
    SLICE_X16Y22.X       Tilo                  0.692   hvsync/N7
                                                       hvsync/CounterXmaxed11
    SLICE_X16Y24.F1      net (fanout=2)        0.473   hvsync/N7
    SLICE_X16Y24.X       Tilo                  0.692   hvsync/CounterXmaxed
                                                       hvsync/CounterXmaxed
    SLICE_X17Y26.SR      net (fanout=10)       0.782   hvsync/CounterXmaxed
    SLICE_X17Y26.CLK     Tsrck                 0.867   hvsync/CounterX<8>
                                                       hvsync/CounterX_8
    -------------------------------------------------  ---------------------------
    Total                                      5.069ns (2.831ns logic, 2.238ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hvsync/CounterX_2 (FF)
  Destination:          hvsync/CounterX_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.798ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.028 - 0.025)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hvsync/CounterX_2 to hvsync/CounterX_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.XQ      Tcko                  0.591   hvsync/CounterX<2>
                                                       hvsync/CounterX_2
    SLICE_X16Y22.F2      net (fanout=2)        0.701   hvsync/CounterX<2>
    SLICE_X16Y22.X       Tilo                  0.692   hvsync/N7
                                                       hvsync/CounterXmaxed11
    SLICE_X16Y24.F1      net (fanout=2)        0.473   hvsync/N7
    SLICE_X16Y24.X       Tilo                  0.692   hvsync/CounterXmaxed
                                                       hvsync/CounterXmaxed
    SLICE_X17Y26.SR      net (fanout=10)       0.782   hvsync/CounterXmaxed
    SLICE_X17Y26.CLK     Tsrck                 0.867   hvsync/CounterX<8>
                                                       hvsync/CounterX_8
    -------------------------------------------------  ---------------------------
    Total                                      4.798ns (2.842ns logic, 1.956ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hvsync/CounterX_0 (FF)
  Destination:          hvsync/CounterX_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.637ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.028 - 0.025)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hvsync/CounterX_0 to hvsync/CounterX_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y22.XQ      Tcko                  0.591   hvsync/CounterX<0>
                                                       hvsync/CounterX_0
    SLICE_X16Y22.F3      net (fanout=2)        0.540   hvsync/CounterX<0>
    SLICE_X16Y22.X       Tilo                  0.692   hvsync/N7
                                                       hvsync/CounterXmaxed11
    SLICE_X16Y24.F1      net (fanout=2)        0.473   hvsync/N7
    SLICE_X16Y24.X       Tilo                  0.692   hvsync/CounterXmaxed
                                                       hvsync/CounterXmaxed
    SLICE_X17Y26.SR      net (fanout=10)       0.782   hvsync/CounterXmaxed
    SLICE_X17Y26.CLK     Tsrck                 0.867   hvsync/CounterX<8>
                                                       hvsync/CounterX_8
    -------------------------------------------------  ---------------------------
    Total                                      4.637ns (2.842ns logic, 1.795ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "instance_name/CLKFX_BUF" derived from
 NET "instance_name/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
 divided by 2.08 to 40.000 nS and duty cycle corrected to HIGH 19.999 nS 

--------------------------------------------------------------------------------

Paths for end point pixel_1 (SLICE_X21Y25.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.318ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hvsync/inDisplayArea (FF)
  Destination:          pixel_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.338ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.277 - 0.257)
  Source Clock:         clk_25 rising at 40.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: hvsync/inDisplayArea to pixel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.YQ      Tcko                  0.541   hvsync/inDisplayArea
                                                       hvsync/inDisplayArea
    SLICE_X21Y25.SR      net (fanout=2)        0.507   hvsync/inDisplayArea
    SLICE_X21Y25.CLK     Tcksr       (-Th)    -0.290   pixel_1
                                                       pixel_1
    -------------------------------------------------  ---------------------------
    Total                                      1.338ns (0.831ns logic, 0.507ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point pixel_0 (SLICE_X21Y25.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.318ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hvsync/inDisplayArea (FF)
  Destination:          pixel_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.338ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.277 - 0.257)
  Source Clock:         clk_25 rising at 40.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: hvsync/inDisplayArea to pixel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.YQ      Tcko                  0.541   hvsync/inDisplayArea
                                                       hvsync/inDisplayArea
    SLICE_X21Y25.SR      net (fanout=2)        0.507   hvsync/inDisplayArea
    SLICE_X21Y25.CLK     Tcksr       (-Th)    -0.290   pixel_1
                                                       pixel_0
    -------------------------------------------------  ---------------------------
    Total                                      1.338ns (0.831ns logic, 0.507ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point pixel_2 (SLICE_X20Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hvsync/inDisplayArea (FF)
  Destination:          pixel_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.275 - 0.257)
  Source Clock:         clk_25 rising at 40.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: hvsync/inDisplayArea to pixel_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.YQ      Tcko                  0.541   hvsync/inDisplayArea
                                                       hvsync/inDisplayArea
    SLICE_X20Y23.SR      net (fanout=2)        0.508   hvsync/inDisplayArea
    SLICE_X20Y23.CLK     Tcksr       (-Th)    -0.290   pixel_2
                                                       pixel_2
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (0.831ns logic, 0.508ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "instance_name/CLKFX_BUF" derived from
 NET "instance_name/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
 divided by 2.08 to 40.000 nS and duty cycle corrected to HIGH 19.999 nS 

--------------------------------------------------------------------------------
Slack: 36.998ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: instance_name/DCM_SP_INST/CLKFX
  Logical resource: instance_name/DCM_SP_INST/CLKFX
  Location pin: DCM_X0Y0.CLKFX
  Clock network: instance_name/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 19.999ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: hvsync/vga_HS/CLK
  Logical resource: hvsync/vga_HS/CK
  Location pin: SLICE_X18Y25.CLK
  Clock network: clk_25
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 19.999ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: hvsync/inDisplayArea/CLK
  Logical resource: hvsync/inDisplayArea/CK
  Location pin: SLICE_X18Y22.CLK
  Clock network: clk_25
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for instance_name/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|instance_name/CLKIN_IBUFG      |     83.333ns|     20.000ns|     11.117ns|            0|            0|            0|          338|
| instance_name/CLKFX_BUF       |     40.000ns|      5.336ns|          N/A|            0|            0|          338|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.336|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 338 paths, 0 nets, and 110 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 27 14:01:07 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



