--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml uart6_atlys.twx uart6_atlys.ncd -o uart6_atlys.twr
uart6_atlys.pcf -ucf uart6_atlys.ucf

Design file:              uart6_atlys.ncd
Physical constraint file: uart6_atlys.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_kcpsm6_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15058 paths analyzed, 1856 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.824ns.
--------------------------------------------------------------------------------

Paths for end point tx/pointer1_flop (SLICE_X51Y68.C4), 75 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               program_rom/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          tx/pointer1_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.773ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.238 - 0.254)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: program_rom/ram_1k_generate.s6.kcpsm6_rom to tx/pointer1_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y38.DOA4    Trcko_DOA             1.850   program_rom/ram_1k_generate.s6.kcpsm6_rom
                                                       program_rom/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X52Y73.C1      net (fanout=7)        1.707   instruction<4>
    SLICE_X52Y73.C       Tilo                  0.204   processor/KCPSM6_REG1
                                                       processor/upper_reg_banks_RAMC_D1
    SLICE_X53Y67.A4      net (fanout=2)        1.171   processor/sy<7>
    SLICE_X53Y67.A       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6
    SLICE_X52Y65.B6      net (fanout=2)        0.316   port_id<7>
    SLICE_X52Y65.B       Tilo                  0.203   pico_in_1<6>
                                                       _n0115_inv11
    SLICE_X52Y65.A5      net (fanout=12)       0.261   _n0115_inv1
    SLICE_X52Y65.A       Tilo                  0.203   pico_in_1<6>
                                                       write_to_uart_tx1
    SLICE_X51Y68.D5      net (fanout=5)        0.668   write_to_uart_tx
    SLICE_X51Y68.DMUX    Tilo                  0.313   tx/UART_TX6_1
                                                       tx/data_present_lut/LUT5
    SLICE_X51Y68.C4      net (fanout=1)        0.296   tx/en_pointer
    SLICE_X51Y68.CLK     Tas                   0.322   tx/UART_TX6_1
                                                       tx/pointer01_lut/LUT6
                                                       tx/pointer1_flop
    -------------------------------------------------  ---------------------------
    Total                                      7.773ns (3.354ns logic, 4.419ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               program_rom/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          tx/pointer1_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.665ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.238 - 0.254)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: program_rom/ram_1k_generate.s6.kcpsm6_rom to tx/pointer1_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y38.DOA5    Trcko_DOA             1.850   program_rom/ram_1k_generate.s6.kcpsm6_rom
                                                       program_rom/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X52Y69.A2      net (fanout=7)        1.447   instruction<5>
    SLICE_X52Y69.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X53Y67.D2      net (fanout=2)        1.018   processor/sy<0>
    SLICE_X53Y67.DMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X52Y65.A2      net (fanout=34)       0.974   port_id<0>
    SLICE_X52Y65.A       Tilo                  0.203   pico_in_1<6>
                                                       write_to_uart_tx1
    SLICE_X51Y68.D5      net (fanout=5)        0.668   write_to_uart_tx
    SLICE_X51Y68.DMUX    Tilo                  0.313   tx/UART_TX6_1
                                                       tx/data_present_lut/LUT5
    SLICE_X51Y68.C4      net (fanout=1)        0.296   tx/en_pointer
    SLICE_X51Y68.CLK     Tas                   0.322   tx/UART_TX6_1
                                                       tx/pointer01_lut/LUT6
                                                       tx/pointer1_flop
    -------------------------------------------------  ---------------------------
    Total                                      7.665ns (3.262ns logic, 4.403ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               program_rom/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          tx/pointer1_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.653ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.238 - 0.254)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: program_rom/ram_1k_generate.s6.kcpsm6_rom to tx/pointer1_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y38.DOA4    Trcko_DOA             1.850   program_rom/ram_1k_generate.s6.kcpsm6_rom
                                                       program_rom/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X52Y73.A1      net (fanout=7)        1.562   instruction<4>
    SLICE_X52Y73.A       Tilo                  0.203   processor/KCPSM6_REG1
                                                       processor/upper_reg_banks_RAMA_D1
    SLICE_X53Y67.B1      net (fanout=2)        1.096   processor/sy<5>
    SLICE_X53Y67.B       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6
    SLICE_X52Y65.B5      net (fanout=10)       0.417   port_id<5>
    SLICE_X52Y65.B       Tilo                  0.203   pico_in_1<6>
                                                       _n0115_inv11
    SLICE_X52Y65.A5      net (fanout=12)       0.261   _n0115_inv1
    SLICE_X52Y65.A       Tilo                  0.203   pico_in_1<6>
                                                       write_to_uart_tx1
    SLICE_X51Y68.D5      net (fanout=5)        0.668   write_to_uart_tx
    SLICE_X51Y68.DMUX    Tilo                  0.313   tx/UART_TX6_1
                                                       tx/data_present_lut/LUT5
    SLICE_X51Y68.C4      net (fanout=1)        0.296   tx/en_pointer
    SLICE_X51Y68.CLK     Tas                   0.322   tx/UART_TX6_1
                                                       tx/pointer01_lut/LUT6
                                                       tx/pointer1_flop
    -------------------------------------------------  ---------------------------
    Total                                      7.653ns (3.353ns logic, 4.300ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point pico_in_2_7 (SLICE_X49Y61.CE), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               program_rom/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          pico_in_2_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.702ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.575 - 0.604)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: program_rom/ram_1k_generate.s6.kcpsm6_rom to pico_in_2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y38.DOA4    Trcko_DOA             1.850   program_rom/ram_1k_generate.s6.kcpsm6_rom
                                                       program_rom/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X52Y73.C1      net (fanout=7)        1.707   instruction<4>
    SLICE_X52Y73.C       Tilo                  0.204   processor/KCPSM6_REG1
                                                       processor/upper_reg_banks_RAMC_D1
    SLICE_X53Y67.A4      net (fanout=2)        1.171   processor/sy<7>
    SLICE_X53Y67.A       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6
    SLICE_X52Y65.B6      net (fanout=2)        0.316   port_id<7>
    SLICE_X52Y65.B       Tilo                  0.203   pico_in_1<6>
                                                       _n0115_inv11
    SLICE_X52Y65.D1      net (fanout=12)       0.521   _n0115_inv1
    SLICE_X52Y65.D       Tilo                  0.203   pico_in_1<6>
                                                       _n0147_inv1
    SLICE_X49Y61.CE      net (fanout=1)        0.905   _n0147_inv
    SLICE_X49Y61.CLK     Tceck                 0.363   pico_in_2<3>
                                                       pico_in_2_7
    -------------------------------------------------  ---------------------------
    Total                                      7.702ns (3.082ns logic, 4.620ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               program_rom/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          pico_in_2_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.582ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.575 - 0.604)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: program_rom/ram_1k_generate.s6.kcpsm6_rom to pico_in_2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y38.DOA4    Trcko_DOA             1.850   program_rom/ram_1k_generate.s6.kcpsm6_rom
                                                       program_rom/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X52Y73.A1      net (fanout=7)        1.562   instruction<4>
    SLICE_X52Y73.A       Tilo                  0.203   processor/KCPSM6_REG1
                                                       processor/upper_reg_banks_RAMA_D1
    SLICE_X53Y67.B1      net (fanout=2)        1.096   processor/sy<5>
    SLICE_X53Y67.B       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6
    SLICE_X52Y65.B5      net (fanout=10)       0.417   port_id<5>
    SLICE_X52Y65.B       Tilo                  0.203   pico_in_1<6>
                                                       _n0115_inv11
    SLICE_X52Y65.D1      net (fanout=12)       0.521   _n0115_inv1
    SLICE_X52Y65.D       Tilo                  0.203   pico_in_1<6>
                                                       _n0147_inv1
    SLICE_X49Y61.CE      net (fanout=1)        0.905   _n0147_inv
    SLICE_X49Y61.CLK     Tceck                 0.363   pico_in_2<3>
                                                       pico_in_2_7
    -------------------------------------------------  ---------------------------
    Total                                      7.582ns (3.081ns logic, 4.501ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               program_rom/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          pico_in_2_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.575ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.575 - 0.604)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: program_rom/ram_1k_generate.s6.kcpsm6_rom to pico_in_2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y38.DOA4    Trcko_DOA             1.850   program_rom/ram_1k_generate.s6.kcpsm6_rom
                                                       program_rom/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X52Y73.C1      net (fanout=7)        1.707   instruction<4>
    SLICE_X52Y73.CMUX    Tilo                  0.261   processor/KCPSM6_REG1
                                                       processor/upper_reg_banks_RAMC
    SLICE_X53Y67.A5      net (fanout=2)        0.777   processor/sy<6>
    SLICE_X53Y67.AMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5
    SLICE_X52Y65.B4      net (fanout=2)        0.472   port_id<6>
    SLICE_X52Y65.B       Tilo                  0.203   pico_in_1<6>
                                                       _n0115_inv11
    SLICE_X52Y65.D1      net (fanout=12)       0.521   _n0115_inv1
    SLICE_X52Y65.D       Tilo                  0.203   pico_in_1<6>
                                                       _n0147_inv1
    SLICE_X49Y61.CE      net (fanout=1)        0.905   _n0147_inv
    SLICE_X49Y61.CLK     Tceck                 0.363   pico_in_2<3>
                                                       pico_in_2_7
    -------------------------------------------------  ---------------------------
    Total                                      7.575ns (3.193ns logic, 4.382ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point pico_in_2_5 (SLICE_X49Y61.CE), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               program_rom/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          pico_in_2_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.701ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.575 - 0.604)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: program_rom/ram_1k_generate.s6.kcpsm6_rom to pico_in_2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y38.DOA4    Trcko_DOA             1.850   program_rom/ram_1k_generate.s6.kcpsm6_rom
                                                       program_rom/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X52Y73.C1      net (fanout=7)        1.707   instruction<4>
    SLICE_X52Y73.C       Tilo                  0.204   processor/KCPSM6_REG1
                                                       processor/upper_reg_banks_RAMC_D1
    SLICE_X53Y67.A4      net (fanout=2)        1.171   processor/sy<7>
    SLICE_X53Y67.A       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6
    SLICE_X52Y65.B6      net (fanout=2)        0.316   port_id<7>
    SLICE_X52Y65.B       Tilo                  0.203   pico_in_1<6>
                                                       _n0115_inv11
    SLICE_X52Y65.D1      net (fanout=12)       0.521   _n0115_inv1
    SLICE_X52Y65.D       Tilo                  0.203   pico_in_1<6>
                                                       _n0147_inv1
    SLICE_X49Y61.CE      net (fanout=1)        0.905   _n0147_inv
    SLICE_X49Y61.CLK     Tceck                 0.362   pico_in_2<3>
                                                       pico_in_2_5
    -------------------------------------------------  ---------------------------
    Total                                      7.701ns (3.081ns logic, 4.620ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               program_rom/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          pico_in_2_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.581ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.575 - 0.604)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: program_rom/ram_1k_generate.s6.kcpsm6_rom to pico_in_2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y38.DOA4    Trcko_DOA             1.850   program_rom/ram_1k_generate.s6.kcpsm6_rom
                                                       program_rom/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X52Y73.A1      net (fanout=7)        1.562   instruction<4>
    SLICE_X52Y73.A       Tilo                  0.203   processor/KCPSM6_REG1
                                                       processor/upper_reg_banks_RAMA_D1
    SLICE_X53Y67.B1      net (fanout=2)        1.096   processor/sy<5>
    SLICE_X53Y67.B       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6
    SLICE_X52Y65.B5      net (fanout=10)       0.417   port_id<5>
    SLICE_X52Y65.B       Tilo                  0.203   pico_in_1<6>
                                                       _n0115_inv11
    SLICE_X52Y65.D1      net (fanout=12)       0.521   _n0115_inv1
    SLICE_X52Y65.D       Tilo                  0.203   pico_in_1<6>
                                                       _n0147_inv1
    SLICE_X49Y61.CE      net (fanout=1)        0.905   _n0147_inv
    SLICE_X49Y61.CLK     Tceck                 0.362   pico_in_2<3>
                                                       pico_in_2_5
    -------------------------------------------------  ---------------------------
    Total                                      7.581ns (3.080ns logic, 4.501ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               program_rom/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          pico_in_2_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.574ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.575 - 0.604)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: program_rom/ram_1k_generate.s6.kcpsm6_rom to pico_in_2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y38.DOA4    Trcko_DOA             1.850   program_rom/ram_1k_generate.s6.kcpsm6_rom
                                                       program_rom/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X52Y73.C1      net (fanout=7)        1.707   instruction<4>
    SLICE_X52Y73.CMUX    Tilo                  0.261   processor/KCPSM6_REG1
                                                       processor/upper_reg_banks_RAMC
    SLICE_X53Y67.A5      net (fanout=2)        0.777   processor/sy<6>
    SLICE_X53Y67.AMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5
    SLICE_X52Y65.B4      net (fanout=2)        0.472   port_id<6>
    SLICE_X52Y65.B       Tilo                  0.203   pico_in_1<6>
                                                       _n0115_inv11
    SLICE_X52Y65.D1      net (fanout=12)       0.521   _n0115_inv1
    SLICE_X52Y65.D       Tilo                  0.203   pico_in_1<6>
                                                       _n0147_inv1
    SLICE_X49Y61.CE      net (fanout=1)        0.905   _n0147_inv
    SLICE_X49Y61.CLK     Tceck                 0.362   pico_in_2<3>
                                                       pico_in_2_5
    -------------------------------------------------  ---------------------------
    Total                                      7.574ns (3.192ns logic, 4.382ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_kcpsm6_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point processor/zero_flag_flop (SLICE_X56Y68.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/flag_enable_flop (FF)
  Destination:          processor/zero_flag_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.244ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.039 - 0.034)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/flag_enable_flop to processor/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y69.CMUX    Tshcko                0.244   processor/KCPSM6_STROBES
                                                       processor/flag_enable_flop
    SLICE_X56Y68.CE      net (fanout=1)        0.108   processor/flag_enable
    SLICE_X56Y68.CLK     Tckce       (-Th)     0.108   processor/KCPSM6_FLAGS
                                                       processor/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.244ns (0.136ns logic, 0.108ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point rx/data_width_loop[1].storage_srl (SLICE_X48Y71.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx/data1_flop (FF)
  Destination:          rx/data_width_loop[1].storage_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.248ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rx/data1_flop to rx/data_width_loop[1].storage_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.DQ      Tcko                  0.198   rx/UART_RX6_2
                                                       rx/data1_flop
    SLICE_X48Y71.DI      net (fanout=2)        0.017   rx/data<1>
    SLICE_X48Y71.CLK     Tdh         (-Th)    -0.033   rx/UART_RX6_5
                                                       rx/data_width_loop[1].storage_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.248ns (0.231ns logic, 0.017ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point rx/data_width_loop[7].storage_srl (SLICE_X48Y71.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.252ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx/data7_flop (FF)
  Destination:          rx/data_width_loop[7].storage_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rx/data7_flop to rx/data_width_loop[7].storage_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.AQ      Tcko                  0.198   rx/UART_RX6_2
                                                       rx/data7_flop
    SLICE_X48Y71.AI      net (fanout=2)        0.026   rx/data<7>
    SLICE_X48Y71.CLK     Tdh         (-Th)    -0.030   rx/UART_RX6_5
                                                       rx/data_width_loop[7].storage_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.228ns logic, 0.026ns route)
                                                       (89.8% logic, 10.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_kcpsm6_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: program_rom/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: program_rom/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X3Y38.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: processor/KCPSM6_SPM0/CLK
  Logical resource: processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram_RAMA/CLK
  Location pin: SLICE_X52Y67.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.824|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15058 paths, 0 nets, and 1553 connections

Design statistics:
   Minimum period:   7.824ns{1}   (Maximum frequency: 127.812MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 11 23:37:02 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 269 MB



