<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>PMU Verification Using UVM - Mahesh Kaushik Srihasam</title>
    <link rel="stylesheet" href="../styles.css">
    <link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0/css/all.min.css" rel="stylesheet">
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700;800&display=swap" rel="stylesheet">
    <style>
        .project-hero {
            padding: 120px 0 80px;
            background: linear-gradient(135deg, var(--bg-primary) 0%, var(--bg-secondary) 100%);
            text-align: center;
        }
        .project-hero h1 {
            font-size: 3rem;
            margin-bottom: 20px;
            background: var(--gradient-primary);
            -webkit-background-clip: text;
            -webkit-text-fill-color: transparent;
            background-clip: text;
        }
        .project-meta {
            display: flex;
            justify-content: center;
            gap: 30px;
            margin-bottom: 40px;
            flex-wrap: wrap;
        }
        .meta-item {
            display: flex;
            align-items: center;
            gap: 8px;
            color: var(--text-secondary);
        }
        .project-content {
            max-width: 1000px;
            margin: 0 auto;
            padding: 0 20px;
        }
        .content-section {
            margin-bottom: 60px;
        }
        .content-section h2 {
            color: var(--text-primary);
            margin-bottom: 25px;
            font-size: 2rem;
        }
        .content-section h3 {
            color: var(--primary-color);
            margin-bottom: 15px;
            font-size: 1.3rem;
        }
        .content-section p, .content-section li {
            color: var(--text-secondary);
            line-height: 1.8;
            margin-bottom: 15px;
        }
        .tech-stack {
            display: flex;
            flex-wrap: wrap;
            gap: 12px;
            margin: 20px 0;
        }
        .tech-tag {
            background: var(--bg-card);
            border: 1px solid var(--border-color);
            color: var(--text-primary);
            padding: 8px 16px;
            border-radius: 20px;
            font-size: 0.9rem;
            font-weight: 500;
        }
        .back-btn {
            display: inline-flex;
            align-items: center;
            gap: 8px;
            color: var(--primary-color);
            text-decoration: none;
            font-weight: 500;
            margin-bottom: 40px;
            transition: all 0.3s ease;
        }
        .back-btn:hover {
            transform: translateX(-5px);
        }
        .achievements {
            background: var(--bg-card);
            border: 1px solid var(--border-color);
            border-radius: 15px;
            padding: 30px;
            margin: 30px 0;
        }
        .achievements h3 {
            color: var(--primary-color);
            margin-bottom: 20px;
        }
    </style>
</head>
<body>
    <nav class="navbar">
        <div class="nav-container">
            <h1 class="nav-logo">Mahesh Kaushik Srihasam</h1>
            <ul class="nav-menu">
                <li><a href="../index.html" class="nav-link">Home</a></li>
                <li><a href="../portfolio.html" class="nav-link">Portfolio</a></li>
                <li><a href="../index.html#contact" class="nav-link">Contact</a></li>
            </ul>
            <div class="hamburger">
                <span></span>
                <span></span>
                <span></span>
            </div>
        </div>
    </nav>

    <section class="project-hero">
        <div class="container">
            <a href="../index.html" class="back-btn">
                <i class="fas fa-arrow-left"></i>
                Back to Projects
            </a>
            <h1>PMU Verification Using UVM</h1>
            <div class="project-meta">
                <div class="meta-item">
                    <i class="fas fa-building"></i>
                    <span>Western Semiconductor</span>
                </div>
                <div class="meta-item">
                    <i class="fas fa-calendar"></i>
                    <span>Jul 2025 - Present</span>
                </div>
                <div class="meta-item">
                    <i class="fas fa-map-marker-alt"></i>
                    <span>Tempe, Arizona</span>
                </div>
            </div>
            <div class="tech-stack">
                <span class="tech-tag">SystemVerilog</span>
                <span class="tech-tag">UVM</span>
                <span class="tech-tag">Verification</span>
                <span class="tech-tag">Code Coverage</span>
                <span class="tech-tag">Functional Verification</span>
                <span class="tech-tag">TLM</span>
            </div>
        </div>
    </section>

    <section class="project-content">
        <div class="container">
            <div class="content-section">
                <h2>Project Overview</h2>
                <p>This project involves developing a comprehensive UVM-based verification environment for a Power Management Unit (PMU) that supports four distinct operational modes: Standby, Shutdown, Mission, and Startup. The PMU is a critical component responsible for managing power distribution and consumption across different system states.</p>
                
                <p>The verification environment is designed to ensure the PMU operates correctly across all power modes and handles transitions between them seamlessly, maintaining system reliability and power efficiency.</p>
            </div>

            <div class="content-section">
                <h2>Technical Implementation</h2>
                <h3>UVM Architecture</h3>
                <p>The verification environment follows UVM best practices with a modular architecture:</p>
                <ul>
                    <li><strong>Reusable Agents:</strong> Developed modular agents for different PMU interfaces including control signals, power rails, and status indicators</li>
                    <li><strong>Layered Sequences:</strong> Implemented hierarchical sequences for different verification scenarios and power mode transitions</li>
                    <li><strong>Configurable Stimulus:</strong> Created flexible stimulus generation that can be easily adapted for different test scenarios</li>
                    <li><strong>Scoreboard:</strong> Implemented comprehensive scoreboard for functional verification and power mode validation</li>
                </ul>

                <h3>Power Mode Verification</h3>
                <p>Each power mode has specific verification requirements:</p>
                <ul>
                    <li><strong>Standby Mode:</strong> Low power consumption with minimal functionality</li>
                    <li><strong>Shutdown Mode:</strong> Complete power down with proper state retention</li>
                    <li><strong>Mission Mode:</strong> Full functionality with optimal power consumption</li>
                    <li><strong>Startup Mode:</strong> Controlled power-up sequence with proper initialization</li>
                </ul>

                <h3>Constraint Development</h3>
                <p>Developed mode-specific constraints to validate functional correctness:</p>
                <ul>
                    <li>Power rail voltage level constraints for each mode</li>
                    <li>Timing constraints for mode transitions</li>
                    <li>Current consumption limits and validation</li>
                    <li>State machine transition verification</li>
                </ul>
            </div>

            <div class="achievements">
                <h3>Key Achievements</h3>
                <ul>
                    <li>Achieved <strong>>95% code coverage</strong> across all PMU modules</li>
                    <li>Attained <strong>>95% toggle coverage</strong> ensuring all signal transitions are tested</li>
                    <li>Reached <strong>>95% condition coverage</strong> validating all conditional branches</li>
                    <li>Achieved <strong>>95% FSM coverage</strong> for complete state machine verification</li>
                    <li>Implemented <strong>directed test methodology</strong> for comprehensive functional validation</li>
                </ul>
            </div>


            <div class="content-section">
                <h2>Impact & Results</h2>
                <p>This verification environment has significantly improved the reliability and quality of the PMU design:</p>
                <ul>
                    <li>Reduced post-silicon debug time through comprehensive pre-silicon verification</li>
                    <li>Ensured robust power management across all system states</li>
                    <li>Provided confidence in PMU functionality for production deployment</li>
                    <li>Established verification methodology standards for future PMU projects</li>
                </ul>
            </div>
        </div>
    </section>

    <footer>
        <div class="container">
            <div class="footer-content">
                <div class="footer-left">
                    <h3>Mahesh Kaushik Srihasam</h3>
                    <p>Graduate Electrical Engineer | RTL Design & Digital Verification</p>
                </div>
                <div class="footer-right">
                    <p>&copy; 2024 Mahesh Kaushik Srihasam. All rights reserved.</p>
                </div>
            </div>
        </div>
    </footer>

    <script src="../script.js"></script>
</body>
</html>
