{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 09 22:24:27 2018 " "Info: Processing started: Sat Jun 09 22:24:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_VGA -c DE0_VGA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_VGA -c DE0_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/KeyBoard.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file V/KeyBoard.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyBoard " "Info: Found entity 1: KeyBoard" {  } { { "V/KeyBoard.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/KeyBoard.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/Crash.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file V/Crash.v" { { "Info" "ISGN_ENTITY_NAME" "1 Crash " "Info: Found entity 1: Crash" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/Ball.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file V/Ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ball " "Info: Found entity 1: Ball" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/Slider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file V/Slider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Slider " "Info: Found entity 1: Slider" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/VGA_Ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file V/VGA_Ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ctrl " "Info: Found entity 1: VGA_Ctrl" {  } { { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/VGA_CLK.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file V/VGA_CLK.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CLK " "Info: Found entity 1: VGA_CLK" {  } { { "V/VGA_CLK.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_CLK.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/VGA_Pattern.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file V/VGA_Pattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Pattern " "Info: Found entity 1: VGA_Pattern" {  } { { "V/VGA_Pattern.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Pattern.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_VGA.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DE0_VGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_VGA " "Info: Found entity 1: DE0_VGA" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_VGA " "Info: Elaborating entity \"DE0_VGA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 DE0_VGA.v(208) " "Warning (10230): Verilog HDL assignment warning at DE0_VGA.v(208): truncated value with size 16 to match size of target (15)" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE0_VGA.v(144) " "Warning (10034): Output port \"UART_TXD\" at DE0_VGA.v(144) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 144 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS DE0_VGA.v(146) " "Warning (10034): Output port \"UART_CTS\" at DE0_VGA.v(146) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 146 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[12\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[12\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[11\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[11\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[10\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[10\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[9\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[9\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[8\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[8\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[7\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[7\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[6\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[6\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[5\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[5\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[4\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[4\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[3\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[3\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[2\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[2\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[1\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[1\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[0\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[0\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE0_VGA.v(151) " "Warning (10034): Output port \"DRAM_LDQM\" at DE0_VGA.v(151) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE0_VGA.v(152) " "Warning (10034): Output port \"DRAM_UDQM\" at DE0_VGA.v(152) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE0_VGA.v(153) " "Warning (10034): Output port \"DRAM_WE_N\" at DE0_VGA.v(153) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE0_VGA.v(154) " "Warning (10034): Output port \"DRAM_CAS_N\" at DE0_VGA.v(154) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE0_VGA.v(155) " "Warning (10034): Output port \"DRAM_RAS_N\" at DE0_VGA.v(155) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE0_VGA.v(156) " "Warning (10034): Output port \"DRAM_CS_N\" at DE0_VGA.v(156) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 DE0_VGA.v(157) " "Warning (10034): Output port \"DRAM_BA_0\" at DE0_VGA.v(157) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 DE0_VGA.v(158) " "Warning (10034): Output port \"DRAM_BA_1\" at DE0_VGA.v(158) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE0_VGA.v(159) " "Warning (10034): Output port \"DRAM_CLK\" at DE0_VGA.v(159) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE0_VGA.v(160) " "Warning (10034): Output port \"DRAM_CKE\" at DE0_VGA.v(160) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 160 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[21\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[21\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[20\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[20\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[19\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[19\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[18\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[18\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[17\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[17\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[16\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[16\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[15\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[15\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[14\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[14\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[13\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[13\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[12\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[12\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[11\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[11\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[10\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[10\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[9\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[9\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[8\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[8\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[7\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[7\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[6\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[6\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[5\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[5\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[4\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[4\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[3\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[3\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[2\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[2\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[1\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[1\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[0\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[0\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE0_VGA.v(165) " "Warning (10034): Output port \"FL_WE_N\" at DE0_VGA.v(165) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE0_VGA.v(166) " "Warning (10034): Output port \"FL_RST_N\" at DE0_VGA.v(166) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE0_VGA.v(167) " "Warning (10034): Output port \"FL_OE_N\" at DE0_VGA.v(167) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE0_VGA.v(168) " "Warning (10034): Output port \"FL_CE_N\" at DE0_VGA.v(168) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE0_VGA.v(169) " "Warning (10034): Output port \"FL_WP_N\" at DE0_VGA.v(169) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 169 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_BYTE_N DE0_VGA.v(170) " "Warning (10034): Output port \"FL_BYTE_N\" at DE0_VGA.v(170) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE0_VGA.v(174) " "Warning (10034): Output port \"LCD_BLON\" at DE0_VGA.v(174) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE0_VGA.v(175) " "Warning (10034): Output port \"LCD_RW\" at DE0_VGA.v(175) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE0_VGA.v(176) " "Warning (10034): Output port \"LCD_EN\" at DE0_VGA.v(176) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE0_VGA.v(177) " "Warning (10034): Output port \"LCD_RS\" at DE0_VGA.v(177) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_VGA.v(182) " "Warning (10034): Output port \"SD_CLK\" at DE0_VGA.v(182) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_CLKOUT\[1\] DE0_VGA.v(197) " "Warning (10034): Output port \"GPIO0_CLKOUT\[1\]\" at DE0_VGA.v(197) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_CLKOUT\[0\] DE0_VGA.v(197) " "Warning (10034): Output port \"GPIO0_CLKOUT\[0\]\" at DE0_VGA.v(197) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO1_CLKOUT\[1\] DE0_VGA.v(200) " "Warning (10034): Output port \"GPIO1_CLKOUT\[1\]\" at DE0_VGA.v(200) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO1_CLKOUT\[0\] DE0_VGA.v(200) " "Warning (10034): Output port \"GPIO1_CLKOUT\[0\]\" at DE0_VGA.v(200) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CLK VGA_CLK:u1 " "Info: Elaborating entity \"VGA_CLK\" for hierarchy \"VGA_CLK:u1\"" {  } { { "DE0_VGA.v" "u1" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 261 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_CLK:u1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"VGA_CLK:u1\|altpll:altpll_component\"" {  } { { "V/VGA_CLK.v" "altpll_component" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_CLK.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_CLK:u1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"VGA_CLK:u1\|altpll:altpll_component\"" {  } { { "V/VGA_CLK.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_CLK.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_CLK:u1\|altpll:altpll_component " "Info: Instantiated megafunction \"VGA_CLK:u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info: Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VGA_CLK " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VGA_CLK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Fast " "Info: Parameter \"pll_type\" = \"Fast\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "V/VGA_CLK.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_CLK.v" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/VGA_CLK_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/VGA_CLK_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CLK_altpll " "Info: Found entity 1: VGA_CLK_altpll" {  } { { "db/VGA_CLK_altpll.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/db/VGA_CLK_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CLK_altpll VGA_CLK:u1\|altpll:altpll_component\|VGA_CLK_altpll:auto_generated " "Info: Elaborating entity \"VGA_CLK_altpll\" for hierarchy \"VGA_CLK:u1\|altpll:altpll_component\|VGA_CLK_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus2/quartus/libraries/megafunctions/altpll.tdf" 882 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Ctrl VGA_Ctrl:u2 " "Info: Elaborating entity \"VGA_Ctrl\" for hierarchy \"VGA_Ctrl:u2\"" {  } { { "DE0_VGA.v" "u2" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 282 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Ctrl.v(60) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(60): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Ctrl.v(61) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(61): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Ctrl.v(62) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(62): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Ctrl.v(64) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(64): truncated value with size 32 to match size of target (11)" {  } { { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Ctrl.v(65) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(65): truncated value with size 32 to match size of target (11)" {  } { { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Pattern VGA_Pattern:u3 " "Info: Elaborating entity \"VGA_Pattern\" for hierarchy \"VGA_Pattern:u3\"" {  } { { "DE0_VGA.v" "u3" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 301 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyBoard KeyBoard:u4 " "Info: Elaborating entity \"KeyBoard\" for hierarchy \"KeyBoard:u4\"" {  } { { "DE0_VGA.v" "u4" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 309 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Slider Slider:u5 " "Info: Elaborating entity \"Slider\" for hierarchy \"Slider:u5\"" {  } { { "DE0_VGA.v" "u5" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 329 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Slider.v(37) " "Warning (10230): Verilog HDL assignment warning at Slider.v(37): truncated value with size 32 to match size of target (10)" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Slider.v(40) " "Warning (10230): Verilog HDL assignment warning at Slider.v(40): truncated value with size 32 to match size of target (10)" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Slider.v(43) " "Warning (10230): Verilog HDL assignment warning at Slider.v(43): truncated value with size 32 to match size of target (10)" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Slider.v(46) " "Warning (10230): Verilog HDL assignment warning at Slider.v(46): truncated value with size 32 to match size of target (10)" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Slider.v(49) " "Warning (10230): Verilog HDL assignment warning at Slider.v(49): truncated value with size 32 to match size of target (10)" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slider_x Slider.v(35) " "Warning (10240): Verilog HDL Always Construct warning at Slider.v(35): inferring latch(es) for variable \"slider_x\", which holds its previous value in one or more paths through the always construct" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Slider.v(58) " "Warning (10230): Verilog HDL assignment warning at Slider.v(58): truncated value with size 32 to match size of target (10)" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Slider.v(61) " "Warning (10230): Verilog HDL assignment warning at Slider.v(61): truncated value with size 32 to match size of target (10)" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Slider.v(64) " "Warning (10230): Verilog HDL assignment warning at Slider.v(64): truncated value with size 32 to match size of target (10)" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Slider.v(67) " "Warning (10230): Verilog HDL assignment warning at Slider.v(67): truncated value with size 32 to match size of target (10)" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Slider.v(70) " "Warning (10230): Verilog HDL assignment warning at Slider.v(70): truncated value with size 32 to match size of target (10)" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slider_y Slider.v(56) " "Warning (10240): Verilog HDL Always Construct warning at Slider.v(56): inferring latch(es) for variable \"slider_y\", which holds its previous value in one or more paths through the always construct" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slider_y\[0\] Slider.v(56) " "Info (10041): Inferred latch for \"slider_y\[0\]\" at Slider.v(56)" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slider_x\[0\] Slider.v(35) " "Info (10041): Inferred latch for \"slider_x\[0\]\" at Slider.v(35)" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ball Ball:u6 " "Info: Elaborating entity \"Ball\" for hierarchy \"Ball:u6\"" {  } { { "DE0_VGA.v" "u6" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 337 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Ball.v(40) " "Warning (10230): Verilog HDL assignment warning at Ball.v(40): truncated value with size 32 to match size of target (1)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Ball.v(43) " "Warning (10230): Verilog HDL assignment warning at Ball.v(43): truncated value with size 32 to match size of target (1)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Ball.v(46) " "Warning (10230): Verilog HDL assignment warning at Ball.v(46): truncated value with size 32 to match size of target (1)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(55) " "Warning (10230): Verilog HDL assignment warning at Ball.v(55): truncated value with size 32 to match size of target (10)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(58) " "Warning (10230): Verilog HDL assignment warning at Ball.v(58): truncated value with size 32 to match size of target (10)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(61) " "Warning (10230): Verilog HDL assignment warning at Ball.v(61): truncated value with size 32 to match size of target (10)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ball_x Ball.v(53) " "Warning (10240): Verilog HDL Always Construct warning at Ball.v(53): inferring latch(es) for variable \"ball_x\", which holds its previous value in one or more paths through the always construct" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Ball.v(72) " "Warning (10230): Verilog HDL assignment warning at Ball.v(72): truncated value with size 32 to match size of target (1)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Ball.v(75) " "Warning (10230): Verilog HDL assignment warning at Ball.v(75): truncated value with size 32 to match size of target (1)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Ball.v(78) " "Warning (10230): Verilog HDL assignment warning at Ball.v(78): truncated value with size 32 to match size of target (1)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(87) " "Warning (10230): Verilog HDL assignment warning at Ball.v(87): truncated value with size 32 to match size of target (10)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(90) " "Warning (10230): Verilog HDL assignment warning at Ball.v(90): truncated value with size 32 to match size of target (10)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(93) " "Warning (10230): Verilog HDL assignment warning at Ball.v(93): truncated value with size 32 to match size of target (10)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ball_y Ball.v(85) " "Warning (10240): Verilog HDL Always Construct warning at Ball.v(85): inferring latch(es) for variable \"ball_y\", which holds its previous value in one or more paths through the always construct" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_y\[0\] Ball.v(85) " "Info (10041): Inferred latch for \"ball_y\[0\]\" at Ball.v(85)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_x\[0\] Ball.v(53) " "Info (10041): Inferred latch for \"ball_x\[0\]\" at Ball.v(53)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Crash Crash:u7 " "Info: Elaborating entity \"Crash\" for hierarchy \"Crash:u7\"" {  } { { "DE0_VGA.v" "u7" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 351 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Crash.v(46) " "Warning (10230): Verilog HDL assignment warning at Crash.v(46): truncated value with size 32 to match size of target (1)" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Crash.v(64) " "Warning (10230): Verilog HDL assignment warning at Crash.v(64): truncated value with size 32 to match size of target (1)" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Crash.v(82) " "Warning (10230): Verilog HDL assignment warning at Crash.v(82): truncated value with size 32 to match size of target (1)" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Crash.v(100) " "Warning (10230): Verilog HDL assignment warning at Crash.v(100): truncated value with size 32 to match size of target (1)" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Crash.v(119) " "Critical Warning (10237): Verilog HDL warning at Crash.v(119): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 119 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Crash.v(120) " "Critical Warning (10237): Verilog HDL warning at Crash.v(120): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 120 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Crash.v(121) " "Critical Warning (10237): Verilog HDL warning at Crash.v(121): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 121 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Crash.v(123) " "Critical Warning (10237): Verilog HDL warning at Crash.v(123): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 123 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Crash.v(124) " "Critical Warning (10237): Verilog HDL warning at Crash.v(124): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 124 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Crash.v(125) " "Critical Warning (10237): Verilog HDL warning at Crash.v(125): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 125 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Crash.v(127) " "Critical Warning (10237): Verilog HDL warning at Crash.v(127): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 127 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Crash.v(128) " "Critical Warning (10237): Verilog HDL warning at Crash.v(128): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 128 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Crash.v(129) " "Critical Warning (10237): Verilog HDL warning at Crash.v(129): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 129 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Crash.v(131) " "Critical Warning (10237): Verilog HDL warning at Crash.v(131): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 131 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Crash.v(132) " "Critical Warning (10237): Verilog HDL warning at Crash.v(132): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 132 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Crash.v(133) " "Critical Warning (10237): Verilog HDL warning at Crash.v(133): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 133 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ15_AM1 " "Warning: Bidir \"FL_DQ15_AM1\" has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 163 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 29 -1 0 } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 30 -1 0 } } { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 142 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_D\[0\] VCC " "Warning (13410): Pin \"HEX0_D\[0\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_D\[1\] VCC " "Warning (13410): Pin \"HEX0_D\[1\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_D\[2\] VCC " "Warning (13410): Pin \"HEX0_D\[2\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_D\[3\] VCC " "Warning (13410): Pin \"HEX0_D\[3\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_D\[4\] VCC " "Warning (13410): Pin \"HEX0_D\[4\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_D\[5\] VCC " "Warning (13410): Pin \"HEX0_D\[5\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_D\[6\] VCC " "Warning (13410): Pin \"HEX0_D\[6\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_DP VCC " "Warning (13410): Pin \"HEX0_DP\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_D\[0\] VCC " "Warning (13410): Pin \"HEX1_D\[0\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_D\[1\] VCC " "Warning (13410): Pin \"HEX1_D\[1\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_D\[2\] VCC " "Warning (13410): Pin \"HEX1_D\[2\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_D\[3\] VCC " "Warning (13410): Pin \"HEX1_D\[3\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_D\[4\] VCC " "Warning (13410): Pin \"HEX1_D\[4\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_D\[5\] VCC " "Warning (13410): Pin \"HEX1_D\[5\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_D\[6\] VCC " "Warning (13410): Pin \"HEX1_D\[6\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_DP VCC " "Warning (13410): Pin \"HEX1_DP\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_D\[0\] VCC " "Warning (13410): Pin \"HEX2_D\[0\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_D\[1\] VCC " "Warning (13410): Pin \"HEX2_D\[1\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_D\[2\] VCC " "Warning (13410): Pin \"HEX2_D\[2\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_D\[3\] VCC " "Warning (13410): Pin \"HEX2_D\[3\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_D\[4\] VCC " "Warning (13410): Pin \"HEX2_D\[4\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_D\[5\] VCC " "Warning (13410): Pin \"HEX2_D\[5\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_D\[6\] VCC " "Warning (13410): Pin \"HEX2_D\[6\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_DP VCC " "Warning (13410): Pin \"HEX2_DP\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_D\[0\] VCC " "Warning (13410): Pin \"HEX3_D\[0\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_D\[1\] VCC " "Warning (13410): Pin \"HEX3_D\[1\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_D\[2\] VCC " "Warning (13410): Pin \"HEX3_D\[2\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_D\[3\] VCC " "Warning (13410): Pin \"HEX3_D\[3\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_D\[4\] VCC " "Warning (13410): Pin \"HEX3_D\[4\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_D\[5\] VCC " "Warning (13410): Pin \"HEX3_D\[5\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_D\[6\] VCC " "Warning (13410): Pin \"HEX3_D\[6\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_DP VCC " "Warning (13410): Pin \"HEX3_DP\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[9\] GND " "Warning (13410): Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_TXD GND " "Warning (13410): Pin \"UART_TXD\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_CTS GND " "Warning (13410): Pin \"UART_CTS\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Warning (13410): Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Warning (13410): Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Warning (13410): Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Warning (13410): Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Warning (13410): Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Warning (13410): Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Warning (13410): Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Warning (13410): Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Warning (13410): Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Warning (13410): Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Warning (13410): Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Warning (13410): Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Warning (13410): Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_LDQM GND " "Warning (13410): Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_UDQM GND " "Warning (13410): Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_WE_N GND " "Warning (13410): Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Warning (13410): Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Warning (13410): Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CS_N GND " "Warning (13410): Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Warning (13410): Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Warning (13410): Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CLK GND " "Warning (13410): Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CKE GND " "Warning (13410): Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Warning (13410): Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Warning (13410): Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Warning (13410): Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Warning (13410): Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Warning (13410): Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Warning (13410): Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Warning (13410): Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Warning (13410): Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Warning (13410): Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Warning (13410): Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Warning (13410): Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Warning (13410): Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Warning (13410): Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Warning (13410): Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Warning (13410): Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Warning (13410): Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Warning (13410): Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Warning (13410): Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Warning (13410): Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Warning (13410): Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Warning (13410): Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Warning (13410): Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_WE_N GND " "Warning (13410): Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_RST_N GND " "Warning (13410): Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_OE_N GND " "Warning (13410): Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_CE_N GND " "Warning (13410): Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_WP_N GND " "Warning (13410): Pin \"FL_WP_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_BYTE_N GND " "Warning (13410): Pin \"FL_BYTE_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON GND " "Warning (13410): Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_EN GND " "Warning (13410): Pin \"LCD_EN\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RS GND " "Warning (13410): Pin \"LCD_RS\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SD_CLK GND " "Warning (13410): Pin \"SD_CLK\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Warning (13410): Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Warning (13410): Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO0_CLKOUT\[0\] GND " "Warning (13410): Pin \"GPIO0_CLKOUT\[0\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO0_CLKOUT\[1\] GND " "Warning (13410): Pin \"GPIO0_CLKOUT\[1\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO1_CLKOUT\[0\] GND " "Warning (13410): Pin \"GPIO1_CLKOUT\[0\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO1_CLKOUT\[1\] GND " "Warning (13410): Pin \"GPIO1_CLKOUT\[1\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Warning: Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_2 " "Warning (15610): No output dependent on input pin \"CLOCK_50_2\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 127 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[1\] " "Warning (15610): No output dependent on input pin \"BUTTON\[1\]\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 129 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[2\] " "Warning (15610): No output dependent on input pin \"BUTTON\[2\]\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 129 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 131 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 131 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 131 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 131 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 131 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 131 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "Warning (15610): No output dependent on input pin \"UART_RXD\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 145 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "Warning (15610): No output dependent on input pin \"UART_RTS\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 147 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "Warning (15610): No output dependent on input pin \"FL_RY\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 171 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "Warning (15610): No output dependent on input pin \"SD_WP_N\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 183 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[0\] " "Warning (15610): No output dependent on input pin \"GPIO0_CLKIN\[0\]\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 196 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[1\] " "Warning (15610): No output dependent on input pin \"GPIO0_CLKIN\[1\]\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 196 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[0\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKIN\[0\]\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 199 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[1\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKIN\[1\]\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 199 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1190 " "Info: Implemented 1190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "118 " "Info: Implemented 118 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "111 " "Info: Implemented 111 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "937 " "Info: Implemented 937 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 238 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 238 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 09 22:25:04 2018 " "Info: Processing ended: Sat Jun 09 22:25:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Info: Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Info: Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
