// Seed: 4278088717
macromodule module_0 (
    output wire id_0,
    input wand id_1,
    input supply0 id_2,
    input supply0 id_3,
    output tri0 id_4,
    output uwire id_5
    , id_10,
    input tri id_6,
    input uwire id_7,
    output wire id_8
);
  always @(id_6 or posedge id_10);
  wor id_11 = 1;
  assign module_1.id_1 = 0;
  wire id_12 = id_12;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    input wand id_2,
    input supply1 id_3,
    input tri0 id_4,
    output tri1 id_5,
    input uwire id_6,
    output wand id_7,
    output uwire id_8
);
  id_10(
      .id_0(id_3), .id_1(1), .id_2(1), .id_3(1), .id_4(id_0++), .id_5(1), .id_6(1'd0)
  );
  module_0 modCall_1 (
      id_1,
      id_0,
      id_4,
      id_6,
      id_8,
      id_5,
      id_6,
      id_4,
      id_1
  );
  wire id_11;
endmodule
