Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/rasool/IUT/t4/FPGA/HWs/HW3/Design_3/TestQ3_isim_beh.exe -prj E:/rasool/IUT/t4/FPGA/HWs/HW3/Design_3/TestQ3_beh.prj work.TestQ3 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/rasool/IUT/t4/FPGA/HWs/HW3/Design_3/../../HW2/Project/Q3.v" into library work
Analyzing Verilog file "E:/rasool/IUT/t4/FPGA/HWs/HW3/Design_3/../../HW2/Project/TestQ3.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module sequence_detector
Compiling module TestQ3
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable E:/rasool/IUT/t4/FPGA/HWs/HW3/Design_3/TestQ3_isim_beh.exe
Fuse Memory Usage: 28124 KB
Fuse CPU Usage: 499 ms
