ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/main.c"
  19              		.section	.text.MPU_Config,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MPU_Config:
  26              	.LFB153:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "cmsis_os.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s 			page 2


  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Definitions for blink02 */
  46:Core/Src/main.c **** osThreadId_t blink02Handle;
  47:Core/Src/main.c **** const osThreadAttr_t blink02_attributes = {
  48:Core/Src/main.c ****   .name = "blink02",
  49:Core/Src/main.c ****   .stack_size = 128 * 4,
  50:Core/Src/main.c ****   .priority = (osPriority_t) osPriorityBelowNormal,
  51:Core/Src/main.c **** };
  52:Core/Src/main.c **** /* Definitions for blink01 */
  53:Core/Src/main.c **** osThreadId_t blink01Handle;
  54:Core/Src/main.c **** const osThreadAttr_t blink01_attributes = {
  55:Core/Src/main.c ****   .name = "blink01",
  56:Core/Src/main.c ****   .stack_size = 128 * 4,
  57:Core/Src/main.c ****   .priority = (osPriority_t) osPriorityNormal,
  58:Core/Src/main.c **** };
  59:Core/Src/main.c **** /* USER CODE BEGIN PV */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END PV */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  64:Core/Src/main.c **** void SystemClock_Config(void);
  65:Core/Src/main.c **** static void MPU_Config(void);
  66:Core/Src/main.c **** static void MX_GPIO_Init(void);
  67:Core/Src/main.c **** void StartBlink02(void *argument);
  68:Core/Src/main.c **** void StartBlink01(void *argument);
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* USER CODE END PFP */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  75:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** /* USER CODE END 0 */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** /**
  80:Core/Src/main.c ****   * @brief  The application entry point.
  81:Core/Src/main.c ****   * @retval int
  82:Core/Src/main.c ****   */
  83:Core/Src/main.c **** int main(void)
  84:Core/Src/main.c **** {
  85:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END 1 */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* MPU Configuration--------------------------------------------------------*/
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s 			page 3


  90:Core/Src/main.c ****   MPU_Config();
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  95:Core/Src/main.c ****   HAL_Init();
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE END Init */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Configure the system clock */
 102:Core/Src/main.c ****   SystemClock_Config();
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* USER CODE END SysInit */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* Initialize all configured peripherals */
 109:Core/Src/main.c ****   MX_GPIO_Init();
 110:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* USER CODE END 2 */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* Init scheduler */
 115:Core/Src/main.c ****   osKernelInitialize();
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_MUTEX */
 118:Core/Src/main.c ****   /* add mutexes, ... */
 119:Core/Src/main.c ****   /* USER CODE END RTOS_MUTEX */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_SEMAPHORES */
 122:Core/Src/main.c ****   /* add semaphores, ... */
 123:Core/Src/main.c ****   /* USER CODE END RTOS_SEMAPHORES */
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_TIMERS */
 126:Core/Src/main.c ****   /* start timers, add new ones, ... */
 127:Core/Src/main.c ****   /* USER CODE END RTOS_TIMERS */
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 130:Core/Src/main.c ****   /* add queues, ... */
 131:Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   /* Create the thread(s) */
 134:Core/Src/main.c ****   /* creation of blink02 */
 135:Core/Src/main.c ****   blink02Handle = osThreadNew(StartBlink02, NULL, &blink02_attributes);
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   /* creation of blink01 */
 138:Core/Src/main.c ****   blink01Handle = osThreadNew(StartBlink01, NULL, &blink01_attributes);
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */
 141:Core/Src/main.c ****   /* add threads, ... */
 142:Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_EVENTS */
 145:Core/Src/main.c ****   /* add events, ... */
 146:Core/Src/main.c ****   /* USER CODE END RTOS_EVENTS */
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s 			page 4


 147:Core/Src/main.c **** 
 148:Core/Src/main.c ****   /* Start scheduler */
 149:Core/Src/main.c ****   osKernelStart();
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 152:Core/Src/main.c ****   /* Infinite loop */
 153:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 154:Core/Src/main.c ****   while (1)
 155:Core/Src/main.c ****   {
 156:Core/Src/main.c ****     /* USER CODE END WHILE */
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 159:Core/Src/main.c ****   }
 160:Core/Src/main.c ****   /* USER CODE END 3 */
 161:Core/Src/main.c **** }
 162:Core/Src/main.c **** 
 163:Core/Src/main.c **** /**
 164:Core/Src/main.c ****   * @brief System Clock Configuration
 165:Core/Src/main.c ****   * @retval None
 166:Core/Src/main.c ****   */
 167:Core/Src/main.c **** void SystemClock_Config(void)
 168:Core/Src/main.c **** {
 169:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 170:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   /** Supply configuration update enable
 173:Core/Src/main.c ****   */
 174:Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 177:Core/Src/main.c ****   */
 178:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 183:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 184:Core/Src/main.c ****   */
 185:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 186:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 187:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 189:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 190:Core/Src/main.c ****   {
 191:Core/Src/main.c ****     Error_Handler();
 192:Core/Src/main.c ****   }
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 195:Core/Src/main.c ****   */
 196:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 197:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 198:Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 199:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 200:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 201:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 202:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 203:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s 			page 5


 204:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 205:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 208:Core/Src/main.c ****   {
 209:Core/Src/main.c ****     Error_Handler();
 210:Core/Src/main.c ****   }
 211:Core/Src/main.c **** }
 212:Core/Src/main.c **** 
 213:Core/Src/main.c **** /**
 214:Core/Src/main.c ****   * @brief GPIO Initialization Function
 215:Core/Src/main.c ****   * @param None
 216:Core/Src/main.c ****   * @retval None
 217:Core/Src/main.c ****   */
 218:Core/Src/main.c **** static void MX_GPIO_Init(void)
 219:Core/Src/main.c **** {
 220:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 221:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 222:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 225:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 228:Core/Src/main.c ****   HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 229:Core/Src/main.c **** 
 230:Core/Src/main.c ****   /*Configure GPIO pin : GREEN_LED_Pin */
 231:Core/Src/main.c ****   GPIO_InitStruct.Pin = GREEN_LED_Pin;
 232:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 233:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 234:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 235:Core/Src/main.c ****   HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 236:Core/Src/main.c **** 
 237:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 238:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 239:Core/Src/main.c **** }
 240:Core/Src/main.c **** 
 241:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 242:Core/Src/main.c **** 
 243:Core/Src/main.c **** /* USER CODE END 4 */
 244:Core/Src/main.c **** 
 245:Core/Src/main.c **** /* USER CODE BEGIN Header_StartBlink02 */
 246:Core/Src/main.c **** /**
 247:Core/Src/main.c ****   * @brief  Function implementing the blink02 thread.
 248:Core/Src/main.c ****   * @param  argument: Not used
 249:Core/Src/main.c ****   * @retval None
 250:Core/Src/main.c ****   */
 251:Core/Src/main.c **** /* USER CODE END Header_StartBlink02 */
 252:Core/Src/main.c **** void StartBlink02(void *argument)
 253:Core/Src/main.c **** {
 254:Core/Src/main.c ****   /* USER CODE BEGIN 5 */
 255:Core/Src/main.c ****   /* Infinite loop */
 256:Core/Src/main.c ****   for(;;)
 257:Core/Src/main.c ****   {
 258:Core/Src/main.c ****     HAL_GPIO_TogglePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin);
 259:Core/Src/main.c ****     osDelay(500);
 260:Core/Src/main.c ****   }
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s 			page 6


 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   osThreadTerminate(NULL);
 263:Core/Src/main.c ****   /* USER CODE END 5 */
 264:Core/Src/main.c **** }
 265:Core/Src/main.c **** 
 266:Core/Src/main.c **** /* USER CODE BEGIN Header_StartBlink01 */
 267:Core/Src/main.c **** /**
 268:Core/Src/main.c **** * @brief Function implementing the blink01 thread.
 269:Core/Src/main.c **** * @param argument: Not used
 270:Core/Src/main.c **** * @retval None
 271:Core/Src/main.c **** */
 272:Core/Src/main.c **** /* USER CODE END Header_StartBlink01 */
 273:Core/Src/main.c **** void StartBlink01(void *argument)
 274:Core/Src/main.c **** {
 275:Core/Src/main.c ****   /* USER CODE BEGIN StartBlink01 */
 276:Core/Src/main.c ****   /* Infinite loop */
 277:Core/Src/main.c ****   for(;;)
 278:Core/Src/main.c ****   {
 279:Core/Src/main.c ****     HAL_GPIO_TogglePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin);
 280:Core/Src/main.c ****     osDelay(600);
 281:Core/Src/main.c ****   }
 282:Core/Src/main.c ****   osThreadTerminate(NULL);
 283:Core/Src/main.c ****   /* USER CODE END StartBlink01 */
 284:Core/Src/main.c **** }
 285:Core/Src/main.c **** 
 286:Core/Src/main.c **** /* MPU Configuration */
 287:Core/Src/main.c **** 
 288:Core/Src/main.c **** void MPU_Config(void)
 289:Core/Src/main.c **** {
  27              		.loc 1 289 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 4, -8
  34              		.cfi_offset 14, -4
  35 0002 84B0     		sub	sp, sp, #16
  36              		.cfi_def_cfa_offset 24
 290:Core/Src/main.c ****   MPU_Region_InitTypeDef MPU_InitStruct = {0};
  37              		.loc 1 290 3 view .LVU1
  38              		.loc 1 290 26 is_stmt 0 view .LVU2
  39 0004 0024     		movs	r4, #0
  40 0006 0094     		str	r4, [sp]
  41 0008 0194     		str	r4, [sp, #4]
  42 000a 0294     		str	r4, [sp, #8]
  43 000c 0394     		str	r4, [sp, #12]
 291:Core/Src/main.c **** 
 292:Core/Src/main.c ****   /* Disables the MPU */
 293:Core/Src/main.c ****   HAL_MPU_Disable();
  44              		.loc 1 293 3 is_stmt 1 view .LVU3
  45 000e FFF7FEFF 		bl	HAL_MPU_Disable
  46              	.LVL0:
 294:Core/Src/main.c **** 
 295:Core/Src/main.c ****   /** Initializes and configures the Region and the memory to be protected
 296:Core/Src/main.c ****   */
 297:Core/Src/main.c ****   MPU_InitStruct.Enable = MPU_REGION_ENABLE;
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s 			page 7


  47              		.loc 1 297 3 view .LVU4
  48              		.loc 1 297 25 is_stmt 0 view .LVU5
  49 0012 0123     		movs	r3, #1
  50 0014 8DF80030 		strb	r3, [sp]
 298:Core/Src/main.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER0;
  51              		.loc 1 298 3 is_stmt 1 view .LVU6
  52              		.loc 1 298 25 is_stmt 0 view .LVU7
  53 0018 8DF80140 		strb	r4, [sp, #1]
 299:Core/Src/main.c ****   MPU_InitStruct.BaseAddress = 0x0;
  54              		.loc 1 299 3 is_stmt 1 view .LVU8
  55              		.loc 1 299 30 is_stmt 0 view .LVU9
  56 001c 0194     		str	r4, [sp, #4]
 300:Core/Src/main.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
  57              		.loc 1 300 3 is_stmt 1 view .LVU10
  58              		.loc 1 300 23 is_stmt 0 view .LVU11
  59 001e 1F22     		movs	r2, #31
  60 0020 8DF80820 		strb	r2, [sp, #8]
 301:Core/Src/main.c ****   MPU_InitStruct.SubRegionDisable = 0x87;
  61              		.loc 1 301 3 is_stmt 1 view .LVU12
  62              		.loc 1 301 35 is_stmt 0 view .LVU13
  63 0024 8722     		movs	r2, #135
  64 0026 8DF80920 		strb	r2, [sp, #9]
 302:Core/Src/main.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
  65              		.loc 1 302 3 is_stmt 1 view .LVU14
  66              		.loc 1 302 31 is_stmt 0 view .LVU15
  67 002a 8DF80A40 		strb	r4, [sp, #10]
 303:Core/Src/main.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
  68              		.loc 1 303 3 is_stmt 1 view .LVU16
  69              		.loc 1 303 35 is_stmt 0 view .LVU17
  70 002e 8DF80B40 		strb	r4, [sp, #11]
 304:Core/Src/main.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
  71              		.loc 1 304 3 is_stmt 1 view .LVU18
  72              		.loc 1 304 30 is_stmt 0 view .LVU19
  73 0032 8DF80C30 		strb	r3, [sp, #12]
 305:Core/Src/main.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
  74              		.loc 1 305 3 is_stmt 1 view .LVU20
  75              		.loc 1 305 30 is_stmt 0 view .LVU21
  76 0036 8DF80D30 		strb	r3, [sp, #13]
 306:Core/Src/main.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
  77              		.loc 1 306 3 is_stmt 1 view .LVU22
  78              		.loc 1 306 30 is_stmt 0 view .LVU23
  79 003a 8DF80E40 		strb	r4, [sp, #14]
 307:Core/Src/main.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
  80              		.loc 1 307 3 is_stmt 1 view .LVU24
  81              		.loc 1 307 31 is_stmt 0 view .LVU25
  82 003e 8DF80F40 		strb	r4, [sp, #15]
 308:Core/Src/main.c **** 
 309:Core/Src/main.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
  83              		.loc 1 309 3 is_stmt 1 view .LVU26
  84 0042 6846     		mov	r0, sp
  85 0044 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
  86              	.LVL1:
 310:Core/Src/main.c ****   /* Enables the MPU */
 311:Core/Src/main.c ****   HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
  87              		.loc 1 311 3 view .LVU27
  88 0048 0420     		movs	r0, #4
  89 004a FFF7FEFF 		bl	HAL_MPU_Enable
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s 			page 8


  90              	.LVL2:
 312:Core/Src/main.c **** 
 313:Core/Src/main.c **** }
  91              		.loc 1 313 1 is_stmt 0 view .LVU28
  92 004e 04B0     		add	sp, sp, #16
  93              		.cfi_def_cfa_offset 8
  94              		@ sp needed
  95 0050 10BD     		pop	{r4, pc}
  96              		.cfi_endproc
  97              	.LFE153:
  99              		.section	.text.MX_GPIO_Init,"ax",%progbits
 100              		.align	1
 101              		.syntax unified
 102              		.thumb
 103              		.thumb_func
 105              	MX_GPIO_Init:
 106              	.LFB150:
 219:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 107              		.loc 1 219 1 is_stmt 1 view -0
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 24
 110              		@ frame_needed = 0, uses_anonymous_args = 0
 111 0000 30B5     		push	{r4, r5, lr}
 112              		.cfi_def_cfa_offset 12
 113              		.cfi_offset 4, -12
 114              		.cfi_offset 5, -8
 115              		.cfi_offset 14, -4
 116 0002 87B0     		sub	sp, sp, #28
 117              		.cfi_def_cfa_offset 40
 220:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 118              		.loc 1 220 3 view .LVU30
 220:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 119              		.loc 1 220 20 is_stmt 0 view .LVU31
 120 0004 0024     		movs	r4, #0
 121 0006 0194     		str	r4, [sp, #4]
 122 0008 0294     		str	r4, [sp, #8]
 123 000a 0394     		str	r4, [sp, #12]
 124 000c 0494     		str	r4, [sp, #16]
 125 000e 0594     		str	r4, [sp, #20]
 225:Core/Src/main.c **** 
 126              		.loc 1 225 3 is_stmt 1 view .LVU32
 127              	.LBB4:
 225:Core/Src/main.c **** 
 128              		.loc 1 225 3 view .LVU33
 225:Core/Src/main.c **** 
 129              		.loc 1 225 3 view .LVU34
 130 0010 0F4B     		ldr	r3, .L5
 131 0012 D3F8E020 		ldr	r2, [r3, #224]
 132 0016 42F01002 		orr	r2, r2, #16
 133 001a C3F8E020 		str	r2, [r3, #224]
 225:Core/Src/main.c **** 
 134              		.loc 1 225 3 view .LVU35
 135 001e D3F8E030 		ldr	r3, [r3, #224]
 136 0022 03F01003 		and	r3, r3, #16
 137 0026 0093     		str	r3, [sp]
 225:Core/Src/main.c **** 
 138              		.loc 1 225 3 view .LVU36
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s 			page 9


 139 0028 009B     		ldr	r3, [sp]
 140              	.LBE4:
 225:Core/Src/main.c **** 
 141              		.loc 1 225 3 view .LVU37
 228:Core/Src/main.c **** 
 142              		.loc 1 228 3 view .LVU38
 143 002a 0A4D     		ldr	r5, .L5+4
 144 002c 2246     		mov	r2, r4
 145 002e 0421     		movs	r1, #4
 146 0030 2846     		mov	r0, r5
 147 0032 FFF7FEFF 		bl	HAL_GPIO_WritePin
 148              	.LVL3:
 231:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 149              		.loc 1 231 3 view .LVU39
 231:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 150              		.loc 1 231 23 is_stmt 0 view .LVU40
 151 0036 0423     		movs	r3, #4
 152 0038 0193     		str	r3, [sp, #4]
 232:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 153              		.loc 1 232 3 is_stmt 1 view .LVU41
 232:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 154              		.loc 1 232 24 is_stmt 0 view .LVU42
 155 003a 0123     		movs	r3, #1
 156 003c 0293     		str	r3, [sp, #8]
 233:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 157              		.loc 1 233 3 is_stmt 1 view .LVU43
 233:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 158              		.loc 1 233 24 is_stmt 0 view .LVU44
 159 003e 0394     		str	r4, [sp, #12]
 234:Core/Src/main.c ****   HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 160              		.loc 1 234 3 is_stmt 1 view .LVU45
 234:Core/Src/main.c ****   HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 161              		.loc 1 234 25 is_stmt 0 view .LVU46
 162 0040 0494     		str	r4, [sp, #16]
 235:Core/Src/main.c **** 
 163              		.loc 1 235 3 is_stmt 1 view .LVU47
 164 0042 01A9     		add	r1, sp, #4
 165 0044 2846     		mov	r0, r5
 166 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 167              	.LVL4:
 239:Core/Src/main.c **** 
 168              		.loc 1 239 1 is_stmt 0 view .LVU48
 169 004a 07B0     		add	sp, sp, #28
 170              		.cfi_def_cfa_offset 12
 171              		@ sp needed
 172 004c 30BD     		pop	{r4, r5, pc}
 173              	.L6:
 174 004e 00BF     		.align	2
 175              	.L5:
 176 0050 00440258 		.word	1476543488
 177 0054 00100258 		.word	1476530176
 178              		.cfi_endproc
 179              	.LFE150:
 181              		.section	.text.StartBlink02,"ax",%progbits
 182              		.align	1
 183              		.global	StartBlink02
 184              		.syntax unified
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s 			page 10


 185              		.thumb
 186              		.thumb_func
 188              	StartBlink02:
 189              	.LFB151:
 253:Core/Src/main.c ****   /* USER CODE BEGIN 5 */
 190              		.loc 1 253 1 is_stmt 1 view -0
 191              		.cfi_startproc
 192              		@ Volatile: function does not return.
 193              		@ args = 0, pretend = 0, frame = 0
 194              		@ frame_needed = 0, uses_anonymous_args = 0
 195              	.LVL5:
 253:Core/Src/main.c ****   /* USER CODE BEGIN 5 */
 196              		.loc 1 253 1 is_stmt 0 view .LVU50
 197 0000 08B5     		push	{r3, lr}
 198              		.cfi_def_cfa_offset 8
 199              		.cfi_offset 3, -8
 200              		.cfi_offset 14, -4
 201              	.LVL6:
 202              	.L8:
 256:Core/Src/main.c ****   {
 203              		.loc 1 256 3 is_stmt 1 view .LVU51
 258:Core/Src/main.c ****     osDelay(500);
 204              		.loc 1 258 5 view .LVU52
 205 0002 0421     		movs	r1, #4
 206 0004 0348     		ldr	r0, .L10
 207 0006 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 208              	.LVL7:
 259:Core/Src/main.c ****   }
 209              		.loc 1 259 5 discriminator 1 view .LVU53
 210 000a 4FF4FA70 		mov	r0, #500
 211 000e FFF7FEFF 		bl	osDelay
 212              	.LVL8:
 256:Core/Src/main.c ****   {
 213              		.loc 1 256 3 view .LVU54
 214 0012 F6E7     		b	.L8
 215              	.L11:
 216              		.align	2
 217              	.L10:
 218 0014 00100258 		.word	1476530176
 219              		.cfi_endproc
 220              	.LFE151:
 222              		.section	.text.StartBlink01,"ax",%progbits
 223              		.align	1
 224              		.global	StartBlink01
 225              		.syntax unified
 226              		.thumb
 227              		.thumb_func
 229              	StartBlink01:
 230              	.LFB152:
 274:Core/Src/main.c ****   /* USER CODE BEGIN StartBlink01 */
 231              		.loc 1 274 1 view -0
 232              		.cfi_startproc
 233              		@ Volatile: function does not return.
 234              		@ args = 0, pretend = 0, frame = 0
 235              		@ frame_needed = 0, uses_anonymous_args = 0
 236              	.LVL9:
 274:Core/Src/main.c ****   /* USER CODE BEGIN StartBlink01 */
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s 			page 11


 237              		.loc 1 274 1 is_stmt 0 view .LVU56
 238 0000 08B5     		push	{r3, lr}
 239              		.cfi_def_cfa_offset 8
 240              		.cfi_offset 3, -8
 241              		.cfi_offset 14, -4
 242              	.LVL10:
 243              	.L13:
 277:Core/Src/main.c ****   {
 244              		.loc 1 277 3 is_stmt 1 view .LVU57
 279:Core/Src/main.c ****     osDelay(600);
 245              		.loc 1 279 5 view .LVU58
 246 0002 0421     		movs	r1, #4
 247 0004 0348     		ldr	r0, .L15
 248 0006 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 249              	.LVL11:
 280:Core/Src/main.c ****   }
 250              		.loc 1 280 5 discriminator 1 view .LVU59
 251 000a 4FF41670 		mov	r0, #600
 252 000e FFF7FEFF 		bl	osDelay
 253              	.LVL12:
 277:Core/Src/main.c ****   {
 254              		.loc 1 277 3 view .LVU60
 255 0012 F6E7     		b	.L13
 256              	.L16:
 257              		.align	2
 258              	.L15:
 259 0014 00100258 		.word	1476530176
 260              		.cfi_endproc
 261              	.LFE152:
 263              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 264              		.align	1
 265              		.global	HAL_TIM_PeriodElapsedCallback
 266              		.syntax unified
 267              		.thumb
 268              		.thumb_func
 270              	HAL_TIM_PeriodElapsedCallback:
 271              	.LVL13:
 272              	.LFB154:
 314:Core/Src/main.c **** 
 315:Core/Src/main.c **** /**
 316:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 317:Core/Src/main.c ****   * @note   This function is called  when TIM6 interrupt took place, inside
 318:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 319:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 320:Core/Src/main.c ****   * @param  htim : TIM handle
 321:Core/Src/main.c ****   * @retval None
 322:Core/Src/main.c ****   */
 323:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 324:Core/Src/main.c **** {
 273              		.loc 1 324 1 view -0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 0
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277              		.loc 1 324 1 is_stmt 0 view .LVU62
 278 0000 08B5     		push	{r3, lr}
 279              		.cfi_def_cfa_offset 8
 280              		.cfi_offset 3, -8
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s 			page 12


 281              		.cfi_offset 14, -4
 325:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 326:Core/Src/main.c **** 
 327:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 328:Core/Src/main.c ****   if (htim->Instance == TIM6) {
 282              		.loc 1 328 3 is_stmt 1 view .LVU63
 283              		.loc 1 328 11 is_stmt 0 view .LVU64
 284 0002 0268     		ldr	r2, [r0]
 285              		.loc 1 328 6 view .LVU65
 286 0004 034B     		ldr	r3, .L21
 287 0006 9A42     		cmp	r2, r3
 288 0008 00D0     		beq	.L20
 289              	.LVL14:
 290              	.L17:
 329:Core/Src/main.c ****     HAL_IncTick();
 330:Core/Src/main.c ****   }
 331:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 334:Core/Src/main.c **** }
 291              		.loc 1 334 1 view .LVU66
 292 000a 08BD     		pop	{r3, pc}
 293              	.LVL15:
 294              	.L20:
 329:Core/Src/main.c ****     HAL_IncTick();
 295              		.loc 1 329 5 is_stmt 1 view .LVU67
 296 000c FFF7FEFF 		bl	HAL_IncTick
 297              	.LVL16:
 298              		.loc 1 334 1 is_stmt 0 view .LVU68
 299 0010 FBE7     		b	.L17
 300              	.L22:
 301 0012 00BF     		.align	2
 302              	.L21:
 303 0014 00100040 		.word	1073745920
 304              		.cfi_endproc
 305              	.LFE154:
 307              		.section	.text.Error_Handler,"ax",%progbits
 308              		.align	1
 309              		.global	Error_Handler
 310              		.syntax unified
 311              		.thumb
 312              		.thumb_func
 314              	Error_Handler:
 315              	.LFB155:
 335:Core/Src/main.c **** 
 336:Core/Src/main.c **** /**
 337:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 338:Core/Src/main.c ****   * @retval None
 339:Core/Src/main.c ****   */
 340:Core/Src/main.c **** void Error_Handler(void)
 341:Core/Src/main.c **** {
 316              		.loc 1 341 1 is_stmt 1 view -0
 317              		.cfi_startproc
 318              		@ Volatile: function does not return.
 319              		@ args = 0, pretend = 0, frame = 0
 320              		@ frame_needed = 0, uses_anonymous_args = 0
 321              		@ link register save eliminated.
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s 			page 13


 342:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 343:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 344:Core/Src/main.c ****   __disable_irq();
 322              		.loc 1 344 3 view .LVU70
 323              	.LBB5:
 324              	.LBI5:
 325              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s 			page 14


  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s 			page 15


 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s 			page 16


 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 326              		.loc 2 207 27 view .LVU71
 327              	.LBB6:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 328              		.loc 2 209 3 view .LVU72
 329              		.syntax unified
 330              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 331 0000 72B6     		cpsid i
 332              	@ 0 "" 2
 333              		.thumb
 334              		.syntax unified
 335              	.L24:
 336              	.LBE6:
 337              	.LBE5:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s 			page 17


 345:Core/Src/main.c ****   while (1)
 338              		.loc 1 345 3 view .LVU73
 346:Core/Src/main.c ****   {
 347:Core/Src/main.c ****   }
 339              		.loc 1 347 3 view .LVU74
 345:Core/Src/main.c ****   while (1)
 340              		.loc 1 345 9 view .LVU75
 341 0002 FEE7     		b	.L24
 342              		.cfi_endproc
 343              	.LFE155:
 345              		.section	.text.SystemClock_Config,"ax",%progbits
 346              		.align	1
 347              		.global	SystemClock_Config
 348              		.syntax unified
 349              		.thumb
 350              		.thumb_func
 352              	SystemClock_Config:
 353              	.LFB149:
 168:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 354              		.loc 1 168 1 view -0
 355              		.cfi_startproc
 356              		@ args = 0, pretend = 0, frame = 112
 357              		@ frame_needed = 0, uses_anonymous_args = 0
 358 0000 00B5     		push	{lr}
 359              		.cfi_def_cfa_offset 4
 360              		.cfi_offset 14, -4
 361 0002 9DB0     		sub	sp, sp, #116
 362              		.cfi_def_cfa_offset 120
 169:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 363              		.loc 1 169 3 view .LVU77
 169:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 364              		.loc 1 169 22 is_stmt 0 view .LVU78
 365 0004 4C22     		movs	r2, #76
 366 0006 0021     		movs	r1, #0
 367 0008 09A8     		add	r0, sp, #36
 368 000a FFF7FEFF 		bl	memset
 369              	.LVL17:
 170:Core/Src/main.c **** 
 370              		.loc 1 170 3 is_stmt 1 view .LVU79
 170:Core/Src/main.c **** 
 371              		.loc 1 170 22 is_stmt 0 view .LVU80
 372 000e 2022     		movs	r2, #32
 373 0010 0021     		movs	r1, #0
 374 0012 01A8     		add	r0, sp, #4
 375 0014 FFF7FEFF 		bl	memset
 376              	.LVL18:
 174:Core/Src/main.c **** 
 377              		.loc 1 174 3 is_stmt 1 view .LVU81
 378 0018 0220     		movs	r0, #2
 379 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 380              	.LVL19:
 178:Core/Src/main.c **** 
 381              		.loc 1 178 3 view .LVU82
 382              	.LBB7:
 178:Core/Src/main.c **** 
 383              		.loc 1 178 3 view .LVU83
 384 001e 0023     		movs	r3, #0
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s 			page 18


 385 0020 0093     		str	r3, [sp]
 178:Core/Src/main.c **** 
 386              		.loc 1 178 3 view .LVU84
 178:Core/Src/main.c **** 
 387              		.loc 1 178 3 discriminator 2 view .LVU85
 388 0022 1E4B     		ldr	r3, .L32
 389 0024 DA6A     		ldr	r2, [r3, #44]
 390 0026 22F00102 		bic	r2, r2, #1
 391 002a DA62     		str	r2, [r3, #44]
 178:Core/Src/main.c **** 
 392              		.loc 1 178 3 discriminator 2 view .LVU86
 393 002c DB6A     		ldr	r3, [r3, #44]
 394 002e 03F00103 		and	r3, r3, #1
 395 0032 0093     		str	r3, [sp]
 178:Core/Src/main.c **** 
 396              		.loc 1 178 3 discriminator 2 view .LVU87
 397 0034 1A4A     		ldr	r2, .L32+4
 398 0036 9369     		ldr	r3, [r2, #24]
 399 0038 23F44043 		bic	r3, r3, #49152
 400 003c 43F48043 		orr	r3, r3, #16384
 401 0040 9361     		str	r3, [r2, #24]
 178:Core/Src/main.c **** 
 402              		.loc 1 178 3 discriminator 2 view .LVU88
 403 0042 9369     		ldr	r3, [r2, #24]
 404 0044 03F44043 		and	r3, r3, #49152
 405 0048 0093     		str	r3, [sp]
 178:Core/Src/main.c **** 
 406              		.loc 1 178 3 discriminator 4 view .LVU89
 407 004a 009B     		ldr	r3, [sp]
 408              	.LBE7:
 178:Core/Src/main.c **** 
 409              		.loc 1 178 3 discriminator 4 view .LVU90
 180:Core/Src/main.c **** 
 410              		.loc 1 180 3 view .LVU91
 411              	.L26:
 180:Core/Src/main.c **** 
 412              		.loc 1 180 48 discriminator 1 view .LVU92
 180:Core/Src/main.c **** 
 413              		.loc 1 180 9 discriminator 1 view .LVU93
 180:Core/Src/main.c **** 
 414              		.loc 1 180 10 is_stmt 0 discriminator 1 view .LVU94
 415 004c 144B     		ldr	r3, .L32+4
 416 004e 9B69     		ldr	r3, [r3, #24]
 180:Core/Src/main.c **** 
 417              		.loc 1 180 9 discriminator 1 view .LVU95
 418 0050 13F4005F 		tst	r3, #8192
 419 0054 FAD0     		beq	.L26
 185:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 420              		.loc 1 185 3 is_stmt 1 view .LVU96
 185:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 421              		.loc 1 185 36 is_stmt 0 view .LVU97
 422 0056 0223     		movs	r3, #2
 423 0058 0993     		str	r3, [sp, #36]
 186:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 424              		.loc 1 186 3 is_stmt 1 view .LVU98
 186:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 425              		.loc 1 186 30 is_stmt 0 view .LVU99
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s 			page 19


 426 005a 0123     		movs	r3, #1
 427 005c 0C93     		str	r3, [sp, #48]
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 428              		.loc 1 187 3 is_stmt 1 view .LVU100
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 429              		.loc 1 187 41 is_stmt 0 view .LVU101
 430 005e 4023     		movs	r3, #64
 431 0060 0D93     		str	r3, [sp, #52]
 188:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 432              		.loc 1 188 3 is_stmt 1 view .LVU102
 188:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 433              		.loc 1 188 34 is_stmt 0 view .LVU103
 434 0062 0023     		movs	r3, #0
 435 0064 1293     		str	r3, [sp, #72]
 189:Core/Src/main.c ****   {
 436              		.loc 1 189 3 is_stmt 1 view .LVU104
 189:Core/Src/main.c ****   {
 437              		.loc 1 189 7 is_stmt 0 view .LVU105
 438 0066 09A8     		add	r0, sp, #36
 439 0068 FFF7FEFF 		bl	HAL_RCC_OscConfig
 440              	.LVL20:
 189:Core/Src/main.c ****   {
 441              		.loc 1 189 6 discriminator 1 view .LVU106
 442 006c 88B9     		cbnz	r0, .L30
 196:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 443              		.loc 1 196 3 is_stmt 1 view .LVU107
 196:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 444              		.loc 1 196 31 is_stmt 0 view .LVU108
 445 006e 3F23     		movs	r3, #63
 446 0070 0193     		str	r3, [sp, #4]
 199:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 447              		.loc 1 199 3 is_stmt 1 view .LVU109
 199:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 448              		.loc 1 199 34 is_stmt 0 view .LVU110
 449 0072 0023     		movs	r3, #0
 450 0074 0293     		str	r3, [sp, #8]
 200:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 451              		.loc 1 200 3 is_stmt 1 view .LVU111
 200:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 452              		.loc 1 200 35 is_stmt 0 view .LVU112
 453 0076 0393     		str	r3, [sp, #12]
 201:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 454              		.loc 1 201 3 is_stmt 1 view .LVU113
 201:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 455              		.loc 1 201 35 is_stmt 0 view .LVU114
 456 0078 0493     		str	r3, [sp, #16]
 202:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 457              		.loc 1 202 3 is_stmt 1 view .LVU115
 202:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 458              		.loc 1 202 36 is_stmt 0 view .LVU116
 459 007a 0593     		str	r3, [sp, #20]
 203:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 460              		.loc 1 203 3 is_stmt 1 view .LVU117
 203:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 461              		.loc 1 203 36 is_stmt 0 view .LVU118
 462 007c 0693     		str	r3, [sp, #24]
 204:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s 			page 20


 463              		.loc 1 204 3 is_stmt 1 view .LVU119
 204:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 464              		.loc 1 204 36 is_stmt 0 view .LVU120
 465 007e 0793     		str	r3, [sp, #28]
 205:Core/Src/main.c **** 
 466              		.loc 1 205 3 is_stmt 1 view .LVU121
 205:Core/Src/main.c **** 
 467              		.loc 1 205 36 is_stmt 0 view .LVU122
 468 0080 0893     		str	r3, [sp, #32]
 207:Core/Src/main.c ****   {
 469              		.loc 1 207 3 is_stmt 1 view .LVU123
 207:Core/Src/main.c ****   {
 470              		.loc 1 207 7 is_stmt 0 view .LVU124
 471 0082 0121     		movs	r1, #1
 472 0084 01A8     		add	r0, sp, #4
 473 0086 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 474              	.LVL21:
 207:Core/Src/main.c ****   {
 475              		.loc 1 207 6 discriminator 1 view .LVU125
 476 008a 20B9     		cbnz	r0, .L31
 211:Core/Src/main.c **** 
 477              		.loc 1 211 1 view .LVU126
 478 008c 1DB0     		add	sp, sp, #116
 479              		.cfi_remember_state
 480              		.cfi_def_cfa_offset 4
 481              		@ sp needed
 482 008e 5DF804FB 		ldr	pc, [sp], #4
 483              	.L30:
 484              		.cfi_restore_state
 191:Core/Src/main.c ****   }
 485              		.loc 1 191 5 is_stmt 1 view .LVU127
 486 0092 FFF7FEFF 		bl	Error_Handler
 487              	.LVL22:
 488              	.L31:
 209:Core/Src/main.c ****   }
 489              		.loc 1 209 5 view .LVU128
 490 0096 FFF7FEFF 		bl	Error_Handler
 491              	.LVL23:
 492              	.L33:
 493 009a 00BF     		.align	2
 494              	.L32:
 495 009c 00040058 		.word	1476396032
 496 00a0 00480258 		.word	1476544512
 497              		.cfi_endproc
 498              	.LFE149:
 500              		.section	.text.main,"ax",%progbits
 501              		.align	1
 502              		.global	main
 503              		.syntax unified
 504              		.thumb
 505              		.thumb_func
 507              	main:
 508              	.LFB148:
  84:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 509              		.loc 1 84 1 view -0
 510              		.cfi_startproc
 511              		@ Volatile: function does not return.
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s 			page 21


 512              		@ args = 0, pretend = 0, frame = 0
 513              		@ frame_needed = 0, uses_anonymous_args = 0
 514 0000 08B5     		push	{r3, lr}
 515              		.cfi_def_cfa_offset 8
 516              		.cfi_offset 3, -8
 517              		.cfi_offset 14, -4
  90:Core/Src/main.c **** 
 518              		.loc 1 90 3 view .LVU130
 519 0002 FFF7FEFF 		bl	MPU_Config
 520              	.LVL24:
  95:Core/Src/main.c **** 
 521              		.loc 1 95 3 view .LVU131
 522 0006 FFF7FEFF 		bl	HAL_Init
 523              	.LVL25:
 102:Core/Src/main.c **** 
 524              		.loc 1 102 3 view .LVU132
 525 000a FFF7FEFF 		bl	SystemClock_Config
 526              	.LVL26:
 109:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 527              		.loc 1 109 3 view .LVU133
 528 000e FFF7FEFF 		bl	MX_GPIO_Init
 529              	.LVL27:
 115:Core/Src/main.c **** 
 530              		.loc 1 115 3 view .LVU134
 531 0012 FFF7FEFF 		bl	osKernelInitialize
 532              	.LVL28:
 135:Core/Src/main.c **** 
 533              		.loc 1 135 3 view .LVU135
 135:Core/Src/main.c **** 
 534              		.loc 1 135 19 is_stmt 0 view .LVU136
 535 0016 084A     		ldr	r2, .L37
 536 0018 0021     		movs	r1, #0
 537 001a 0848     		ldr	r0, .L37+4
 538 001c FFF7FEFF 		bl	osThreadNew
 539              	.LVL29:
 135:Core/Src/main.c **** 
 540              		.loc 1 135 17 discriminator 1 view .LVU137
 541 0020 074B     		ldr	r3, .L37+8
 542 0022 1860     		str	r0, [r3]
 138:Core/Src/main.c **** 
 543              		.loc 1 138 3 is_stmt 1 view .LVU138
 138:Core/Src/main.c **** 
 544              		.loc 1 138 19 is_stmt 0 view .LVU139
 545 0024 074A     		ldr	r2, .L37+12
 546 0026 0021     		movs	r1, #0
 547 0028 0748     		ldr	r0, .L37+16
 548 002a FFF7FEFF 		bl	osThreadNew
 549              	.LVL30:
 138:Core/Src/main.c **** 
 550              		.loc 1 138 17 discriminator 1 view .LVU140
 551 002e 074B     		ldr	r3, .L37+20
 552 0030 1860     		str	r0, [r3]
 149:Core/Src/main.c **** 
 553              		.loc 1 149 3 is_stmt 1 view .LVU141
 554 0032 FFF7FEFF 		bl	osKernelStart
 555              	.LVL31:
 556              	.L35:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s 			page 22


 154:Core/Src/main.c ****   {
 557              		.loc 1 154 3 view .LVU142
 159:Core/Src/main.c ****   /* USER CODE END 3 */
 558              		.loc 1 159 3 view .LVU143
 154:Core/Src/main.c ****   {
 559              		.loc 1 154 9 view .LVU144
 560 0036 FEE7     		b	.L35
 561              	.L38:
 562              		.align	2
 563              	.L37:
 564 0038 00000000 		.word	blink02_attributes
 565 003c 00000000 		.word	StartBlink02
 566 0040 00000000 		.word	blink02Handle
 567 0044 00000000 		.word	blink01_attributes
 568 0048 00000000 		.word	StartBlink01
 569 004c 00000000 		.word	blink01Handle
 570              		.cfi_endproc
 571              	.LFE148:
 573              		.global	blink01_attributes
 574              		.section	.rodata.str1.4,"aMS",%progbits,1
 575              		.align	2
 576              	.LC0:
 577 0000 626C696E 		.ascii	"blink01\000"
 577      6B303100 
 578              		.section	.rodata.blink01_attributes,"a"
 579              		.align	2
 582              	blink01_attributes:
 583 0000 00000000 		.word	.LC0
 584 0004 00000000 		.space	16
 584      00000000 
 584      00000000 
 584      00000000 
 585 0014 00020000 		.word	512
 586 0018 18000000 		.word	24
 587 001c 00000000 		.space	8
 587      00000000 
 588              		.global	blink01Handle
 589              		.section	.bss.blink01Handle,"aw",%nobits
 590              		.align	2
 593              	blink01Handle:
 594 0000 00000000 		.space	4
 595              		.global	blink02_attributes
 596              		.section	.rodata.str1.4
 597              		.align	2
 598              	.LC1:
 599 0008 626C696E 		.ascii	"blink02\000"
 599      6B303200 
 600              		.section	.rodata.blink02_attributes,"a"
 601              		.align	2
 604              	blink02_attributes:
 605 0000 08000000 		.word	.LC1
 606 0004 00000000 		.space	16
 606      00000000 
 606      00000000 
 606      00000000 
 607 0014 00020000 		.word	512
 608 0018 10000000 		.word	16
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s 			page 23


 609 001c 00000000 		.space	8
 609      00000000 
 610              		.global	blink02Handle
 611              		.section	.bss.blink02Handle,"aw",%nobits
 612              		.align	2
 615              	blink02Handle:
 616 0000 00000000 		.space	4
 617              		.text
 618              	.Letext0:
 619              		.file 3 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 620              		.file 4 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 621              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h750xx.h"
 622              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 623              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 624              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 625              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 626              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 627              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 628              		.file 12 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2/cmsis_os2.h"
 629              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 630              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 631              		.file 15 "<built-in>"
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s 			page 24


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:20     .text.MPU_Config:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:25     .text.MPU_Config:00000000 MPU_Config
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:100    .text.MX_GPIO_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:105    .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:176    .text.MX_GPIO_Init:00000050 $d
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:182    .text.StartBlink02:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:188    .text.StartBlink02:00000000 StartBlink02
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:218    .text.StartBlink02:00000014 $d
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:223    .text.StartBlink01:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:229    .text.StartBlink01:00000000 StartBlink01
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:259    .text.StartBlink01:00000014 $d
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:264    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:270    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:303    .text.HAL_TIM_PeriodElapsedCallback:00000014 $d
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:308    .text.Error_Handler:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:314    .text.Error_Handler:00000000 Error_Handler
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:346    .text.SystemClock_Config:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:352    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:495    .text.SystemClock_Config:0000009c $d
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:501    .text.main:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:507    .text.main:00000000 main
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:564    .text.main:00000038 $d
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:604    .rodata.blink02_attributes:00000000 blink02_attributes
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:615    .bss.blink02Handle:00000000 blink02Handle
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:582    .rodata.blink01_attributes:00000000 blink01_attributes
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:593    .bss.blink01Handle:00000000 blink01Handle
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:575    .rodata.str1.4:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:579    .rodata.blink01_attributes:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:590    .bss.blink01Handle:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:601    .rodata.blink02_attributes:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccPDpu0P.s:612    .bss.blink02Handle:00000000 $d

UNDEFINED SYMBOLS
HAL_MPU_Disable
HAL_MPU_ConfigRegion
HAL_MPU_Enable
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_GPIO_TogglePin
osDelay
HAL_IncTick
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
osKernelInitialize
osThreadNew
osKernelStart
