Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jul 28 22:03:11 2020
| Host         : LAPTOP-ALR57TB7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_cam_timing_summary_routed.rpt -pb test_cam_timing_summary_routed.pb -rpx test_cam_timing_summary_routed.rpx -warn_on_violation
| Design       : test_cam
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 42 register/latch pins with no clock driven by root clock pin: CAM_pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 288 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.880        0.000                      0                  218        0.173        0.000                      0                  218        3.000        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
sys_clk_pin                 {0.000 5.000}      10.000          100.000         
  clk24M_clk24_25_nexys4    {0.000 20.833}     41.667          24.000          
  clk25M_clk24_25_nexys4    {0.000 20.000}     40.000          25.000          
  clkfbout_clk24_25_nexys4  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     2  
  clk24M_clk24_25_nexys4                                                                                                                                                     39.511        0.000                       0                     2  
  clk25M_clk24_25_nexys4         29.880        0.000                      0                  218        0.173        0.000                      0                  218       19.500        0.000                       0                    34  
  clkfbout_clk24_25_nexys4                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk25_24/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk24M_clk24_25_nexys4
  To Clock:  clk24M_clk24_25_nexys4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk24M_clk24_25_nexys4
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clk25_24/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    clk25_24/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk25M_clk24_25_nexys4
  To Clock:  clk25M_clk24_25_nexys4

Setup :            0  Failing Endpoints,  Worst Slack       29.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.880ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        9.359ns  (logic 4.483ns (47.900%)  route 4.876ns (52.100%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 44.953 - 40.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.711     5.315    VGA_640x480/clk25M
    SLICE_X80Y102        FDSE                                         r  VGA_640x480/countY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDSE (Prop_fdse_C_Q)         0.518     5.833 r  VGA_640x480/countY_reg[7]/Q
                         net (fo=6, routed)           0.784     6.617    VGA_posY[7]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[2])
                                                      3.841    10.458 r  DP_RAM_addr_out0/P[2]
                         net (fo=1, routed)           1.013    11.471    VGA_640x480/P[2]
    SLICE_X78Y99         LUT6 (Prop_lut6_I5_O)        0.124    11.595 r  VGA_640x480/ram_reg_0_0_i_13/O
                         net (fo=12, routed)          3.080    14.674    DP_RAM/ADDRBWRADDR[2]
    RAMB36_X1Y24         RAMB36E1                                     r  DP_RAM/ram_reg_0_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.528    44.953    DP_RAM/clk25M
    RAMB36_X1Y24         RAMB36E1                                     r  DP_RAM/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.257    45.211    
                         clock uncertainty           -0.091    45.120    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    44.554    DP_RAM/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         44.554    
                         arrival time                         -14.674    
  -------------------------------------------------------------------
                         slack                                 29.880    

Slack (MET) :             30.223ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 4.483ns (49.695%)  route 4.538ns (50.305%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 44.958 - 40.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.711     5.315    VGA_640x480/clk25M
    SLICE_X80Y102        FDSE                                         r  VGA_640x480/countY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDSE (Prop_fdse_C_Q)         0.518     5.833 r  VGA_640x480/countY_reg[7]/Q
                         net (fo=6, routed)           0.784     6.617    VGA_posY[7]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[2])
                                                      3.841    10.458 r  DP_RAM_addr_out0/P[2]
                         net (fo=1, routed)           1.013    11.471    VGA_640x480/P[2]
    SLICE_X78Y99         LUT6 (Prop_lut6_I5_O)        0.124    11.595 r  VGA_640x480/ram_reg_0_0_i_13/O
                         net (fo=12, routed)          2.742    14.336    DP_RAM/ADDRBWRADDR[2]
    RAMB36_X1Y23         RAMB36E1                                     r  DP_RAM/ram_reg_0_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.533    44.958    DP_RAM/clk25M
    RAMB36_X1Y23         RAMB36E1                                     r  DP_RAM/ram_reg_0_0/CLKBWRCLK
                         clock pessimism              0.257    45.216    
                         clock uncertainty           -0.091    45.125    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    44.559    DP_RAM/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         44.559    
                         arrival time                         -14.336    
  -------------------------------------------------------------------
                         slack                                 30.223    

Slack (MET) :             30.303ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_1/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.936ns  (logic 4.483ns (50.170%)  route 4.453ns (49.830%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 44.953 - 40.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.711     5.315    VGA_640x480/clk25M
    SLICE_X80Y102        FDSE                                         r  VGA_640x480/countY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDSE (Prop_fdse_C_Q)         0.518     5.833 r  VGA_640x480/countY_reg[7]/Q
                         net (fo=6, routed)           0.784     6.617    VGA_posY[7]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      3.841    10.458 r  DP_RAM_addr_out0/P[0]
                         net (fo=1, routed)           1.001    11.459    VGA_640x480/P[0]
    SLICE_X78Y100        LUT6 (Prop_lut6_I5_O)        0.124    11.583 r  VGA_640x480/ram_reg_0_0_i_15/O
                         net (fo=12, routed)          2.667    14.251    DP_RAM/ADDRBWRADDR[0]
    RAMB36_X1Y24         RAMB36E1                                     r  DP_RAM/ram_reg_0_1/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.528    44.953    DP_RAM/clk25M
    RAMB36_X1Y24         RAMB36E1                                     r  DP_RAM/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.257    45.211    
                         clock uncertainty           -0.091    45.120    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    44.554    DP_RAM/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         44.554    
                         arrival time                         -14.251    
  -------------------------------------------------------------------
                         slack                                 30.303    

Slack (MET) :             30.326ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_6/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.857ns  (logic 4.483ns (50.615%)  route 4.374ns (49.385%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 44.976 - 40.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.711     5.315    VGA_640x480/clk25M
    SLICE_X80Y102        FDSE                                         r  VGA_640x480/countY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDSE (Prop_fdse_C_Q)         0.518     5.833 r  VGA_640x480/countY_reg[7]/Q
                         net (fo=6, routed)           0.784     6.617    VGA_posY[7]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      3.841    10.458 r  DP_RAM_addr_out0/P[14]
                         net (fo=1, routed)           0.996    11.454    VGA_640x480/P[14]
    SLICE_X78Y103        LUT6 (Prop_lut6_I5_O)        0.124    11.578 r  VGA_640x480/ram_reg_0_0_i_1/O
                         net (fo=12, routed)          2.594    14.172    DP_RAM/ADDRBWRADDR[14]
    RAMB36_X1Y19         RAMB36E1                                     r  DP_RAM/ram_reg_0_6/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.551    44.976    DP_RAM/clk25M
    RAMB36_X1Y19         RAMB36E1                                     r  DP_RAM/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.179    45.155    
                         clock uncertainty           -0.091    45.064    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    44.498    DP_RAM/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         44.498    
                         arrival time                         -14.172    
  -------------------------------------------------------------------
                         slack                                 30.326    

Slack (MET) :             30.382ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_10/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.941ns  (logic 4.483ns (50.142%)  route 4.458ns (49.858%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 45.037 - 40.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.711     5.315    VGA_640x480/clk25M
    SLICE_X80Y102        FDSE                                         r  VGA_640x480/countY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDSE (Prop_fdse_C_Q)         0.518     5.833 r  VGA_640x480/countY_reg[7]/Q
                         net (fo=6, routed)           0.784     6.617    VGA_posY[7]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[2])
                                                      3.841    10.458 r  DP_RAM_addr_out0/P[2]
                         net (fo=1, routed)           1.013    11.471    VGA_640x480/P[2]
    SLICE_X78Y99         LUT6 (Prop_lut6_I5_O)        0.124    11.595 r  VGA_640x480/ram_reg_0_0_i_13/O
                         net (fo=12, routed)          2.661    14.256    DP_RAM/ADDRBWRADDR[2]
    RAMB36_X2Y24         RAMB36E1                                     r  DP_RAM/ram_reg_0_10/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.612    45.037    DP_RAM/clk25M
    RAMB36_X2Y24         RAMB36E1                                     r  DP_RAM/ram_reg_0_10/CLKBWRCLK
                         clock pessimism              0.257    45.295    
                         clock uncertainty           -0.091    45.204    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    44.638    DP_RAM/ram_reg_0_10
  -------------------------------------------------------------------
                         required time                         44.638    
                         arrival time                         -14.256    
  -------------------------------------------------------------------
                         slack                                 30.382    

Slack (MET) :             30.396ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 4.483ns (50.699%)  route 4.359ns (49.301%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 44.953 - 40.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.711     5.315    VGA_640x480/clk25M
    SLICE_X80Y102        FDSE                                         r  VGA_640x480/countY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDSE (Prop_fdse_C_Q)         0.518     5.833 r  VGA_640x480/countY_reg[7]/Q
                         net (fo=6, routed)           0.784     6.617    VGA_posY[7]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[10])
                                                      3.841    10.458 r  DP_RAM_addr_out0/P[10]
                         net (fo=1, routed)           0.981    11.439    VGA_640x480/P[10]
    SLICE_X78Y102        LUT6 (Prop_lut6_I5_O)        0.124    11.563 r  VGA_640x480/ram_reg_0_0_i_5/O
                         net (fo=12, routed)          2.594    14.158    DP_RAM/ADDRBWRADDR[10]
    RAMB36_X1Y24         RAMB36E1                                     r  DP_RAM/ram_reg_0_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.528    44.953    DP_RAM/clk25M
    RAMB36_X1Y24         RAMB36E1                                     r  DP_RAM/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.257    45.211    
                         clock uncertainty           -0.091    45.120    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    44.554    DP_RAM/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         44.554    
                         arrival time                         -14.158    
  -------------------------------------------------------------------
                         slack                                 30.396    

Slack (MET) :             30.403ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_1/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.836ns  (logic 4.483ns (50.734%)  route 4.353ns (49.266%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 44.953 - 40.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.711     5.315    VGA_640x480/clk25M
    SLICE_X80Y102        FDSE                                         r  VGA_640x480/countY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDSE (Prop_fdse_C_Q)         0.518     5.833 r  VGA_640x480/countY_reg[7]/Q
                         net (fo=6, routed)           0.784     6.617    VGA_posY[7]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      3.841    10.458 r  DP_RAM_addr_out0/P[1]
                         net (fo=1, routed)           1.132    11.590    VGA_640x480/P[1]
    SLICE_X78Y100        LUT6 (Prop_lut6_I5_O)        0.124    11.714 r  VGA_640x480/ram_reg_0_0_i_14/O
                         net (fo=12, routed)          2.437    14.152    DP_RAM/ADDRBWRADDR[1]
    RAMB36_X1Y24         RAMB36E1                                     r  DP_RAM/ram_reg_0_1/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.528    44.953    DP_RAM/clk25M
    RAMB36_X1Y24         RAMB36E1                                     r  DP_RAM/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.257    45.211    
                         clock uncertainty           -0.091    45.120    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    44.554    DP_RAM/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         44.554    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                 30.403    

Slack (MET) :             30.405ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.834ns  (logic 4.483ns (50.750%)  route 4.351ns (49.250%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 44.953 - 40.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.711     5.315    VGA_640x480/clk25M
    SLICE_X80Y102        FDSE                                         r  VGA_640x480/countY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDSE (Prop_fdse_C_Q)         0.518     5.833 r  VGA_640x480/countY_reg[7]/Q
                         net (fo=6, routed)           0.784     6.617    VGA_posY[7]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      3.841    10.458 r  DP_RAM_addr_out0/P[3]
                         net (fo=1, routed)           0.984    11.442    VGA_640x480/P[3]
    SLICE_X78Y99         LUT6 (Prop_lut6_I5_O)        0.124    11.566 r  VGA_640x480/ram_reg_0_0_i_12/O
                         net (fo=12, routed)          2.583    14.149    DP_RAM/ADDRBWRADDR[3]
    RAMB36_X1Y24         RAMB36E1                                     r  DP_RAM/ram_reg_0_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.528    44.953    DP_RAM/clk25M
    RAMB36_X1Y24         RAMB36E1                                     r  DP_RAM/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.257    45.211    
                         clock uncertainty           -0.091    45.120    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    44.554    DP_RAM/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         44.554    
                         arrival time                         -14.149    
  -------------------------------------------------------------------
                         slack                                 30.405    

Slack (MET) :             30.521ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.718ns  (logic 4.483ns (51.423%)  route 4.235ns (48.577%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 44.953 - 40.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.711     5.315    VGA_640x480/clk25M
    SLICE_X80Y102        FDSE                                         r  VGA_640x480/countY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDSE (Prop_fdse_C_Q)         0.518     5.833 r  VGA_640x480/countY_reg[7]/Q
                         net (fo=6, routed)           0.784     6.617    VGA_posY[7]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[4])
                                                      3.841    10.458 r  DP_RAM_addr_out0/P[4]
                         net (fo=1, routed)           0.776    11.234    VGA_640x480/P[4]
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    11.358 r  VGA_640x480/ram_reg_0_0_i_11/O
                         net (fo=12, routed)          2.675    14.033    DP_RAM/ADDRBWRADDR[4]
    RAMB36_X1Y24         RAMB36E1                                     r  DP_RAM/ram_reg_0_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.528    44.953    DP_RAM/clk25M
    RAMB36_X1Y24         RAMB36E1                                     r  DP_RAM/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.257    45.211    
                         clock uncertainty           -0.091    45.120    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    44.554    DP_RAM/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         44.554    
                         arrival time                         -14.033    
  -------------------------------------------------------------------
                         slack                                 30.521    

Slack (MET) :             30.525ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.713ns  (logic 4.483ns (51.450%)  route 4.230ns (48.550%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 44.953 - 40.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.711     5.315    VGA_640x480/clk25M
    SLICE_X80Y102        FDSE                                         r  VGA_640x480/countY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDSE (Prop_fdse_C_Q)         0.518     5.833 r  VGA_640x480/countY_reg[7]/Q
                         net (fo=6, routed)           0.784     6.617    VGA_posY[7]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      3.841    10.458 r  DP_RAM_addr_out0/P[5]
                         net (fo=1, routed)           0.603    11.061    VGA_640x480/P[5]
    SLICE_X78Y101        LUT6 (Prop_lut6_I5_O)        0.124    11.185 r  VGA_640x480/ram_reg_0_0_i_10/O
                         net (fo=12, routed)          2.843    14.029    DP_RAM/ADDRBWRADDR[5]
    RAMB36_X1Y24         RAMB36E1                                     r  DP_RAM/ram_reg_0_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.528    44.953    DP_RAM/clk25M
    RAMB36_X1Y24         RAMB36E1                                     r  DP_RAM/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.257    45.211    
                         clock uncertainty           -0.091    45.120    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    44.554    DP_RAM/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         44.554    
                         arrival time                         -14.029    
  -------------------------------------------------------------------
                         slack                                 30.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 VGA_640x480/countY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_640x480/countY_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.679%)  route 0.148ns (44.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.597     1.518    VGA_640x480/clk25M
    SLICE_X79Y102        FDRE                                         r  VGA_640x480/countY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  VGA_640x480/countY_reg[1]/Q
                         net (fo=8, routed)           0.148     1.807    VGA_640x480/countY_reg[9]_0[1]
    SLICE_X80Y102        LUT6 (Prop_lut6_I3_O)        0.045     1.852 r  VGA_640x480/countY[7]_i_1/O
                         net (fo=1, routed)           0.000     1.852    VGA_640x480/countY[7]_i_1_n_0
    SLICE_X80Y102        FDSE                                         r  VGA_640x480/countY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.870     2.038    VGA_640x480/clk25M
    SLICE_X80Y102        FDSE                                         r  VGA_640x480/countY_reg[7]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X80Y102        FDSE (Hold_fdse_C_D)         0.121     1.679    VGA_640x480/countY_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 VGA_640x480/countX_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_640x480/countX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.185ns (33.116%)  route 0.374ns (66.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.597     1.518    VGA_640x480/clk25M
    SLICE_X79Y100        FDSE                                         r  VGA_640x480/countX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y100        FDSE (Prop_fdse_C_Q)         0.141     1.659 r  VGA_640x480/countX_reg[7]/Q
                         net (fo=33, routed)          0.374     2.033    VGA_640x480/Q[7]
    SLICE_X79Y99         LUT4 (Prop_lut4_I0_O)        0.044     2.077 r  VGA_640x480/countX[8]_i_2/O
                         net (fo=1, routed)           0.000     2.077    VGA_640x480/p_2_in[8]
    SLICE_X79Y99         FDRE                                         r  VGA_640x480/countX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.871     2.038    VGA_640x480/clk25M
    SLICE_X79Y99         FDRE                                         r  VGA_640x480/countX_reg[8]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X79Y99         FDRE (Hold_fdre_C_D)         0.107     1.899    VGA_640x480/countX_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 VGA_640x480/countX_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_640x480/countX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.884%)  route 0.094ns (31.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.599     1.520    VGA_640x480/clk25M
    SLICE_X78Y99         FDSE                                         r  VGA_640x480/countX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y99         FDSE (Prop_fdse_C_Q)         0.164     1.684 r  VGA_640x480/countX_reg[2]/Q
                         net (fo=7, routed)           0.094     1.779    VGA_640x480/Q[2]
    SLICE_X79Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.824 r  VGA_640x480/countX[5]_i_1/O
                         net (fo=1, routed)           0.000     1.824    VGA_640x480/p_2_in[5]
    SLICE_X79Y99         FDRE                                         r  VGA_640x480/countX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.871     2.038    VGA_640x480/clk25M
    SLICE_X79Y99         FDRE                                         r  VGA_640x480/countX_reg[5]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X79Y99         FDRE (Hold_fdre_C_D)         0.092     1.625    VGA_640x480/countX_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 VGA_640x480/countX_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_640x480/countX_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.234ns (38.538%)  route 0.373ns (61.462%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.597     1.518    VGA_640x480/clk25M
    SLICE_X79Y100        FDSE                                         r  VGA_640x480/countX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y100        FDSE (Prop_fdse_C_Q)         0.141     1.659 f  VGA_640x480/countX_reg[9]/Q
                         net (fo=18, routed)          0.168     1.828    VGA_640x480/Q[9]
    SLICE_X78Y100        LUT5 (Prop_lut5_I0_O)        0.045     1.873 f  VGA_640x480/countY[9]_i_2/O
                         net (fo=12, routed)          0.205     2.078    VGA_640x480/p_1_in
    SLICE_X78Y99         LUT3 (Prop_lut3_I2_O)        0.048     2.126 r  VGA_640x480/countX[1]_i_1/O
                         net (fo=1, routed)           0.000     2.126    VGA_640x480/countX[1]_i_1_n_0
    SLICE_X78Y99         FDSE                                         r  VGA_640x480/countX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.871     2.038    VGA_640x480/clk25M
    SLICE_X78Y99         FDSE                                         r  VGA_640x480/countX_reg[1]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X78Y99         FDSE (Hold_fdse_C_D)         0.131     1.923    VGA_640x480/countX_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 VGA_640x480/countX_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_5/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.186ns (26.719%)  route 0.510ns (73.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.597     1.518    VGA_640x480/clk25M
    SLICE_X79Y100        FDSE                                         r  VGA_640x480/countX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y100        FDSE (Prop_fdse_C_Q)         0.141     1.659 f  VGA_640x480/countX_reg[7]/Q
                         net (fo=33, routed)          0.147     1.807    VGA_640x480/Q[7]
    SLICE_X78Y100        LUT6 (Prop_lut6_I2_O)        0.045     1.852 r  VGA_640x480/ram_reg_0_0_i_14/O
                         net (fo=12, routed)          0.363     2.215    DP_RAM/ADDRBWRADDR[1]
    RAMB36_X2Y19         RAMB36E1                                     r  DP_RAM/ram_reg_0_5/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.907     2.074    DP_RAM/clk25M
    RAMB36_X2Y19         RAMB36E1                                     r  DP_RAM/ram_reg_0_5/CLKBWRCLK
                         clock pessimism             -0.245     1.829    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.012    DP_RAM/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 VGA_640x480/countX_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_640x480/countX_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.231ns (38.233%)  route 0.373ns (61.767%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.597     1.518    VGA_640x480/clk25M
    SLICE_X79Y100        FDSE                                         r  VGA_640x480/countX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y100        FDSE (Prop_fdse_C_Q)         0.141     1.659 f  VGA_640x480/countX_reg[9]/Q
                         net (fo=18, routed)          0.168     1.828    VGA_640x480/Q[9]
    SLICE_X78Y100        LUT5 (Prop_lut5_I0_O)        0.045     1.873 f  VGA_640x480/countY[9]_i_2/O
                         net (fo=12, routed)          0.205     2.078    VGA_640x480/p_1_in
    SLICE_X78Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  VGA_640x480/countX[0]_i_1/O
                         net (fo=1, routed)           0.000     2.123    VGA_640x480/countX[0]_i_1_n_0
    SLICE_X78Y99         FDSE                                         r  VGA_640x480/countX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.871     2.038    VGA_640x480/clk25M
    SLICE_X78Y99         FDSE                                         r  VGA_640x480/countX_reg[0]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X78Y99         FDSE (Hold_fdse_C_D)         0.120     1.912    VGA_640x480/countX_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 VGA_640x480/countX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_7/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.236%)  route 0.523ns (73.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.599     1.520    VGA_640x480/clk25M
    SLICE_X79Y99         FDRE                                         r  VGA_640x480/countX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y99         FDRE (Prop_fdre_C_Q)         0.141     1.661 f  VGA_640x480/countX_reg[6]/Q
                         net (fo=23, routed)          0.203     1.865    VGA_640x480/Q[6]
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.910 r  VGA_640x480/ram_reg_0_0_i_15/O
                         net (fo=12, routed)          0.320     2.229    DP_RAM/ADDRBWRADDR[0]
    RAMB36_X2Y20         RAMB36E1                                     r  DP_RAM/ram_reg_0_7/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.906     2.073    DP_RAM/clk25M
    RAMB36_X2Y20         RAMB36E1                                     r  DP_RAM/ram_reg_0_7/CLKBWRCLK
                         clock pessimism             -0.245     1.828    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     2.011    DP_RAM/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 VGA_640x480/countY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_640x480/countY_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.189ns (48.059%)  route 0.204ns (51.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.597     1.518    VGA_640x480/clk25M
    SLICE_X79Y102        FDRE                                         r  VGA_640x480/countY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  VGA_640x480/countY_reg[2]/Q
                         net (fo=8, routed)           0.204     1.864    VGA_640x480/countY_reg[9]_0[2]
    SLICE_X80Y102        LUT5 (Prop_lut5_I3_O)        0.048     1.912 r  VGA_640x480/countY[3]_i_1/O
                         net (fo=1, routed)           0.000     1.912    VGA_640x480/countY[3]_i_1_n_0
    SLICE_X80Y102        FDSE                                         r  VGA_640x480/countY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.870     2.038    VGA_640x480/clk25M
    SLICE_X80Y102        FDSE                                         r  VGA_640x480/countY_reg[3]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X80Y102        FDSE (Hold_fdse_C_D)         0.133     1.691    VGA_640x480/countY_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 VGA_640x480/countX_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_640x480/countX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.945%)  route 0.140ns (40.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.599     1.520    VGA_640x480/clk25M
    SLICE_X78Y99         FDSE                                         r  VGA_640x480/countX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y99         FDSE (Prop_fdse_C_Q)         0.164     1.684 r  VGA_640x480/countX_reg[0]/Q
                         net (fo=9, routed)           0.140     1.824    VGA_640x480/Q[0]
    SLICE_X79Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.869 r  VGA_640x480/countX[4]_i_1/O
                         net (fo=1, routed)           0.000     1.869    VGA_640x480/p_2_in[4]
    SLICE_X79Y99         FDRE                                         r  VGA_640x480/countX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.871     2.038    VGA_640x480/clk25M
    SLICE_X79Y99         FDRE                                         r  VGA_640x480/countX_reg[4]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X79Y99         FDRE (Hold_fdre_C_D)         0.092     1.625    VGA_640x480/countX_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 VGA_640x480/countX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_7/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.186ns (24.998%)  route 0.558ns (75.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.599     1.520    VGA_640x480/clk25M
    SLICE_X79Y99         FDRE                                         r  VGA_640x480/countX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y99         FDRE (Prop_fdre_C_Q)         0.141     1.661 f  VGA_640x480/countX_reg[5]/Q
                         net (fo=21, routed)          0.196     1.857    VGA_640x480/Q[5]
    SLICE_X78Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.902 r  VGA_640x480/ram_reg_0_0_i_12/O
                         net (fo=12, routed)          0.362     2.264    DP_RAM/ADDRBWRADDR[3]
    RAMB36_X2Y20         RAMB36E1                                     r  DP_RAM/ram_reg_0_7/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.906     2.073    DP_RAM/clk25M
    RAMB36_X2Y20         RAMB36E1                                     r  DP_RAM/ram_reg_0_7/CLKBWRCLK
                         clock pessimism             -0.245     1.828    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     2.011    DP_RAM/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25M_clk24_25_nexys4
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk25_24/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y23     DP_RAM/ram_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y22     DP_RAM/ram_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y23     DP_RAM/ram_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y20     DP_RAM/ram_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y24     DP_RAM/ram_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y21     DP_RAM/ram_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y19     DP_RAM/ram_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y20     DP_RAM/ram_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y24     DP_RAM/ram_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y22     DP_RAM/ram_reg_0_3/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X78Y99     VGA_640x480/countX_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X78Y99     VGA_640x480/countX_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X78Y99     VGA_640x480/countX_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X78Y99     VGA_640x480/countX_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y99     VGA_640x480/countX_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y99     VGA_640x480/countX_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y99     VGA_640x480/countX_reg[6]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y100    VGA_640x480/countX_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y99     VGA_640x480/countX_reg[8]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y100    VGA_640x480/countX_reg[9]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y102    VGA_640x480/countY_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y102    VGA_640x480/countY_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y100    VGA_640x480/countY_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y100    VGA_640x480/countY_reg[6]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y102    VGA_640x480/countY_reg[7]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y102    VGA_640x480/countY_reg[8]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X78Y99     VGA_640x480/countX_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X78Y99     VGA_640x480/countX_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X78Y99     VGA_640x480/countX_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X78Y99     VGA_640x480/countX_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk24_25_nexys4
  To Clock:  clkfbout_clk24_25_nexys4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk24_25_nexys4
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk25_24/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk25_24/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKFBOUT



