	dnn_accel_system u0 (
		.clk_clk           (<connected-to-clk_clk>),           //        clk.clk
		.hex_export        (<connected-to-hex_export>),        //        hex.export
		.pll_locked_export (<connected-to-pll_locked_export>), // pll_locked.export
		.reset_reset_n     (<connected-to-reset_reset_n>),     //      reset.reset_n
		.sdram_addr        (<connected-to-sdram_addr>),        //      sdram.addr
		.sdram_ba          (<connected-to-sdram_ba>),          //           .ba
		.sdram_cas_n       (<connected-to-sdram_cas_n>),       //           .cas_n
		.sdram_cke         (<connected-to-sdram_cke>),         //           .cke
		.sdram_cs_n        (<connected-to-sdram_cs_n>),        //           .cs_n
		.sdram_dq          (<connected-to-sdram_dq>),          //           .dq
		.sdram_dqm         (<connected-to-sdram_dqm>),         //           .dqm
		.sdram_ras_n       (<connected-to-sdram_ras_n>),       //           .ras_n
		.sdram_we_n        (<connected-to-sdram_we_n>),        //           .we_n
		.sdram_clk_clk     (<connected-to-sdram_clk_clk>),     //  sdram_clk.clk
		.vga_vga_blu       (<connected-to-vga_vga_blu>),       //        vga.vga_blu
		.vga_vga_clk       (<connected-to-vga_vga_clk>),       //           .vga_clk
		.vga_vga_red       (<connected-to-vga_vga_red>),       //           .vga_red
		.vga_vga_grn       (<connected-to-vga_vga_grn>),       //           .vga_grn
		.vga_vga_hsync     (<connected-to-vga_vga_hsync>),     //           .vga_hsync
		.vga_vga_vsync     (<connected-to-vga_vga_vsync>)      //           .vga_vsync
	);

