// Seed: 265324691
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input wand id_2,
    output wire id_3,
    input wire id_4,
    output supply0 id_5
);
  assign id_5 = 1;
  assign module_1.id_2 = 0;
  wire id_7;
  assign id_5 = id_2;
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wire id_4,
    input tri1 id_5,
    output uwire id_6,
    output supply0 id_7
);
  wire  id_9;
  wire  id_10;
  logic id_11 = id_0;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_6,
      id_3,
      id_1
  );
  logic [1 : 1] id_12 = 1'b0;
endmodule
