 
****************************************
Report : qor
Design : gcd
Version: O-2018.06-SP3
Date   : Thu Nov  1 15:25:57 2018
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             872.00
  Critical Path Length:         26.17
  Critical Path Slack:         -25.73
  Critical Path Clk Period:      0.50
  Total Negative Slack:       -882.11
  No. of Violating Paths:       66.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:        129
  Leaf Cell Count:               4073
  Buf/Inv Cell Count:             729
  Buf Cell Count:                 320
  Inv Cell Count:                 409
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4006
  Sequential Cell Count:           67
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1408.285456
  Noncombinational Area:    77.293441
  Buf/Inv Area:            171.383043
  Total Buffer Area:            93.73
  Total Inverter Area:          77.66
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1485.578897
  Design Area:            1485.578897


  Design Rules
  -----------------------------------
  Total Number of Nets:          4250
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ailab-01

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.34
  Logic Optimization:                 15.73
  Mapping Optimization:             2127.18
  -----------------------------------------
  Overall Compile Time:             2214.24
  Overall Compile Wall Clock Time:  2218.66

  --------------------------------------------------------------------

  Design  WNS: 25.73  TNS: 882.11  Number of Violating Paths: 66


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
