Running: xsim.dir/axi_timer_verilog_behav/xsimk.exe -simmode gui -wdb axi_timer_verilog_behav.wdb -simrunnum 0 -socket 51768
Design successfully loaded
Design Loading Memory Usage: 11980 KB (Peak: 11980 KB)
Design Loading CPU Usage: 31 ms
Simulation completed
Simulation Memory Usage: 12876 KB (Peak: 12876 KB)
Simulation CPU Usage: 31 ms
