{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727863248566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727863248566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 02 19:00:48 2024 " "Processing started: Wed Oct 02 19:00:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727863248566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727863248566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicCircuit -c LogicCircuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicCircuit -c LogicCircuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727863248566 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727863248806 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727863248806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimaltobinaryencoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decimaltobinaryencoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decimalToBinaryEncoder " "Found entity 1: decimalToBinaryEncoder" {  } { { "decimaltobinaryencoder.bdf" "" { Schematic "C:/LogicCircuit/decimaltobinaryencoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727863253213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727863253213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobitcomparator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file twobitcomparator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 twobitcomparator " "Found entity 1: twobitcomparator" {  } { { "twobitcomparator.bdf" "" { Schematic "C:/LogicCircuit/twobitcomparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727863253213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727863253213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.bdf" "" { Schematic "C:/LogicCircuit/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727863253213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727863253213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitripplecarryadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fourbitripplecarryadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fourbitripplecarryadder " "Found entity 1: fourbitripplecarryadder" {  } { { "fourbitripplecarryadder.bdf" "" { Schematic "C:/LogicCircuit/fourbitripplecarryadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727863253229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727863253229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week3_ex2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week3_ex2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week3_ex2 " "Found entity 1: week3_ex2" {  } { { "week3_ex2.bdf" "" { Schematic "C:/LogicCircuit/week3_ex2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727863253229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727863253229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week3_ex3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week3_ex3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week3_ex3 " "Found entity 1: week3_ex3" {  } { { "week3_ex3.bdf" "" { Schematic "C:/LogicCircuit/week3_ex3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727863253229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727863253229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week4_ex1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week4_ex1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week4_ex1 " "Found entity 1: week4_ex1" {  } { { "week4_ex1.bdf" "" { Schematic "C:/LogicCircuit/week4_ex1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727863253229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727863253229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week4_ex1_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week4_ex1_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week4_ex1_2 " "Found entity 1: week4_ex1_2" {  } { { "week4_ex1_2.bdf" "" { Schematic "C:/LogicCircuit/week4_ex1_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727863253229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727863253229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week4_ex2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week4_ex2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week4_ex2 " "Found entity 1: week4_ex2" {  } { { "week4_ex2.bdf" "" { Schematic "C:/LogicCircuit/week4_ex2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727863253229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727863253229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week4_ex3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week4_ex3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week4_ex3 " "Found entity 1: week4_ex3" {  } { { "week4_ex3.bdf" "" { Schematic "C:/LogicCircuit/week4_ex3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727863253229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727863253229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week4_ex4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week4_ex4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week4_ex4 " "Found entity 1: week4_ex4" {  } { { "week4_ex4.bdf" "" { Schematic "C:/LogicCircuit/week4_ex4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727863253229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727863253229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week4_ex5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week4_ex5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week4_ex5 " "Found entity 1: week4_ex5" {  } { { "week4_ex5.bdf" "" { Schematic "C:/LogicCircuit/week4_ex5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727863253229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727863253229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fourbitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fourbitregister " "Found entity 1: fourbitregister" {  } { { "fourbitregister.bdf" "" { Schematic "C:/LogicCircuit/fourbitregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727863253229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727863253229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week5_ex2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week5_ex2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week5_ex2 " "Found entity 1: week5_ex2" {  } { { "week5_ex2.bdf" "" { Schematic "C:/LogicCircuit/week5_ex2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727863253229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727863253229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobyfourdecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file twobyfourdecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 twobyfourdecoder " "Found entity 1: twobyfourdecoder" {  } { { "twobyfourdecoder.bdf" "" { Schematic "C:/LogicCircuit/twobyfourdecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727863253229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727863253229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrator/desktop/logiccircuit/jihwan_week5_ex2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/administrator/desktop/logiccircuit/jihwan_week5_ex2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 jihwan_week5_ex2 " "Found entity 1: jihwan_week5_ex2" {  } { { "../Users/Administrator/Desktop/LogicCircuit/jihwan_week5_ex2.bdf" "" { Schematic "C:/Users/Administrator/Desktop/LogicCircuit/jihwan_week5_ex2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727863253229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727863253229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter10 " "Found entity 1: counter10" {  } { { "counter10.bdf" "" { Schematic "C:/LogicCircuit/counter10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727863253229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727863253229 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "jihwan_week5_ex2 " "Elaborating entity \"jihwan_week5_ex2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727863253244 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "CNT100\[0..3\] CNT10 " "Bus \"CNT100\[0..3\]\" found using same base name as \"CNT10\", which might lead to a name conflict." {  } { { "../Users/Administrator/Desktop/LogicCircuit/jihwan_week5_ex2.bdf" "" { Schematic "C:/Users/Administrator/Desktop/LogicCircuit/jihwan_week5_ex2.bdf" { { 312 1104 1280 328 "CNT100\[0..3\]" "" } { 312 1104 1280 328 "CNT100\[0..3\]" "" } { 312 1104 1280 328 "CNT100\[0..3\]" "" } { 312 1104 1280 328 "CNT100\[0..3\]" "" } { 312 1104 1280 328 "CNT100\[0..3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1727863253244 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "CNT10 " "Converted elements in bus name \"CNT10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CNT10\[0..3\] CNT100..3 " "Converted element name(s) from \"CNT10\[0..3\]\" to \"CNT100..3\"" {  } { { "../Users/Administrator/Desktop/LogicCircuit/jihwan_week5_ex2.bdf" "" { Schematic "C:/Users/Administrator/Desktop/LogicCircuit/jihwan_week5_ex2.bdf" { { 456 552 728 472 "CNT10\[0..3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1727863253244 ""}  } { { "../Users/Administrator/Desktop/LogicCircuit/jihwan_week5_ex2.bdf" "" { Schematic "C:/Users/Administrator/Desktop/LogicCircuit/jihwan_week5_ex2.bdf" { { 456 552 728 472 "CNT10\[0..3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1727863253244 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "CNT100 " "Converted elements in bus name \"CNT100\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CNT100\[0..3\] CNT1000..3 " "Converted element name(s) from \"CNT100\[0..3\]\" to \"CNT1000..3\"" {  } { { "../Users/Administrator/Desktop/LogicCircuit/jihwan_week5_ex2.bdf" "" { Schematic "C:/Users/Administrator/Desktop/LogicCircuit/jihwan_week5_ex2.bdf" { { 312 1104 1280 328 "CNT100\[0..3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1727863253244 ""}  } { { "../Users/Administrator/Desktop/LogicCircuit/jihwan_week5_ex2.bdf" "" { Schematic "C:/Users/Administrator/Desktop/LogicCircuit/jihwan_week5_ex2.bdf" { { 312 1104 1280 328 "CNT100\[0..3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1727863253244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter10 counter10:inst " "Elaborating entity \"counter10\" for hierarchy \"counter10:inst\"" {  } { { "../Users/Administrator/Desktop/LogicCircuit/jihwan_week5_ex2.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/LogicCircuit/jihwan_week5_ex2.bdf" { { 344 344 504 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727863253268 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727863253581 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727863253764 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727863253764 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727863253780 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727863253780 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727863253780 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727863253780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727863253780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 02 19:00:53 2024 " "Processing ended: Wed Oct 02 19:00:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727863253780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727863253780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727863253780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727863253780 ""}
