# Verilog-EX-NOR
This trove consists of verilog code,RTL,simulation output,testbench of EX-OR gate in all three levels of modeling(gate level,data flow and behavioral model) 
