$comment
	File created using the following command:
		vcd file lab1part5.msim.vcd -direction
$end
$date
	Sun Aug 07 23:47:23 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module lab1part5_vlg_vec_tst $end
$var reg 10 ! sw [9:0] $end
$var wire 1 " hex0 [0] $end
$var wire 1 # hex0 [1] $end
$var wire 1 $ hex0 [2] $end
$var wire 1 % hex0 [3] $end
$var wire 1 & hex0 [4] $end
$var wire 1 ' hex0 [5] $end
$var wire 1 ( hex0 [6] $end
$var wire 1 ) hex1 [0] $end
$var wire 1 * hex1 [1] $end
$var wire 1 + hex1 [2] $end
$var wire 1 , hex1 [3] $end
$var wire 1 - hex1 [4] $end
$var wire 1 . hex1 [5] $end
$var wire 1 / hex1 [6] $end
$var wire 1 0 hex2 [0] $end
$var wire 1 1 hex2 [1] $end
$var wire 1 2 hex2 [2] $end
$var wire 1 3 hex2 [3] $end
$var wire 1 4 hex2 [4] $end
$var wire 1 5 hex2 [5] $end
$var wire 1 6 hex2 [6] $end
$var wire 1 7 ledr [9] $end
$var wire 1 8 ledr [8] $end
$var wire 1 9 ledr [7] $end
$var wire 1 : ledr [6] $end
$var wire 1 ; ledr [5] $end
$var wire 1 < ledr [4] $end
$var wire 1 = ledr [3] $end
$var wire 1 > ledr [2] $end
$var wire 1 ? ledr [1] $end
$var wire 1 @ ledr [0] $end
$var wire 1 A sampler $end
$scope module i1 $end
$var wire 1 B gnd $end
$var wire 1 C vcc $end
$var wire 1 D unknown $end
$var tri1 1 E devclrn $end
$var tri1 1 F devpor $end
$var tri1 1 G devoe $end
$var wire 1 H ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 I sw[0]~input_o $end
$var wire 1 J sw[1]~input_o $end
$var wire 1 K sw[2]~input_o $end
$var wire 1 L sw[3]~input_o $end
$var wire 1 M sw[4]~input_o $end
$var wire 1 N sw[5]~input_o $end
$var wire 1 O sw[6]~input_o $end
$var wire 1 P sw[7]~input_o $end
$var wire 1 Q sw[8]~input_o $end
$var wire 1 R sw[9]~input_o $end
$var wire 1 S u0|m[1]~0_combout $end
$var wire 1 T u0|m[0]~1_combout $end
$var wire 1 U h0|hex[5]~0_combout $end
$var wire 1 V u1|m[1]~0_combout $end
$var wire 1 W u1|m[0]~1_combout $end
$var wire 1 X h1|hex[5]~0_combout $end
$var wire 1 Y u2|m[1]~0_combout $end
$var wire 1 Z u2|m[0]~1_combout $end
$var wire 1 [ h2|hex[5]~0_combout $end
$var wire 1 \ h1|hex [0] $end
$var wire 1 ] h1|hex [1] $end
$var wire 1 ^ h1|hex [2] $end
$var wire 1 _ h1|hex [3] $end
$var wire 1 ` h1|hex [4] $end
$var wire 1 a h1|hex [5] $end
$var wire 1 b h1|hex [6] $end
$var wire 1 c h2|hex [0] $end
$var wire 1 d h2|hex [1] $end
$var wire 1 e h2|hex [2] $end
$var wire 1 f h2|hex [3] $end
$var wire 1 g h2|hex [4] $end
$var wire 1 h h2|hex [5] $end
$var wire 1 i h2|hex [6] $end
$var wire 1 j h0|hex [0] $end
$var wire 1 k h0|hex [1] $end
$var wire 1 l h0|hex [2] $end
$var wire 1 m h0|hex [3] $end
$var wire 1 n h0|hex [4] $end
$var wire 1 o h0|hex [5] $end
$var wire 1 p h0|hex [6] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110 !
1(
0'
0&
0%
0$
0#
0"
0/
0.
0-
0,
1+
1*
0)
06
15
04
03
02
01
10
0@
1?
1>
0=
0<
0;
0:
09
08
07
xA
0B
1C
xD
1E
1F
1G
0H
0I
1J
1K
0L
0M
0N
0O
0P
0Q
0R
1S
0T
1U
0V
1W
1X
0Y
0Z
0[
zb
za
z`
0_
z^
z]
z\
zi
zh
zg
0f
ze
zd
zc
zp
zo
zn
0m
zl
zk
zj
$end
#70000
b100000110 !
0A
1Q
18
0S
1V
0W
1Z
0U
1[
0(
1/
0*
0+
11
12
1'
1"
05
00
#150000
b1100000110 !
b1000000110 !
1A
0Q
1R
08
17
1T
0V
1Y
0Z
1U
0X
1#
1$
0/
16
01
02
0'
0"
1.
1)
#250000
b1100000110 !
0A
1Q
18
1S
0T
1W
0Y
1X
0[
1(
0#
0$
1*
1+
06
0.
0)
15
10
#350000
b100000110 !
b110 !
1A
0Q
0R
08
07
#420000
b100000110 !
0A
1Q
18
0S
1V
0W
1Z
0U
1[
0(
1/
0*
0+
11
12
1'
1"
05
00
#520000
b1100000110 !
b1000000110 !
1A
0Q
1R
08
17
1T
0V
1Y
0Z
1U
0X
1#
1$
0/
16
01
02
0'
0"
1.
1)
#650000
b1100000110 !
0A
1Q
18
1S
0T
1W
0Y
1X
0[
1(
0#
0$
1*
1+
06
0.
0)
15
10
#840000
b100000110 !
b110 !
1A
0Q
0R
08
07
#920000
b100000110 !
0A
1Q
18
0S
1V
0W
1Z
0U
1[
0(
1/
0*
0+
11
12
1'
1"
05
00
#1000000
