$date
	Sat Aug 30 06:07:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 4 ! op [3:0] $end
$var reg 16 " data [15:0] $end
$var reg 2 # sel [1:0] $end
$var integer 32 $ i [31:0] $end
$scope module dut $end
$var wire 16 % data [15:0] $end
$var wire 2 & sel [1:0] $end
$var reg 4 ' op [3:0] $end
$var integer 32 ( j [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 (
b100 '
b0 &
b11010100100100 %
b0 $
b0 #
b11010100100100 "
b100 !
$end
#10000
b100 (
b1000 !
b1000 '
b101111010000001 "
b101111010000001 %
b1 #
b1 &
b1 $
#20000
b100 (
b110 !
b110 '
b1101011000001001 "
b1101011000001001 %
b10 #
b10 &
b10 $
#30000
b100 (
b101 !
b101 '
b101011001100011 "
b101011001100011 %
b11 #
b11 &
b11 $
#40000
b100 $
