library ieee;
use std_logic_1164.all;
use numeric_std.all;
entity data_i is port(
	addr : in std_logic_vector(15 downto 0);
	rd : in std_logic;
	data : in std_logic_vector(15 downto 0);
	clk : in std_logic):
end data_i;
architecture behavior_data_i of data_i is
type memory_i is array (0 to 255) of std_logic_vector(15 downto 0);
signal mem_i : memory_i;
signal addr_s : integer;
begin
	process (clk) begin
		-- INÍCIO DO CÓDIGO EM LINGUAGEM DE MÁQUINA
		
		-- TERMINO DO CÓDIGO EM LINGUAGEM DE MÁQUINA
		addr_s <= to_integer(unsigned(addr));
		if (rd = '1') then 
			data <= mem_i(addr_s);
		end if;
	end process;
end behavior_data_i;