<!-- Filename: 书签工具栏/study/处理器/risc-v/tenstorrent/Baby RISCV Cores - relatively small 32-bit in-order single-issue cores, optimised for area and power efficiency rather than fo (2025-07-17 11：43：13).html
 Page saved with X-Webpage-Conserve 
 url: https://deepwiki.com/tenstorrent/tt-isa-documentation/2.1.1-baby-riscv-cores
 Summary: 
-->
<html lang="en" class="light" style="color-scheme: light;"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1"><link rel="preload" href="/_next/static/media/569ce4b8f30dc480-s.p.woff2" as="font" crossorigin="" type="font/woff2"><link rel="preload" href="/_next/static/media/93f479601ee12b01-s.p.woff2" as="font" crossorigin="" type="font/woff2"><link rel="stylesheet" href="/_next/static/css/f30152c0704fba31.css?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp" data-precedence="next"><link rel="stylesheet" href="/_next/static/css/2c4152bead085a07.css?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp" data-precedence="next"><link rel="preload" as="script" fetchpriority="low" href="/_next/static/chunks/webpack-acbbbb548492d4a6.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp"><script src="/_next/static/chunks/4bd1b696-cebf68b71ed1e85d.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp" async=""></script><script src="/_next/static/chunks/1684-73d735cbed5cf666.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp" async=""></script><script src="/_next/static/chunks/main-app-8ab5af3d6b81086e.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp" async=""></script><script src="/_next/static/chunks/b1298b8d-549c141f97a3b262.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp" async=""></script><script src="/_next/static/chunks/378e5a93-3b0f971d3611a8a5.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp" async=""></script><script src="/_next/static/chunks/f7f68e2d-40290491c524df5c.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp" async=""></script><script src="/_next/static/chunks/5009-cf1c1739f4eccbfa.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp" async=""></script><script src="/_next/static/chunks/3377-d302682beb4206f6.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp" async=""></script><meta name="next-size-adjust" content=""><title>Baby RISCV Cores | tenstorrent/tt-isa-documentation | DeepWiki</title><meta name="description" content="The Baby RISCV cores are the orchestration engines within each Tensix Tile that coordinate operations across the tile's computational units. These cores are responsible for issuing instructions to the"><meta property="og:title" content="Baby RISCV Cores | tenstorrent/tt-isa-documentation | DeepWiki"><meta property="og:description" content="The Baby RISCV cores are the orchestration engines within each Tensix Tile that coordinate operations across the tile's computational units. These cores are responsible for issuing instructions to the"><meta property="og:url" content="https://deepwiki.com/tenstorrent/tt-isa-documentation/2.1.1-baby-riscv-cores"><meta property="og:site_name" content="DeepWiki"><meta property="og:type" content="website"><meta name="twitter:card" content="summary"><meta name="twitter:title" content="Baby RISCV Cores | tenstorrent/tt-isa-documentation | DeepWiki"><meta name="twitter:description" content="The Baby RISCV cores are the orchestration engines within each Tensix Tile that coordinate operations across the tile's computational units. These cores are responsible for issuing instructions to the"><link rel="icon" href="/favicon.ico" type="image/x-icon" sizes="48x48"><link rel="icon" href="/icon.png?66aaf51e0e68c818" type="image/png" sizes="16x16"><link rel="apple-touch-icon" href="/apple-icon.png?a4f658907db0ab87" type="image/png" sizes="180x180"><script src="/_next/static/chunks/polyfills-42372ed130431b0a.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp" nomodule=""></script><style type="text/css">[data-sonner-toaster][dir=ltr],html[dir=ltr]{--toast-icon-margin-start:-3px;--toast-icon-margin-end:4px;--toast-svg-margin-start:-1px;--toast-svg-margin-end:0px;--toast-button-margin-start:auto;--toast-button-margin-end:0;--toast-close-button-start:0;--toast-close-button-end:unset;--toast-close-button-transform:translate(-35%, -35%)}[data-sonner-toaster][dir=rtl],html[dir=rtl]{--toast-icon-margin-start:4px;--toast-icon-margin-end:-3px;--toast-svg-margin-start:0px;--toast-svg-margin-end:-1px;--toast-button-margin-start:0;--toast-button-margin-end:auto;--toast-close-button-start:unset;--toast-close-button-end:0;--toast-close-button-transform:translate(35%, -35%)}[data-sonner-toaster]{position:fixed;width:var(--width);font-family:ui-sans-serif,system-ui,-apple-system,BlinkMacSystemFont,Segoe UI,Roboto,Helvetica Neue,Arial,Noto Sans,sans-serif,Apple Color Emoji,Segoe UI Emoji,Segoe UI Symbol,Noto Color Emoji;--gray1:hsl(0, 0%, 99%);--gray2:hsl(0, 0%, 97.3%);--gray3:hsl(0, 0%, 95.1%);--gray4:hsl(0, 0%, 93%);--gray5:hsl(0, 0%, 90.9%);--gray6:hsl(0, 0%, 88.7%);--gray7:hsl(0, 0%, 85.8%);--gray8:hsl(0, 0%, 78%);--gray9:hsl(0, 0%, 56.1%);--gray10:hsl(0, 0%, 52.3%);--gray11:hsl(0, 0%, 43.5%);--gray12:hsl(0, 0%, 9%);--border-radius:8px;box-sizing:border-box;padding:0;margin:0;list-style:none;outline:0;z-index:999999999;transition:transform .4s ease}[data-sonner-toaster][data-lifted=true]{transform:translateY(-8px)}@media (hover:none) and (pointer:coarse){[data-sonner-toaster][data-lifted=true]{transform:none}}[data-sonner-toaster][data-x-position=right]{right:var(--offset-right)}[data-sonner-toaster][data-x-position=left]{left:var(--offset-left)}[data-sonner-toaster][data-x-position=center]{left:50%;transform:translateX(-50%)}[data-sonner-toaster][data-y-position=top]{top:var(--offset-top)}[data-sonner-toaster][data-y-position=bottom]{bottom:var(--offset-bottom)}[data-sonner-toast]{--y:translateY(100%);--lift-amount:calc(var(--lift) * var(--gap));z-index:var(--z-index);position:absolute;opacity:0;transform:var(--y);touch-action:none;transition:transform .4s,opacity .4s,height .4s,box-shadow .2s;box-sizing:border-box;outline:0;overflow-wrap:anywhere}[data-sonner-toast][data-styled=true]{padding:16px;background:var(--normal-bg);border:1px solid var(--normal-border);color:var(--normal-text);border-radius:var(--border-radius);box-shadow:0 4px 12px rgba(0,0,0,.1);width:var(--width);font-size:13px;display:flex;align-items:center;gap:6px}[data-sonner-toast]:focus-visible{box-shadow:0 4px 12px rgba(0,0,0,.1),0 0 0 2px rgba(0,0,0,.2)}[data-sonner-toast][data-y-position=top]{top:0;--y:translateY(-100%);--lift:1;--lift-amount:calc(1 * var(--gap))}[data-sonner-toast][data-y-position=bottom]{bottom:0;--y:translateY(100%);--lift:-1;--lift-amount:calc(var(--lift) * var(--gap))}[data-sonner-toast][data-styled=true] [data-description]{font-weight:400;line-height:1.4;color:#3f3f3f}[data-rich-colors=true][data-sonner-toast][data-styled=true] [data-description]{color:inherit}[data-sonner-toaster][data-sonner-theme=dark] [data-description]{color:#e8e8e8}[data-sonner-toast][data-styled=true] [data-title]{font-weight:500;line-height:1.5;color:inherit}[data-sonner-toast][data-styled=true] [data-icon]{display:flex;height:16px;width:16px;position:relative;justify-content:flex-start;align-items:center;flex-shrink:0;margin-left:var(--toast-icon-margin-start);margin-right:var(--toast-icon-margin-end)}[data-sonner-toast][data-promise=true] [data-icon]>svg{opacity:0;transform:scale(.8);transform-origin:center;animation:sonner-fade-in .3s ease forwards}[data-sonner-toast][data-styled=true] [data-icon]>*{flex-shrink:0}[data-sonner-toast][data-styled=true] [data-icon] svg{margin-left:var(--toast-svg-margin-start);margin-right:var(--toast-svg-margin-end)}[data-sonner-toast][data-styled=true] [data-content]{display:flex;flex-direction:column;gap:2px}[data-sonner-toast][data-styled=true] [data-button]{border-radius:4px;padding-left:8px;padding-right:8px;height:24px;font-size:12px;color:var(--normal-bg);background:var(--normal-text);margin-left:var(--toast-button-margin-start);margin-right:var(--toast-button-margin-end);border:none;font-weight:500;cursor:pointer;outline:0;display:flex;align-items:center;flex-shrink:0;transition:opacity .4s,box-shadow .2s}[data-sonner-toast][data-styled=true] [data-button]:focus-visible{box-shadow:0 0 0 2px rgba(0,0,0,.4)}[data-sonner-toast][data-styled=true] [data-button]:first-of-type{margin-left:var(--toast-button-margin-start);margin-right:var(--toast-button-margin-end)}[data-sonner-toast][data-styled=true] [data-cancel]{color:var(--normal-text);background:rgba(0,0,0,.08)}[data-sonner-toaster][data-sonner-theme=dark] [data-sonner-toast][data-styled=true] [data-cancel]{background:rgba(255,255,255,.3)}[data-sonner-toast][data-styled=true] [data-close-button]{position:absolute;left:var(--toast-close-button-start);right:var(--toast-close-button-end);top:0;height:20px;width:20px;display:flex;justify-content:center;align-items:center;padding:0;color:var(--gray12);background:var(--normal-bg);border:1px solid var(--gray4);transform:var(--toast-close-button-transform);border-radius:50%;cursor:pointer;z-index:1;transition:opacity .1s,background .2s,border-color .2s}[data-sonner-toast][data-styled=true] [data-close-button]:focus-visible{box-shadow:0 4px 12px rgba(0,0,0,.1),0 0 0 2px rgba(0,0,0,.2)}[data-sonner-toast][data-styled=true] [data-disabled=true]{cursor:not-allowed}[data-sonner-toast][data-styled=true]:hover [data-close-button]:hover{background:var(--gray2);border-color:var(--gray5)}[data-sonner-toast][data-swiping=true]::before{content:'';position:absolute;left:-100%;right:-100%;height:100%;z-index:-1}[data-sonner-toast][data-y-position=top][data-swiping=true]::before{bottom:50%;transform:scaleY(3) translateY(50%)}[data-sonner-toast][data-y-position=bottom][data-swiping=true]::before{top:50%;transform:scaleY(3) translateY(-50%)}[data-sonner-toast][data-swiping=false][data-removed=true]::before{content:'';position:absolute;inset:0;transform:scaleY(2)}[data-sonner-toast][data-expanded=true]::after{content:'';position:absolute;left:0;height:calc(var(--gap) + 1px);bottom:100%;width:100%}[data-sonner-toast][data-mounted=true]{--y:translateY(0);opacity:1}[data-sonner-toast][data-expanded=false][data-front=false]{--scale:var(--toasts-before) * 0.05 + 1;--y:translateY(calc(var(--lift-amount) * var(--toasts-before))) scale(calc(-1 * var(--scale)));height:var(--front-toast-height)}[data-sonner-toast]>*{transition:opacity .4s}[data-sonner-toast][data-x-position=right]{right:0}[data-sonner-toast][data-x-position=left]{left:0}[data-sonner-toast][data-expanded=false][data-front=false][data-styled=true]>*{opacity:0}[data-sonner-toast][data-visible=false]{opacity:0;pointer-events:none}[data-sonner-toast][data-mounted=true][data-expanded=true]{--y:translateY(calc(var(--lift) * var(--offset)));height:var(--initial-height)}[data-sonner-toast][data-removed=true][data-front=true][data-swipe-out=false]{--y:translateY(calc(var(--lift) * -100%));opacity:0}[data-sonner-toast][data-removed=true][data-front=false][data-swipe-out=false][data-expanded=true]{--y:translateY(calc(var(--lift) * var(--offset) + var(--lift) * -100%));opacity:0}[data-sonner-toast][data-removed=true][data-front=false][data-swipe-out=false][data-expanded=false]{--y:translateY(40%);opacity:0;transition:transform .5s,opacity .2s}[data-sonner-toast][data-removed=true][data-front=false]::before{height:calc(var(--initial-height) + 20%)}[data-sonner-toast][data-swiping=true]{transform:var(--y) translateY(var(--swipe-amount-y,0)) translateX(var(--swipe-amount-x,0));transition:none}[data-sonner-toast][data-swiped=true]{user-select:none}[data-sonner-toast][data-swipe-out=true][data-y-position=bottom],[data-sonner-toast][data-swipe-out=true][data-y-position=top]{animation-duration:.2s;animation-timing-function:ease-out;animation-fill-mode:forwards}[data-sonner-toast][data-swipe-out=true][data-swipe-direction=left]{animation-name:swipe-out-left}[data-sonner-toast][data-swipe-out=true][data-swipe-direction=right]{animation-name:swipe-out-right}[data-sonner-toast][data-swipe-out=true][data-swipe-direction=up]{animation-name:swipe-out-up}[data-sonner-toast][data-swipe-out=true][data-swipe-direction=down]{animation-name:swipe-out-down}@keyframes swipe-out-left{from{transform:var(--y) translateX(var(--swipe-amount-x));opacity:1}to{transform:var(--y) translateX(calc(var(--swipe-amount-x) - 100%));opacity:0}}@keyframes swipe-out-right{from{transform:var(--y) translateX(var(--swipe-amount-x));opacity:1}to{transform:var(--y) translateX(calc(var(--swipe-amount-x) + 100%));opacity:0}}@keyframes swipe-out-up{from{transform:var(--y) translateY(var(--swipe-amount-y));opacity:1}to{transform:var(--y) translateY(calc(var(--swipe-amount-y) - 100%));opacity:0}}@keyframes swipe-out-down{from{transform:var(--y) translateY(var(--swipe-amount-y));opacity:1}to{transform:var(--y) translateY(calc(var(--swipe-amount-y) + 100%));opacity:0}}@media (max-width:600px){[data-sonner-toaster]{position:fixed;right:var(--mobile-offset-right);left:var(--mobile-offset-left);width:100%}[data-sonner-toaster][dir=rtl]{left:calc(var(--mobile-offset-left) * -1)}[data-sonner-toaster] [data-sonner-toast]{left:0;right:0;width:calc(100% - var(--mobile-offset-left) * 2)}[data-sonner-toaster][data-x-position=left]{left:var(--mobile-offset-left)}[data-sonner-toaster][data-y-position=bottom]{bottom:var(--mobile-offset-bottom)}[data-sonner-toaster][data-y-position=top]{top:var(--mobile-offset-top)}[data-sonner-toaster][data-x-position=center]{left:var(--mobile-offset-left);right:var(--mobile-offset-right);transform:none}}[data-sonner-toaster][data-sonner-theme=light]{--normal-bg:#fff;--normal-border:var(--gray4);--normal-text:var(--gray12);--success-bg:hsl(143, 85%, 96%);--success-border:hsl(145, 92%, 87%);--success-text:hsl(140, 100%, 27%);--info-bg:hsl(208, 100%, 97%);--info-border:hsl(221, 91%, 93%);--info-text:hsl(210, 92%, 45%);--warning-bg:hsl(49, 100%, 97%);--warning-border:hsl(49, 91%, 84%);--warning-text:hsl(31, 92%, 45%);--error-bg:hsl(359, 100%, 97%);--error-border:hsl(359, 100%, 94%);--error-text:hsl(360, 100%, 45%)}[data-sonner-toaster][data-sonner-theme=light] [data-sonner-toast][data-invert=true]{--normal-bg:#000;--normal-border:hsl(0, 0%, 20%);--normal-text:var(--gray1)}[data-sonner-toaster][data-sonner-theme=dark] [data-sonner-toast][data-invert=true]{--normal-bg:#fff;--normal-border:var(--gray3);--normal-text:var(--gray12)}[data-sonner-toaster][data-sonner-theme=dark]{--normal-bg:#000;--normal-bg-hover:hsl(0, 0%, 12%);--normal-border:hsl(0, 0%, 20%);--normal-border-hover:hsl(0, 0%, 25%);--normal-text:var(--gray1);--success-bg:hsl(150, 100%, 6%);--success-border:hsl(147, 100%, 12%);--success-text:hsl(150, 86%, 65%);--info-bg:hsl(215, 100%, 6%);--info-border:hsl(223, 43%, 17%);--info-text:hsl(216, 87%, 65%);--warning-bg:hsl(64, 100%, 6%);--warning-border:hsl(60, 100%, 9%);--warning-text:hsl(46, 87%, 65%);--error-bg:hsl(358, 76%, 10%);--error-border:hsl(357, 89%, 16%);--error-text:hsl(358, 100%, 81%)}[data-sonner-toaster][data-sonner-theme=dark] [data-sonner-toast] [data-close-button]{background:var(--normal-bg);border-color:var(--normal-border);color:var(--normal-text)}[data-sonner-toaster][data-sonner-theme=dark] [data-sonner-toast] [data-close-button]:hover{background:var(--normal-bg-hover);border-color:var(--normal-border-hover)}[data-rich-colors=true][data-sonner-toast][data-type=success]{background:var(--success-bg);border-color:var(--success-border);color:var(--success-text)}[data-rich-colors=true][data-sonner-toast][data-type=success] [data-close-button]{background:var(--success-bg);border-color:var(--success-border);color:var(--success-text)}[data-rich-colors=true][data-sonner-toast][data-type=info]{background:var(--info-bg);border-color:var(--info-border);color:var(--info-text)}[data-rich-colors=true][data-sonner-toast][data-type=info] [data-close-button]{background:var(--info-bg);border-color:var(--info-border);color:var(--info-text)}[data-rich-colors=true][data-sonner-toast][data-type=warning]{background:var(--warning-bg);border-color:var(--warning-border);color:var(--warning-text)}[data-rich-colors=true][data-sonner-toast][data-type=warning] [data-close-button]{background:var(--warning-bg);border-color:var(--warning-border);color:var(--warning-text)}[data-rich-colors=true][data-sonner-toast][data-type=error]{background:var(--error-bg);border-color:var(--error-border);color:var(--error-text)}[data-rich-colors=true][data-sonner-toast][data-type=error] [data-close-button]{background:var(--error-bg);border-color:var(--error-border);color:var(--error-text)}.sonner-loading-wrapper{--size:16px;height:var(--size);width:var(--size);position:absolute;inset:0;z-index:10}.sonner-loading-wrapper[data-visible=false]{transform-origin:center;animation:sonner-fade-out .2s ease forwards}.sonner-spinner{position:relative;top:50%;left:50%;height:var(--size);width:var(--size)}.sonner-loading-bar{animation:sonner-spin 1.2s linear infinite;background:var(--gray11);border-radius:6px;height:8%;left:-10%;position:absolute;top:-3.9%;width:24%}.sonner-loading-bar:first-child{animation-delay:-1.2s;transform:rotate(.0001deg) translate(146%)}.sonner-loading-bar:nth-child(2){animation-delay:-1.1s;transform:rotate(30deg) translate(146%)}.sonner-loading-bar:nth-child(3){animation-delay:-1s;transform:rotate(60deg) translate(146%)}.sonner-loading-bar:nth-child(4){animation-delay:-.9s;transform:rotate(90deg) translate(146%)}.sonner-loading-bar:nth-child(5){animation-delay:-.8s;transform:rotate(120deg) translate(146%)}.sonner-loading-bar:nth-child(6){animation-delay:-.7s;transform:rotate(150deg) translate(146%)}.sonner-loading-bar:nth-child(7){animation-delay:-.6s;transform:rotate(180deg) translate(146%)}.sonner-loading-bar:nth-child(8){animation-delay:-.5s;transform:rotate(210deg) translate(146%)}.sonner-loading-bar:nth-child(9){animation-delay:-.4s;transform:rotate(240deg) translate(146%)}.sonner-loading-bar:nth-child(10){animation-delay:-.3s;transform:rotate(270deg) translate(146%)}.sonner-loading-bar:nth-child(11){animation-delay:-.2s;transform:rotate(300deg) translate(146%)}.sonner-loading-bar:nth-child(12){animation-delay:-.1s;transform:rotate(330deg) translate(146%)}@keyframes sonner-fade-in{0%{opacity:0;transform:scale(.8)}100%{opacity:1;transform:scale(1)}}@keyframes sonner-fade-out{0%{opacity:1;transform:scale(1)}100%{opacity:0;transform:scale(.8)}}@keyframes sonner-spin{0%{opacity:1}100%{opacity:.15}}@media (prefers-reduced-motion){.sonner-loading-bar,[data-sonner-toast],[data-sonner-toast]>*{transition:none!important;animation:none!important}}.sonner-loader{position:absolute;top:50%;left:50%;transform:translate(-50%,-50%);transform-origin:center;transition:opacity .2s,transform .2s}.sonner-loader[data-visible=false]{opacity:0;transform:scale(.8) translate(-50%,-50%)}</style><script id="hotjar-init-script" crossorigin="anonymous">(function(h,o,t,j,a,r){h.hj=h.hj||function(){(h.hj.q=h.hj.q||[]).push(arguments)};h._hjSettings={hjid:6382967,hjsv:6,hjdebug:false};a=o.getElementsByTagName('head')[0];r=o.createElement('script');r.async=1;r.src=t+h._hjSettings.hjid+j+h._hjSettings.hjsv;a.appendChild(r);})(window,document,'https://static.hotjar.com/c/hotjar-','.js?sv=');</script><script async="" src="https://static.hotjar.com/c/hotjar-6382967.js?sv=6"></script><script async="" src="https://script.hotjar.com/modules.3128f1ee3ce5b65c4961.js" charset="utf-8"></script><style data-id="immersive-translate-input-injected-css">.immersive-translate-input {
  position: absolute;
  top: 0;
  right: 0;
  left: 0;
  bottom: 0;
  z-index: 2147483647;
  display: flex;
  justify-content: center;
  align-items: center;
}
.immersive-translate-attach-loading::after {
  content: " ";

  --loading-color: #f78fb6;
  width: 6px;
  height: 6px;
  border-radius: 50%;
  display: block;
  margin: 12px auto;
  position: relative;
  color: white;
  left: -100px;
  box-sizing: border-box;
  animation: immersiveTranslateShadowRolling 1.5s linear infinite;

  position: absolute;
  top: 50%;
  left: 50%;
  transform: translate(-2000%, -50%);
  z-index: 100;
}

.immersive-translate-loading-spinner {
  vertical-align: middle !important;
  width: 10px !important;
  height: 10px !important;
  display: inline-block !important;
  margin: 0 4px !important;
  border: 2px rgba(221, 244, 255, 0.6) solid !important;
  border-top: 2px rgba(0, 0, 0, 0.375) solid !important;
  border-left: 2px rgba(0, 0, 0, 0.375) solid !important;
  border-radius: 50% !important;
  padding: 0 !important;
  -webkit-animation: immersive-translate-loading-animation 0.6s infinite linear !important;
  animation: immersive-translate-loading-animation 0.6s infinite linear !important;
}

@-webkit-keyframes immersive-translate-loading-animation {
  from {
    -webkit-transform: rotate(0deg);
  }

  to {
    -webkit-transform: rotate(359deg);
  }
}

@keyframes immersive-translate-loading-animation {
  from {
    transform: rotate(0deg);
  }

  to {
    transform: rotate(359deg);
  }
}

.immersive-translate-input-loading {
  --loading-color: #f78fb6;
  width: 6px;
  height: 6px;
  border-radius: 50%;
  display: block;
  margin: 12px auto;
  position: relative;
  color: white;
  left: -100px;
  box-sizing: border-box;
  animation: immersiveTranslateShadowRolling 1.5s linear infinite;
}

@keyframes immersiveTranslateShadowRolling {
  0% {
    box-shadow: 0px 0 rgba(255, 255, 255, 0), 0px 0 rgba(255, 255, 255, 0),
      0px 0 rgba(255, 255, 255, 0), 0px 0 rgba(255, 255, 255, 0);
  }

  12% {
    box-shadow: 100px 0 var(--loading-color), 0px 0 rgba(255, 255, 255, 0),
      0px 0 rgba(255, 255, 255, 0), 0px 0 rgba(255, 255, 255, 0);
  }

  25% {
    box-shadow: 110px 0 var(--loading-color), 100px 0 var(--loading-color),
      0px 0 rgba(255, 255, 255, 0), 0px 0 rgba(255, 255, 255, 0);
  }

  36% {
    box-shadow: 120px 0 var(--loading-color), 110px 0 var(--loading-color),
      100px 0 var(--loading-color), 0px 0 rgba(255, 255, 255, 0);
  }

  50% {
    box-shadow: 130px 0 var(--loading-color), 120px 0 var(--loading-color),
      110px 0 var(--loading-color), 100px 0 var(--loading-color);
  }

  62% {
    box-shadow: 200px 0 rgba(255, 255, 255, 0), 130px 0 var(--loading-color),
      120px 0 var(--loading-color), 110px 0 var(--loading-color);
  }

  75% {
    box-shadow: 200px 0 rgba(255, 255, 255, 0), 200px 0 rgba(255, 255, 255, 0),
      130px 0 var(--loading-color), 120px 0 var(--loading-color);
  }

  87% {
    box-shadow: 200px 0 rgba(255, 255, 255, 0), 200px 0 rgba(255, 255, 255, 0),
      200px 0 rgba(255, 255, 255, 0), 130px 0 var(--loading-color);
  }

  100% {
    box-shadow: 200px 0 rgba(255, 255, 255, 0), 200px 0 rgba(255, 255, 255, 0),
      200px 0 rgba(255, 255, 255, 0), 200px 0 rgba(255, 255, 255, 0);
  }
}

.immersive-translate-toast {
  display: flex;
  position: fixed;
  z-index: 2147483647;
  left: 0;
  right: 0;
  top: 1%;
  width: fit-content;
  padding: 12px 20px;
  margin: auto;
  overflow: auto;
  background: #fef6f9;
  box-shadow: 0px 4px 10px 0px rgba(0, 10, 30, 0.06);
  font-size: 15px;
  border-radius: 8px;
  color: #333;
}

.immersive-translate-toast-content {
  display: flex;
  flex-direction: row;
  align-items: center;
}

.immersive-translate-toast-hidden {
  margin: 0 20px 0 72px;
  text-decoration: underline;
  cursor: pointer;
}

.immersive-translate-toast-close {
  color: #666666;
  font-size: 20px;
  font-weight: bold;
  padding: 0 10px;
  cursor: pointer;
}

@media screen and (max-width: 768px) {
  .immersive-translate-toast {
    top: 0;
    padding: 12px 0px 0 10px;
  }
  .immersive-translate-toast-content {
    flex-direction: column;
    text-align: center;
  }
  .immersive-translate-toast-hidden {
    margin: 10px auto;
  }
}

.immersive-translate-modal {
  display: none;
  position: fixed;
  z-index: 2147483647;
  left: 0;
  top: 0;
  width: 100%;
  height: 100%;
  overflow: auto;
  background-color: rgb(0, 0, 0);
  background-color: rgba(0, 0, 0, 0.4);
  font-size: 15px;
}

.immersive-translate-modal-content {
  background-color: #fefefe;
  margin: 10% auto;
  padding: 40px 24px 24px;
  border: 1px solid #888;
  border-radius: 10px;
  width: 80%;
  max-width: 270px;
  font-family: system-ui, -apple-system, "Segoe UI", "Roboto", "Ubuntu",
    "Cantarell", "Noto Sans", sans-serif, "Apple Color Emoji", "Segoe UI Emoji",
    "Segoe UI Symbol", "Noto Color Emoji";
  position: relative;
}

@media screen and (max-width: 768px) {
  .immersive-translate-modal-content {
    margin: 50% auto !important;
  }
}

.immersive-translate-modal .immersive-translate-modal-content-in-input {
  max-width: 500px;
}
.immersive-translate-modal-content-in-input .immersive-translate-modal-body {
  text-align: left;
  max-height: unset;
}

.immersive-translate-modal-title {
  text-align: center;
  font-size: 16px;
  font-weight: 700;
  color: #333333;
}

.immersive-translate-modal-body {
  text-align: center;
  font-size: 14px;
  font-weight: 400;
  color: #333333;
  word-break: break-all;
  margin-top: 24px;
}

@media screen and (max-width: 768px) {
  .immersive-translate-modal-body {
    max-height: 250px;
    overflow-y: auto;
  }
}

.immersive-translate-close {
  color: #666666;
  position: absolute;
  right: 16px;
  top: 16px;
  font-size: 20px;
  font-weight: bold;
}

.immersive-translate-close:hover,
.immersive-translate-close:focus {
  color: black;
  text-decoration: none;
  cursor: pointer;
}

.immersive-translate-modal-footer {
  display: flex;
  justify-content: center;
  flex-wrap: wrap;
  margin-top: 24px;
}

.immersive-translate-btn {
  width: fit-content;
  color: #fff;
  background-color: #ea4c89;
  border: none;
  font-size: 16px;
  margin: 0 8px;
  padding: 9px 30px;
  border-radius: 5px;
  display: flex;
  align-items: center;
  justify-content: center;
  cursor: pointer;
  transition: background-color 0.3s ease;
}

.immersive-translate-btn:hover {
  background-color: #f082ac;
}
.immersive-translate-btn:disabled {
  opacity: 0.6;
  cursor: not-allowed;
}
.immersive-translate-btn:disabled:hover {
  background-color: #ea4c89;
}

.immersive-translate-cancel-btn {
  /* gray color */
  background-color: rgb(89, 107, 120);
}

.immersive-translate-cancel-btn:hover {
  background-color: hsl(205, 20%, 32%);
}

.immersive-translate-action-btn {
  background-color: transparent;
  color: #ea4c89;
  border: 1px solid #ea4c89;
}

.immersive-translate-btn svg {
  margin-right: 5px;
}

.immersive-translate-link {
  cursor: pointer;
  user-select: none;
  -webkit-user-drag: none;
  text-decoration: none;
  color: #007bff;
  -webkit-tap-highlight-color: rgba(0, 0, 0, 0.1);
}

.immersive-translate-primary-link {
  cursor: pointer;
  user-select: none;
  -webkit-user-drag: none;
  text-decoration: none;
  color: #ea4c89;
  -webkit-tap-highlight-color: rgba(0, 0, 0, 0.1);
}

.immersive-translate-modal input[type="radio"] {
  margin: 0 6px;
  cursor: pointer;
}

.immersive-translate-modal label {
  cursor: pointer;
}

.immersive-translate-close-action {
  position: absolute;
  top: 2px;
  right: 0px;
  cursor: pointer;
}

.imt-image-status {
  background-color: rgba(0, 0, 0, 0.5) !important;
  display: flex !important;
  flex-direction: column !important;
  align-items: center !important;
  justify-content: center !important;
  border-radius: 16px !important;
}
.imt-image-status img,
.imt-image-status svg,
.imt-img-loading {
  width: 28px !important;
  height: 28px !important;
  margin: 0 0 8px 0 !important;
  min-height: 28px !important;
  min-width: 28px !important;
  position: relative !important;
}
.imt-img-loading {
  background-image: url("data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAADgAAAA4CAMAAACfWMssAAAAtFBMVEUAAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////oK74hAAAAPHRSTlMABBMIDyQXHwyBfFdDMSw+OjXCb+5RG51IvV/k0rOqlGRM6KKMhdvNyZBz9MaupmxpWyj437iYd/yJVNZeuUC7AAACt0lEQVRIx53T2XKiUBCA4QYOiyCbiAsuuGBcYtxiYtT3f6/pbqoYHVFO5r+iivpo6DpAWYpqeoFfr9f90DsYAuRSWkFnPO50OgR9PwiCUFcl2GEcx+N/YBh6pvKaefHlUgZd1zVe0NbYcQjGBfzrPE8Xz8aF+71D8gG6DHFPpc4a7xFiCDuhaWgKgGIJQ3d5IMGDrpS4S5KgpIm+en9f6PlAhKby4JwEIxlYJV9h5k5nee9GoxHJ2IDSNB0dwdad1NAxDJ/uXDHYmebdk4PdbkS58CIVHdYSUHTYYRWOJblWSyu2lmy3KNFVJNBhxcuGW4YBVCbYGRZwIooipHsNqjM4FbgOQqQqSKQQU9V8xmi1QlgHqQQ6DDBvRUVCDirs+EzGDGOQTCATgtYTnbCVLgsVgRE0T1QE0qHCFAht2z6dLvJQs3Lo2FQoDxWNUiBhaP4eRgwNkI+dAjVOA/kUrIDwf3CG8NfNOE0eiFotSuo+rBiq8tD9oY4Qzc6YJw99hl1wzpQvD7ef2M8QgnOGJfJw+EltQc+oX2yn907QB22WZcvlUpd143dqQu+8pCJZuGE4xCuPXJqqcs5sNpsI93Rmzym1k4Npk+oD1SH3/a3LOK/JpUBpWfqNySxWzCfNCUITuDG5dtuphrUJ1myeIE9bIsPiKrfqTai5WZxbhtNphYx6GEIHihyGFTI69lje/rxajdh0s0msZ0zYxyPLhYCb1CyHm9Qsd2H37Y3lugVwL9kNh8Ot8cha6fUNQ8nuXi5z9/ExsAO4zQrb/ev1yrCB7lGyQzgYDGuxq1toDN/JGvN+HyWNHKB7zEoK+PX11e12G431erGYzwmytAWU56fkMHY5JJnDRR2eZji3AwtIcrEV8Cojat/BdQ7XOwGV1e1hDjGGjXbdArm8uJZtCH5MbcctVX8A1WpqumJHwckAAAAASUVORK5CYII=");
  background-size: 28px 28px;
  animation: image-loading-rotate 1s linear infinite !important;
}

.imt-image-status span {
  color: var(--bg-2, #fff) !important;
  font-size: 14px !important;
  line-height: 14px !important;
  font-weight: 500 !important;
  font-family: "PingFang SC", Arial, sans-serif !important;
}

@keyframes image-loading-rotate {
  from {
    transform: rotate(360deg);
  }
  to {
    transform: rotate(0deg);
  }
}
</style><style>@font-face { font-family: Geist; src: url("/_next/static/media/8d697b304b401681-s.woff2") format("woff2"); font-style: normal; font-weight: 100 900; font-display: swap; unicode-range: U+301, U+400-45F, U+490-491, U+4B0-4B1, U+2116; }@font-face { font-family: Geist; src: url("/_next/static/media/ba015fad6dcf6784-s.woff2") format("woff2"); font-style: normal; font-weight: 100 900; font-display: swap; unicode-range: U+100-2BA, U+2BD-2C5, U+2C7-2CC, U+2CE-2D7, U+2DD-2FF, U+304, U+308, U+329, U+1D00-1DBF, U+1E00-1E9F, U+1EF2-1EFF, U+2020, U+20A0-20AB, U+20AD-20C0, U+2113, U+2C60-2C7F, U+A720-A7FF; }@font-face { font-family: Geist; src: url("/_next/static/media/569ce4b8f30dc480-s.p.woff2") format("woff2"); font-style: normal; font-weight: 100 900; font-display: swap; unicode-range: U+0-FF, U+131, U+152-153, U+2BB-2BC, U+2C6, U+2DA, U+2DC, U+304, U+308, U+329, U+2000-206F, U+20AC, U+2122, U+2191, U+2193, U+2212, U+2215, U+FEFF, U+FFFD; }@font-face { font-family: Geist Fallback; src: local("Arial"); ascent-override: 95.94%; descent-override: 28.16%; line-gap-override: 0%; size-adjust: 104.76%; }.__className_5cfdac { font-family: Geist, Geist Fallback; font-style: normal; }.__variable_5cfdac { --font-geist-sans: "Geist","Geist Fallback"; }@font-face { font-family: Geist Mono; src: url("/_next/static/media/9610d9e46709d722-s.woff2") format("woff2"); font-style: normal; font-weight: 100 900; font-display: swap; unicode-range: U+301, U+400-45F, U+490-491, U+4B0-4B1, U+2116; }@font-face { font-family: Geist Mono; src: url("/_next/static/media/747892c23ea88013-s.woff2") format("woff2"); font-style: normal; font-weight: 100 900; font-display: swap; unicode-range: U+100-2BA, U+2BD-2C5, U+2C7-2CC, U+2CE-2D7, U+2DD-2FF, U+304, U+308, U+329, U+1D00-1DBF, U+1E00-1E9F, U+1EF2-1EFF, U+2020, U+20A0-20AB, U+20AD-20C0, U+2113, U+2C60-2C7F, U+A720-A7FF; }@font-face { font-family: Geist Mono; src: url("/_next/static/media/93f479601ee12b01-s.p.woff2") format("woff2"); font-style: normal; font-weight: 100 900; font-display: swap; unicode-range: U+0-FF, U+131, U+152-153, U+2BB-2BC, U+2C6, U+2DA, U+2DC, U+304, U+308, U+329, U+2000-206F, U+20AC, U+2122, U+2191, U+2193, U+2212, U+2215, U+FEFF, U+FFFD; }@font-face { font-family: Geist Mono Fallback; src: local("Arial"); ascent-override: 74.67%; descent-override: 21.92%; line-gap-override: 0%; size-adjust: 134.59%; }.__className_9a8899 { font-family: Geist Mono, Geist Mono Fallback; font-style: normal; }.__variable_9a8899 { --font-geist-mono: "Geist Mono","Geist Mono Fallback"; }</style><style>@layer properties {
  @supports (((-webkit-hyphens:none)) and (not (margin-trim:inline))) or ((-moz-orient:inline) and (not (color:rgb(from red r g b)))) {
  *, ::backdrop, ::after, ::before { --tw-translate-x: 0; --tw-translate-y: 0; --tw-translate-z: 0; --tw-rotate-x: initial; --tw-rotate-y: initial; --tw-rotate-z: initial; --tw-skew-x: initial; --tw-skew-y: initial; --tw-space-y-reverse: 0; --tw-border-style: solid; --tw-gradient-position: initial; --tw-gradient-from: #0000; --tw-gradient-via: #0000; --tw-gradient-to: #0000; --tw-gradient-stops: initial; --tw-gradient-via-stops: initial; --tw-gradient-from-position: 0%; --tw-gradient-via-position: 50%; --tw-gradient-to-position: 100%; --tw-leading: initial; --tw-font-weight: initial; --tw-shadow: 0 0 #0000; --tw-shadow-color: initial; --tw-shadow-alpha: 100%; --tw-inset-shadow: 0 0 #0000; --tw-inset-shadow-color: initial; --tw-inset-shadow-alpha: 100%; --tw-ring-color: initial; --tw-ring-shadow: 0 0 #0000; --tw-inset-ring-color: initial; --tw-inset-ring-shadow: 0 0 #0000; --tw-ring-inset: initial; --tw-ring-offset-width: 0px; --tw-ring-offset-color: #fff; --tw-ring-offset-shadow: 0 0 #0000; --tw-blur: initial; --tw-brightness: initial; --tw-contrast: initial; --tw-grayscale: initial; --tw-hue-rotate: initial; --tw-invert: initial; --tw-opacity: initial; --tw-saturate: initial; --tw-sepia: initial; --tw-drop-shadow: initial; --tw-drop-shadow-color: initial; --tw-drop-shadow-alpha: 100%; --tw-drop-shadow-size: initial; --tw-backdrop-blur: initial; --tw-backdrop-brightness: initial; --tw-backdrop-contrast: initial; --tw-backdrop-grayscale: initial; --tw-backdrop-hue-rotate: initial; --tw-backdrop-invert: initial; --tw-backdrop-opacity: initial; --tw-backdrop-saturate: initial; --tw-backdrop-sepia: initial; --tw-duration: initial; --tw-ease: initial; --tw-content: ""; }
}
}@layer theme {
  :host, :root { --font-sans: ui-sans-serif,system-ui,sans-serif,"Apple Color Emoji","Segoe UI Emoji","Segoe UI Symbol","Noto Color Emoji"; --font-mono: ui-monospace,SFMono-Regular,Menlo,Monaco,Consolas,"Liberation Mono","Courier New",monospace; --color-red-100: oklch(93.6% .032 17.717); --color-red-200: oklch(88.5% .062 18.334); --color-red-300: oklch(80.8% .114 19.571); --color-red-400: oklch(70.4% .191 22.216); --color-red-500: oklch(63.7% .237 25.331); --color-red-600: oklch(57.7% .245 27.325); --color-red-700: oklch(50.5% .213 27.518); --color-red-900: oklch(39.6% .141 25.723); --color-orange-600: oklch(64.6% .222 41.116); --color-yellow-400: oklch(85.2% .199 91.936); --color-yellow-600: oklch(68.1% .162 75.834); --color-green-300: oklch(87.1% .15 154.449); --color-green-400: oklch(79.2% .209 151.711); --color-green-600: oklch(62.7% .194 149.214); --color-green-900: oklch(39.3% .095 152.535); --color-cyan-300: oklch(86.5% .127 207.078); --color-cyan-400: oklch(78.9% .154 211.53); --color-cyan-600: oklch(60.9% .126 221.723); --color-blue-100: oklch(93.2% .032 255.585); --color-blue-200: oklch(88.2% .059 254.128); --color-blue-300: oklch(80.9% .105 251.813); --color-blue-400: oklch(70.7% .165 254.624); --color-blue-500: oklch(62.3% .214 259.815); --color-blue-600: oklch(54.6% .245 262.881); --color-blue-800: oklch(42.4% .199 265.638); --color-blue-900: oklch(37.9% .146 265.522); --color-blue-950: oklch(28.2% .091 267.935); --color-indigo-300: oklch(78.5% .115 274.713); --color-indigo-500: oklch(58.5% .233 277.117); --color-purple-500: oklch(62.7% .265 303.9); --color-gray-100: oklch(96.7% .003 264.542); --color-gray-200: oklch(92.8% .006 264.531); --color-gray-300: oklch(87.2% .01 258.338); --color-gray-400: oklch(70.7% .022 261.325); --color-gray-600: oklch(44.6% .03 256.802); --color-gray-700: oklch(37.3% .034 259.733); --color-gray-800: oklch(27.8% .033 256.848); --color-gray-900: oklch(21% .034 264.665); --color-neutral-100: oklch(97% 0 0); --color-neutral-200: oklch(92.2% 0 0); --color-neutral-300: oklch(87% 0 0); --color-neutral-400: oklch(70.8% 0 0); --color-neutral-500: oklch(55.6% 0 0); --color-neutral-600: oklch(43.9% 0 0); --color-neutral-700: oklch(37.1% 0 0); --color-neutral-800: oklch(26.9% 0 0); --color-neutral-900: oklch(20.5% 0 0); --color-stone-900: oklch(21.6% .006 56.043); --color-black: #000; --color-white: #fff; --spacing: .25rem; --container-md: 28rem; --container-lg: 32rem; --container-xl: 36rem; --container-2xl: 42rem; --container-3xl: 48rem; --container-5xl: 64rem; --container-6xl: 72rem; --text-xs: .75rem; --text-xs--line-height: calc(1/.75); --text-sm: .875rem; --text-sm--line-height: calc(1.25/.875); --text-base: 1rem; --text-base--line-height: calc(1.5/1); --text-lg: 1.125rem; --text-lg--line-height: calc(1.75/1.125); --text-xl: 1.25rem; --text-xl--line-height: calc(1.75/1.25); --text-2xl: 1.5rem; --text-2xl--line-height: calc(2/1.5); --text-3xl: 1.875rem; --text-3xl--line-height: calc(2.25/1.875); --font-weight-light: 300; --font-weight-normal: 400; --font-weight-medium: 500; --font-weight-semibold: 600; --font-weight-bold: 700; --font-weight-extrabold: 800; --radius-sm: .25rem; --radius-md: .375rem; --radius-lg: .5rem; --ease-in-out: cubic-bezier(.4,0,.2,1); --animate-spin: spin 1s linear infinite; --animate-pulse: pulse 2s cubic-bezier(.4,0,.6,1)infinite; --blur-md: 12px; --default-transition-duration: .15s; --default-transition-timing-function: cubic-bezier(.4,0,.2,1); --default-font-family: var(--font-sans); --default-mono-font-family: var(--font-mono); --color-text-light: #cbcbcb; --color-pacific: #6096ff; --color-ray: #ffaa47; --color-night: #242424; --color-border: #353535; --color-border-hover: #454545; --color-text-primary: var(--color-text-light); --color-text-secondary: #8f8f8f; --color-hover: #1f1f1f; --bg-main: #101010; --bg-surface: #181818; --bg-surface-hover: #202020; --bg-secondary: #202020; --bg-component: #252525; --bg-placeholder: #333; --font-geist-sans: "Geist","Geist Fallback"; --font-geist-mono: "Geist Mono","Geist Mono Fallback"; --animate-shine: shine 5s linear infinite; }
}@layer base {
  *, ::backdrop, ::after, ::before { box-sizing: border-box; border: 0px solid; margin: 0px; padding: 0px; }
  ::file-selector-button { box-sizing: border-box; border: 0px solid; margin: 0px; padding: 0px; }
  :host, html { tab-size: 4; line-height: 1.5; font-family: var(--default-font-family,ui-sans-serif,system-ui,sans-serif,"Apple Color Emoji","Segoe UI Emoji","Segoe UI Symbol","Noto Color Emoji"); font-feature-settings: var(--default-font-feature-settings,normal); font-variation-settings: var(--default-font-variation-settings,normal); }
  hr { height: 0px; color: inherit; border-top-width: 1px; }
  abbr:where([title]) { text-decoration: underline dotted; }
  h1, h2, h3, h4, h5, h6 { font-size: inherit; font-weight: inherit; }
  a { color: inherit; text-decoration: inherit; }
  b, strong { font-weight: bolder; }
  code, kbd, pre, samp { font-family: var(--default-mono-font-family,ui-monospace,SFMono-Regular,Menlo,Monaco,Consolas,"Liberation Mono","Courier New",monospace); font-feature-settings: var(--default-mono-font-feature-settings,normal); font-variation-settings: var(--default-mono-font-variation-settings,normal); font-size: 1em; }
  small { font-size: 80%; }
  sub, sup { vertical-align: baseline; font-size: 75%; line-height: 0; position: relative; }
  sub { bottom: -0.25em; }
  sup { top: -0.5em; }
  table { text-indent: 0px; border-color: inherit; border-collapse: collapse; }
  :focus-visible { outline: auto; }
  progress { vertical-align: baseline; }
  summary { display: list-item; }
  menu, ol, ul { list-style: none; }
  audio, canvas, embed, iframe, img, object, svg, video { vertical-align: middle; display: block; }
  img, video { max-width: 100%; height: auto; }
  button, input, optgroup, select, textarea { font: inherit; letter-spacing: inherit; color: inherit; opacity: 1; background-color: rgba(0, 0, 0, 0); border-radius: 0px; }
  ::file-selector-button { font: inherit; letter-spacing: inherit; color: inherit; opacity: 1; background-color: rgba(0, 0, 0, 0); border-radius: 0px; }
  :where(select:is([multiple], [size])) optgroup { font-weight: bolder; }
  :where(select:is([multiple], [size])) optgroup option { padding-inline-start: 20px; }
  ::file-selector-button { margin-inline-end: 4px; }
  ::placeholder { opacity: 1; }
  @supports (not ((-webkit-appearance:-apple-pay-button))) or (contain-intrinsic-size:1px) {
  ::placeholder { color: currentcolor; }
  @supports (color:color-mix(in lab,red,red)) {
  ::placeholder { color: color-mix(in oklab, currentcolor, transparent); }
}
}
  textarea { resize: vertical; }
  ::-webkit-search-decoration { appearance: none; }
  ::-webkit-date-and-time-value { min-height: 1lh; text-align: inherit; }
  ::-webkit-datetime-edit { display: inline-flex; }
  ::-webkit-datetime-edit-fields-wrapper { padding: 0px; }
  ::-webkit-datetime-edit, ::-webkit-datetime-edit-year-field { padding-block: 0px; }
  ::-webkit-datetime-edit-day-field, ::-webkit-datetime-edit-month-field { padding-block: 0px; }
  ::-webkit-datetime-edit-hour-field, ::-webkit-datetime-edit-minute-field { padding-block: 0px; }
  ::-webkit-datetime-edit-millisecond-field, ::-webkit-datetime-edit-second-field { padding-block: 0px; }
  ::-webkit-datetime-edit-meridiem-field { padding-block: 0px; }
  :user-invalid { box-shadow: none; }
  button, input:where([type="button"], [type="reset"], [type="submit"]) { appearance: button; }
  ::file-selector-button { appearance: button; }
  ::-webkit-inner-spin-button, ::-webkit-outer-spin-button { height: auto; }
  [hidden]:where(:not([hidden="until-found"])) { display: none !important; }
}@layer components;@layer utilities {
  .\[pointer-events\:all\] { pointer-events: all; }
  .pointer-events-none { pointer-events: none; }
  .invisible { visibility: hidden; }
  .visible { visibility: visible; }
  .sr-only { clip: rect(0px, 0px, 0px, 0px); white-space: nowrap; border-width: 0px; width: 1px; height: 1px; margin: -1px; padding: 0px; overflow: hidden; }
  .absolute, .sr-only { position: absolute; }
  .fixed { position: fixed; }
  .relative { position: relative; }
  .sticky { position: sticky; }
  .inset-0 { inset: calc(var(--spacing)*0); }
  .inset-y-0 { inset-block: calc(var(--spacing)*0); }
  .-top-1 { top: calc(var(--spacing)*-1); }
  .top-0 { top: calc(var(--spacing)*0); }
  .top-1\/2 { top: 50%; }
  .top-2 { top: calc(var(--spacing)*2); }
  .top-3 { top: calc(var(--spacing)*3); }
  .top-4 { top: calc(var(--spacing)*4); }
  .top-20 { top: calc(var(--spacing)*20); }
  .top-\[50\%\] { top: 50%; }
  .-right-1 { right: calc(var(--spacing)*-1); }
  .right-0 { right: calc(var(--spacing)*0); }
  .right-2 { right: calc(var(--spacing)*2); }
  .right-3 { right: calc(var(--spacing)*3); }
  .right-4 { right: calc(var(--spacing)*4); }
  .bottom-0 { bottom: calc(var(--spacing)*0); }
  .bottom-2 { bottom: calc(var(--spacing)*2); }
  .left-0 { left: calc(var(--spacing)*0); }
  .left-2 { left: calc(var(--spacing)*2); }
  .left-3 { left: calc(var(--spacing)*3); }
  .left-\[7px\] { left: 7px; }
  .left-\[50\%\] { left: 50%; }
  .z-10 { z-index: 10; }
  .z-20 { z-index: 20; }
  .z-30 { z-index: 30; }
  .z-40 { z-index: 40; }
  .z-50 { z-index: 50; }
  .z-\[-1\] { z-index: -1; }
  .col-span-full { grid-column: 1 / -1; }
  .container { width: 100%; }
  @media (min-width: 40rem) {
  .container { max-width: 40rem; }
}
  @media (min-width: 48rem) {
  .container { max-width: 48rem; }
}
  @media (min-width: 64rem) {
  .container { max-width: 64rem; }
}
  @media (min-width: 80rem) {
  .container { max-width: 80rem; }
}
  @media (min-width: 96rem) {
  .container { max-width: 96rem; }
}
  .mx-1 { margin-inline: calc(var(--spacing)*1); }
  .mx-4 { margin-inline: calc(var(--spacing)*4); }
  .mx-auto { margin-inline: auto; }
  .my-4 { margin-block: calc(var(--spacing)*4); }
  .my-6 { margin-block: calc(var(--spacing)*6); }
  .my-auto { margin-block: auto; }
  .prose { color: var(--color-text-primary); --tw-prose-body: oklch(37.3% .034 259.733); --tw-prose-headings: oklch(21% .034 264.665); --tw-prose-lead: oklch(44.6% .03 256.802); --tw-prose-links: oklch(21% .034 264.665); --tw-prose-bold: oklch(21% .034 264.665); --tw-prose-counters: oklch(55.1% .027 264.364); --tw-prose-bullets: oklch(87.2% .01 258.338); --tw-prose-hr: oklch(92.8% .006 264.531); --tw-prose-quotes: oklch(21% .034 264.665); --tw-prose-quote-borders: oklch(92.8% .006 264.531); --tw-prose-captions: oklch(55.1% .027 264.364); --tw-prose-kbd: oklch(21% .034 264.665); --tw-prose-kbd-shadows: NaN NaN NaN; --tw-prose-code: oklch(21% .034 264.665); --tw-prose-pre-code: oklch(92.8% .006 264.531); --tw-prose-pre-bg: oklch(27.8% .033 256.848); --tw-prose-th-borders: oklch(87.2% .01 258.338); --tw-prose-td-borders: oklch(92.8% .006 264.531); --tw-prose-invert-body: oklch(87.2% .01 258.338); --tw-prose-invert-headings: #fff; --tw-prose-invert-lead: oklch(70.7% .022 261.325); --tw-prose-invert-links: #fff; --tw-prose-invert-bold: #fff; --tw-prose-invert-counters: oklch(70.7% .022 261.325); --tw-prose-invert-bullets: oklch(44.6% .03 256.802); --tw-prose-invert-hr: oklch(37.3% .034 259.733); --tw-prose-invert-quotes: oklch(96.7% .003 264.542); --tw-prose-invert-quote-borders: oklch(37.3% .034 259.733); --tw-prose-invert-captions: oklch(70.7% .022 261.325); --tw-prose-invert-kbd: #fff; --tw-prose-invert-kbd-shadows: 255 255 255; --tw-prose-invert-code: #fff; --tw-prose-invert-pre-code: oklch(87.2% .01 258.338); --tw-prose-invert-pre-bg: #00000080; --tw-prose-invert-th-borders: oklch(44.6% .03 256.802); --tw-prose-invert-td-borders: oklch(37.3% .034 259.733); max-width: 65ch; font-size: 1rem; line-height: 1.75; }
  .prose :where(p):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.25em; margin-bottom: 1.25em; }
  .prose :where([class~="lead"]):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--tw-prose-lead); margin-top: 1.2em; margin-bottom: 1.2em; font-size: 1.25em; line-height: 1.6; }
  .prose :where(a):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--color-pacific); font-weight: 500; text-decoration: underline; }
  .prose :where(a):not(:where([class~="not-prose"], [class~="not-prose"] *)):hover { color: var(--color-ray); }
  .prose :where(strong):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--color-text-primary); font-weight: 600; }
  .prose :where(a strong):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose :where(blockquote strong):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose :where(thead th strong):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: inherit; }
  .prose :where(ol):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.25em; margin-bottom: 1.25em; padding-inline-start: 1.625em; list-style-type: decimal; }
  .prose :where(ol[type="A"]):not(:where([class~="not-prose"], [class~="not-prose"] *)) { list-style-type: upper-alpha; }
  .prose :where(ol[type="a"]):not(:where([class~="not-prose"], [class~="not-prose"] *)) { list-style-type: lower-alpha; }
  .prose :where(ol[type="A" s]):not(:where([class~="not-prose"], [class~="not-prose"] *)) { list-style-type: upper-alpha; }
  .prose :where(ol[type="a" s]):not(:where([class~="not-prose"], [class~="not-prose"] *)) { list-style-type: lower-alpha; }
  .prose :where(ol[type="I"]):not(:where([class~="not-prose"], [class~="not-prose"] *)) { list-style-type: upper-roman; }
  .prose :where(ol[type="i"]):not(:where([class~="not-prose"], [class~="not-prose"] *)) { list-style-type: lower-roman; }
  .prose :where(ol[type="I" s]):not(:where([class~="not-prose"], [class~="not-prose"] *)) { list-style-type: upper-roman; }
  .prose :where(ol[type="i" s]):not(:where([class~="not-prose"], [class~="not-prose"] *)) { list-style-type: lower-roman; }
  .prose :where(ol[type="1"]):not(:where([class~="not-prose"], [class~="not-prose"] *)) { list-style-type: decimal; }
  .prose :where(ul):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.25em; margin-bottom: 1.25em; padding-inline-start: 1.625em; list-style-type: disc; }
  .prose :where(ol > li):not(:where([class~="not-prose"], [class~="not-prose"] *))::marker { color: var(--tw-prose-counters); font-weight: 400; }
  .prose :where(ul > li):not(:where([class~="not-prose"], [class~="not-prose"] *))::marker { color: var(--tw-prose-bullets); }
  .prose :where(dt):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--tw-prose-headings); margin-top: 1.25em; font-weight: 600; }
  .prose :where(hr):not(:where([class~="not-prose"], [class~="not-prose"] *)) { border-color: var(--tw-prose-hr); border-top-width: 1px; margin-top: 3em; margin-bottom: 3em; }
  .prose :where(blockquote):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--color-text-secondary); border-inline-start-width: 0.25rem; border-inline-start-color: var(--tw-prose-quote-borders); quotes: "“" "”" "‘" "’"; border-left-color: var(--color-border); margin-top: 1.6em; margin-bottom: 1.6em; padding-inline-start: 1em; font-style: italic; font-weight: 500; }
  .prose :where(blockquote p:first-of-type):not(:where([class~="not-prose"], [class~="not-prose"] *))::before { content: open-quote; }
  .prose :where(blockquote p:last-of-type):not(:where([class~="not-prose"], [class~="not-prose"] *))::after { content: close-quote; }
  .prose :where(h1):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--color-text-primary); margin-top: 0px; margin-bottom: 0.888889em; font-size: 2.25em; font-weight: 800; line-height: 1.11111; }
  .prose :where(h1 strong):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: inherit; font-weight: 900; }
  .prose :where(h2):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--color-text-primary); margin-top: 2em; margin-bottom: 1em; font-size: 1.5em; font-weight: 700; line-height: 1.33333; }
  .prose :where(h2 strong):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: inherit; font-weight: 800; }
  .prose :where(h3):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--color-text-primary); margin-top: 1.6em; margin-bottom: 0.6em; font-size: 1.25em; font-weight: 600; line-height: 1.6; }
  .prose :where(h3 strong):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: inherit; font-weight: 700; }
  .prose :where(h4):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--color-text-primary); margin-top: 1.5em; margin-bottom: 0.5em; font-weight: 600; line-height: 1.5; }
  .prose :where(h4 strong):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: inherit; font-weight: 700; }
  .prose :where(img):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 2em; margin-bottom: 2em; }
  .prose :where(picture):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 2em; margin-bottom: 2em; display: block; }
  .prose :where(video):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 2em; margin-bottom: 2em; }
  .prose :where(kbd):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--tw-prose-kbd); box-shadow: 0 0 0 1px rgb(var(--tw-prose-kbd-shadows)/10%),0 3px 0 rgb(var(--tw-prose-kbd-shadows)/10%); padding-top: 0.1875em; padding-inline-end: 0.375em; padding-bottom: 0.1875em; border-radius: 0.3125rem; padding-inline-start: 0.375em; font-family: inherit; font-size: 0.875em; font-weight: 500; }
  .prose :where(code):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--color-text-primary); font-size: 0.875em; font-weight: 600; }
  .prose :where(code):not(:where([class~="not-prose"], [class~="not-prose"] *))::after, .prose :where(code):not(:where([class~="not-prose"], [class~="not-prose"] *))::before { content: "`"; }
  .prose :where(a code):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose :where(h1 code):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: inherit; }
  .prose :where(h2 code):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: inherit; font-size: 0.875em; }
  .prose :where(h3 code):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: inherit; font-size: 0.9em; }
  .prose :where(blockquote code):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose :where(h4 code):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose :where(thead th code):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: inherit; }
  .prose :where(pre):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--tw-prose-pre-code); background-color: var(--color-night); padding-top: 0.857143em; padding-inline-end: 1.14286em; padding-bottom: 0.857143em; border-radius: 0.375rem; margin-top: 1.71429em; margin-bottom: 1.71429em; padding-inline-start: 1.14286em; font-size: 0.875em; font-weight: 400; line-height: 1.71429; overflow-x: auto; }
  .prose :where(pre code):not(:where([class~="not-prose"], [class~="not-prose"] *)) { font-weight: inherit; color: inherit; font-size: inherit; font-family: inherit; line-height: inherit; background-color: rgba(0, 0, 0, 0); border-width: 0px; border-radius: 0px; padding: 0px; }
  .prose :where(pre code):not(:where([class~="not-prose"], [class~="not-prose"] *))::after, .prose :where(pre code):not(:where([class~="not-prose"], [class~="not-prose"] *))::before { content: none; }
  .prose :where(table):not(:where([class~="not-prose"], [class~="not-prose"] *)) { table-layout: auto; width: 100%; margin-top: 2em; margin-bottom: 2em; font-size: 0.875em; line-height: 1.71429; }
  .prose :where(thead):not(:where([class~="not-prose"], [class~="not-prose"] *)) { border-bottom-width: 1px; border-bottom-color: var(--tw-prose-th-borders); }
  .prose :where(thead th):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--tw-prose-headings); vertical-align: bottom; padding-inline-end: 0.571429em; padding-bottom: 0.571429em; padding-inline-start: 0.571429em; font-weight: 600; }
  .prose :where(tbody tr):not(:where([class~="not-prose"], [class~="not-prose"] *)) { border-bottom-width: 1px; border-bottom-color: var(--tw-prose-td-borders); }
  .prose :where(tbody tr:last-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { border-bottom-width: 0px; }
  .prose :where(tbody td):not(:where([class~="not-prose"], [class~="not-prose"] *)) { vertical-align: baseline; }
  .prose :where(tfoot):not(:where([class~="not-prose"], [class~="not-prose"] *)) { border-top-width: 1px; border-top-color: var(--tw-prose-th-borders); }
  .prose :where(tfoot td):not(:where([class~="not-prose"], [class~="not-prose"] *)) { vertical-align: top; }
  .prose :where(th, td):not(:where([class~="not-prose"], [class~="not-prose"] *)) { text-align: start; }
  .prose :where(figure > *):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0px; margin-bottom: 0px; }
  .prose :where(figcaption):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--tw-prose-captions); margin-top: 0.857143em; font-size: 0.875em; line-height: 1.42857; }
  .prose :where(picture > img):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0px; margin-bottom: 0px; }
  .prose :where(li):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0.5em; margin-bottom: 0.5em; }
  .prose :where(ol > li):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose :where(ul > li):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-inline-start: 0.375em; }
  .prose :where(.prose > ul > li p):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0.75em; margin-bottom: 0.75em; }
  .prose :where(.prose > ul > li > p:first-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.25em; }
  .prose :where(.prose > ul > li > p:last-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-bottom: 1.25em; }
  .prose :where(.prose > ol > li > p:first-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.25em; }
  .prose :where(.prose > ol > li > p:last-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-bottom: 1.25em; }
  .prose :where(ul ul, ul ol, ol ul, ol ol):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0.75em; margin-bottom: 0.75em; }
  .prose :where(dl):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.25em; margin-bottom: 1.25em; }
  .prose :where(dd):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0.5em; padding-inline-start: 1.625em; }
  .prose :where(h2 + *):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose :where(h3 + *):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose :where(h4 + *):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose :where(hr + *):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0px; }
  .prose :where(thead th:first-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-inline-start: 0px; }
  .prose :where(thead th:last-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-inline-end: 0px; }
  .prose :where(tbody td, tfoot td):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-top: 0.571429em; padding-inline-end: 0.571429em; padding-bottom: 0.571429em; padding-inline-start: 0.571429em; }
  .prose :where(tbody td:first-child, tfoot td:first-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-inline-start: 0px; }
  .prose :where(tbody td:last-child, tfoot td:last-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-inline-end: 0px; }
  .prose :where(figure):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 2em; margin-bottom: 2em; }
  .prose :where(.prose > :first-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0px; }
  .prose :where(.prose > :last-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-bottom: 0px; }
  .prose :where(th):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--color-text-primary); }
  .mt-0\.5 { margin-top: calc(var(--spacing)*.5); }
  .mt-1 { margin-top: calc(var(--spacing)*1); }
  .mt-2 { margin-top: calc(var(--spacing)*2); }
  .mt-3 { margin-top: calc(var(--spacing)*3); }
  .mt-4 { margin-top: calc(var(--spacing)*4); }
  .mt-6 { margin-top: calc(var(--spacing)*6); }
  .mt-8 { margin-top: calc(var(--spacing)*8); }
  .mt-16 { margin-top: calc(var(--spacing)*16); }
  .mt-auto { margin-top: auto; }
  .mr-1 { margin-right: calc(var(--spacing)*1); }
  .mr-1\.5 { margin-right: calc(var(--spacing)*1.5); }
  .mr-2 { margin-right: calc(var(--spacing)*2); }
  .mr-3 { margin-right: calc(var(--spacing)*3); }
  .mr-\[0\.5px\] { margin-right: 0.5px; }
  .mb-1 { margin-bottom: calc(var(--spacing)*1); }
  .mb-2 { margin-bottom: calc(var(--spacing)*2); }
  .mb-3 { margin-bottom: calc(var(--spacing)*3); }
  .mb-4 { margin-bottom: calc(var(--spacing)*4); }
  .mb-5 { margin-bottom: calc(var(--spacing)*5); }
  .mb-6 { margin-bottom: calc(var(--spacing)*6); }
  .mb-8 { margin-bottom: calc(var(--spacing)*8); }
  .mb-10 { margin-bottom: calc(var(--spacing)*10); }
  .ml-1 { margin-left: calc(var(--spacing)*1); }
  .ml-1\.5 { margin-left: calc(var(--spacing)*1.5); }
  .ml-2 { margin-left: calc(var(--spacing)*2); }
  .ml-3 { margin-left: calc(var(--spacing)*3); }
  .ml-6 { margin-left: calc(var(--spacing)*6); }
  .ml-\[5px\] { margin-left: 5px; }
  .ml-auto { margin-left: auto; }
  .ml-px { margin-left: 1px; }
  .line-clamp-1 { -webkit-line-clamp: 1; }
  .line-clamp-1, .line-clamp-2 { -moz-box-orient: vertical; display: -webkit-box; overflow: hidden; }
  .line-clamp-2 { -webkit-line-clamp: 2; }
  .block { display: block; }
  .contents { display: contents; }
  .flex { display: flex; }
  .grid { display: grid; }
  .hidden { display: none; }
  .inline-block { display: inline-block; }
  .inline-flex { display: inline-flex; }
  .aspect-square { aspect-ratio: 1 / 1; }
  .size-2 { width: calc(var(--spacing)*2); height: calc(var(--spacing)*2); }
  .size-3 { width: calc(var(--spacing)*3); height: calc(var(--spacing)*3); }
  .size-4 { width: calc(var(--spacing)*4); height: calc(var(--spacing)*4); }
  .size-5 { width: calc(var(--spacing)*5); height: calc(var(--spacing)*5); }
  .size-6 { width: calc(var(--spacing)*6); height: calc(var(--spacing)*6); }
  .h-0\.5 { height: calc(var(--spacing)*.5); }
  .h-2 { height: calc(var(--spacing)*2); }
  .h-2\.5 { height: calc(var(--spacing)*2.5); }
  .h-3 { height: calc(var(--spacing)*3); }
  .h-3\.5 { height: calc(var(--spacing)*3.5); }
  .h-4 { height: calc(var(--spacing)*4); }
  .h-5 { height: calc(var(--spacing)*5); }
  .h-6 { height: calc(var(--spacing)*6); }
  .h-7 { height: calc(var(--spacing)*7); }
  .h-8 { height: calc(var(--spacing)*8); }
  .h-10 { height: calc(var(--spacing)*10); }
  .h-12 { height: calc(var(--spacing)*12); }
  .h-14 { height: calc(var(--spacing)*14); }
  .h-16 { height: calc(var(--spacing)*16); }
  .h-32 { height: calc(var(--spacing)*32); }
  .h-\[1px\] { height: 1px; }
  .h-\[2px\] { height: 2px; }
  .h-auto { height: auto; }
  .h-fit { height: fit-content; }
  .h-full { height: 100%; }
  .h-px { height: 1px; }
  .h-screen { height: 100vh; }
  .max-h-80 { max-height: calc(var(--spacing)*80); }
  .max-h-\[90vh\] { max-height: 90vh; }
  .max-h-fit { max-height: fit-content; }
  .max-h-full { max-height: 100%; }
  .max-h-screen { max-height: 100vh; }
  .min-h-0 { min-height: calc(var(--spacing)*0); }
  .min-h-32 { min-height: calc(var(--spacing)*32); }
  .min-h-\[36px\] { min-height: 36px; }
  .min-h-full { min-height: 100%; }
  .min-h-screen { min-height: 100vh; }
  .w-0 { width: calc(var(--spacing)*0); }
  .w-2 { width: calc(var(--spacing)*2); }
  .w-2\.5 { width: calc(var(--spacing)*2.5); }
  .w-3 { width: calc(var(--spacing)*3); }
  .w-3\.5 { width: calc(var(--spacing)*3.5); }
  .w-3\/4 { width: 75%; }
  .w-4 { width: calc(var(--spacing)*4); }
  .w-5 { width: calc(var(--spacing)*5); }
  .w-6 { width: calc(var(--spacing)*6); }
  .w-8 { width: calc(var(--spacing)*8); }
  .w-10 { width: calc(var(--spacing)*10); }
  .w-11 { width: calc(var(--spacing)*11); }
  .w-12 { width: calc(var(--spacing)*12); }
  .w-16 { width: calc(var(--spacing)*16); }
  .w-20 { width: calc(var(--spacing)*20); }
  .w-24 { width: calc(var(--spacing)*24); }
  .w-32 { width: calc(var(--spacing)*32); }
  .w-40 { width: calc(var(--spacing)*40); }
  .w-48 { width: calc(var(--spacing)*48); }
  .w-64 { width: calc(var(--spacing)*64); }
  .w-72 { width: calc(var(--spacing)*72); }
  .w-\[2px\] { width: 2px; }
  .w-\[70\%\] { width: 70%; }
  .w-fit { width: fit-content; }
  .w-full { width: 100%; }
  .\!max-w-none { max-width: none !important; }
  .max-w-2xl { max-width: var(--container-2xl); }
  .max-w-3xl { max-width: var(--container-3xl); }
  .max-w-5xl { max-width: var(--container-5xl); }
  .max-w-6xl { max-width: var(--container-6xl); }
  .max-w-\[90vw\] { max-width: 90vw; }
  .max-w-\[250px\] { max-width: 250px; }
  .max-w-full { max-width: 100%; }
  .max-w-lg { max-width: var(--container-lg); }
  .max-w-md { max-width: var(--container-md); }
  .max-w-none { max-width: none; }
  .max-w-xl { max-width: var(--container-xl); }
  .min-w-0 { min-width: calc(var(--spacing)*0); }
  .min-w-5 { min-width: calc(var(--spacing)*5); }
  .min-w-\[200px\] { min-width: 200px; }
  .min-w-max { min-width: max-content; }
  .flex-1 { flex: 1 1 0%; }
  .flex-none { flex: 0 0 auto; }
  .flex-shrink { flex-shrink: 1; }
  .flex-shrink-0 { flex-shrink: 0; }
  .flex-grow, .flex-grow-1, .grow { flex-grow: 1; }
  .translate-x-\[-50\%\] { --tw-translate-x: -50%; }
  .-translate-y-1\/2, .translate-x-\[-50\%\] { translate: var(--tw-translate-x)var(--tw-translate-y); }
  .-translate-y-1\/2 { --tw-translate-y: calc(calc(1/2*100%)*-1); }
  .translate-y-\[-50\%\] { --tw-translate-y: -50%; translate: var(--tw-translate-x)var(--tw-translate-y); }
  .rotate-90 { rotate: 90deg; }
  .transform { transform: var(--tw-rotate-x,)var(--tw-rotate-y,)var(--tw-rotate-z,)var(--tw-skew-x,)var(--tw-skew-y,); }
  .transform-\[translate\(-50\%\,-50\%\)\] { transform: translate(-50%, -50%); }
  .animate-pulse { animation: var(--animate-pulse); }
  .animate-shine { animation: var(--animate-shine); }
  .animate-spin { animation: var(--animate-spin); }
  .cursor-help { cursor: help; }
  .cursor-pointer { cursor: pointer; }
  .cursor-text { cursor: text; }
  .resize-none { resize: none; }
  .list-disc { list-style-type: disc; }
  .grid-cols-1 { grid-template-columns: repeat(1, minmax(0px, 1fr)); }
  .flex-col { flex-direction: column; }
  .flex-row { flex-direction: row; }
  .flex-wrap { flex-wrap: wrap; }
  .items-center { align-items: center; }
  .items-start { align-items: flex-start; }
  .items-stretch { align-items: stretch; }
  .justify-between { justify-content: space-between; }
  .justify-center { justify-content: center; }
  .justify-end { justify-content: flex-end; }
  .gap-0 { gap: calc(var(--spacing)*0); }
  .gap-0\.5 { gap: calc(var(--spacing)*.5); }
  .gap-1 { gap: calc(var(--spacing)*1); }
  .gap-1\.5 { gap: calc(var(--spacing)*1.5); }
  .gap-2 { gap: calc(var(--spacing)*2); }
  .gap-3 { gap: calc(var(--spacing)*3); }
  .gap-4 { gap: calc(var(--spacing)*4); }
  .gap-6 { gap: calc(var(--spacing)*6); }
  .gap-8 { gap: calc(var(--spacing)*8); }
  :where(.space-y-1 > :not(:last-child)) { --tw-space-y-reverse: 0; margin-block-start: calc(calc(var(--spacing)*1)*var(--tw-space-y-reverse)); margin-block-end: calc(calc(var(--spacing)*1)*calc(1 - var(--tw-space-y-reverse))); }
  :where(.space-y-2 > :not(:last-child)) { --tw-space-y-reverse: 0; margin-block-start: calc(calc(var(--spacing)*2)*var(--tw-space-y-reverse)); margin-block-end: calc(calc(var(--spacing)*2)*calc(1 - var(--tw-space-y-reverse))); }
  :where(.space-y-3 > :not(:last-child)) { --tw-space-y-reverse: 0; margin-block-start: calc(calc(var(--spacing)*3)*var(--tw-space-y-reverse)); margin-block-end: calc(calc(var(--spacing)*3)*calc(1 - var(--tw-space-y-reverse))); }
  .truncate { text-overflow: ellipsis; white-space: nowrap; overflow: hidden; }
  .overflow-auto { overflow: auto; }
  .overflow-hidden { overflow: hidden; }
  .overflow-x-auto { overflow-x: auto; }
  .overflow-x-hidden { overflow-x: hidden; }
  .overflow-y-auto { overflow-y: auto; }
  .scroll-smooth { scroll-behavior: smooth; }
  .rounded { border-radius: 0.25rem; }
  .rounded-full { border-radius: 3.40282e38px; }
  .rounded-lg { border-radius: var(--radius-lg); }
  .rounded-md { border-radius: var(--radius-md); }
  .rounded-none { border-radius: 0px; }
  .rounded-sm { border-radius: var(--radius-sm); }
  .rounded-t-\[6px\] { border-top-left-radius: 6px; border-top-right-radius: 6px; }
  .rounded-t-sm { border-top-left-radius: var(--radius-sm); border-top-right-radius: var(--radius-sm); }
  .rounded-l { border-top-left-radius: 0.25rem; border-bottom-left-radius: 0.25rem; }
  .rounded-r { border-top-right-radius: 0.25rem; border-bottom-right-radius: 0.25rem; }
  .rounded-b-md { border-bottom-right-radius: var(--radius-md); border-bottom-left-radius: var(--radius-md); }
  .border { border-style: var(--tw-border-style); border-width: 1px; }
  .border-2 { border-style: var(--tw-border-style); border-width: 2px; }
  .border-4 { border-style: var(--tw-border-style); border-width: 4px; }
  .border-\[0\.5px\] { border-style: var(--tw-border-style); border-width: 0.5px; }
  .border-\[1px\] { border-style: var(--tw-border-style); border-width: 1px; }
  .border-t { border-top-style: var(--tw-border-style); border-top-width: 1px; }
  .border-t-\[0\.5px\] { border-top-style: var(--tw-border-style); border-top-width: 0.5px; }
  .border-r { border-right-style: var(--tw-border-style); border-right-width: 1px; }
  .border-b { border-bottom-style: var(--tw-border-style); border-bottom-width: 1px; }
  .border-l { border-left-style: var(--tw-border-style); border-left-width: 1px; }
  .border-dashed { --tw-border-style: dashed; border-style: dashed; }
  .border-none { --tw-border-style: none; border-style: none; }
  .border-\[\#2a2a2a\] { border-color: rgb(42, 42, 42); }
  .border-\[\#3a3a3a\] { border-color: rgb(58, 58, 58); }
  .border-\[\#8F8F8F\]\/30 { border-color: oklab(0.650041 2.98023e-8 0 / 0.3); }
  .border-\[\#333333\] { border-color: rgb(51, 51, 51); }
  .border-\[\#353535\] { border-color: rgb(53, 53, 53); }
  .border-\[\#b0b0b0\] { border-color: rgb(176, 176, 176); }
  .border-\[\#d0d0d0\] { border-color: rgb(208, 208, 208); }
  .border-\[\#d1d1d1\] { border-color: rgb(209, 209, 209); }
  .border-\[\#dddddd\] { border-color: rgb(221, 221, 221); }
  .border-\[\#e0e0e0\] { border-color: rgb(224, 224, 224); }
  .border-\[var\(--color-border\)\] { border-color: var(--color-border); }
  .border-blue-300 { border-color: var(--color-blue-300); }
  .border-blue-500 { border-color: var(--color-blue-500); }
  .border-blue-800 { border-color: var(--color-blue-800); }
  .border-border { border-color: var(--color-border); }
  .border-cyan-300\/30 { border-color: rgba(83, 234, 253, 0.3); }
  @supports (color:color-mix(in lab,red,red)) {
  .border-cyan-300\/30 { border-color: color-mix(in oklab,var(--color-cyan-300)30%,transparent); }
}
  .border-gray-300 { border-color: var(--color-gray-300); }
  .border-green-600 { border-color: var(--color-green-600); }
  .border-indigo-300\/20 { border-color: rgba(164, 179, 255, 0.2); }
  @supports (color:color-mix(in lab,red,red)) {
  .border-indigo-300\/20 { border-color: color-mix(in oklab,var(--color-indigo-300)20%,transparent); }
}
  .border-neutral-200 { border-color: var(--color-neutral-200); }
  .border-neutral-600 { border-color: var(--color-neutral-600); }
  .border-neutral-700 { border-color: var(--color-neutral-700); }
  .border-neutral-800 { border-color: var(--color-neutral-800); }
  .border-red-500 { border-color: var(--color-red-500); }
  .border-t-\[\#8f8f8f\] { border-top-color: rgb(143, 143, 143); }
  .border-t-blue-500 { border-top-color: var(--color-blue-500); }
  .border-t-white\/90 { border-top-color: rgba(255, 255, 255, 0.9); }
  @supports (color:color-mix(in lab,red,red)) {
  .border-t-white\/90 { border-top-color: color-mix(in oklab,var(--color-white)90%,transparent); }
}
  .border-r-border { border-right-color: var(--color-border); }
  .border-b-border { border-bottom-color: var(--color-border); }
  .bg-\[\#6096FF\]\/10 { background-color: oklab(0.685011 -0.0219935 -0.164058 / 0.1); }
  .bg-\[\#181818\] { background-color: rgb(24, 24, 24); }
  .bg-\[\#252525\] { background-color: rgb(37, 37, 37); }
  .bg-\[\#cccccc\] { background-color: rgb(204, 204, 204); }
  .bg-\[\#d0d0d0\] { background-color: rgb(208, 208, 208); }
  .bg-\[\#d5d5d5\] { background-color: rgb(213, 213, 213); }
  .bg-\[\#d8d8d8\] { background-color: rgb(216, 216, 216); }
  .bg-\[\#e0e0e0\] { background-color: rgb(224, 224, 224); }
  .bg-\[\#e5e5e5\] { background-color: rgb(229, 229, 229); }
  .bg-\[\#ef9541\]\/10 { background-color: oklab(0.74824 0.0720983 0.125982 / 0.1); }
  .bg-\[\#ef9541\]\/20 { background-color: oklab(0.74824 0.0720983 0.125982 / 0.2); }
  .bg-\[\#ef9541\]\/80 { background-color: oklab(0.74824 0.0720983 0.125982 / 0.8); }
  .bg-\[\#f0f0f0\] { background-color: rgb(240, 240, 240); }
  .bg-\[\#f2f1f0\] { background-color: rgb(242, 241, 240); }
  .bg-\[\#f7f7f7\] { background-color: rgb(247, 247, 247); }
  .bg-\[\#f8f8f8\] { background-color: rgb(248, 248, 248); }
  .bg-\[\#fee2e2\] { background-color: rgb(254, 226, 226); }
  .bg-\[\#fffffe\] { background-color: rgb(255, 255, 254); }
  .bg-\[rgb\(26_26_26\)\] { background-color: rgb(26, 26, 26); }
  .bg-black { background-color: var(--color-black); }
  .bg-black\/30 { background-color: rgba(0, 0, 0, 0.3); }
  @supports (color:color-mix(in lab,red,red)) {
  .bg-black\/30 { background-color: color-mix(in oklab,var(--color-black)30%,transparent); }
}
  .bg-black\/70 { background-color: rgba(0, 0, 0, 0.7); }
  @supports (color:color-mix(in lab,red,red)) {
  .bg-black\/70 { background-color: color-mix(in oklab,var(--color-black)70%,transparent); }
}
  .bg-black\/80 { background-color: rgba(0, 0, 0, 0.8); }
  @supports (color:color-mix(in lab,red,red)) {
  .bg-black\/80 { background-color: color-mix(in oklab,var(--color-black)80%,transparent); }
}
  .bg-blue-100 { background-color: var(--color-blue-100); }
  .bg-blue-200 { background-color: var(--color-blue-200); }
  .bg-blue-300 { background-color: var(--color-blue-300); }
  .bg-blue-400 { background-color: var(--color-blue-400); }
  .bg-blue-500 { background-color: var(--color-blue-500); }
  .bg-blue-600 { background-color: var(--color-blue-600); }
  .bg-component { background-color: var(--bg-component); }
  .bg-component\/70 { background-color: rgba(37, 37, 37, 0.7); }
  @supports (color:color-mix(in lab,red,red)) {
  .bg-component\/70 { background-color: color-mix(in oklab,var(--bg-component)70%,transparent); }
}
  .bg-cyan-600 { background-color: var(--color-cyan-600); }
  .bg-gray-100 { background-color: var(--color-gray-100); }
  .bg-gray-200 { background-color: var(--color-gray-200); }
  .bg-gray-300 { background-color: var(--color-gray-300); }
  .bg-gray-700 { background-color: var(--color-gray-700); }
  .bg-green-600 { background-color: var(--color-green-600); }
  .bg-green-900\/30 { background-color: rgba(13, 84, 43, 0.3); }
  @supports (color:color-mix(in lab,red,red)) {
  .bg-green-900\/30 { background-color: color-mix(in oklab,var(--color-green-900)30%,transparent); }
}
  .bg-main { background-color: var(--bg-main); }
  .bg-neutral-100 { background-color: var(--color-neutral-100); }
  .bg-neutral-200 { background-color: var(--color-neutral-200); }
  .bg-neutral-300 { background-color: var(--color-neutral-300); }
  .bg-neutral-400 { background-color: var(--color-neutral-400); }
  .bg-neutral-600 { background-color: var(--color-neutral-600); }
  .bg-neutral-700 { background-color: var(--color-neutral-700); }
  .bg-neutral-800 { background-color: var(--color-neutral-800); }
  .bg-neutral-800\/80 { background-color: rgba(38, 38, 38, 0.8); }
  @supports (color:color-mix(in lab,red,red)) {
  .bg-neutral-800\/80 { background-color: color-mix(in oklab,var(--color-neutral-800)80%,transparent); }
}
  .bg-neutral-900 { background-color: var(--color-neutral-900); }
  .bg-night { background-color: var(--color-night); }
  .bg-orange-600 { background-color: var(--color-orange-600); }
  .bg-pacific\/10 { background-color: rgba(96, 150, 255, 0.1); }
  @supports (color:color-mix(in lab,red,red)) {
  .bg-pacific\/10 { background-color: color-mix(in oklab,var(--color-pacific)10%,transparent); }
}
  .bg-pacific\/30 { background-color: rgba(96, 150, 255, 0.3); }
  @supports (color:color-mix(in lab,red,red)) {
  .bg-pacific\/30 { background-color: color-mix(in oklab,var(--color-pacific)30%,transparent); }
}
  .bg-red-100 { background-color: var(--color-red-100); }
  .bg-red-200 { background-color: var(--color-red-200); }
  .bg-red-500\/10 { background-color: rgba(251, 44, 54, 0.1); }
  @supports (color:color-mix(in lab,red,red)) {
  .bg-red-500\/10 { background-color: color-mix(in oklab,var(--color-red-500)10%,transparent); }
}
  .bg-red-900\/30 { background-color: rgba(130, 24, 26, 0.3); }
  @supports (color:color-mix(in lab,red,red)) {
  .bg-red-900\/30 { background-color: color-mix(in oklab,var(--color-red-900)30%,transparent); }
}
  .bg-secondary { background-color: var(--bg-secondary); }
  .bg-surface { background-color: var(--bg-surface); }
  .bg-transparent { background-color: rgba(0, 0, 0, 0); }
  .bg-white { background-color: var(--color-white); }
  .bg-yellow-600 { background-color: var(--color-yellow-600); }
  .bg-gradient-to-r { --tw-gradient-position: to right in oklab; background-image: linear-gradient(var(--tw-gradient-stops)); }
  .from-\[\#3969CB\] { --tw-gradient-from: #3969cb; --tw-gradient-stops: var(--tw-gradient-via-stops,var(--tw-gradient-position),var(--tw-gradient-from)var(--tw-gradient-from-position),var(--tw-gradient-to)var(--tw-gradient-to-position)); }
  .via-\[\#0295DF\] { --tw-gradient-via: #0295df; --tw-gradient-via-stops: var(--tw-gradient-position),var(--tw-gradient-from)var(--tw-gradient-from-position),var(--tw-gradient-via)var(--tw-gradient-via-position),var(--tw-gradient-to)var(--tw-gradient-to-position); --tw-gradient-stops: var(--tw-gradient-via-stops); }
  .to-\[\#21C29B\] { --tw-gradient-to: #21c29b; --tw-gradient-stops: var(--tw-gradient-via-stops,var(--tw-gradient-position),var(--tw-gradient-from)var(--tw-gradient-from-position),var(--tw-gradient-to)var(--tw-gradient-to-position)); }
  .bg-clip-text { background-clip: text; }
  .fill-white { fill: var(--color-white); }
  .object-contain { object-fit: contain; }
  .p-0 { padding: calc(var(--spacing)*0); }
  .p-0\.5 { padding: calc(var(--spacing)*.5); }
  .p-1 { padding: calc(var(--spacing)*1); }
  .p-1\.5 { padding: calc(var(--spacing)*1.5); }
  .p-2 { padding: calc(var(--spacing)*2); }
  .p-3 { padding: calc(var(--spacing)*3); }
  .p-4 { padding: calc(var(--spacing)*4); }
  .p-5 { padding: calc(var(--spacing)*5); }
  .p-6 { padding: calc(var(--spacing)*6); }
  .p-\[1px\] { padding: 1px; }
  .px-0 { padding-inline: calc(var(--spacing)*0); }
  .px-1 { padding-inline: calc(var(--spacing)*1); }
  .px-1\.5 { padding-inline: calc(var(--spacing)*1.5); }
  .px-2 { padding-inline: calc(var(--spacing)*2); }
  .px-2\.5 { padding-inline: calc(var(--spacing)*2.5); }
  .px-3 { padding-inline: calc(var(--spacing)*3); }
  .px-4 { padding-inline: calc(var(--spacing)*4); }
  .px-5 { padding-inline: calc(var(--spacing)*5); }
  .px-6 { padding-inline: calc(var(--spacing)*6); }
  .px-\[0\.25rem\] { padding-inline: 0.25rem; }
  .px-\[5px\] { padding-inline: 5px; }
  .py-0\.5 { padding-block: calc(var(--spacing)*.5); }
  .py-1 { padding-block: calc(var(--spacing)*1); }
  .py-1\.5 { padding-block: calc(var(--spacing)*1.5); }
  .py-2 { padding-block: calc(var(--spacing)*2); }
  .py-2\.5 { padding-block: calc(var(--spacing)*2.5); }
  .py-3 { padding-block: calc(var(--spacing)*3); }
  .py-4 { padding-block: calc(var(--spacing)*4); }
  .py-6 { padding-block: calc(var(--spacing)*6); }
  .py-8 { padding-block: calc(var(--spacing)*8); }
  .py-12 { padding-block: calc(var(--spacing)*12); }
  .py-16 { padding-block: calc(var(--spacing)*16); }
  .py-\[0\.12rem\] { padding-block: 0.12rem; }
  .py-\[0\.20rem\] { padding-block: 0.2rem; }
  .py-\[3px\] { padding-block: 3px; }
  .pt-0 { padding-top: calc(var(--spacing)*0); }
  .pt-1\.5 { padding-top: calc(var(--spacing)*1.5); }
  .pt-2 { padding-top: calc(var(--spacing)*2); }
  .pt-3 { padding-top: calc(var(--spacing)*3); }
  .pt-6 { padding-top: calc(var(--spacing)*6); }
  .pt-8 { padding-top: calc(var(--spacing)*8); }
  .pt-12 { padding-top: calc(var(--spacing)*12); }
  .pr-1 { padding-right: calc(var(--spacing)*1); }
  .pr-2 { padding-right: calc(var(--spacing)*2); }
  .pr-4 { padding-right: calc(var(--spacing)*4); }
  .pb-1 { padding-bottom: calc(var(--spacing)*1); }
  .pb-2\.5 { padding-bottom: calc(var(--spacing)*2.5); }
  .pb-5 { padding-bottom: calc(var(--spacing)*5); }
  .pb-8 { padding-bottom: calc(var(--spacing)*8); }
  .pb-12 { padding-bottom: calc(var(--spacing)*12); }
  .pb-24 { padding-bottom: calc(var(--spacing)*24); }
  .pb-30 { padding-bottom: calc(var(--spacing)*30); }
  .pb-36 { padding-bottom: calc(var(--spacing)*36); }
  .pb-\[90px\] { padding-bottom: 90px; }
  .pl-1 { padding-left: calc(var(--spacing)*1); }
  .pl-4 { padding-left: calc(var(--spacing)*4); }
  .pl-5 { padding-left: calc(var(--spacing)*5); }
  .pl-6 { padding-left: calc(var(--spacing)*6); }
  .pl-9 { padding-left: calc(var(--spacing)*9); }
  .pl-\[1\.3rem\] { padding-left: 1.3rem; }
  .text-center { text-align: center; }
  .text-left { text-align: left; }
  .text-right { text-align: right; }
  .align-baseline { vertical-align: baseline; }
  .font-geist-mono { font-family: var(--font-geist-mono); }
  .font-geist-sans { font-family: var(--font-geist-sans); }
  .font-mono { font-family: var(--font-mono); }
  .font-sans { font-family: var(--font-sans); }
  .text-2xl { font-size: var(--text-2xl); line-height: var(--tw-leading,var(--text-2xl--line-height)); }
  .text-3xl { font-size: var(--text-3xl); line-height: var(--tw-leading,var(--text-3xl--line-height)); }
  .text-base { font-size: var(--text-base); line-height: var(--tw-leading,var(--text-base--line-height)); }
  .text-lg { font-size: var(--text-lg); line-height: var(--tw-leading,var(--text-lg--line-height)); }
  .text-sm { font-size: var(--text-sm); line-height: var(--tw-leading,var(--text-sm--line-height)); }
  .text-xl { font-size: var(--text-xl); line-height: var(--tw-leading,var(--text-xl--line-height)); }
  .text-xs { font-size: var(--text-xs); line-height: var(--tw-leading,var(--text-xs--line-height)); }
  .text-\[10px\] { font-size: 10px; }
  .leading-\[15px\] { --tw-leading: 15px; line-height: 15px; }
  .leading-none { --tw-leading: 1; line-height: 1; }
  .font-bold { --tw-font-weight: var(--font-weight-bold); font-weight: var(--font-weight-bold); }
  .font-extrabold { --tw-font-weight: var(--font-weight-extrabold); font-weight: var(--font-weight-extrabold); }
  .font-light { --tw-font-weight: var(--font-weight-light); font-weight: var(--font-weight-light); }
  .font-medium { --tw-font-weight: var(--font-weight-medium); font-weight: var(--font-weight-medium); }
  .font-normal { --tw-font-weight: var(--font-weight-normal); font-weight: var(--font-weight-normal); }
  .font-semibold { --tw-font-weight: var(--font-weight-semibold); font-weight: var(--font-weight-semibold); }
  .text-nowrap { text-wrap: nowrap; }
  .text-wrap { text-wrap: wrap; }
  .\[overflow-wrap\:anywhere\] { overflow-wrap: anywhere; }
  .break-all { word-break: break-all; }
  .whitespace-nowrap { white-space: nowrap; }
  .\!text-blue-800 { color: var(--color-blue-800) !important; }
  .\!text-neutral-800 { color: var(--color-neutral-800) !important; }
  .\!text-white { color: var(--color-white) !important; }
  .text-\[\#8F8F8F\], .text-\[\#8f8f8f\] { color: rgb(143, 143, 143); }
  .text-\[\#6096FF\] { color: rgb(96, 150, 255); }
  .text-\[\#333333\] { color: rgb(51, 51, 51); }
  .text-\[\#666666\] { color: rgb(102, 102, 102); }
  .text-\[\#b5b5b5a4\] { color: rgba(181, 181, 181, 0.643); }
  .text-\[\#cbcbcb\] { color: rgb(203, 203, 203); }
  .text-\[\#ef9541\] { color: rgb(239, 149, 65); }
  .text-black { color: var(--color-black); }
  .text-blue-400 { color: var(--color-blue-400); }
  .text-blue-500 { color: var(--color-blue-500); }
  .text-blue-800 { color: var(--color-blue-800); }
  .text-gray-300 { color: var(--color-gray-300); }
  .text-gray-400 { color: var(--color-gray-400); }
  .text-gray-600 { color: var(--color-gray-600); }
  .text-gray-700 { color: var(--color-gray-700); }
  .text-gray-800 { color: var(--color-gray-800); }
  .text-gray-900 { color: var(--color-gray-900); }
  .text-green-300 { color: var(--color-green-300); }
  .text-green-600 { color: var(--color-green-600); }
  .text-light-gray { color: rgb(203, 203, 203); }
  .text-neutral-200 { color: var(--color-neutral-200); }
  .text-neutral-300 { color: var(--color-neutral-300); }
  .text-neutral-400 { color: var(--color-neutral-400); }
  .text-neutral-500 { color: var(--color-neutral-500); }
  .text-neutral-600 { color: var(--color-neutral-600); }
  .text-neutral-700 { color: var(--color-neutral-700); }
  .text-neutral-800 { color: var(--color-neutral-800); }
  .text-pacific { color: var(--color-pacific); }
  .text-primary { color: var(--color-text-primary); }
  .text-primary\/70 { color: rgba(203, 203, 203, 0.7); }
  @supports (color:color-mix(in lab,red,red)) {
  .text-primary\/70 { color: color-mix(in oklab,var(--color-text-primary)70%,transparent); }
}
  .text-red-300 { color: var(--color-red-300); }
  .text-red-400 { color: var(--color-red-400); }
  .text-red-500 { color: var(--color-red-500); }
  .text-red-600 { color: var(--color-red-600); }
  .text-secondary { color: var(--color-text-secondary); }
  .text-secondary-gray { color: rgb(143, 143, 143); }
  .text-text-dark { color: rgb(24, 24, 24); }
  .text-text-light { color: var(--color-text-light); }
  .text-text-medium { color: rgb(95, 95, 95); }
  .text-text-secondary { color: var(--color-text-secondary); }
  .text-white { color: var(--color-white); }
  .text-white\/70 { color: rgba(255, 255, 255, 0.7); }
  @supports (color:color-mix(in lab,red,red)) {
  .text-white\/70 { color: color-mix(in oklab,var(--color-white)70%,transparent); }
}
  .text-yellow-400 { color: var(--color-yellow-400); }
  .uppercase { text-transform: uppercase; }
  .italic { font-style: italic; }
  .\!no-underline { text-decoration-line: none !important; }
  .underline { text-decoration-line: underline; }
  .antialiased { }
  .placeholder-\[\#8f8f8f\]::placeholder { color: rgb(143, 143, 143); }
  .opacity-0 { opacity: 0; }
  .opacity-25 { opacity: 0.25; }
  .opacity-40 { opacity: 0.4; }
  .opacity-60 { opacity: 0.6; }
  .opacity-70 { opacity: 0.7; }
  .opacity-75 { opacity: 0.75; }
  .shadow-lg { --tw-shadow: 0 10px 15px -3px var(--tw-shadow-color,#0000001a),0 4px 6px -4px var(--tw-shadow-color,#0000001a); }
  .shadow-lg, .shadow-md { box-shadow: var(--tw-inset-shadow),var(--tw-inset-ring-shadow),var(--tw-ring-offset-shadow),var(--tw-ring-shadow),var(--tw-shadow); }
  .shadow-md { --tw-shadow: 0 4px 6px -1px var(--tw-shadow-color,#0000001a),0 2px 4px -2px var(--tw-shadow-color,#0000001a); }
  .shadow-none { --tw-shadow: 0 0 #0000; }
  .shadow-none, .shadow-sm { box-shadow: var(--tw-inset-shadow),var(--tw-inset-ring-shadow),var(--tw-ring-offset-shadow),var(--tw-ring-shadow),var(--tw-shadow); }
  .shadow-sm { --tw-shadow: 0 1px 3px 0 var(--tw-shadow-color,#0000001a),0 1px 2px -1px var(--tw-shadow-color,#0000001a); }
  .shadow-xl { --tw-shadow: 0 20px 25px -5px var(--tw-shadow-color,#0000001a),0 8px 10px -6px var(--tw-shadow-color,#0000001a); }
  .ring-1, .shadow-xl { box-shadow: var(--tw-inset-shadow),var(--tw-inset-ring-shadow),var(--tw-ring-offset-shadow),var(--tw-ring-shadow),var(--tw-shadow); }
  .ring-1 { --tw-ring-shadow: var(--tw-ring-inset,)0 0 0 calc(1px + var(--tw-ring-offset-width))var(--tw-ring-color,currentcolor); }
  .ring-\[0\.5px\] { --tw-ring-shadow: var(--tw-ring-inset,)0 0 0 calc(.5px + var(--tw-ring-offset-width))var(--tw-ring-color,currentcolor); }
  .ring-\[0\.5px\], .ring-\[1px\] { box-shadow: var(--tw-inset-shadow),var(--tw-inset-ring-shadow),var(--tw-ring-offset-shadow),var(--tw-ring-shadow),var(--tw-shadow); }
  .ring-\[1px\] { --tw-ring-shadow: var(--tw-ring-inset,)0 0 0 calc(1px + var(--tw-ring-offset-width))var(--tw-ring-color,currentcolor); }
  .shadow-indigo-500\/20 { --tw-shadow-color: #625fff33; }
  @supports (color:color-mix(in lab,red,red)) {
  .shadow-indigo-500\/20 { --tw-shadow-color: color-mix(in oklab,color-mix(in oklab,var(--color-indigo-500)20%,transparent)var(--tw-shadow-alpha),transparent); }
}
  .shadow-neutral-400\/70 { --tw-shadow-color: #a1a1a1b3; }
  @supports (color:color-mix(in lab,red,red)) {
  .shadow-neutral-400\/70 { --tw-shadow-color: color-mix(in oklab,color-mix(in oklab,var(--color-neutral-400)70%,transparent)var(--tw-shadow-alpha),transparent); }
}
  .shadow-neutral-900 { --tw-shadow-color: oklch(20.5% 0 0); }
  @supports (color:color-mix(in lab,red,red)) {
  .shadow-neutral-900 { --tw-shadow-color: color-mix(in oklab,var(--color-neutral-900)var(--tw-shadow-alpha),transparent); }
}
  .shadow-white\/70 { --tw-shadow-color: #ffffffb3; }
  @supports (color:color-mix(in lab,red,red)) {
  .shadow-white\/70 { --tw-shadow-color: color-mix(in oklab,color-mix(in oklab,var(--color-white)70%,transparent)var(--tw-shadow-alpha),transparent); }
}
  .ring-\[\#353535\] { --tw-ring-color: #353535; }
  .ring-cyan-400\/50 { --tw-ring-color: #00d2ef80; }
  @supports (color:color-mix(in lab,red,red)) {
  .ring-cyan-400\/50 { --tw-ring-color: color-mix(in oklab,var(--color-cyan-400)50%,transparent); }
}
  .ring-neutral-700 { --tw-ring-color: var(--color-neutral-700); }
  .ring-neutral-800 { --tw-ring-color: var(--color-neutral-800); }
  .invert { --tw-invert: invert(100%); filter: var(--tw-blur,)var(--tw-brightness,)var(--tw-contrast,)var(--tw-grayscale,)var(--tw-hue-rotate,)var(--tw-invert,)var(--tw-saturate,)var(--tw-sepia,)var(--tw-drop-shadow,); }
  .backdrop-blur-md { --tw-backdrop-blur: blur(var(--blur-md)); backdrop-filter: var(--tw-backdrop-blur,)var(--tw-backdrop-brightness,)var(--tw-backdrop-contrast,)var(--tw-backdrop-grayscale,)var(--tw-backdrop-hue-rotate,)var(--tw-backdrop-invert,)var(--tw-backdrop-opacity,)var(--tw-backdrop-saturate,)var(--tw-backdrop-sepia,); }
  .\[backdrop-filter\:blur\(8px\)\] { backdrop-filter: blur(8px); }
  .transition { transition-property: color, background-color, border-color, outline-color, text-decoration-color, fill, stroke, --tw-gradient-from, --tw-gradient-via, --tw-gradient-to, opacity, box-shadow, transform, translate, scale, rotate, filter, -webkit-backdrop-filter, backdrop-filter; transition-timing-function: var(--tw-ease,var(--default-transition-timing-function)); transition-duration: var(--tw-duration,var(--default-transition-duration)); }
  .transition-\[border-radius\] { transition-property: border-radius; transition-timing-function: var(--tw-ease,var(--default-transition-timing-function)); transition-duration: var(--tw-duration,var(--default-transition-duration)); }
  .transition-all { transition-property: all; transition-timing-function: var(--tw-ease,var(--default-transition-timing-function)); transition-duration: var(--tw-duration,var(--default-transition-duration)); }
  .transition-colors { transition-property: color, background-color, border-color, outline-color, text-decoration-color, fill, stroke, --tw-gradient-from, --tw-gradient-via, --tw-gradient-to; transition-timing-function: var(--tw-ease,var(--default-transition-timing-function)); transition-duration: var(--tw-duration,var(--default-transition-duration)); }
  .transition-opacity { transition-property: opacity; transition-timing-function: var(--tw-ease,var(--default-transition-timing-function)); transition-duration: var(--tw-duration,var(--default-transition-duration)); }
  .transition-shadow { transition-property: box-shadow; transition-timing-function: var(--tw-ease,var(--default-transition-timing-function)); transition-duration: var(--tw-duration,var(--default-transition-duration)); }
  .transition-transform { transition-property: transform, translate, scale, rotate; transition-timing-function: var(--tw-ease,var(--default-transition-timing-function)); transition-duration: var(--tw-duration,var(--default-transition-duration)); }
  .transition-none { transition-property: none; }
  .duration-100 { --tw-duration: .1s; transition-duration: 0.1s; }
  .duration-150 { --tw-duration: .15s; transition-duration: 0.15s; }
  .duration-200 { --tw-duration: .2s; transition-duration: 0.2s; }
  .duration-300 { --tw-duration: .3s; transition-duration: 0.3s; }
  .duration-700 { --tw-duration: .7s; transition-duration: 0.7s; }
  .ease-in-out { --tw-ease: var(--ease-in-out); transition-timing-function: var(--ease-in-out); }
  .prose-invert { --tw-prose-body: var(--color-text-primary); --tw-prose-headings: var(--color-text-primary); --tw-prose-lead: var(--color-text-secondary); --tw-prose-links: var(--color-pacific); --tw-prose-bold: var(--color-text-primary); --tw-prose-counters: var(--color-text-secondary); --tw-prose-bullets: var(--color-text-secondary); --tw-prose-hr: var(--tw-prose-invert-hr); --tw-prose-quotes: var(--color-text-secondary); --tw-prose-quote-borders: var(--color-border); --tw-prose-captions: var(--color-text-secondary); --tw-prose-kbd: var(--tw-prose-invert-kbd); --tw-prose-kbd-shadows: var(--tw-prose-invert-kbd-shadows); --tw-prose-code: var(--color-text-primary); --tw-prose-pre-code: var(--color-text-primary); --tw-prose-pre-bg: var(--color-night); --tw-prose-th-borders: var(--color-border); --tw-prose-td-borders: var(--color-border); }
  .outline-none { --tw-outline-style: none; outline-style: none; }
  .\[--c-1\:\#f1f1f1\] { --c-1: #f1f1f1; }
  .\[--c-1\:\#f5f5f5\] { --c-1: #f5f5f5; }
  .\[--c-2\:\#eeeeee\] { --c-2: #eee; }
  .\[--c-2\:var\(--bg-secondary\)\] { --c-2: var(--bg-secondary); }
  .\[--delay\:0\.6s\] { --delay: .6s; }
  .\[--delay\:1\.2s\] { --delay: 1.2s; }
  .\[background\:var\(--gradient-light\)\] { background: var(--gradient-light); }
  .duration-100 { animation-duration: 0.1s; }
  .duration-150 { animation-duration: 0.15s; }
  .duration-200 { animation-duration: 0.2s; }
  .duration-300 { animation-duration: 0.3s; }
  .duration-700 { animation-duration: 0.7s; }
  .ease-in-out { animation-timing-function: cubic-bezier(0.4, 0, 0.2, 1); }
  .running { animation-play-state: running; }
  @media (hover: hover) {
  .group-hover\:w-full:is(:where(.group):hover *) { width: 100%; }
  .group-hover\:translate-x-0\.5:is(:where(.group):hover *) { --tw-translate-x: calc(var(--spacing)*.5); translate: var(--tw-translate-x)var(--tw-translate-y); }
  .group-hover\:rotate-180:is(:where(.group):hover *) { rotate: 180deg; }
  .group-hover\:text-white:is(:where(.group):hover *) { color: var(--color-white); }
  .group-hover\:opacity-100:is(:where(.group):hover *) { opacity: 1; }
}
  .placeholder\:text-dim-gray::placeholder { color: rgb(111, 111, 111); }
  .placeholder\:text-secondary-gray::placeholder { color: rgb(143, 143, 143); }
  .after\:hidden::after, .before\:hidden::before { content: var(--tw-content); display: none; }
  .last\:border-0:last-child { border-style: var(--tw-border-style); border-width: 0px; }
  .focus-within\:ring-neutral-700:focus-within { --tw-ring-color: var(--color-neutral-700); }
  @media (hover: hover) {
  .hover\:-translate-y-1:hover { --tw-translate-y: calc(var(--spacing)*-1); translate: var(--tw-translate-x)var(--tw-translate-y); }
  .hover\:border-\[\#a1a1a1\]:hover { border-color: rgb(161, 161, 161); }
  .hover\:border-blue-600:hover { border-color: var(--color-blue-600); }
  .hover\:border-border-hover:hover { border-color: var(--color-border-hover); }
  .hover\:bg-\[\#111111\]:hover { background-color: rgb(17, 17, 17); }
  .hover\:bg-\[\#353535\]:hover { background-color: rgb(53, 53, 53); }
  .hover\:bg-\[\#e0e0e0\]:hover { background-color: rgb(224, 224, 224); }
  .hover\:bg-\[\#ededed\]:hover { background-color: rgb(237, 237, 237); }
  .hover\:bg-\[\#ef9541\]\/20:hover { background-color: oklab(0.74824 0.0720983 0.125982 / 0.2); }
  .hover\:bg-blue-300:hover { background-color: var(--color-blue-300); }
  .hover\:bg-blue-400:hover { background-color: var(--color-blue-400); }
  .hover\:bg-blue-600:hover { background-color: var(--color-blue-600); }
  .hover\:bg-component:hover { background-color: var(--bg-component); }
  .hover\:bg-gray-100:hover { background-color: var(--color-gray-100); }
  .hover\:bg-gray-400:hover { background-color: var(--color-gray-400); }
  .hover\:bg-hover:hover { background-color: var(--color-hover); }
  .hover\:bg-neutral-300:hover { background-color: var(--color-neutral-300); }
  .hover\:bg-neutral-600:hover { background-color: var(--color-neutral-600); }
  .hover\:bg-neutral-700\/50:hover { background-color: rgba(64, 64, 64, 0.5); }
  @supports (color:color-mix(in lab,red,red)) {
  .hover\:bg-neutral-700\/50:hover { background-color: color-mix(in oklab,var(--color-neutral-700)50%,transparent); }
}
  .hover\:bg-pacific\/20:hover { background-color: rgba(96, 150, 255, 0.2); }
  @supports (color:color-mix(in lab,red,red)) {
  .hover\:bg-pacific\/20:hover { background-color: color-mix(in oklab,var(--color-pacific)20%,transparent); }
}
  .hover\:bg-surface-hover:hover { background-color: var(--bg-surface-hover); }
  .hover\:text-black:hover { color: var(--color-black); }
  .hover\:text-blue-400:hover { color: var(--color-blue-400); }
  .hover\:text-blue-600:hover { color: var(--color-blue-600); }
  .hover\:text-neutral-200:hover { color: var(--color-neutral-200); }
  .hover\:text-neutral-600:hover { color: var(--color-neutral-600); }
  .hover\:text-pacific:hover { color: var(--color-pacific); }
  .hover\:text-primary:hover { color: var(--color-text-primary); }
  .hover\:text-white:hover { color: var(--color-white); }
  .hover\:underline:hover { text-decoration-line: underline; }
  .hover\:opacity-75:hover { opacity: 0.75; }
  .hover\:opacity-80:hover { opacity: 0.8; }
  .hover\:opacity-100:hover { opacity: 1; }
  .hover\:shadow-md:hover { --tw-shadow: 0 4px 6px -1px var(--tw-shadow-color,#0000001a),0 2px 4px -2px var(--tw-shadow-color,#0000001a); }
  .hover\:shadow-md:hover, .hover\:shadow-xl:hover { box-shadow: var(--tw-inset-shadow),var(--tw-inset-ring-shadow),var(--tw-ring-offset-shadow),var(--tw-ring-shadow),var(--tw-shadow); }
  .hover\:shadow-xl:hover { --tw-shadow: 0 20px 25px -5px var(--tw-shadow-color,#0000001a),0 8px 10px -6px var(--tw-shadow-color,#0000001a); }
}
  .focus\:opacity-100:focus { opacity: 1; }
  .focus\:ring:focus { --tw-ring-shadow: var(--tw-ring-inset,)0 0 0 calc(1px + var(--tw-ring-offset-width))var(--tw-ring-color,currentcolor); }
  .focus\:ring-2:focus, .focus\:ring:focus { box-shadow: var(--tw-inset-shadow),var(--tw-inset-ring-shadow),var(--tw-ring-offset-shadow),var(--tw-ring-shadow),var(--tw-shadow); }
  .focus\:ring-2:focus { --tw-ring-shadow: var(--tw-ring-inset,)0 0 0 calc(2px + var(--tw-ring-offset-width))var(--tw-ring-color,currentcolor); }
  .focus\:ring-\[\#353535\]:focus { --tw-ring-color: #353535; }
  .focus\:ring-\[\#d1d1d1\]:focus { --tw-ring-color: #d1d1d1; }
  .focus\:ring-neutral-400:focus { --tw-ring-color: var(--color-neutral-400); }
  .focus\:ring-offset-2:focus { --tw-ring-offset-width: 2px; --tw-ring-offset-shadow: var(--tw-ring-inset,)0 0 0 var(--tw-ring-offset-width)var(--tw-ring-offset-color); }
  .focus\:outline-none:focus { --tw-outline-style: none; outline-style: none; }
  .focus-visible\:ring-2:focus-visible { --tw-ring-shadow: var(--tw-ring-inset,)0 0 0 calc(2px + var(--tw-ring-offset-width))var(--tw-ring-color,currentcolor); box-shadow: var(--tw-inset-shadow),var(--tw-inset-ring-shadow),var(--tw-ring-offset-shadow),var(--tw-ring-shadow),var(--tw-shadow); }
  .focus-visible\:ring-\[\#353535\]:focus-visible { --tw-ring-color: #353535; }
  .focus-visible\:outline-none:focus-visible { --tw-outline-style: none; outline-style: none; }
  .active\:bg-pacific\/20:active { background-color: rgba(96, 150, 255, 0.2); }
  @supports (color:color-mix(in lab,red,red)) {
  .active\:bg-pacific\/20:active { background-color: color-mix(in oklab,var(--color-pacific)20%,transparent); }
}
  .disabled\:pointer-events-none:disabled { pointer-events: none; }
  .disabled\:cursor-not-allowed:disabled { cursor: not-allowed; }
  .disabled\:bg-blue-400\/40:disabled { background-color: rgba(84, 162, 255, 0.4); }
  @supports (color:color-mix(in lab,red,red)) {
  .disabled\:bg-blue-400\/40:disabled { background-color: color-mix(in oklab,var(--color-blue-400)40%,transparent); }
}
  .disabled\:text-blue-400\/40:disabled { color: rgba(84, 162, 255, 0.4); }
  @supports (color:color-mix(in lab,red,red)) {
  .disabled\:text-blue-400\/40:disabled { color: color-mix(in oklab,var(--color-blue-400)40%,transparent); }
}
  .disabled\:opacity-50:disabled { opacity: 0.5; }
  .has-\[code\]\:rounded-md:has(:is(code)) { border-radius: var(--radius-md); }
  .has-\[code\]\:\!bg-\[\#e5e5e5\]:has(:is(code)) { background-color: rgb(229, 229, 229) !important; }
  .has-\[code\]\:text-stone-900:has(:is(code)) { color: var(--color-stone-900); }
  .has-\[div\]\:bg-transparent:has(:is(div)) { background-color: rgba(0, 0, 0, 0); }
  .has-\[div\]\:\!p-0:has(:is(div)) { padding: calc(var(--spacing)*0) !important; }
  .data-\[selected\=true\]\:bg-hover[data-selected="true"] { background-color: var(--color-hover); }
  .data-\[selected\=true\]\:font-normal[data-selected="true"] { --tw-font-weight: var(--font-weight-normal); font-weight: var(--font-weight-normal); }
  .data-\[selected\=true\]\:text-primary[data-selected="true"] { color: var(--color-text-primary); }
  .data-\[state\=checked\]\:bg-\[\#ef9541\]\/80[data-state="checked"] { background-color: oklab(0.74824 0.0720983 0.125982 / 0.8); }
  .data-\[state\=closed\]\:animate-out[data-state="closed"] { --tw-exit-opacity: initial; --tw-exit-scale: initial; --tw-exit-rotate: initial; --tw-exit-translate-x: initial; --tw-exit-translate-y: initial; animation-name: exit; animation-duration: 0.15s; }
  .data-\[state\=closed\]\:fade-out-0[data-state="closed"] { --tw-exit-opacity: 0; }
  .data-\[state\=closed\]\:slide-out-to-left-1\/2[data-state="closed"] { --tw-exit-translate-x: -50%; }
  .data-\[state\=closed\]\:slide-out-to-top-\[48\%\][data-state="closed"] { --tw-exit-translate-y: -48%; }
  .data-\[state\=closed\]\:zoom-out-95[data-state="closed"] { --tw-exit-scale: .95; }
  .data-\[state\=open\]\:animate-in[data-state="open"] { --tw-enter-opacity: initial; --tw-enter-scale: initial; --tw-enter-rotate: initial; --tw-enter-translate-x: initial; --tw-enter-translate-y: initial; animation-name: enter; animation-duration: 0.15s; }
  .data-\[state\=open\]\:fade-in-0[data-state="open"] { --tw-enter-opacity: 0; }
  .data-\[state\=open\]\:slide-in-from-left-1\/2[data-state="open"] { --tw-enter-translate-x: -50%; }
  .data-\[state\=open\]\:slide-in-from-top-\[48\%\][data-state="open"] { --tw-enter-translate-y: -48%; }
  .data-\[state\=open\]\:zoom-in-95[data-state="open"] { --tw-enter-scale: .95; }
  .data-\[state\=unchecked\]\:bg-\[\#535353\][data-state="unchecked"] { background-color: rgb(83, 83, 83); }
  @media not all and (min-width: 48rem) {
  .max-md\:\!px-0 { padding-inline: calc(var(--spacing)*0) !important; }
}
  @media (min-width: 40rem) {
  .sm\:mt-0 { margin-top: calc(var(--spacing)*0); }
  .sm\:mb-6 { margin-bottom: calc(var(--spacing)*6); }
  .sm\:block { display: block; }
  .sm\:hidden { display: none; }
  .sm\:h-6 { height: calc(var(--spacing)*6); }
  .sm\:h-8 { height: calc(var(--spacing)*8); }
  .sm\:w-\[400px\] { width: 400px; }
  .sm\:w-fit { width: fit-content; }
  .sm\:grid-cols-2 { grid-template-columns: repeat(2, minmax(0px, 1fr)); }
  .sm\:flex-row { flex-direction: row; }
  .sm\:items-center { align-items: center; }
  .sm\:items-start { align-items: flex-start; }
  .sm\:gap-2 { gap: calc(var(--spacing)*2); }
  .sm\:gap-4 { gap: calc(var(--spacing)*4); }
  .sm\:rounded-lg { border-radius: var(--radius-lg); }
  .sm\:p-3 { padding: calc(var(--spacing)*3); }
  .sm\:p-5 { padding: calc(var(--spacing)*5); }
  .sm\:p-6 { padding: calc(var(--spacing)*6); }
  .sm\:py-3 { padding-block: calc(var(--spacing)*3); }
  .sm\:py-8 { padding-block: calc(var(--spacing)*8); }
  .sm\:text-left { text-align: left; }
  .sm\:text-2xl { font-size: var(--text-2xl); line-height: var(--tw-leading,var(--text-2xl--line-height)); }
  .sm\:text-3xl { font-size: var(--text-3xl); line-height: var(--tw-leading,var(--text-3xl--line-height)); }
  .sm\:text-base { font-size: var(--text-base); line-height: var(--tw-leading,var(--text-base--line-height)); }
  .sm\:text-lg { font-size: var(--text-lg); line-height: var(--tw-leading,var(--text-lg--line-height)); }
  .sm\:text-sm { font-size: var(--text-sm); line-height: var(--tw-leading,var(--text-sm--line-height)); }
  .sm\:text-xl { font-size: var(--text-xl); line-height: var(--tw-leading,var(--text-xl--line-height)); }
}
  @media (min-width: 48rem) {
  .md\:sticky { position: sticky; }
  .md\:top-20 { top: calc(var(--spacing)*20); }
  .md\:top-28 { top: calc(var(--spacing)*28); }
  .md\:right-0 { right: calc(var(--spacing)*0); }
  .md\:bottom-4 { bottom: calc(var(--spacing)*4); }
  .md\:left-0 { left: calc(var(--spacing)*0); }
  .md\:block { display: block; }
  .md\:flex { display: flex; }
  .md\:hidden { display: none; }
  .md\:h-\[calc\(100vh-82px\)\] { height: calc(-82px + 100vh); }
  .md\:w-64 { width: calc(var(--spacing)*64); }
  .md\:flex-shrink-0 { flex-shrink: 0; }
  .md\:grid-cols-2 { grid-template-columns: repeat(2, minmax(0px, 1fr)); }
  .md\:flex-row { flex-direction: row; }
  .md\:gap-6 { gap: calc(var(--spacing)*6); }
  .md\:overflow-y-auto { overflow-y: auto; }
  .md\:rounded-md { border-radius: var(--radius-md); }
  .md\:p-8 { padding: calc(var(--spacing)*8); }
  .md\:px-0 { padding-inline: calc(var(--spacing)*0); }
  .md\:py-6 { padding-block: calc(var(--spacing)*6); }
  .md\:pt-0 { padding-top: calc(var(--spacing)*0); }
  .md\:pt-6 { padding-top: calc(var(--spacing)*6); }
  .md\:pb-40 { padding-bottom: calc(var(--spacing)*40); }
  .md\:text-lg { font-size: var(--text-lg); line-height: var(--tw-leading,var(--text-lg--line-height)); }
}
  @media (min-width: 64rem) {
  .lg\:static { position: static; }
  .lg\:block { display: block; }
  .lg\:w-auto { width: auto; }
  .lg\:flex-1 { flex: 1 1 0%; }
  .lg\:grid-cols-3 { grid-template-columns: repeat(3, minmax(0px, 1fr)); }
  .lg\:flex-row { flex-direction: row; }
  .lg\:gap-10 { gap: calc(var(--spacing)*10); }
  .lg\:py-9 { padding-block: calc(var(--spacing)*9); }
  .lg\:pt-8 { padding-top: calc(var(--spacing)*8); }
  .lg\:pb-4 { padding-bottom: calc(var(--spacing)*4); }
}
  @media (min-width: 80rem) {
  .xl\:sticky { position: sticky; }
  .xl\:top-20 { top: calc(var(--spacing)*20); }
  .xl\:top-28 { top: calc(var(--spacing)*28); }
  .xl\:right-0 { right: calc(var(--spacing)*0); }
  .xl\:right-8 { right: calc(var(--spacing)*8); }
  .xl\:block { display: block; }
  .xl\:h-\[calc\(100vh-82px\)\] { height: calc(-82px + 100vh); }
  .xl\:w-64 { width: calc(var(--spacing)*64); }
  .xl\:w-72 { width: calc(var(--spacing)*72); }
  .xl\:flex-shrink-0 { flex-shrink: 0; }
  .xl\:\[flex-grow\:2\] { flex-grow: 2; }
  .xl\:\[flex-grow\:3\] { flex-grow: 3; }
  .xl\:text-2xl { font-size: var(--text-2xl); line-height: var(--tw-leading,var(--text-2xl--line-height)); }
  .xl\:text-lg { font-size: var(--text-lg); line-height: var(--tw-leading,var(--text-lg--line-height)); }
  .xl\:text-xl { font-size: var(--text-xl); line-height: var(--tw-leading,var(--text-xl--line-height)); }
}
  @media (min-width: 96rem) {
  .\32 xl\:right-12 { right: calc(var(--spacing)*12); }
  .\32 xl\:w-72 { width: calc(var(--spacing)*72); }
}
  .dark\:border-\[\#2F2F2F\]:where(.dark, .dark *), .dark\:border-\[\#2f2f2f\]:where(.dark, .dark *) { border-color: rgb(47, 47, 47); }
  .dark\:border-\[\#3a3a3a\]:where(.dark, .dark *) { border-color: rgb(58, 58, 58); }
  .dark\:border-\[\#252525\]:where(.dark, .dark *) { border-color: rgb(37, 37, 37); }
  .dark\:border-\[\#333333\]:where(.dark, .dark *) { border-color: rgb(51, 51, 51); }
  .dark\:border-\[\#353535\]:where(.dark, .dark *) { border-color: rgb(53, 53, 53); }
  .dark\:border-\[\#535353\]:where(.dark, .dark *) { border-color: rgb(83, 83, 83); }
  .dark\:border-blue-200:where(.dark, .dark *) { border-color: var(--color-blue-200); }
  .dark\:border-blue-800\/30:where(.dark, .dark *) { border-color: rgba(25, 60, 184, 0.3); }
  @supports (color:color-mix(in lab,red,red)) {
  .dark\:border-blue-800\/30:where(.dark, .dark *) { border-color: color-mix(in oklab,var(--color-blue-800)30%,transparent); }
}
  .dark\:border-blue-900:where(.dark, .dark *) { border-color: var(--color-blue-900); }
  .dark\:border-neutral-600:where(.dark, .dark *) { border-color: var(--color-neutral-600); }
  .dark\:border-neutral-700:where(.dark, .dark *) { border-color: var(--color-neutral-700); }
  .dark\:border-neutral-800:where(.dark, .dark *) { border-color: var(--color-neutral-800); }
  .dark\:border-t-\[\#353535\]:where(.dark, .dark *) { border-top-color: rgb(53, 53, 53); }
  .dark\:bg-\[\#1e1e1e\]:where(.dark, .dark *) { background-color: rgb(30, 30, 30); }
  .dark\:bg-\[\#1f1f1f\]:where(.dark, .dark *) { background-color: rgb(31, 31, 31); }
  .dark\:bg-\[\#2D2D2D\]:where(.dark, .dark *) { background-color: rgb(45, 45, 45); }
  .dark\:bg-\[\#2a2a2a\]:where(.dark, .dark *) { background-color: rgb(42, 42, 42); }
  .dark\:bg-\[\#3D3D3D\]:where(.dark, .dark *) { background-color: rgb(61, 61, 61); }
  .dark\:bg-\[\#3a3a45\]:where(.dark, .dark *) { background-color: rgb(58, 58, 69); }
  .dark\:bg-\[\#331a1a\]:where(.dark, .dark *) { background-color: rgb(51, 26, 26); }
  .dark\:bg-\[\#333\]:where(.dark, .dark *) { background-color: rgb(51, 51, 51); }
  .dark\:bg-\[\#121212\]:where(.dark, .dark *) { background-color: rgb(18, 18, 18); }
  .dark\:bg-\[\#141414\]:where(.dark, .dark *) { background-color: rgb(20, 20, 20); }
  .dark\:bg-\[\#181818\]:where(.dark, .dark *) { background-color: rgb(24, 24, 24); }
  .dark\:bg-\[\#242424\]:where(.dark, .dark *) { background-color: rgb(36, 36, 36); }
  .dark\:bg-\[\#252525\]:where(.dark, .dark *) { background-color: rgb(37, 37, 37); }
  .dark\:bg-\[\#333333\]:where(.dark, .dark *) { background-color: rgb(51, 51, 51); }
  .dark\:bg-\[\#353535\]:where(.dark, .dark *) { background-color: rgb(53, 53, 53); }
  .dark\:bg-\[\#484848\]\/30:where(.dark, .dark *) { background-color: oklab(0.401667 -1.49012e-8 2.98023e-8 / 0.3); }
  .dark\:bg-\[\#535353\]:where(.dark, .dark *) { background-color: rgb(83, 83, 83); }
  .dark\:bg-\[\#FFD700\]\/10:where(.dark, .dark *) { background-color: oklab(0.886771 -0.0169251 0.181398 / 0.1); }
  .dark\:bg-\[\#ef9541\]\/80:where(.dark, .dark *) { background-color: oklab(0.74824 0.0720983 0.125982 / 0.8); }
  .dark\:bg-black:where(.dark, .dark *) { background-color: var(--color-black); }
  .dark\:bg-blue-500:where(.dark, .dark *) { background-color: var(--color-blue-500); }
  .dark\:bg-blue-900:where(.dark, .dark *) { background-color: var(--color-blue-900); }
  .dark\:bg-blue-900\/20:where(.dark, .dark *) { background-color: rgba(28, 57, 142, 0.2); }
  @supports (color:color-mix(in lab,red,red)) {
  .dark\:bg-blue-900\/20:where(.dark, .dark *) { background-color: color-mix(in oklab,var(--color-blue-900)20%,transparent); }
}
  .dark\:bg-blue-950:where(.dark, .dark *) { background-color: var(--color-blue-950); }
  .dark\:bg-gray-800:where(.dark, .dark *) { background-color: var(--color-gray-800); }
  .dark\:bg-neutral-700:where(.dark, .dark *) { background-color: var(--color-neutral-700); }
  .dark\:bg-neutral-800:where(.dark, .dark *) { background-color: var(--color-neutral-800); }
  .dark\:bg-neutral-900:where(.dark, .dark *) { background-color: var(--color-neutral-900); }
  .dark\:bg-red-700:where(.dark, .dark *) { background-color: var(--color-red-700); }
  .dark\:bg-red-900:where(.dark, .dark *) { background-color: var(--color-red-900); }
  .dark\:bg-surface:where(.dark, .dark *) { background-color: var(--bg-surface); }
  .dark\:bg-white:where(.dark, .dark *) { background-color: var(--color-white); }
  .dark\:bg-white\/30:where(.dark, .dark *) { background-color: rgba(255, 255, 255, 0.3); }
  @supports (color:color-mix(in lab,red,red)) {
  .dark\:bg-white\/30:where(.dark, .dark *) { background-color: color-mix(in oklab,var(--color-white)30%,transparent); }
}
  .dark\:fill-neutral-900:where(.dark, .dark *) { fill: var(--color-neutral-900); }
  .dark\:\!text-black:where(.dark, .dark *) { color: var(--color-black) !important; }
  .dark\:\!text-blue-200:where(.dark, .dark *) { color: var(--color-blue-200) !important; }
  .dark\:\!text-neutral-300:where(.dark, .dark *) { color: var(--color-neutral-300) !important; }
  .dark\:\!text-white:where(.dark, .dark *) { color: var(--color-white) !important; }
  .dark\:text-\[\#888888\]:where(.dark, .dark *) { color: rgb(136, 136, 136); }
  .dark\:text-\[\#FFD700\]:where(.dark, .dark *) { color: gold; }
  .dark\:text-\[\#e4e4e4\]:where(.dark, .dark *) { color: rgb(228, 228, 228); }
  .dark\:text-blue-300:where(.dark, .dark *) { color: var(--color-blue-300); }
  .dark\:text-gray-300:where(.dark, .dark *) { color: var(--color-gray-300); }
  .dark\:text-gray-400:where(.dark, .dark *) { color: var(--color-gray-400); }
  .dark\:text-green-400:where(.dark, .dark *) { color: var(--color-green-400); }
  .dark\:text-neutral-300:where(.dark, .dark *) { color: var(--color-neutral-300); }
  .dark\:text-neutral-400:where(.dark, .dark *) { color: var(--color-neutral-400); }
  .dark\:text-neutral-500:where(.dark, .dark *) { color: var(--color-neutral-500); }
  .dark\:text-red-400:where(.dark, .dark *) { color: var(--color-red-400); }
  .dark\:text-secondary-gray:where(.dark, .dark *) { color: rgb(143, 143, 143); }
  .dark\:text-text-dark:where(.dark, .dark *) { color: rgb(24, 24, 24); }
  .dark\:text-text-light:where(.dark, .dark *) { color: var(--color-text-light); }
  .dark\:text-white:where(.dark, .dark *) { color: var(--color-white); }
  .dark\:\[backdrop-filter\:blur\(8px\)_contrast\(90\%\)_brightness\(60\%\)\]:where(.dark, .dark *) { backdrop-filter: blur(8px) contrast(90%) brightness(60%); }
  .dark\:prose-invert:where(.dark, .dark *) { --tw-prose-body: var(--color-text-primary); --tw-prose-headings: var(--color-text-primary); --tw-prose-lead: var(--color-text-secondary); --tw-prose-links: var(--color-pacific); --tw-prose-bold: var(--color-text-primary); --tw-prose-counters: var(--color-text-secondary); --tw-prose-bullets: var(--color-text-secondary); --tw-prose-hr: var(--tw-prose-invert-hr); --tw-prose-quotes: var(--color-text-secondary); --tw-prose-quote-borders: var(--color-border); --tw-prose-captions: var(--color-text-secondary); --tw-prose-kbd: var(--tw-prose-invert-kbd); --tw-prose-kbd-shadows: var(--tw-prose-invert-kbd-shadows); --tw-prose-code: var(--color-text-primary); --tw-prose-pre-code: var(--color-text-primary); --tw-prose-pre-bg: var(--color-night); --tw-prose-th-borders: var(--color-border); --tw-prose-td-borders: var(--color-border); }
  .dark\:\[--c-1\:\#131313\]:where(.dark, .dark *) { --c-1: #131313; }
  .dark\:\[--c-1\:\#141414\]:where(.dark, .dark *) { --c-1: #141414; }
  .dark\:\[--c-2\:\#141414\]:where(.dark, .dark *) { --c-2: #141414; }
  .dark\:\[--c-2\:\#161616\]:where(.dark, .dark *) { --c-2: #161616; }
  .dark\:\[background\:var\(--gradient-dark\)\]:where(.dark, .dark *) { background: var(--gradient-dark); }
  .dark\:placeholder\:text-secondary-gray:where(.dark, .dark *)::placeholder { color: rgb(143, 143, 143); }
  @media (hover: hover) {
  .dark\:hover\:border-\[\#6a6a6a\]:where(.dark, .dark *):hover { border-color: rgb(106, 106, 106); }
  .dark\:hover\:border-blue-800:where(.dark, .dark *):hover { border-color: var(--color-blue-800); }
  .dark\:hover\:bg-\[\#444\]:where(.dark, .dark *):hover { background-color: rgb(68, 68, 68); }
  .dark\:hover\:bg-\[\#242424\]:where(.dark, .dark *):hover { background-color: rgb(36, 36, 36); }
  .dark\:hover\:bg-\[\#252525\]:where(.dark, .dark *):hover { background-color: rgb(37, 37, 37); }
  .dark\:hover\:bg-\[\#FFD700\]\/20:where(.dark, .dark *):hover { background-color: oklab(0.886771 -0.0169251 0.181398 / 0.2); }
  .dark\:hover\:bg-blue-600:where(.dark, .dark *):hover { background-color: var(--color-blue-600); }
  .dark\:hover\:bg-blue-800:where(.dark, .dark *):hover { background-color: var(--color-blue-800); }
  .dark\:hover\:bg-blue-900:where(.dark, .dark *):hover { background-color: var(--color-blue-900); }
  .dark\:hover\:bg-neutral-700:where(.dark, .dark *):hover { background-color: var(--color-neutral-700); }
  .dark\:hover\:bg-neutral-700\/80:where(.dark, .dark *):hover { background-color: rgba(64, 64, 64, 0.8); }
  @supports (color:color-mix(in lab,red,red)) {
  .dark\:hover\:bg-neutral-700\/80:where(.dark, .dark *):hover { background-color: color-mix(in oklab,var(--color-neutral-700)80%,transparent); }
}
  .dark\:hover\:text-neutral-400:where(.dark, .dark *):hover { color: var(--color-neutral-400); }
  .dark\:hover\:text-white:where(.dark, .dark *):hover { color: var(--color-white); }
}
  .dark\:focus\:ring-\[\#353535\]:where(.dark, .dark *):focus { --tw-ring-color: #353535; }
  .dark\:has-\[code\]\:\!bg-\[\#242424\]:where(.dark, .dark *):has(:is(code)) { background-color: rgb(36, 36, 36) !important; }
  .has-\[code\]\:dark\:text-white:has(:is(code)):where(.dark, .dark *) { color: var(--color-white); }
  .dark\:data-\[state\=checked\]\:bg-\[\#ef9541\]\/30:where(.dark, .dark *)[data-state="checked"] { background-color: oklab(0.74824 0.0720983 0.125982 / 0.3); }
  .dark\:data-\[state\=unchecked\]\:bg-\[\#181818\]:where(.dark, .dark *)[data-state="unchecked"] { background-color: rgb(24, 24, 24); }
  .prose-headings\:text-inherit :where(h1, h2, h3, h4, h5, h6, th):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose-p\:text-inherit :where(p):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: inherit; }
  .\[\&_\:\:selection\]\:bg-purple-500\/40 ::selection { background-color: rgba(172, 75, 255, 0.4); }
  @supports (color:color-mix(in lab,red,red)) {
  .\[\&_\:\:selection\]\:bg-purple-500\/40 ::selection { background-color: color-mix(in oklab,var(--color-purple-500)40%,transparent); }
}
  .\[\&_code\]\:block code { display: block; }
  .\[\&_code\]\:border-none code { --tw-border-style: none; border-style: none; }
  .\[\&_code\]\:bg-transparent code { background-color: rgba(0, 0, 0, 0); }
  .\[\&_code\]\:p-0 code { padding: calc(var(--spacing)*0); }
  .\[\&_path\]\:animate-\[custom-pulse_1\.8s_infinite_var\(--delay\,0s\)\] path { animation: custom-pulse 1.8s infinite var(--delay,0s); }
  .\[\&_path\]\:stroke-0 path { stroke-width: 0px; }
  .\[\&_pre\]\:my-3 pre { margin-block: calc(var(--spacing)*3); }
  .\[\&_pre\]\:overflow-hidden pre { overflow: hidden; }
  .\[\&_svg_path\]\:fill-current svg path { fill: currentcolor; }
}.light .prose-light { color: var(--color-text-primary); }.light .prose-light a { color: rgb(75, 116, 217); font-weight: 500; text-decoration: underline; }.light .prose-light a:hover { color: rgb(45, 72, 160); }.light .prose-light strong { color: var(--color-text-primary); font-weight: 600; }.light .prose-light ol > li::marker { color: var(--color-text-secondary); }.light .prose-light ul > li::marker { color: var(--color-text-secondary); }.light .prose-light hr { border-color: var(--color-border); }.light .prose-light blockquote { color: var(--color-text-secondary); border-left-color: var(--color-border); }.light .prose-light h1, .light .prose-light h2, .light .prose-light h3, .light .prose-light h4 { color: var(--color-text-primary); font-weight: 600; }.light .prose-light code { color: var(--color-text-primary); background-color: var(--bg-secondary); border-radius: 0.25em; padding: 0.2em 0.4em; }.light .prose-light pre { border: 1px solid var(--color-border); background-color: rgb(241, 241, 241); }.light .prose-light pre code { color: rgb(51, 51, 51); background-color: rgba(0, 0, 0, 0); }.light .prose-light img { border: 1px solid var(--color-border); }.light .prose-light figure figcaption { color: var(--color-text-secondary); }.light .prose-light table { border-color: var(--color-border); }.light .prose-light thead { color: var(--color-text-primary); }.light .prose-light tbody tr, .light .prose-light thead { border-bottom-color: var(--color-border); }body .prose-custom p:empty { font-size: 0px; display: none; }body .prose-custom :where(li > p):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0.5em; margin-bottom: 0.5em; }body .prose-custom :where(h1):not(:where([class~="not-prose"], [class~="not-prose"] *)) { letter-spacing: -0.025em; font-size: 1.5rem; font-weight: 700; line-height: 2rem; }body .prose-custom :where(blockquote p:first-of-type):not(:where([class~="not-prose"], [class~="not-prose"] *))::before, body .prose-custom :where(blockquote p:last-of-type):not(:where([class~="not-prose"], [class~="not-prose"] *))::after { --tw-content: none; content: var(--tw-content); }body .prose-custom :where(blockquote):not(:where([class~="not-prose"], [class~="not-prose"] *)) { font-weight: inherit; }body .prose-custom :where(blockquote:first-child p:first-child):not(:where([class~="not-prose"], [class~="not-prose"] *)), body .prose-custom :where(p:empty + p) { margin-top: 0px; }body .prose-custom :where(ul):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-inline-start: 1.45em; }body .prose-custom .cite-definition { display: none; }body .prose-custom .cite-definition > p:first-of-type { margin-top: 0px; }body .prose-custom .cite-definition > p:last-of-type { margin-bottom: 0px; }@media (max-width: 640px) {
  body .prose-custom :where(h1):not(:where([class~="not-prose"], [class~="not-prose"] *)) { font-size: 1.25rem; line-height: 1.75rem; }
  body .prose-custom :where(h2):not(:where([class~="not-prose"], [class~="not-prose"] *)) { font-size: 1.125rem; line-height: 1.75rem; }
  body .prose-custom :where(h3):not(:where([class~="not-prose"], [class~="not-prose"] *)) { font-size: 1rem; line-height: 1.5rem; }
}*, ::backdrop, ::after, ::before { --tw-border-spacing-x: 0; --tw-border-spacing-y: 0; --tw-translate-x: 0; --tw-translate-y: 0; --tw-rotate: 0; --tw-skew-x: 0; --tw-skew-y: 0; --tw-scale-x: 1; --tw-scale-y: 1; --tw-pan-x: ; --tw-pan-y: ; --tw-pinch-zoom: ; --tw-scroll-snap-strictness: proximity; --tw-gradient-from-position: ; --tw-gradient-via-position: ; --tw-gradient-to-position: ; --tw-ordinal: ; --tw-slashed-zero: ; --tw-numeric-figure: ; --tw-numeric-spacing: ; --tw-numeric-fraction: ; --tw-ring-inset: ; --tw-ring-offset-width: 0px; --tw-ring-offset-color: #fff; --tw-ring-color: #3b82f680; --tw-ring-offset-shadow: 0 0 #0000; --tw-ring-shadow: 0 0 #0000; --tw-shadow: 0 0 #0000; --tw-shadow-colored: 0 0 #0000; --tw-blur: ; --tw-brightness: ; --tw-contrast: ; --tw-grayscale: ; --tw-hue-rotate: ; --tw-invert: ; --tw-saturate: ; --tw-sepia: ; --tw-drop-shadow: ; --tw-backdrop-blur: ; --tw-backdrop-brightness: ; --tw-backdrop-contrast: ; --tw-backdrop-grayscale: ; --tw-backdrop-hue-rotate: ; --tw-backdrop-invert: ; --tw-backdrop-opacity: ; --tw-backdrop-saturate: ; --tw-backdrop-sepia: ; --tw-contain-size: ; --tw-contain-layout: ; --tw-contain-paint: ; --tw-contain-style: ; }.\!container { width: 100% !important; margin-left: auto !important; margin-right: auto !important; }.container { width: 100%; }@media (min-width: 1400px) {
  .\!container { max-width: 1400px !important; }
  .container { max-width: 1400px; }
}.prose-custom { color: var(--tw-prose-body); max-width: 65ch; }.prose-custom :where(p):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.25em; margin-bottom: 1.25em; }.prose-custom :where([class~="lead"]):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--tw-prose-lead); margin-top: 1.2em; margin-bottom: 1.2em; font-size: 1.25em; line-height: 1.6; }.prose-custom :where(a):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--tw-prose-links); font-weight: 500; text-decoration: underline; }.prose-custom :where(strong):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--tw-prose-bold); font-weight: 600; }.prose-custom :where(a strong):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose-custom :where(blockquote strong):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose-custom :where(thead th strong):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: inherit; }.prose-custom :where(ol):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.25em; margin-bottom: 1.25em; padding-inline-start: 1.625em; list-style-type: decimal; }.prose-custom :where(ol[type="A"]):not(:where([class~="not-prose"], [class~="not-prose"] *)) { list-style-type: upper-alpha; }.prose-custom :where(ol[type="a"]):not(:where([class~="not-prose"], [class~="not-prose"] *)) { list-style-type: lower-alpha; }.prose-custom :where(ol[type="A s"]):not(:where([class~="not-prose"], [class~="not-prose"] *)) { list-style-type: upper-alpha; }.prose-custom :where(ol[type="a s"]):not(:where([class~="not-prose"], [class~="not-prose"] *)) { list-style-type: lower-alpha; }.prose-custom :where(ol[type="I"]):not(:where([class~="not-prose"], [class~="not-prose"] *)) { list-style-type: upper-roman; }.prose-custom :where(ol[type="i"]):not(:where([class~="not-prose"], [class~="not-prose"] *)) { list-style-type: lower-roman; }.prose-custom :where(ol[type="I s"]):not(:where([class~="not-prose"], [class~="not-prose"] *)) { list-style-type: upper-roman; }.prose-custom :where(ol[type="i s"]):not(:where([class~="not-prose"], [class~="not-prose"] *)) { list-style-type: lower-roman; }.prose-custom :where(ol[type="1"]):not(:where([class~="not-prose"], [class~="not-prose"] *)) { list-style-type: decimal; }.prose-custom :where(ul):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.25em; margin-bottom: 1.25em; padding-inline-start: 1.625em; list-style-type: disc; }.prose-custom :where(ol > li):not(:where([class~="not-prose"], [class~="not-prose"] *))::marker { color: var(--tw-prose-counters); font-weight: 400; }.prose-custom :where(ul > li):not(:where([class~="not-prose"], [class~="not-prose"] *))::marker { color: var(--tw-prose-bullets); }.prose-custom :where(dt):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--tw-prose-headings); margin-top: 1.25em; font-weight: 600; }.prose-custom :where(hr):not(:where([class~="not-prose"], [class~="not-prose"] *)) { border-color: var(--tw-prose-hr); border-top-width: 1px; margin-top: 3em; margin-bottom: 3em; }.prose-custom :where(blockquote):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--tw-prose-quotes); border-inline-start-width: 0.25rem; border-inline-start-color: var(--tw-prose-quote-borders); quotes: "“" "”" "‘" "’"; margin-top: 1.6em; margin-bottom: 1.6em; padding-inline-start: 1em; font-style: italic; font-weight: 500; }.prose-custom :where(blockquote p:first-of-type):not(:where([class~="not-prose"], [class~="not-prose"] *))::before { content: open-quote; }.prose-custom :where(blockquote p:last-of-type):not(:where([class~="not-prose"], [class~="not-prose"] *))::after { content: close-quote; }.prose-custom :where(h1):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--tw-prose-headings); margin-top: 0px; margin-bottom: 0.888889em; font-size: 2.25em; font-weight: 800; line-height: 1.11111; }.prose-custom :where(h1 strong):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: inherit; font-weight: 900; }.prose-custom :where(h2):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--tw-prose-headings); margin-top: 2em; margin-bottom: 1em; font-size: 1.5em; font-weight: 700; line-height: 1.33333; }.prose-custom :where(h2 strong):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: inherit; font-weight: 800; }.prose-custom :where(h3):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--tw-prose-headings); margin-top: 1.6em; margin-bottom: 0.6em; font-size: 1.25em; font-weight: 600; line-height: 1.6; }.prose-custom :where(h3 strong):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: inherit; font-weight: 700; }.prose-custom :where(h4):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--tw-prose-headings); margin-top: 1.5em; margin-bottom: 0.5em; font-weight: 600; line-height: 1.5; }.prose-custom :where(h4 strong):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: inherit; font-weight: 700; }.prose-custom :where(img):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 2em; margin-bottom: 2em; }.prose-custom :where(picture):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 2em; margin-bottom: 2em; display: block; }.prose-custom :where(video):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 2em; margin-bottom: 2em; }.prose-custom :where(kbd):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--tw-prose-kbd); box-shadow: 0 0 0 1px rgb(var(--tw-prose-kbd-shadows)/10%),0 3px 0 rgb(var(--tw-prose-kbd-shadows)/10%); padding-top: 0.1875em; padding-inline-end: 0.375em; padding-bottom: 0.1875em; border-radius: 0.3125rem; padding-inline-start: 0.375em; font-family: inherit; font-size: 0.875em; font-weight: 500; }.prose-custom :where(code):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--tw-prose-code); font-size: 0.875em; font-weight: 600; }.prose-custom :where(code):not(:where([class~="not-prose"], [class~="not-prose"] *))::after, .prose-custom :where(code):not(:where([class~="not-prose"], [class~="not-prose"] *))::before { content: "`"; }.prose-custom :where(a code):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose-custom :where(h1 code):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: inherit; }.prose-custom :where(h2 code):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: inherit; font-size: 0.875em; }.prose-custom :where(h3 code):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: inherit; font-size: 0.9em; }.prose-custom :where(blockquote code):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose-custom :where(h4 code):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose-custom :where(thead th code):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: inherit; }.prose-custom :where(pre):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--tw-prose-pre-code); background-color: var(--tw-prose-pre-bg); padding-top: 0.857143em; padding-inline-end: 1.14286em; padding-bottom: 0.857143em; border-radius: 0.375rem; margin-top: 1.71429em; margin-bottom: 1.71429em; padding-inline-start: 1.14286em; font-size: 0.875em; font-weight: 400; line-height: 1.71429; overflow-x: auto; }.prose-custom :where(pre code):not(:where([class~="not-prose"], [class~="not-prose"] *)) { font-weight: inherit; color: inherit; font-size: inherit; font-family: inherit; line-height: inherit; background-color: rgba(0, 0, 0, 0); border-width: 0px; border-radius: 0px; padding: 0px; }.prose-custom :where(pre code):not(:where([class~="not-prose"], [class~="not-prose"] *))::after, .prose-custom :where(pre code):not(:where([class~="not-prose"], [class~="not-prose"] *))::before { content: none; }.prose-custom :where(table):not(:where([class~="not-prose"], [class~="not-prose"] *)) { table-layout: auto; text-align: start; width: 100%; margin-top: 2em; margin-bottom: 2em; font-size: 0.875em; line-height: 1.71429; }.prose-custom :where(thead):not(:where([class~="not-prose"], [class~="not-prose"] *)) { border-bottom-width: 1px; border-bottom-color: var(--tw-prose-th-borders); }.prose-custom :where(thead th):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--tw-prose-headings); vertical-align: bottom; padding-inline-end: 0.571429em; padding-bottom: 0.571429em; padding-inline-start: 0.571429em; font-weight: 600; }.prose-custom :where(tbody tr):not(:where([class~="not-prose"], [class~="not-prose"] *)) { border-bottom-width: 1px; border-bottom-color: var(--tw-prose-td-borders); }.prose-custom :where(tbody tr:last-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { border-bottom-width: 0px; }.prose-custom :where(tbody td):not(:where([class~="not-prose"], [class~="not-prose"] *)) { vertical-align: baseline; }.prose-custom :where(tfoot):not(:where([class~="not-prose"], [class~="not-prose"] *)) { border-top-width: 1px; border-top-color: var(--tw-prose-th-borders); }.prose-custom :where(tfoot td):not(:where([class~="not-prose"], [class~="not-prose"] *)) { vertical-align: top; }.prose-custom :where(figure > *):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0px; margin-bottom: 0px; }.prose-custom :where(figcaption):not(:where([class~="not-prose"], [class~="not-prose"] *)) { color: var(--tw-prose-captions); margin-top: 0.857143em; font-size: 0.875em; line-height: 1.42857; }.prose-custom { --tw-prose-body: #374151; --tw-prose-headings: #111827; --tw-prose-lead: #4b5563; --tw-prose-links: #111827; --tw-prose-bold: #111827; --tw-prose-counters: #6b7280; --tw-prose-bullets: #d1d5db; --tw-prose-hr: #e5e7eb; --tw-prose-quotes: #111827; --tw-prose-quote-borders: #e5e7eb; --tw-prose-captions: #6b7280; --tw-prose-kbd: #111827; --tw-prose-kbd-shadows: 17 24 39; --tw-prose-code: #111827; --tw-prose-pre-code: #e5e7eb; --tw-prose-pre-bg: #1f2937; --tw-prose-th-borders: #d1d5db; --tw-prose-td-borders: #e5e7eb; --tw-prose-invert-body: #d1d5db; --tw-prose-invert-headings: #fff; --tw-prose-invert-lead: #9ca3af; --tw-prose-invert-links: #fff; --tw-prose-invert-bold: #fff; --tw-prose-invert-counters: #9ca3af; --tw-prose-invert-bullets: #4b5563; --tw-prose-invert-hr: #374151; --tw-prose-invert-quotes: #f3f4f6; --tw-prose-invert-quote-borders: #374151; --tw-prose-invert-captions: #9ca3af; --tw-prose-invert-kbd: #fff; --tw-prose-invert-kbd-shadows: 255 255 255; --tw-prose-invert-code: #fff; --tw-prose-invert-pre-code: #d1d5db; --tw-prose-invert-pre-bg: #00000080; --tw-prose-invert-th-borders: #4b5563; --tw-prose-invert-td-borders: #374151; font-size: 1rem; line-height: 1.75; }.prose-custom :where(picture > img):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0px; margin-bottom: 0px; }.prose-custom :where(li):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0.5em; margin-bottom: 0.5em; }.prose-custom :where(ol > li):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose-custom :where(ul > li):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-inline-start: 0.375em; }.prose-custom :where(.prose-custom > ul > li p):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0.75em; margin-bottom: 0.75em; }.prose-custom :where(.prose-custom > ul > li > p:first-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.25em; }.prose-custom :where(.prose-custom > ul > li > p:last-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-bottom: 1.25em; }.prose-custom :where(.prose-custom > ol > li > p:first-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.25em; }.prose-custom :where(.prose-custom > ol > li > p:last-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-bottom: 1.25em; }.prose-custom :where(ul ul, ul ol, ol ul, ol ol):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0.75em; margin-bottom: 0.75em; }.prose-custom :where(dl):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.25em; margin-bottom: 1.25em; }.prose-custom :where(dd):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0.5em; padding-inline-start: 1.625em; }.prose-custom :where(h2 + *):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose-custom :where(h3 + *):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose-custom :where(h4 + *):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose-custom :where(hr + *):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0px; }.prose-custom :where(thead th:first-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-inline-start: 0px; }.prose-custom :where(thead th:last-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-inline-end: 0px; }.prose-custom :where(tbody td, tfoot td):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-top: 0.571429em; padding-inline-end: 0.571429em; padding-bottom: 0.571429em; padding-inline-start: 0.571429em; }.prose-custom :where(tbody td:first-child, tfoot td:first-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-inline-start: 0px; }.prose-custom :where(tbody td:last-child, tfoot td:last-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-inline-end: 0px; }.prose-custom :where(figure):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 2em; margin-bottom: 2em; }.prose-custom :where(.prose-custom > :first-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0px; }.prose-custom :where(.prose-custom > :last-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-bottom: 0px; }.prose-custom :where(em):not(:where([class~="not-prose"], [class~="not-prose"] *)) { font-style: normal; font-weight: 700; display: inline-block; }.prose-custom-sm { font-size: 0.825rem; line-height: 1.8; }.prose-custom-sm :where(p):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.1em; margin-bottom: 1.1em; }.prose-custom-sm :where([class~="lead"]):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0.8em; margin-bottom: 0.8em; font-size: 1.15em; line-height: 1.7; }.prose-custom-sm :where(blockquote):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.25em; margin-bottom: 1.25em; padding-inline-start: 1.05em; }.prose-custom-sm :where(h1):not(:where([class~="not-prose"], [class~="not-prose"] *)) { letter-spacing: -0.015em; margin-top: 0px; margin-bottom: 0.75em; font-size: 1.5em; font-weight: 700; line-height: 1.35; }body .prose-custom-sm :where(h1):not(:where([class~="not-prose"], [class~="not-prose"] *)) { font-size: 1.25rem; font-weight: 700; line-height: 1.75rem; }.prose-custom-sm :where(h2):not(:where([class~="not-prose"], [class~="not-prose"] *)) { letter-spacing: -0.01em; margin-top: 1.45em; margin-bottom: 0.75em; font-size: 1.25em; font-weight: 700; line-height: 1.5; }body .prose-custom-sm :where(h2):not(:where([class~="not-prose"], [class~="not-prose"] *)) { font-size: 1.125rem; font-weight: 700; line-height: 1.65rem; }.prose-custom-sm :where(h3):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.45em; margin-bottom: 0.45em; font-size: 1.15em; line-height: 1.6; }.prose-custom-sm :where(h4):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.2em; margin-bottom: 0.5em; line-height: 1.3; }.prose-custom-sm :where(img):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose-custom-sm :where(picture):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.5em; margin-bottom: 1.5em; }.prose-custom-sm :where(picture > img):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0px; margin-bottom: 0px; }.prose-custom-sm :where(video):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.5em; margin-bottom: 1.5em; }.prose-custom-sm :where(kbd):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-top: 0.15em; padding-inline-end: 0.35em; padding-bottom: 0.15em; border-radius: 0.25rem; padding-inline-start: 0.35em; font-size: 0.8em; }.prose-custom-sm :where(code):not(:where([class~="not-prose"], [class~="not-prose"] *)) { font-size: 0.8em; }.prose-custom-sm :where(h2 code):not(:where([class~="not-prose"], [class~="not-prose"] *)) { font-size: 0.85em; }.prose-custom-sm :where(h3 code):not(:where([class~="not-prose"], [class~="not-prose"] *)) { font-size: 0.8em; }.prose-custom-sm :where(pre):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.6em; margin-bottom: 1.6em; font-size: 0.8em; line-height: 1.8; }.prose-custom-sm :where(ol):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose-custom-sm :where(ul):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1em; margin-bottom: 1em; padding-inline-start: 1.4em; }.prose-custom-sm :where(li):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0.25em; margin-bottom: 0.25em; }.prose-custom-sm :where(ol > li):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose-custom-sm :where(ul > li):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-inline-start: 0.4em; }.prose-custom-sm :where(.prose-custom-sm > ul > li p):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0.571429em; margin-bottom: 0.571429em; }.prose-custom-sm :where(.prose-custom-sm > ul > li > p:first-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.14286em; }.prose-custom-sm :where(.prose-custom-sm > ul > li > p:last-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-bottom: 1.14286em; }.prose-custom-sm :where(.prose-custom-sm > ol > li > p:first-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.14286em; }.prose-custom-sm :where(.prose-custom-sm > ol > li > p:last-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-bottom: 1.14286em; }.prose-custom-sm :where(ul ul, ul ol, ol ul, ol ol):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0.571429em; margin-bottom: 0.571429em; }.prose-custom-sm :where(dl):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.14286em; margin-bottom: 1.14286em; }.prose-custom-sm :where(dt):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.14286em; }.prose-custom-sm :where(dd):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0.285714em; padding-inline-start: 1.57143em; }.prose-custom-sm :where(hr):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 2.85714em; margin-bottom: 2.85714em; }.prose-custom-sm :where(h2 + *):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose-custom-sm :where(h3 + *):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose-custom-sm :where(h4 + *):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose-custom-sm :where(hr + *):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0px; }.prose-custom-sm :where(table):not(:where([class~="not-prose"], [class~="not-prose"] *)) { font-size: 0.75em; line-height: 1.4; }.prose-custom-sm :where(thead th):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-inline-end: 0.9em; padding-bottom: 0.6em; padding-inline-start: 0.9em; }.prose-custom-sm :where(thead th:first-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-inline-start: 0px; }.prose-custom-sm :where(thead th:last-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-inline-end: 0px; }.prose-custom-sm :where(tbody td, tfoot td):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-top: 0.6em; padding-inline-end: 0.9em; padding-bottom: 0.6em; padding-inline-start: 0.9em; }.prose-custom-sm :where(tbody td:first-child, tfoot td:first-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-inline-start: 0px; }.prose-custom-sm :where(tbody td:last-child, tfoot td:last-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-inline-end: 0px; }.prose-custom-sm :where(figure):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.5em; margin-bottom: 1.5em; }.prose-custom-sm :where(figure > *):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0px; margin-bottom: 0px; }.prose-custom-sm :where(figcaption):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0.6em; font-size: 0.75em; line-height: 1.3; }.prose-custom-sm :where(.prose-custom-sm > :first-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0px; }.prose-custom-sm :where(.prose-custom-sm > :last-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-bottom: 0px; }.prose-custom-gray { --tw-prose-body: hsl(var(--gray-900)); --tw-prose-headings: hsl(var(--gray-900)); --tw-prose-lead: hsl(var(--gray-600)); --tw-prose-links: hsl(var(--gray-900)); --tw-prose-bold: hsl(var(--gray-900)); --tw-prose-counters: hsl(var(--gray-500)); --tw-prose-bullets: hsl(var(--gray-300)); --tw-prose-hr: hsl(var(--gray-200)); --tw-prose-quotes: hsl(var(--gray-900)); --tw-prose-quote-borders: hsl(var(--gray-200)); --tw-prose-captions: hsl(var(--gray-500)); --tw-prose-kbd: hsl(var(--gray-900)); --tw-prose-kbd-shadows: hsl(var(--gray-900)); --tw-prose-code: hsl(var(--gray-900)); --tw-prose-pre-code: hsl(var(--gray-200)); --tw-prose-pre-bg: hsl(var(--gray-800)); --tw-prose-th-borders: hsl(var(--gray-300)); --tw-prose-td-borders: hsl(var(--gray-200)); --tw-prose-invert-body: #d1d5db; --tw-prose-invert-headings: #fff; --tw-prose-invert-lead: #9ca3af; --tw-prose-invert-links: #fff; --tw-prose-invert-bold: #fff; --tw-prose-invert-counters: #9ca3af; --tw-prose-invert-bullets: #4b5563; --tw-prose-invert-hr: #374151; --tw-prose-invert-quotes: #f3f4f6; --tw-prose-invert-quote-borders: #374151; --tw-prose-invert-captions: #9ca3af; --tw-prose-invert-kbd: #fff; --tw-prose-invert-kbd-shadows: 255 255 255; --tw-prose-invert-code: #fff; --tw-prose-invert-pre-code: #d1d5db; --tw-prose-invert-pre-bg: #00000080; --tw-prose-invert-th-borders: #4b5563; --tw-prose-invert-td-borders: #374151; }.prose-custom-stone { --tw-prose-body: #44403c; --tw-prose-headings: #1c1917; --tw-prose-lead: #57534e; --tw-prose-links: #1c1917; --tw-prose-bold: #1c1917; --tw-prose-counters: #78716c; --tw-prose-bullets: #d6d3d1; --tw-prose-hr: #e7e5e4; --tw-prose-quotes: #1c1917; --tw-prose-quote-borders: #e7e5e4; --tw-prose-captions: #78716c; --tw-prose-kbd: #1c1917; --tw-prose-kbd-shadows: 28 25 23; --tw-prose-code: #1c1917; --tw-prose-pre-code: #e7e5e4; --tw-prose-pre-bg: #292524; --tw-prose-th-borders: #d6d3d1; --tw-prose-td-borders: #e7e5e4; --tw-prose-invert-body: #d6d3d1; --tw-prose-invert-headings: #fff; --tw-prose-invert-lead: #a8a29e; --tw-prose-invert-links: #fff; --tw-prose-invert-bold: #fff; --tw-prose-invert-counters: #a8a29e; --tw-prose-invert-bullets: #57534e; --tw-prose-invert-hr: #44403c; --tw-prose-invert-quotes: #f5f5f4; --tw-prose-invert-quote-borders: #44403c; --tw-prose-invert-captions: #a8a29e; --tw-prose-invert-kbd: #fff; --tw-prose-invert-kbd-shadows: 255 255 255; --tw-prose-invert-code: #fff; --tw-prose-invert-pre-code: #d6d3d1; --tw-prose-invert-pre-bg: #00000080; --tw-prose-invert-th-borders: #57534e; --tw-prose-invert-td-borders: #44403c; }.prose-custom-md { font-size: 0.925rem; line-height: 1.75; }.prose-custom-md :where(p):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.15em; margin-bottom: 1.15em; }.prose-custom-md :where([class~="lead"]):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1em; margin-bottom: 1em; font-size: 1.2em; line-height: 1.65; }.prose-custom-md :where(blockquote):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.35em; margin-bottom: 1.35em; padding-inline-start: 1.1em; }.prose-custom-md :where(h1):not(:where([class~="not-prose"], [class~="not-prose"] *)) { letter-spacing: -0.02em; margin-top: 0px; margin-bottom: 0.8em; font-size: 1.75em; font-weight: 700; line-height: 1.4; }body .prose-custom-md :where(h1):not(:where([class~="not-prose"], [class~="not-prose"] *)) { font-size: 1.375rem; font-weight: 700; line-height: 1.875rem; }.prose-custom-md :where(h2):not(:where([class~="not-prose"], [class~="not-prose"] *)) { letter-spacing: -0.015em; margin-top: 1.5em; margin-bottom: 0.8em; font-size: 1.35em; font-weight: 700; line-height: 1.55; }body .prose-custom-md :where(h2):not(:where([class~="not-prose"], [class~="not-prose"] *)) { font-size: 1.25rem; font-weight: 700; line-height: 1.75rem; }.prose-custom-md :where(h3):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.5em; margin-bottom: 0.5em; font-size: 1.2em; line-height: 1.65; }.prose-custom-md :where(h4):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.3em; margin-bottom: 0.55em; line-height: 1.4; }.prose-custom-md :where(img):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose-custom-md :where(picture):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.75em; margin-bottom: 1.75em; }.prose-custom-md :where(picture > img):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0px; margin-bottom: 0px; }.prose-custom-md :where(video):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.75em; margin-bottom: 1.75em; }.prose-custom-md :where(kbd):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-top: 0.175em; padding-inline-end: 0.375em; padding-bottom: 0.175em; border-radius: 0.3rem; padding-inline-start: 0.375em; font-size: 0.85em; }.prose-custom-md :where(code):not(:where([class~="not-prose"], [class~="not-prose"] *)) { font-size: 0.85em; }.prose-custom-md :where(h2 code):not(:where([class~="not-prose"], [class~="not-prose"] *)) { font-size: 0.875em; }.prose-custom-md :where(h3 code):not(:where([class~="not-prose"], [class~="not-prose"] *)) { font-size: 0.85em; }.prose-custom-md :where(pre):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.75em; margin-bottom: 1.75em; font-size: 0.85em; line-height: 1.75; }.prose-custom-md :where(ol):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose-custom-md :where(ul):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.15em; margin-bottom: 1.15em; padding-inline-start: 1.5em; }.prose-custom-md :where(li):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0.35em; margin-bottom: 0.35em; }.prose-custom-md :where(ol > li):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose-custom-md :where(ul > li):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-inline-start: 0.45em; }.prose-custom-md :where(.prose-custom-md > ul > li p):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0.65em; margin-bottom: 0.65em; }.prose-custom-md :where(.prose-custom-md > ul > li > p:first-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.2em; }.prose-custom-md :where(.prose-custom-md > ul > li > p:last-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-bottom: 1.2em; }.prose-custom-md :where(.prose-custom-md > ol > li > p:first-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.2em; }.prose-custom-md :where(.prose-custom-md > ol > li > p:last-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-bottom: 1.2em; }.prose-custom-md :where(ul ul, ul ol, ol ul, ol ol):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0.65em; margin-bottom: 0.65em; }.prose-custom-md :where(dl):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.2em; margin-bottom: 1.2em; }.prose-custom-md :where(dt):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.2em; }.prose-custom-md :where(dd):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0.325em; padding-inline-start: 1.6em; }.prose-custom-md :where(hr):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 2.9em; margin-bottom: 2.9em; }.prose-custom-md :where(h2 + *):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose-custom-md :where(h3 + *):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose-custom-md :where(h4 + *):not(:where([class~="not-prose"], [class~="not-prose"] *)), .prose-custom-md :where(hr + *):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0px; }.prose-custom-md :where(table):not(:where([class~="not-prose"], [class~="not-prose"] *)) { font-size: 0.875em; line-height: 1.5; }.prose-custom-md :where(thead th):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-inline-end: 0.95em; padding-bottom: 0.65em; padding-inline-start: 0.95em; }.prose-custom-md :where(thead th:first-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-inline-start: 0px; }.prose-custom-md :where(thead th:last-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-inline-end: 0px; }.prose-custom-md :where(tbody td, tfoot td):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-top: 0.65em; padding-inline-end: 0.95em; padding-bottom: 0.65em; padding-inline-start: 0.95em; }.prose-custom-md :where(tbody td:first-child, tfoot td:first-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-inline-start: 0px; }.prose-custom-md :where(tbody td:last-child, tfoot td:last-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { padding-inline-end: 0px; }.prose-custom-md :where(figure):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 1.75em; margin-bottom: 1.75em; }.prose-custom-md :where(figure > *):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0px; margin-bottom: 0px; }.prose-custom-md :where(figcaption):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0.7em; font-size: 0.875em; line-height: 1.4; }.prose-custom-md :where(.prose-custom-md > :first-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-top: 0px; }.prose-custom-md :where(.prose-custom-md > :last-child):not(:where([class~="not-prose"], [class~="not-prose"] *)) { margin-bottom: 0px; }.light { --color-text-primary: #333; --color-text-secondary: #666; --color-border: #e0e0e0; --color-border-hover: #d0d0d0; --color-hover: #e8e8e8; --color-night: #f1f1f1; --bg-main: #f8f7f6; --bg-surface: #f2f1f0; --bg-surface-hover: #e8e8e8; --bg-secondary: #e8e8e8; --bg-component: #e0e0e0; --bg-placeholder: #ccc; }body { background-color: var(--bg-main); color: var(--color-text-primary); }div, h1, h2, h3, h4, h5, h6, p, span { color: inherit; }.prose { color: var(--color-text-primary); }.light .text-\[\#8F8F8F\], .light .text-\[\#CBCBCB\], .light .text-white { color: inherit; }.container-wrapper { border-color: var(--color-border); border-style: dashed; width: 100%; max-width: 1400px; margin-left: auto; margin-right: auto; }@media (min-width: 1400px) {
  .container-wrapper { border-left-width: 1px; border-right-width: 1px; }
}@media (min-width: 1800px) {
  .container-wrapper { max-width: 1536px; }
}.container { max-width: 1536px; margin-left: auto; margin-right: auto; padding-left: 1rem; padding-right: 1rem; }@media (min-width: 1280px) {
  .container { padding-left: 1.5rem; padding-right: 1.5rem; }
}details { border: 1px solid var(--color-border); border-radius: 0.5rem; margin-bottom: 0.5rem; padding: 0.5rem 0.75rem; }details[open] { padding-bottom: 0.5rem; }details > summary { cursor: pointer; align-items: center; gap: 0.5rem; margin: -0.5rem; padding: 0.5rem; list-style: none; display: flex; }details > summary::before { content: ""; background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' viewBox='0 0 16 16'%3E%3Cpath fill='%23cbcbcb' d='M6.22 3.22a.75.75 0 011.06 0l4.25 4.25a.75.75 0 010 1.06l-4.25 4.25a.75.75 0 01-1.06-1.06L9.94 8 6.22 4.28a.75.75 0 010-1.06z'%3E%3C/path%3E%3C/svg%3E"); width: 1rem; height: 1rem; transition: transform 0.2s; }.light details > summary::before { background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' viewBox='0 0 16 16'%3E%3Cpath fill='%23666666' d='M6.22 3.22a.75.75 0 011.06 0l4.25 4.25a.75.75 0 010 1.06l-4.25 4.25a.75.75 0 01-1.06-1.06L9.94 8 6.22 4.28a.75.75 0 010-1.06z'%3E%3C/path%3E%3C/svg%3E"); }details[open] > summary::before { transform: rotate(90deg); }details > summary::-webkit-details-marker { display: none; }details > p { margin-top: 0.5rem; margin-bottom: 0px; padding-left: 1.5rem; font-size: 0.875rem; }details li { margin: 0.25rem 0px; padding-left: 1.5rem; list-style: none; }details ul { margin: 0px; padding-left: 0px; }.scrollbar-hide { scrollbar-width: none; }@keyframes shimmer {
0% { background-position: -1000px 0px; }
100% { background-position: 1000px 0px; }
}.animate-shimmer { background-color: ; background-position-x: ; background-position-y: ; background-repeat: ; background-attachment: ; background-image: ; background-origin: ; background-clip: ; background-size: 1000px 100%; animation: 2.5s linear infinite shimmer; }@keyframes moving-banner {
0% { background-position: 0px 0px; }
100% { background-position: 100% 0px; }
}.powered-by-devin-gradient { background-color: rgba(0, 0, 0, 0); background-size: 200% 100%; }@keyframes enter {
0% { opacity: var(--tw-enter-opacity,1); transform: translate3d(var(--tw-enter-translate-x,0),var(--tw-enter-translate-y,0),0)scale3d(var(--tw-enter-scale,1),var(--tw-enter-scale,1),var(--tw-enter-scale,1))rotate(var(--tw-enter-rotate,0)); }
}@keyframes exit {
100% { opacity: var(--tw-exit-opacity,1); transform: translate3d(var(--tw-exit-translate-x,0),var(--tw-exit-translate-y,0),0)scale3d(var(--tw-exit-scale,1),var(--tw-exit-scale,1),var(--tw-exit-scale,1))rotate(var(--tw-exit-rotate,0)); }
}@property --tw-translate-x { syntax: "*"; inherits: false; initial-value: 0; }@property --tw-translate-y { syntax: "*"; inherits: false; initial-value: 0; }@property --tw-translate-z { syntax: "*"; inherits: false; initial-value: 0; }@property --tw-rotate-x { syntax: "*"; inherits: false; }@property --tw-rotate-y { syntax: "*"; inherits: false; }@property --tw-rotate-z { syntax: "*"; inherits: false; }@property --tw-skew-x { syntax: "*"; inherits: false; }@property --tw-skew-y { syntax: "*"; inherits: false; }@property --tw-space-y-reverse { syntax: "*"; inherits: false; initial-value: 0; }@property --tw-border-style { syntax: "*"; inherits: false; initial-value: solid; }@property --tw-gradient-position { syntax: "*"; inherits: false; }@property --tw-gradient-from { syntax: "<color>"; inherits: false; initial-value: #0000; }@property --tw-gradient-via { syntax: "<color>"; inherits: false; initial-value: #0000; }@property --tw-gradient-to { syntax: "<color>"; inherits: false; initial-value: #0000; }@property --tw-gradient-stops { syntax: "*"; inherits: false; }@property --tw-gradient-via-stops { syntax: "*"; inherits: false; }@property --tw-gradient-from-position { syntax: "<length-percentage>"; inherits: false; initial-value: 0; }@property --tw-gradient-via-position { syntax: "<length-percentage>"; inherits: false; initial-value: 50%; }@property --tw-gradient-to-position { syntax: "<length-percentage>"; inherits: false; initial-value: 100%; }@property --tw-leading { syntax: "*"; inherits: false; }@property --tw-font-weight { syntax: "*"; inherits: false; }@property --tw-shadow { syntax: "*"; inherits: false; initial-value: 0 0 #0000; }@property --tw-shadow-color { syntax: "*"; inherits: false; }@property --tw-shadow-alpha { syntax: "<percentage>"; inherits: false; initial-value: 100%; }@property --tw-inset-shadow { syntax: "*"; inherits: false; initial-value: 0 0 #0000; }@property --tw-inset-shadow-color { syntax: "*"; inherits: false; }@property --tw-inset-shadow-alpha { syntax: "<percentage>"; inherits: false; initial-value: 100%; }@property --tw-ring-color { syntax: "*"; inherits: false; }@property --tw-ring-shadow { syntax: "*"; inherits: false; initial-value: 0 0 #0000; }@property --tw-inset-ring-color { syntax: "*"; inherits: false; }@property --tw-inset-ring-shadow { syntax: "*"; inherits: false; initial-value: 0 0 #0000; }@property --tw-ring-inset { syntax: "*"; inherits: false; }@property --tw-ring-offset-width { syntax: "<length>"; inherits: false; initial-value: 0; }@property --tw-ring-offset-color { syntax: "*"; inherits: false; initial-value: #fff; }@property --tw-ring-offset-shadow { syntax: "*"; inherits: false; initial-value: 0 0 #0000; }@property --tw-blur { syntax: "*"; inherits: false; }@property --tw-brightness { syntax: "*"; inherits: false; }@property --tw-contrast { syntax: "*"; inherits: false; }@property --tw-grayscale { syntax: "*"; inherits: false; }@property --tw-hue-rotate { syntax: "*"; inherits: false; }@property --tw-invert { syntax: "*"; inherits: false; }@property --tw-opacity { syntax: "*"; inherits: false; }@property --tw-saturate { syntax: "*"; inherits: false; }@property --tw-sepia { syntax: "*"; inherits: false; }@property --tw-drop-shadow { syntax: "*"; inherits: false; }@property --tw-drop-shadow-color { syntax: "*"; inherits: false; }@property --tw-drop-shadow-alpha { syntax: "<percentage>"; inherits: false; initial-value: 100%; }@property --tw-drop-shadow-size { syntax: "*"; inherits: false; }@property --tw-backdrop-blur { syntax: "*"; inherits: false; }@property --tw-backdrop-brightness { syntax: "*"; inherits: false; }@property --tw-backdrop-contrast { syntax: "*"; inherits: false; }@property --tw-backdrop-grayscale { syntax: "*"; inherits: false; }@property --tw-backdrop-hue-rotate { syntax: "*"; inherits: false; }@property --tw-backdrop-invert { syntax: "*"; inherits: false; }@property --tw-backdrop-opacity { syntax: "*"; inherits: false; }@property --tw-backdrop-saturate { syntax: "*"; inherits: false; }@property --tw-backdrop-sepia { syntax: "*"; inherits: false; }@property --tw-duration { syntax: "*"; inherits: false; }@property --tw-ease { syntax: "*"; inherits: false; }@property --tw-content { syntax: "*"; inherits: false; initial-value: ""; }@keyframes spin {
100% { transform: rotate(1turn); }
}@keyframes pulse {
50% { opacity: 0.5; }
}@keyframes shine {
0% { background-position: 100% center; }
}</style><style>[data-sonner-toaster][dir="ltr"], html[dir="ltr"] { --toast-icon-margin-start: -3px; --toast-icon-margin-end: 4px; --toast-svg-margin-start: -1px; --toast-svg-margin-end: 0px; --toast-button-margin-start: auto; --toast-button-margin-end: 0; --toast-close-button-start: 0; --toast-close-button-end: unset; --toast-close-button-transform: translate(-35%, -35%); }[data-sonner-toaster][dir="rtl"], html[dir="rtl"] { --toast-icon-margin-start: 4px; --toast-icon-margin-end: -3px; --toast-svg-margin-start: 0px; --toast-svg-margin-end: -1px; --toast-button-margin-start: 0; --toast-button-margin-end: auto; --toast-close-button-start: unset; --toast-close-button-end: 0; --toast-close-button-transform: translate(35%, -35%); }[data-sonner-toaster] { position: fixed; width: var(--width); font-family: ui-sans-serif, system-ui, -apple-system, BlinkMacSystemFont, Segoe UI, Roboto, Helvetica Neue, Arial, Noto Sans, sans-serif, Apple Color Emoji, Segoe UI Emoji, Segoe UI Symbol, Noto Color Emoji; --gray1: hsl(0, 0%, 99%); --gray2: hsl(0, 0%, 97.3%); --gray3: hsl(0, 0%, 95.1%); --gray4: hsl(0, 0%, 93%); --gray5: hsl(0, 0%, 90.9%); --gray6: hsl(0, 0%, 88.7%); --gray7: hsl(0, 0%, 85.8%); --gray8: hsl(0, 0%, 78%); --gray9: hsl(0, 0%, 56.1%); --gray10: hsl(0, 0%, 52.3%); --gray11: hsl(0, 0%, 43.5%); --gray12: hsl(0, 0%, 9%); --border-radius: 8px; box-sizing: border-box; padding: 0px; margin: 0px; list-style: none; outline: 0px; z-index: 999999999; transition: transform 0.4s; }[data-sonner-toaster][data-lifted="true"] { transform: translateY(-8px); }@media (hover: none) and (pointer: coarse) {
  [data-sonner-toaster][data-lifted="true"] { transform: none; }
}[data-sonner-toaster][data-x-position="right"] { right: var(--offset-right); }[data-sonner-toaster][data-x-position="left"] { left: var(--offset-left); }[data-sonner-toaster][data-x-position="center"] { left: 50%; transform: translateX(-50%); }[data-sonner-toaster][data-y-position="top"] { top: var(--offset-top); }[data-sonner-toaster][data-y-position="bottom"] { bottom: var(--offset-bottom); }[data-sonner-toast] { --y: translateY(100%); --lift-amount: calc(var(--lift) * var(--gap)); z-index: var(--z-index); position: absolute; opacity: 0; transform: var(--y); touch-action: none; transition: transform 0.4s, opacity 0.4s, height 0.4s, box-shadow 0.2s; box-sizing: border-box; outline: 0px; overflow-wrap: anywhere; }[data-sonner-toast][data-styled="true"] { padding: 16px; background: var(--normal-bg); border: 1px solid var(--normal-border); color: var(--normal-text); border-radius: var(--border-radius); box-shadow: rgba(0, 0, 0, 0.1) 0px 4px 12px; width: var(--width); font-size: 13px; display: flex; align-items: center; gap: 6px; }[data-sonner-toast]:focus-visible { box-shadow: rgba(0, 0, 0, 0.1) 0px 4px 12px, rgba(0, 0, 0, 0.2) 0px 0px 0px 2px; }[data-sonner-toast][data-y-position="top"] { top: 0px; --y: translateY(-100%); --lift: 1; --lift-amount: calc(1 * var(--gap)); }[data-sonner-toast][data-y-position="bottom"] { bottom: 0px; --y: translateY(100%); --lift: -1; --lift-amount: calc(var(--lift) * var(--gap)); }[data-sonner-toast][data-styled="true"] [data-description] { font-weight: 400; line-height: 1.4; color: rgb(63, 63, 63); }[data-rich-colors="true"][data-sonner-toast][data-styled="true"] [data-description] { color: inherit; }[data-sonner-toaster][data-sonner-theme="dark"] [data-description] { color: rgb(232, 232, 232); }[data-sonner-toast][data-styled="true"] [data-title] { font-weight: 500; line-height: 1.5; color: inherit; }[data-sonner-toast][data-styled="true"] [data-icon] { display: flex; height: 16px; width: 16px; position: relative; justify-content: flex-start; align-items: center; flex-shrink: 0; margin-left: var(--toast-icon-margin-start); margin-right: var(--toast-icon-margin-end); }[data-sonner-toast][data-promise="true"] [data-icon] > svg { opacity: 0; transform: scale(0.8); transform-origin: center center 0px; animation: 0.3s forwards sonner-fade-in; }[data-sonner-toast][data-styled="true"] [data-icon] > * { flex-shrink: 0; }[data-sonner-toast][data-styled="true"] [data-icon] svg { margin-left: var(--toast-svg-margin-start); margin-right: var(--toast-svg-margin-end); }[data-sonner-toast][data-styled="true"] [data-content] { display: flex; flex-direction: column; gap: 2px; }[data-sonner-toast][data-styled="true"] [data-button] { border-radius: 4px; padding-left: 8px; padding-right: 8px; height: 24px; font-size: 12px; color: var(--normal-bg); background: var(--normal-text); margin-left: var(--toast-button-margin-start); margin-right: var(--toast-button-margin-end); border: medium; font-weight: 500; cursor: pointer; outline: 0px; display: flex; align-items: center; flex-shrink: 0; transition: opacity 0.4s, box-shadow 0.2s; }[data-sonner-toast][data-styled="true"] [data-button]:focus-visible { box-shadow: rgba(0, 0, 0, 0.4) 0px 0px 0px 2px; }[data-sonner-toast][data-styled="true"] [data-button]:first-of-type { margin-left: var(--toast-button-margin-start); margin-right: var(--toast-button-margin-end); }[data-sonner-toast][data-styled="true"] [data-cancel] { color: var(--normal-text); background: rgba(0, 0, 0, 0.08); }[data-sonner-toaster][data-sonner-theme="dark"] [data-sonner-toast][data-styled="true"] [data-cancel] { background: rgba(255, 255, 255, 0.3); }[data-sonner-toast][data-styled="true"] [data-close-button] { position: absolute; left: var(--toast-close-button-start); right: var(--toast-close-button-end); top: 0px; height: 20px; width: 20px; display: flex; justify-content: center; align-items: center; padding: 0px; color: var(--gray12); background: var(--normal-bg); border: 1px solid var(--gray4); transform: var(--toast-close-button-transform); border-radius: 50%; cursor: pointer; z-index: 1; transition: opacity 0.1s, background 0.2s, border-color 0.2s; }[data-sonner-toast][data-styled="true"] [data-close-button]:focus-visible { box-shadow: rgba(0, 0, 0, 0.1) 0px 4px 12px, rgba(0, 0, 0, 0.2) 0px 0px 0px 2px; }[data-sonner-toast][data-styled="true"] [data-disabled="true"] { cursor: not-allowed; }[data-sonner-toast][data-styled="true"]:hover [data-close-button]:hover { background: var(--gray2); border-color: var(--gray5); }[data-sonner-toast][data-swiping="true"]::before { content: ""; position: absolute; left: -100%; right: -100%; height: 100%; z-index: -1; }[data-sonner-toast][data-y-position="top"][data-swiping="true"]::before { bottom: 50%; transform: scaleY(3) translateY(50%); }[data-sonner-toast][data-y-position="bottom"][data-swiping="true"]::before { top: 50%; transform: scaleY(3) translateY(-50%); }[data-sonner-toast][data-swiping="false"][data-removed="true"]::before { content: ""; position: absolute; inset: 0px; transform: scaleY(2); }[data-sonner-toast][data-expanded="true"]::after { content: ""; position: absolute; left: 0px; height: calc(var(--gap) + 1px); bottom: 100%; width: 100%; }[data-sonner-toast][data-mounted="true"] { --y: translateY(0); opacity: 1; }[data-sonner-toast][data-expanded="false"][data-front="false"] { --scale: var(--toasts-before) * 0.05 + 1; --y: translateY(calc(var(--lift-amount) * var(--toasts-before))) scale(calc(-1 * var(--scale))); height: var(--front-toast-height); }[data-sonner-toast] > * { transition: opacity 0.4s; }[data-sonner-toast][data-x-position="right"] { right: 0px; }[data-sonner-toast][data-x-position="left"] { left: 0px; }[data-sonner-toast][data-expanded="false"][data-front="false"][data-styled="true"] > * { opacity: 0; }[data-sonner-toast][data-visible="false"] { opacity: 0; pointer-events: none; }[data-sonner-toast][data-mounted="true"][data-expanded="true"] { --y: translateY(calc(var(--lift) * var(--offset))); height: var(--initial-height); }[data-sonner-toast][data-removed="true"][data-front="true"][data-swipe-out="false"] { --y: translateY(calc(var(--lift) * -100%)); opacity: 0; }[data-sonner-toast][data-removed="true"][data-front="false"][data-swipe-out="false"][data-expanded="true"] { --y: translateY(calc(var(--lift) * var(--offset) + var(--lift) * -100%)); opacity: 0; }[data-sonner-toast][data-removed="true"][data-front="false"][data-swipe-out="false"][data-expanded="false"] { --y: translateY(40%); opacity: 0; transition: transform 0.5s, opacity 0.2s; }[data-sonner-toast][data-removed="true"][data-front="false"]::before { height: calc(var(--initial-height) + 20%); }[data-sonner-toast][data-swiping="true"] { transform: var(--y) translateY(var(--swipe-amount-y,0)) translateX(var(--swipe-amount-x,0)); transition: none; }[data-sonner-toast][data-swiped="true"] { user-select: none; }[data-sonner-toast][data-swipe-out="true"][data-y-position="bottom"], [data-sonner-toast][data-swipe-out="true"][data-y-position="top"] { animation-duration: 0.2s; animation-timing-function: ease-out; animation-fill-mode: forwards; }[data-sonner-toast][data-swipe-out="true"][data-swipe-direction="left"] { animation-name: swipe-out-left; }[data-sonner-toast][data-swipe-out="true"][data-swipe-direction="right"] { animation-name: swipe-out-right; }[data-sonner-toast][data-swipe-out="true"][data-swipe-direction="up"] { animation-name: swipe-out-up; }[data-sonner-toast][data-swipe-out="true"][data-swipe-direction="down"] { animation-name: swipe-out-down; }@keyframes swipe-out-left {
0% { transform: var(--y) translateX(var(--swipe-amount-x)); opacity: 1; }
100% { transform: var(--y) translateX(calc(var(--swipe-amount-x) - 100%)); opacity: 0; }
}@keyframes swipe-out-right {
0% { transform: var(--y) translateX(var(--swipe-amount-x)); opacity: 1; }
100% { transform: var(--y) translateX(calc(var(--swipe-amount-x) + 100%)); opacity: 0; }
}@keyframes swipe-out-up {
0% { transform: var(--y) translateY(var(--swipe-amount-y)); opacity: 1; }
100% { transform: var(--y) translateY(calc(var(--swipe-amount-y) - 100%)); opacity: 0; }
}@keyframes swipe-out-down {
0% { transform: var(--y) translateY(var(--swipe-amount-y)); opacity: 1; }
100% { transform: var(--y) translateY(calc(var(--swipe-amount-y) + 100%)); opacity: 0; }
}@media (max-width: 600px) {
  [data-sonner-toaster] { position: fixed; right: var(--mobile-offset-right); left: var(--mobile-offset-left); width: 100%; }
  [data-sonner-toaster][dir="rtl"] { left: calc(var(--mobile-offset-left) * -1); }
  [data-sonner-toaster] [data-sonner-toast] { left: 0px; right: 0px; width: calc(100% - var(--mobile-offset-left) * 2); }
  [data-sonner-toaster][data-x-position="left"] { left: var(--mobile-offset-left); }
  [data-sonner-toaster][data-y-position="bottom"] { bottom: var(--mobile-offset-bottom); }
  [data-sonner-toaster][data-y-position="top"] { top: var(--mobile-offset-top); }
  [data-sonner-toaster][data-x-position="center"] { left: var(--mobile-offset-left); right: var(--mobile-offset-right); transform: none; }
}[data-sonner-toaster][data-sonner-theme="light"] { --normal-bg: #fff; --normal-border: var(--gray4); --normal-text: var(--gray12); --success-bg: hsl(143, 85%, 96%); --success-border: hsl(145, 92%, 87%); --success-text: hsl(140, 100%, 27%); --info-bg: hsl(208, 100%, 97%); --info-border: hsl(221, 91%, 93%); --info-text: hsl(210, 92%, 45%); --warning-bg: hsl(49, 100%, 97%); --warning-border: hsl(49, 91%, 84%); --warning-text: hsl(31, 92%, 45%); --error-bg: hsl(359, 100%, 97%); --error-border: hsl(359, 100%, 94%); --error-text: hsl(360, 100%, 45%); }[data-sonner-toaster][data-sonner-theme="light"] [data-sonner-toast][data-invert="true"] { --normal-bg: #000; --normal-border: hsl(0, 0%, 20%); --normal-text: var(--gray1); }[data-sonner-toaster][data-sonner-theme="dark"] [data-sonner-toast][data-invert="true"] { --normal-bg: #fff; --normal-border: var(--gray3); --normal-text: var(--gray12); }[data-sonner-toaster][data-sonner-theme="dark"] { --normal-bg: #000; --normal-bg-hover: hsl(0, 0%, 12%); --normal-border: hsl(0, 0%, 20%); --normal-border-hover: hsl(0, 0%, 25%); --normal-text: var(--gray1); --success-bg: hsl(150, 100%, 6%); --success-border: hsl(147, 100%, 12%); --success-text: hsl(150, 86%, 65%); --info-bg: hsl(215, 100%, 6%); --info-border: hsl(223, 43%, 17%); --info-text: hsl(216, 87%, 65%); --warning-bg: hsl(64, 100%, 6%); --warning-border: hsl(60, 100%, 9%); --warning-text: hsl(46, 87%, 65%); --error-bg: hsl(358, 76%, 10%); --error-border: hsl(357, 89%, 16%); --error-text: hsl(358, 100%, 81%); }[data-sonner-toaster][data-sonner-theme="dark"] [data-sonner-toast] [data-close-button] { background: var(--normal-bg); border-color: var(--normal-border); color: var(--normal-text); }[data-sonner-toaster][data-sonner-theme="dark"] [data-sonner-toast] [data-close-button]:hover { background: var(--normal-bg-hover); border-color: var(--normal-border-hover); }[data-rich-colors="true"][data-sonner-toast][data-type="success"] { background: var(--success-bg); border-color: var(--success-border); color: var(--success-text); }[data-rich-colors="true"][data-sonner-toast][data-type="success"] [data-close-button] { background: var(--success-bg); border-color: var(--success-border); color: var(--success-text); }[data-rich-colors="true"][data-sonner-toast][data-type="info"] { background: var(--info-bg); border-color: var(--info-border); color: var(--info-text); }[data-rich-colors="true"][data-sonner-toast][data-type="info"] [data-close-button] { background: var(--info-bg); border-color: var(--info-border); color: var(--info-text); }[data-rich-colors="true"][data-sonner-toast][data-type="warning"] { background: var(--warning-bg); border-color: var(--warning-border); color: var(--warning-text); }[data-rich-colors="true"][data-sonner-toast][data-type="warning"] [data-close-button] { background: var(--warning-bg); border-color: var(--warning-border); color: var(--warning-text); }[data-rich-colors="true"][data-sonner-toast][data-type="error"] { background: var(--error-bg); border-color: var(--error-border); color: var(--error-text); }[data-rich-colors="true"][data-sonner-toast][data-type="error"] [data-close-button] { background: var(--error-bg); border-color: var(--error-border); color: var(--error-text); }.sonner-loading-wrapper { --size: 16px; height: var(--size); width: var(--size); position: absolute; inset: 0px; z-index: 10; }.sonner-loading-wrapper[data-visible="false"] { transform-origin: center center 0px; animation: 0.2s forwards sonner-fade-out; }.sonner-spinner { position: relative; top: 50%; left: 50%; height: var(--size); width: var(--size); }.sonner-loading-bar { animation: 1.2s linear infinite sonner-spin; background: var(--gray11); border-radius: 6px; height: 8%; left: -10%; position: absolute; top: -3.9%; width: 24%; }.sonner-loading-bar:first-child { animation-delay: -1.2s; transform: rotate(0.0001deg) translate(146%); }.sonner-loading-bar:nth-child(2) { animation-delay: -1.1s; transform: rotate(30deg) translate(146%); }.sonner-loading-bar:nth-child(3) { animation-delay: -1s; transform: rotate(60deg) translate(146%); }.sonner-loading-bar:nth-child(4) { animation-delay: -0.9s; transform: rotate(90deg) translate(146%); }.sonner-loading-bar:nth-child(5) { animation-delay: -0.8s; transform: rotate(120deg) translate(146%); }.sonner-loading-bar:nth-child(6) { animation-delay: -0.7s; transform: rotate(150deg) translate(146%); }.sonner-loading-bar:nth-child(7) { animation-delay: -0.6s; transform: rotate(180deg) translate(146%); }.sonner-loading-bar:nth-child(8) { animation-delay: -0.5s; transform: rotate(210deg) translate(146%); }.sonner-loading-bar:nth-child(9) { animation-delay: -0.4s; transform: rotate(240deg) translate(146%); }.sonner-loading-bar:nth-child(10) { animation-delay: -0.3s; transform: rotate(270deg) translate(146%); }.sonner-loading-bar:nth-child(11) { animation-delay: -0.2s; transform: rotate(300deg) translate(146%); }.sonner-loading-bar:nth-child(12) { animation-delay: -0.1s; transform: rotate(330deg) translate(146%); }@keyframes sonner-fade-in {
0% { opacity: 0; transform: scale(0.8); }
100% { opacity: 1; transform: scale(1); }
}@keyframes sonner-fade-out {
0% { opacity: 1; transform: scale(1); }
100% { opacity: 0; transform: scale(0.8); }
}@keyframes sonner-spin {
0% { opacity: 1; }
100% { opacity: 0.15; }
}@media (prefers-reduced-motion) {
  .sonner-loading-bar, [data-sonner-toast], [data-sonner-toast] > * { transition: none !important; animation: none !important; }
}.sonner-loader { position: absolute; top: 50%; left: 50%; transform: translate(-50%, -50%); transform-origin: center center 0px; transition: opacity 0.2s, transform 0.2s; }.sonner-loader[data-visible="false"] { opacity: 0; transform: scale(0.8) translate(-50%, -50%); }</style><style>#mermaid-k2g2awhp0is { font-family: ui-sans-serif, -apple-system, system-ui, Segoe UI, Helvetica; font-size: 16px; fill: rgb(51, 51, 51); }@keyframes edge-animation-frame {
0% { stroke-dashoffset: 0px; }
}@keyframes dash {
100% { stroke-dashoffset: 0px; }
}#mermaid-k2g2awhp0is .edge-animation-slow { stroke-dasharray: 9px, 5px !important; stroke-dashoffset: 900px; animation: 50s linear infinite dash; stroke-linecap: round; }#mermaid-k2g2awhp0is .edge-animation-fast { stroke-dasharray: 9px, 5px !important; stroke-dashoffset: 900px; animation: 20s linear infinite dash; stroke-linecap: round; }#mermaid-k2g2awhp0is .error-icon { fill: rgb(221, 221, 221); }#mermaid-k2g2awhp0is .error-text { fill: rgb(34, 34, 34); stroke: rgb(34, 34, 34); }#mermaid-k2g2awhp0is .edge-thickness-normal { stroke-width: 1px; }#mermaid-k2g2awhp0is .edge-thickness-thick { stroke-width: 3.5px; }#mermaid-k2g2awhp0is .edge-pattern-solid { stroke-dasharray: 0px; }#mermaid-k2g2awhp0is .edge-thickness-invisible { stroke-width: 0px; fill: none; }#mermaid-k2g2awhp0is .edge-pattern-dashed { stroke-dasharray: 3px; }#mermaid-k2g2awhp0is .edge-pattern-dotted { stroke-dasharray: 2px; }#mermaid-k2g2awhp0is .marker { fill: rgb(153, 153, 153); stroke: rgb(153, 153, 153); }#mermaid-k2g2awhp0is .marker.cross { stroke: rgb(153, 153, 153); }#mermaid-k2g2awhp0is svg { font-family: ui-sans-serif, -apple-system, system-ui, Segoe UI, Helvetica; font-size: 16px; }#mermaid-k2g2awhp0is p { margin: 0px; }#mermaid-k2g2awhp0is .label { font-family: ui-sans-serif, -apple-system, system-ui, Segoe UI, Helvetica; color: rgb(51, 51, 51); }#mermaid-k2g2awhp0is .cluster-label text { fill: rgb(68, 68, 68); }#mermaid-k2g2awhp0is .cluster-label span { color: rgb(68, 68, 68); }#mermaid-k2g2awhp0is .cluster-label span p { background-color: transparent; }#mermaid-k2g2awhp0is .label text, #mermaid-k2g2awhp0is span { fill: rgb(51, 51, 51); color: rgb(51, 51, 51); }#mermaid-k2g2awhp0is .node rect, #mermaid-k2g2awhp0is .node circle, #mermaid-k2g2awhp0is .node ellipse, #mermaid-k2g2awhp0is .node polygon, #mermaid-k2g2awhp0is .node path { fill: rgb(255, 255, 255); stroke: rgb(221, 221, 221); stroke-width: 1px; }#mermaid-k2g2awhp0is .rough-node .label text, #mermaid-k2g2awhp0is .node .label text, #mermaid-k2g2awhp0is .image-shape .label, #mermaid-k2g2awhp0is .icon-shape .label { text-anchor: middle; }#mermaid-k2g2awhp0is .node .katex path { fill: rgb(0, 0, 0); stroke: rgb(0, 0, 0); stroke-width: 1px; }#mermaid-k2g2awhp0is .rough-node .label, #mermaid-k2g2awhp0is .node .label, #mermaid-k2g2awhp0is .image-shape .label, #mermaid-k2g2awhp0is .icon-shape .label { text-align: center; }#mermaid-k2g2awhp0is .node.clickable { cursor: pointer; }#mermaid-k2g2awhp0is .root .anchor path { fill: rgb(153, 153, 153) !important; stroke-width: 0px; stroke: rgb(153, 153, 153); }#mermaid-k2g2awhp0is .arrowheadPath { fill: rgb(11, 11, 11); }#mermaid-k2g2awhp0is .edgePath .path { stroke: rgb(153, 153, 153); stroke-width: 2px; }#mermaid-k2g2awhp0is .flowchart-link { stroke: rgb(153, 153, 153); fill: none; }#mermaid-k2g2awhp0is .edgeLabel { background-color: rgb(255, 255, 255); text-align: center; }#mermaid-k2g2awhp0is .edgeLabel p { background-color: rgb(255, 255, 255); }#mermaid-k2g2awhp0is .edgeLabel rect { opacity: 0.5; background-color: rgb(255, 255, 255); fill: rgb(255, 255, 255); }#mermaid-k2g2awhp0is .labelBkg { background-color: rgba(255, 255, 255, 0.5); }#mermaid-k2g2awhp0is .cluster rect { fill: rgb(248, 248, 248); stroke: rgb(221, 221, 221); stroke-width: 1px; }#mermaid-k2g2awhp0is .cluster text { fill: rgb(68, 68, 68); }#mermaid-k2g2awhp0is .cluster span { color: rgb(68, 68, 68); }#mermaid-k2g2awhp0is div.mermaidTooltip { position: absolute; text-align: center; max-width: 200px; padding: 2px; font-family: ui-sans-serif, -apple-system, system-ui, Segoe UI, Helvetica; font-size: 12px; background: rgb(221, 221, 221); border: 1px solid rgb(196, 196, 196); border-radius: 2px; pointer-events: none; z-index: 100; }#mermaid-k2g2awhp0is .flowchartTitleText { text-anchor: middle; font-size: 18px; fill: rgb(51, 51, 51); }#mermaid-k2g2awhp0is rect.text { fill: none; stroke-width: 0px; }#mermaid-k2g2awhp0is .icon-shape, #mermaid-k2g2awhp0is .image-shape { background-color: rgb(255, 255, 255); text-align: center; }#mermaid-k2g2awhp0is .icon-shape p, #mermaid-k2g2awhp0is .image-shape p { background-color: rgb(255, 255, 255); padding: 2px; }#mermaid-k2g2awhp0is .icon-shape rect, #mermaid-k2g2awhp0is .image-shape rect { opacity: 0.5; background-color: rgb(255, 255, 255); fill: rgb(255, 255, 255); }#mermaid-k2g2awhp0is :root { --mermaid-font-family: "trebuchet ms",verdana,arial,sans-serif; }</style><style>#mermaid-77fnrn00e9k { font-family: ui-sans-serif, -apple-system, system-ui, Segoe UI, Helvetica; font-size: 16px; fill: rgb(51, 51, 51); }@keyframes edge-animation-frame {
0% { stroke-dashoffset: 0px; }
}@keyframes dash {
100% { stroke-dashoffset: 0px; }
}#mermaid-77fnrn00e9k .edge-animation-slow { stroke-dasharray: 9px, 5px !important; stroke-dashoffset: 900px; animation: 50s linear infinite dash; stroke-linecap: round; }#mermaid-77fnrn00e9k .edge-animation-fast { stroke-dasharray: 9px, 5px !important; stroke-dashoffset: 900px; animation: 20s linear infinite dash; stroke-linecap: round; }#mermaid-77fnrn00e9k .error-icon { fill: rgb(221, 221, 221); }#mermaid-77fnrn00e9k .error-text { fill: rgb(34, 34, 34); stroke: rgb(34, 34, 34); }#mermaid-77fnrn00e9k .edge-thickness-normal { stroke-width: 1px; }#mermaid-77fnrn00e9k .edge-thickness-thick { stroke-width: 3.5px; }#mermaid-77fnrn00e9k .edge-pattern-solid { stroke-dasharray: 0px; }#mermaid-77fnrn00e9k .edge-thickness-invisible { stroke-width: 0px; fill: none; }#mermaid-77fnrn00e9k .edge-pattern-dashed { stroke-dasharray: 3px; }#mermaid-77fnrn00e9k .edge-pattern-dotted { stroke-dasharray: 2px; }#mermaid-77fnrn00e9k .marker { fill: rgb(153, 153, 153); stroke: rgb(153, 153, 153); }#mermaid-77fnrn00e9k .marker.cross { stroke: rgb(153, 153, 153); }#mermaid-77fnrn00e9k svg { font-family: ui-sans-serif, -apple-system, system-ui, Segoe UI, Helvetica; font-size: 16px; }#mermaid-77fnrn00e9k p { margin: 0px; }#mermaid-77fnrn00e9k .label { font-family: ui-sans-serif, -apple-system, system-ui, Segoe UI, Helvetica; color: rgb(51, 51, 51); }#mermaid-77fnrn00e9k .cluster-label text { fill: rgb(68, 68, 68); }#mermaid-77fnrn00e9k .cluster-label span { color: rgb(68, 68, 68); }#mermaid-77fnrn00e9k .cluster-label span p { background-color: transparent; }#mermaid-77fnrn00e9k .label text, #mermaid-77fnrn00e9k span { fill: rgb(51, 51, 51); color: rgb(51, 51, 51); }#mermaid-77fnrn00e9k .node rect, #mermaid-77fnrn00e9k .node circle, #mermaid-77fnrn00e9k .node ellipse, #mermaid-77fnrn00e9k .node polygon, #mermaid-77fnrn00e9k .node path { fill: rgb(255, 255, 255); stroke: rgb(221, 221, 221); stroke-width: 1px; }#mermaid-77fnrn00e9k .rough-node .label text, #mermaid-77fnrn00e9k .node .label text, #mermaid-77fnrn00e9k .image-shape .label, #mermaid-77fnrn00e9k .icon-shape .label { text-anchor: middle; }#mermaid-77fnrn00e9k .node .katex path { fill: rgb(0, 0, 0); stroke: rgb(0, 0, 0); stroke-width: 1px; }#mermaid-77fnrn00e9k .rough-node .label, #mermaid-77fnrn00e9k .node .label, #mermaid-77fnrn00e9k .image-shape .label, #mermaid-77fnrn00e9k .icon-shape .label { text-align: center; }#mermaid-77fnrn00e9k .node.clickable { cursor: pointer; }#mermaid-77fnrn00e9k .root .anchor path { fill: rgb(153, 153, 153) !important; stroke-width: 0px; stroke: rgb(153, 153, 153); }#mermaid-77fnrn00e9k .arrowheadPath { fill: rgb(11, 11, 11); }#mermaid-77fnrn00e9k .edgePath .path { stroke: rgb(153, 153, 153); stroke-width: 2px; }#mermaid-77fnrn00e9k .flowchart-link { stroke: rgb(153, 153, 153); fill: none; }#mermaid-77fnrn00e9k .edgeLabel { background-color: rgb(255, 255, 255); text-align: center; }#mermaid-77fnrn00e9k .edgeLabel p { background-color: rgb(255, 255, 255); }#mermaid-77fnrn00e9k .edgeLabel rect { opacity: 0.5; background-color: rgb(255, 255, 255); fill: rgb(255, 255, 255); }#mermaid-77fnrn00e9k .labelBkg { background-color: rgba(255, 255, 255, 0.5); }#mermaid-77fnrn00e9k .cluster rect { fill: rgb(248, 248, 248); stroke: rgb(221, 221, 221); stroke-width: 1px; }#mermaid-77fnrn00e9k .cluster text { fill: rgb(68, 68, 68); }#mermaid-77fnrn00e9k .cluster span { color: rgb(68, 68, 68); }#mermaid-77fnrn00e9k div.mermaidTooltip { position: absolute; text-align: center; max-width: 200px; padding: 2px; font-family: ui-sans-serif, -apple-system, system-ui, Segoe UI, Helvetica; font-size: 12px; background: rgb(221, 221, 221); border: 1px solid rgb(196, 196, 196); border-radius: 2px; pointer-events: none; z-index: 100; }#mermaid-77fnrn00e9k .flowchartTitleText { text-anchor: middle; font-size: 18px; fill: rgb(51, 51, 51); }#mermaid-77fnrn00e9k rect.text { fill: none; stroke-width: 0px; }#mermaid-77fnrn00e9k .icon-shape, #mermaid-77fnrn00e9k .image-shape { background-color: rgb(255, 255, 255); text-align: center; }#mermaid-77fnrn00e9k .icon-shape p, #mermaid-77fnrn00e9k .image-shape p { background-color: rgb(255, 255, 255); padding: 2px; }#mermaid-77fnrn00e9k .icon-shape rect, #mermaid-77fnrn00e9k .image-shape rect { opacity: 0.5; background-color: rgb(255, 255, 255); fill: rgb(255, 255, 255); }#mermaid-77fnrn00e9k :root { --mermaid-font-family: "trebuchet ms",verdana,arial,sans-serif; }</style><style>#mermaid-q71b48lahv { font-family: ui-sans-serif, -apple-system, system-ui, Segoe UI, Helvetica; font-size: 16px; fill: rgb(51, 51, 51); }@keyframes edge-animation-frame {
0% { stroke-dashoffset: 0px; }
}@keyframes dash {
100% { stroke-dashoffset: 0px; }
}#mermaid-q71b48lahv .edge-animation-slow { stroke-dasharray: 9px, 5px !important; stroke-dashoffset: 900px; animation: 50s linear infinite dash; stroke-linecap: round; }#mermaid-q71b48lahv .edge-animation-fast { stroke-dasharray: 9px, 5px !important; stroke-dashoffset: 900px; animation: 20s linear infinite dash; stroke-linecap: round; }#mermaid-q71b48lahv .error-icon { fill: rgb(221, 221, 221); }#mermaid-q71b48lahv .error-text { fill: rgb(34, 34, 34); stroke: rgb(34, 34, 34); }#mermaid-q71b48lahv .edge-thickness-normal { stroke-width: 1px; }#mermaid-q71b48lahv .edge-thickness-thick { stroke-width: 3.5px; }#mermaid-q71b48lahv .edge-pattern-solid { stroke-dasharray: 0px; }#mermaid-q71b48lahv .edge-thickness-invisible { stroke-width: 0px; fill: none; }#mermaid-q71b48lahv .edge-pattern-dashed { stroke-dasharray: 3px; }#mermaid-q71b48lahv .edge-pattern-dotted { stroke-dasharray: 2px; }#mermaid-q71b48lahv .marker { fill: rgb(153, 153, 153); stroke: rgb(153, 153, 153); }#mermaid-q71b48lahv .marker.cross { stroke: rgb(153, 153, 153); }#mermaid-q71b48lahv svg { font-family: ui-sans-serif, -apple-system, system-ui, Segoe UI, Helvetica; font-size: 16px; }#mermaid-q71b48lahv p { margin: 0px; }#mermaid-q71b48lahv .label { font-family: ui-sans-serif, -apple-system, system-ui, Segoe UI, Helvetica; color: rgb(51, 51, 51); }#mermaid-q71b48lahv .cluster-label text { fill: rgb(68, 68, 68); }#mermaid-q71b48lahv .cluster-label span { color: rgb(68, 68, 68); }#mermaid-q71b48lahv .cluster-label span p { background-color: transparent; }#mermaid-q71b48lahv .label text, #mermaid-q71b48lahv span { fill: rgb(51, 51, 51); color: rgb(51, 51, 51); }#mermaid-q71b48lahv .node rect, #mermaid-q71b48lahv .node circle, #mermaid-q71b48lahv .node ellipse, #mermaid-q71b48lahv .node polygon, #mermaid-q71b48lahv .node path { fill: rgb(255, 255, 255); stroke: rgb(221, 221, 221); stroke-width: 1px; }#mermaid-q71b48lahv .rough-node .label text, #mermaid-q71b48lahv .node .label text, #mermaid-q71b48lahv .image-shape .label, #mermaid-q71b48lahv .icon-shape .label { text-anchor: middle; }#mermaid-q71b48lahv .node .katex path { fill: rgb(0, 0, 0); stroke: rgb(0, 0, 0); stroke-width: 1px; }#mermaid-q71b48lahv .rough-node .label, #mermaid-q71b48lahv .node .label, #mermaid-q71b48lahv .image-shape .label, #mermaid-q71b48lahv .icon-shape .label { text-align: center; }#mermaid-q71b48lahv .node.clickable { cursor: pointer; }#mermaid-q71b48lahv .root .anchor path { fill: rgb(153, 153, 153) !important; stroke-width: 0px; stroke: rgb(153, 153, 153); }#mermaid-q71b48lahv .arrowheadPath { fill: rgb(11, 11, 11); }#mermaid-q71b48lahv .edgePath .path { stroke: rgb(153, 153, 153); stroke-width: 2px; }#mermaid-q71b48lahv .flowchart-link { stroke: rgb(153, 153, 153); fill: none; }#mermaid-q71b48lahv .edgeLabel { background-color: rgb(255, 255, 255); text-align: center; }#mermaid-q71b48lahv .edgeLabel p { background-color: rgb(255, 255, 255); }#mermaid-q71b48lahv .edgeLabel rect { opacity: 0.5; background-color: rgb(255, 255, 255); fill: rgb(255, 255, 255); }#mermaid-q71b48lahv .labelBkg { background-color: rgba(255, 255, 255, 0.5); }#mermaid-q71b48lahv .cluster rect { fill: rgb(248, 248, 248); stroke: rgb(221, 221, 221); stroke-width: 1px; }#mermaid-q71b48lahv .cluster text { fill: rgb(68, 68, 68); }#mermaid-q71b48lahv .cluster span { color: rgb(68, 68, 68); }#mermaid-q71b48lahv div.mermaidTooltip { position: absolute; text-align: center; max-width: 200px; padding: 2px; font-family: ui-sans-serif, -apple-system, system-ui, Segoe UI, Helvetica; font-size: 12px; background: rgb(221, 221, 221); border: 1px solid rgb(196, 196, 196); border-radius: 2px; pointer-events: none; z-index: 100; }#mermaid-q71b48lahv .flowchartTitleText { text-anchor: middle; font-size: 18px; fill: rgb(51, 51, 51); }#mermaid-q71b48lahv rect.text { fill: none; stroke-width: 0px; }#mermaid-q71b48lahv .icon-shape, #mermaid-q71b48lahv .image-shape { background-color: rgb(255, 255, 255); text-align: center; }#mermaid-q71b48lahv .icon-shape p, #mermaid-q71b48lahv .image-shape p { background-color: rgb(255, 255, 255); padding: 2px; }#mermaid-q71b48lahv .icon-shape rect, #mermaid-q71b48lahv .image-shape rect { opacity: 0.5; background-color: rgb(255, 255, 255); fill: rgb(255, 255, 255); }#mermaid-q71b48lahv :root { --mermaid-font-family: "trebuchet ms",verdana,arial,sans-serif; }</style></head><body class="__variable_5cfdac font-geist-sans relative min-h-screen __variable_9a8899 bg-background antialiased" style="overflow: auto;"><section aria-label="Notifications alt+T" tabindex="-1" aria-live="polite" aria-relevant="additions text" aria-atomic="false"></section><script>((e,t,r,n,a,o,i,s)=>{let u=document.documentElement,l=["light","dark"];function c(t){var r;(Array.isArray(e)?e:[e]).forEach(e=>{let r="class"===e,n=r&&o?a.map(e=>o[e]||e):a;r?(u.classList.remove(...n),u.classList.add(o&&o[t]?o[t]:t)):u.setAttribute(e,t)}),r=t,s&&l.includes(r)&&(u.style.colorScheme=r)}if(n)c(n);else try{let e=localStorage.getItem(t)||r,n=i&&"system"===e?window.matchMedia("(prefers-color-scheme: dark)").matches?"dark":"light":e;c(n)}catch(e){}})("class","theme","light",null,["light","dark"],null,true,true)</script><script src="/_next/static/chunks/webpack-acbbbb548492d4a6.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp" async=""></script><script>(self.__next_f=self.__next_f||[]).push([0])</script><script>self.__next_f.push([1,"1:"$Sreact.fragment"
2:I[51709,["9453","static/chunks/b1298b8d-549c141f97a3b262.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","8970","static/chunks/378e5a93-3b0f971d3611a8a5.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","1585","static/chunks/f7f68e2d-40290491c524df5c.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","5009","static/chunks/5009-cf1c1739f4eccbfa.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","3377","static/chunks/3377-d302682beb4206f6.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","6671","static/chunks/6671-b0da8a89e8d16b02.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","6967","static/chunks/6967-c4b815e71e97ed18.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","7177","static/chunks/app/layout-06063843479c8654.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp"],"RootProvider"]
3:I[87555,[],""]
4:I[31295,[],""]
6:I[90894,[],"ClientPageRoot"]
7:I[87667,["9453","static/chunks/b1298b8d-549c141f97a3b262.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","8970","static/chunks/378e5a93-3b0f971d3611a8a5.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","1585","static/chunks/f7f68e2d-40290491c524df5c.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","4129","static/chunks/7bf36345-06f80506190927ed.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","2545","static/chunks/c16f53c3-c80d3b6d0c4af7a0.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","537","static/chunks/537-d9d5e9261de3e69c.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","5009","static/chunks/5009-cf1c1739f4eccbfa.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","3377","static/chunks/3377-d302682beb4206f6.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","6671","static/chunks/6671-b0da8a89e8d16b02.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","8039","static/chunks/8039-e53433e94d896525.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","2136","static/chunks/2136-947db7298d61ada7.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","6967","static/chunks/6967-c4b815e71e97ed18.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","8674","static/chunks/8674-a5b7b13d963b8a5d.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","3977","static/chunks/3977-e03adae34a519f5e.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","9783","static/ch"])</script><script>self.__next_f.push([1,"unks/9783-f88757c029ed31d1.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","420","static/chunks/420-e2b3ea79d67e5a73.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","6032","static/chunks/6032-333decce26e2ca9e.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","6746","static/chunks/6746-c7a258ae43a26f0a.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","5772","static/chunks/5772-2c9279ee30164eef.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","3285","static/chunks/app/%5Borg%5D/%5Brepo%5D/%5B%5B...wikiRoutes%5D%5D/page-158740d87b80ec47.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp"],"default"]
a:I[59665,[],"OutletBoundary"]
d:I[59665,[],"ViewportBoundary"]
f:I[59665,[],"MetadataBoundary"]
11:I[26614,[],""]
:HL["/_next/static/media/569ce4b8f30dc480-s.p.woff2","font",{"crossOrigin":"","type":"font/woff2"}]
:HL["/_next/static/media/93f479601ee12b01-s.p.woff2","font",{"crossOrigin":"","type":"font/woff2"}]
:HL["/_next/static/css/f30152c0704fba31.css?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","style"]
:HL["/_next/static/css/2c4152bead085a07.css?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","style"]
"])</script><script>self.__next_f.push([1,"0:{"P":null,"b":"UsCcAj-QI0ZWfttORui17","p":"","c":["","tenstorrent","tt-isa-documentation","2.1.1-baby-riscv-cores"],"i":false,"f":[[["",{"children":[["org","tenstorrent","d"],{"children":[["repo","tt-isa-documentation","d"],{"children":[["wikiRoutes","2.1.1-baby-riscv-cores","oc"],{"children":["__PAGE__",{}]}]}]}]},"$undefined","$undefined",true],["",["$","$1","c",{"children":[[["$","link","0",{"rel":"stylesheet","href":"/_next/static/css/f30152c0704fba31.css?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","precedence":"next","crossOrigin":"$undefined","nonce":"$undefined"}],["$","link","1",{"rel":"stylesheet","href":"/_next/static/css/2c4152bead085a07.css?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","precedence":"next","crossOrigin":"$undefined","nonce":"$undefined"}]],["$","html",null,{"lang":"en","suppressHydrationWarning":true,"children":[["$","head",null,{}],["$","body",null,{"className":"__variable_5cfdac font-geist-sans relative min-h-screen __variable_9a8899 bg-background antialiased","children":["$","$L2",null,{"children":["$","$L3",null,{"parallelRouterKey":"children","error":"$undefined","errorStyles":"$undefined","errorScripts":"$undefined","template":["$","$L4",null,{}],"templateStyles":"$undefined","templateScripts":"$undefined","notFound":[[["$","title",null,{"children":"404: This page could not be found."}],["$","div",null,{"style":{"fontFamily":"system-ui,\"Segoe UI\",Roboto,Helvetica,Arial,sans-serif,\"Apple Color Emoji\",\"Segoe UI Emoji\"","height":"100vh","textAlign":"center","display":"flex","flexDirection":"column","alignItems":"center","justifyContent":"center"},"children":["$","div",null,{"children":[["$","style",null,{"dangerouslySetInnerHTML":{"__html":"body{color:#000;background:#fff;margin:0}.next-error-h1{border-right:1px solid rgba(0,0,0,.3)}@media (prefers-color-scheme:dark){body{color:#fff;background:#000}.next-error-h1{border-right:1px solid rgba(255,255,255,.3)}}"}}],["$","h1",null,{"className":"next-error-h1","style":{"display":"inline-block","margin":"0 20px 0 0","padding":"0 23px 0 0","fontSize":24,"fontWeight":500,"verticalAlign":"top","lineHeight":"49px"},"children":404}],["$","div",null,{"style":{"display":"inline-block"},"children":["$","h2",null,{"style":{"fontSize":14,"fontWeight":400,"lineHeight":"49px","margin":0},"children":"This page could not be found."}]}]]}]}]],[]],"forbidden":"$undefined","unauthorized":"$undefined"}]}]}]]}]]}],{"children":[["org","tenstorrent","d"],["$","$1","c",{"children":[null,["$","$L3",null,{"parallelRouterKey":"children","error":"$undefined","errorStyles":"$undefined","errorScripts":"$undefined","template":["$","$L4",null,{}],"templateStyles":"$undefined","templateScripts":"$undefined","notFound":"$undefined","forbidden":"$undefined","unauthorized":"$undefined"}]]}],{"children":[["repo","tt-isa-documentation","d"],["$","$1","c",{"children":[null,"$L5"]}],{"children":[["wikiRoutes","2.1.1-baby-riscv-cores","oc"],["$","$1","c",{"children":[null,["$","$L3",null,{"parallelRouterKey":"children","error":"$undefined","errorStyles":"$undefined","errorScripts":"$undefined","template":["$","$L4",null,{}],"templateStyles":"$undefined","templateScripts":"$undefined","notFound":"$undefined","forbidden":"$undefined","unauthorized":"$undefined"}]]}],{"children":["__PAGE__",["$","$1","c",{"children":[["$","$L6",null,{"Component":"$7","searchParams":{},"params":{"org":"tenstorrent","repo":"tt-isa-documentation","wikiRoutes":["2.1.1-baby-riscv-cores"]},"promises":["$@8","$@9"]}],"$undefined",null,["$","$La",null,{"children":["$Lb","$Lc",null]}]]}],{},null,false]},null,false]},null,false]},null,false]},null,false],["$","$1","h",{"children":[null,["$","$1","v1yLvCu0lXb5neQR-2SGI",{"children":[["$","$Ld",null,{"children":"$Le"}],["$","meta",null,{"name":"next-size-adjust","content":""}]]}],["$","$Lf",null,{"children":"$L10"}]]}],false]],"m":"$undefined","G":["$11","$undefined"],"s":false,"S":true}
"])</script><script>self.__next_f.push([1,"8:{}
9:{"org":"tenstorrent","repo":"tt-isa-documentation","wikiRoutes":"$0:f:0:1:2:children:2:children:2:children:2:children:1:props:children:0:props:params:wikiRoutes"}
"])</script><script>self.__next_f.push([1,"e:[["$","meta","0",{"charSet":"utf-8"}],["$","meta","1",{"name":"viewport","content":"width=device-width, initial-scale=1"}]]
b:null
"])</script><script>self.__next_f.push([1,"12:I[27393,["9453","static/chunks/b1298b8d-549c141f97a3b262.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","8970","static/chunks/378e5a93-3b0f971d3611a8a5.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","1585","static/chunks/f7f68e2d-40290491c524df5c.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","537","static/chunks/537-d9d5e9261de3e69c.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","5009","static/chunks/5009-cf1c1739f4eccbfa.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","3377","static/chunks/3377-d302682beb4206f6.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","8039","static/chunks/8039-e53433e94d896525.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","2136","static/chunks/2136-947db7298d61ada7.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","3449","static/chunks/3449-9a0f30dd94e9ef11.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","3977","static/chunks/3977-e03adae34a519f5e.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","9783","static/chunks/9783-f88757c029ed31d1.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","7202","static/chunks/7202-534888446eb5d98d.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","736","static/chunks/736-84cb3005f3f1502e.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","2933","static/chunks/app/%5Borg%5D/%5Brepo%5D/layout-cfddf83b83fc940f.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp"],"HeaderWrapperWithSuspense"]
13:I[93403,["9453","static/chunks/b1298b8d-549c141f97a3b262.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","8970","static/chunks/378e5a93-3b0f971d3611a8a5.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","1585","static/chunks/f7f68e2d-40290491c524df5c.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","537","static/chunks/537-d9d5e9261de3e69c.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","5009","static/chunks/5009-cf1c1739f4eccbfa.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","3377","static/chunks/3377-d302682beb4206f6.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","8039","static/chunks/8039-e53433e94d896525.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","2136","static/chunks/2136-947db7298d61ada7.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","3449","static/chunks/3449-9a0f30dd94e9ef11.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJk"])</script><script>self.__next_f.push([1,"Dkkp","3977","static/chunks/3977-e03adae34a519f5e.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","9783","static/chunks/9783-f88757c029ed31d1.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","7202","static/chunks/7202-534888446eb5d98d.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","736","static/chunks/736-84cb3005f3f1502e.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp","2933","static/chunks/app/%5Borg%5D/%5Brepo%5D/layout-cfddf83b83fc940f.js?dpl=dpl_46QKEJ6Lim9NMraRUMmDXRJkDkkp"],"WikiContextProvider"]
14:T2221,"])</script><script>self.__next_f.push([1,"# Overview

<details>
<summary>Relevant source files</summary>

The following files were used as context for generating this wiki page:

- [WormholeB0/TensixTile/README.md](WormholeB0/TensixTile/README.md)
- [WormholeB0/TensixTile/TensixCoprocessor/README.md](WormholeB0/TensixTile/TensixCoprocessor/README.md)

</details>



## Purpose and Scope

This documentation repository provides comprehensive technical specifications for the **Tenstorrent Instruction Set Architecture (ISA)** targeting the **Wormhole B0** chip architecture. The repository contains detailed specifications for custom processor instruction sets, data formats, hardware execution units, and programming models used in Tenstorrent's AI acceleration hardware.

The documentation covers the complete system from hardware architecture through instruction-level programming interfaces. For general architecture concepts, see [Architecture Overview](#1.1). For documentation generation processes, see [Documentation System](#1.2). For detailed hardware specifications, see [Hardware Architecture](#2). For complete instruction references, see [Instruction Set Reference](#3).

**Sources:** [WormholeB0/TensixTile/README.md:1-17](), [WormholeB0/TensixTile/TensixCoprocessor/README.md:1-10]()

## Repository Architecture and Code Organization

The repository follows a hierarchical structure that mirrors the hardware architecture being documented:

```mermaid
graph TB
    subgraph "WormholeB0/"
        subgraph "TensixTile/"
            L1["L1.md<br/>1464 KiB RAM specifications"]
            BabyRISCV["BabyRISCV/<br/>RV32IM core docs"]
            TensixCoprocessor["TensixCoprocessor/<br/>AI coprocessor specs"]
            Mover["Mover.md<br/>Data movement unit"]
            TDMA["TDMA-RISC.md<br/>DMA controller"]
        end
        
        subgraph "TensixCoprocessor/"
            MOPExpander["MOPExpander.md<br/>Instruction expansion"]
            REPLAY["REPLAY.md<br/>Loop unrolling"]
            MatrixUnit["MatrixUnit.md<br/>FPU specifications"]
            VectorUnit["VectorUnit.md<br/>SFPU specifications"]
            Packers["Packers/<br/>Data compression units"]
            SyncUnit["SyncUnit.md<br/>Synchronization primitives"]
        end
    end
    
    subgraph "Diagrams/"
        LuaScripts["Lua generation scripts<br/>Bits32.lua, CrossLane.lua"]
        SVGOutput["Out/<br/>Generated SVG diagrams"]
    end
    
    subgraph "Root Documentation"
        README["README.md<br/>Repository overview"]
        License["LICENSE<br/>Apache 2.0"]
    end
    
    TensixTile --> L1
    TensixTile --> BabyRISCV
    TensixTile --> TensixCoprocessor
    TensixCoprocessor --> MOPExpander
    TensixCoprocessor --> MatrixUnit
    TensixCoprocessor --> VectorUnit
    LuaScripts --> SVGOutput
```

**Sources:** [WormholeB0/TensixTile/README.md:3-14](), [WormholeB0/TensixTile/TensixCoprocessor/README.md:29-55]()

## Wormhole B0 System Architecture

The Wormhole B0 architecture centers around **Tensix Tiles** as the primary processing units, each containing multiple execution subsystems:

```mermaid
graph TB
    subgraph "TensixTile"
        subgraph "BabyRISCV_Cores["Baby RISCV Cores"]"
            RISCV_T0["Baby RISCV T0<br/>Thread 0 orchestration"]
            RISCV_T1["Baby RISCV T1<br/>Thread 1 orchestration"]  
            RISCV_T2["Baby RISCV T2<br/>Thread 2 orchestration"]
            RISCV_B["Baby RISCV B<br/>Auxiliary operations"]
            RISCV_4["Baby RISCV Core 4<br/>General purpose"]
        end
        
        subgraph "L1_Memory["L1 Memory System"]"
            L1_RAM["L1 RAM<br/>1464 KiB, 16 banks"]
            MemPorts["16 access ports<br/>Banking and arbitration"]
        end
        
        subgraph "TensixCoprocessor"
            subgraph "Frontend"
                MOPExpander["MOPExpander<br/>1→N instruction expansion"]
                ReplayExpander["REPLAY Expander<br/>Loop unrolling"]
                WaitGate["Wait Gate<br/>Instruction flow control"]
            end
            
            subgraph "Backend_Units["Backend Execution Units"]"
                SyncUnit["Sync Unit<br/>Mutexes, semaphores"]
                Unpackers["Unpackers 0-1<br/>L1 → coprocessor"]
                MatrixUnit["Matrix Unit FPU<br/>Low-precision matrices"]
                Packers["Packers 0-3<br/>Coprocessor → L1"]
                VectorUnit["Vector Unit SFPU<br/>32-lane SIMD"]
                ScalarUnit["Scalar Unit ThCon<br/>Integer operations"]
                ConfigUnit["Configuration Unit<br/>Register management"]
                MoverUnit["Mover<br/>Data movement"]
                MiscUnit["Miscellaneous Unit<br/>Utility operations"]
            end
        end
        
        subgraph "NoC_Connections["Network-on-Chip"]"
            NoC1["NoC Connection 1"]
            NoC2["NoC Connection 2"]
            NoCOverlay["NoC Overlay<br/>Transaction assistance"]
        end
    end
    
    RISCV_T0 --> |"Push instructions via sw"| MOPExpander
    RISCV_T1 --> |"Push instructions via sw"| MOPExpander  
    RISCV_T2 --> |"Push instructions via sw"| MOPExpander
    RISCV_B --> |"Mux injection"| ReplayExpander
    
    MOPExpander --> ReplayExpander
    ReplayExpander --> WaitGate
    WaitGate --> Backend_Units
    
    Backend_Units <--> L1_RAM
    L1_RAM <--> MemPorts
    NoC1 <--> L1_RAM
    NoC2 <--> L1_RAM
```

**Sources:** [WormholeB0/TensixTile/README.md:3-14](), [WormholeB0/TensixTile/TensixCoprocessor/README.md:3-6](), [WormholeB0/TensixTile/TensixCoprocessor/README.md:46-55]()

## Key System Components

### Baby RISCV Cores
The system contains **five RV32IM cores** that orchestrate operations rather than performing high-performance computation directly. The cores push instructions to the Tensix Coprocessor using standard `sw` instructions to special memory addresses.

| Core | Primary Role | Instruction Target |
|------|-------------|-------------------|
| `RISCV T0` | Thread 0 orchestration | `Tensix T0` thread |
| `RISCV T1` | Thread 1 orchestration | `Tensix T1` thread |
| `RISCV T2` | Thread 2 orchestration | `Tensix T2` thread |
| `RISCV B` | Auxiliary operations | Mux injection to frontend |
| `RISCV Core 4` | General purpose | Various subsystems |

**Sources:** [WormholeB0/TensixTile/README.md:5](), [WormholeB0/TensixTile/TensixCoprocessor/README.md:3-4]()

### Tensix Coprocessor Architecture
The **Tensix Coprocessor** executes up to **three instructions per cycle** (one per thread) using a custom ISA. Instructions are 32-bit wide with additional operands sourced from configuration registers when needed.

**Frontend Stages:**
- **MOPExpander**: Expands single instructions into multiple operations
- **REPLAY Expander**: Handles loop unrolling and instruction repetition  
- **Wait Gate**: Controls instruction flow with hardware-enforced dependencies

**Backend Execution Units:**
- **Matrix Unit (FPU)**: Low-precision matrix operations, shared across threads
- **Vector Unit (SFPU)**: 32-lane SIMD with FP32 operations
- **Unpackers (0-1)**: Data movement from L1 to coprocessor buffers
- **Packers (0-3)**: Data movement from coprocessor buffers to L1

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/README.md:3-9](), [WormholeB0/TensixTile/TensixCoprocessor/README.md:29-55]()

### Memory Hierarchy
The **L1 memory system** provides **1464 KiB** of scratchpad RAM organized into **16 banks** with **16 access ports**. This serves as the primary data staging area for all operations.

**Key Memory Buffers:**
- **SrcA/SrcB**: Matrix operand staging with dual-copy design
- **Dst**: Result accumulation buffer shared across threads
- **LReg**: Vector register file for SFPU operations

**Sources:** [WormholeB0/TensixTile/README.md:4](), [WormholeB0/TensixTile/TensixCoprocessor/README.md:62]()

## Documentation Organization

This documentation is organized to support both **hardware designers** and **software developers** working with the Tenstorrent ISA:

**Hardware Focus:** [Hardware Architecture](#2) covers the physical organization, execution units, and data pathways within Tensix Tiles.

**Software Focus:** [Instruction Set Reference](#3) provides complete programming references for all custom instruction sets, including vector operations, matrix operations, and data movement primitives.

**Data Formats:** [Data Formats and Conversions](#4) documents the custom floating-point formats (BF16, FP16, TF32) and hardware conversion pipelines that differ from IEEE 754 standards.

The documentation includes **generated diagrams** created from Lua scripts that automatically produce SVG visualizations of instruction formats and data flow patterns.

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/README.md:15-27]()"])</script><script>self.__next_f.push([1,"15:T2bbb,"])</script><script>self.__next_f.push([1,"# Architecture Overview

<details>
<summary>Relevant source files</summary>

The following files were used as context for generating this wiki page:

- [Diagrams/Out/TensixBackendMisc.svg](Diagrams/Out/TensixBackendMisc.svg)
- [Diagrams/Src/TensixBackendMisc.lua](Diagrams/Src/TensixBackendMisc.lua)
- [WormholeB0/TensixTile/README.md](WormholeB0/TensixTile/README.md)
- [WormholeB0/TensixTile/TensixCoprocessor/README.md](WormholeB0/TensixTile/TensixCoprocessor/README.md)

</details>



This document provides a high-level overview of the Wormhole B0 architecture and its key hardware components, specifically focusing on the Tensix Tile and Tensix Coprocessor. It serves as an entry point to understand the major systems before diving into detailed specifications.

For detailed instruction set documentation, see [Instruction Set Reference](#3). For data format specifications, see [Data Formats and Conversions](#4). For implementation details of individual hardware components, see [Hardware Architecture](#2).

## Wormhole B0 System Architecture

The Wormhole B0 architecture centers around Tensix Tiles as the primary compute units, each containing both conventional RISCV processing cores and specialized AI acceleration hardware.

### System-Level Architecture

```mermaid
graph TB
    subgraph WormholeB0["Wormhole B0 Chip"]
        subgraph TileGrid["Tensix Tile Grid"]
            Tile1["Tensix Tile 1"]
            Tile2["Tensix Tile 2"]
            TileN["Tensix Tile N"]
        end
        
        subgraph NoC["Network on Chip"]
            NoC0["NoC 0"]
            NoC1["NoC 1"]
            NoCOverlay["NoC Overlay"]
        end
        
        subgraph ExternalInterface["External Interfaces"]
            PCIe["PCIe Interface"]
            DRAM["DRAM Controllers"]
            Ethernet["Ethernet Links"]
        end
    end
    
    Tile1 <--> NoC0
    Tile2 <--> NoC0
    TileN <--> NoC0
    
    Tile1 <--> NoC1
    Tile2 <--> NoC1
    TileN <--> NoC1
    
    NoC0 <--> ExternalInterface
    NoC1 <--> ExternalInterface
    NoCOverlay <--> NoC0
    NoCOverlay <--> NoC1
```

**Sources:** [WormholeB0/TensixTile/README.md:1-17]()

## Tensix Tile Architecture

Each Tensix Tile serves as a complete processing node containing both general-purpose RISCV cores and specialized AI acceleration hardware.

### Tensix Tile Core Components

```mermaid
graph TB
    subgraph TensixTile["Tensix Tile"]
        subgraph BabyRISCV["Baby RISCV Cores"]
            RISCV_T0["Baby RISCV T0"]
            RISCV_T1["Baby RISCV T1"]
            RISCV_T2["Baby RISCV T2"]
            RISCV_B["Baby RISCV B"]
            RISCV_4["Baby RISCV Core 4"]
        end
        
        subgraph L1Memory["L1 Memory System"]
            L1RAM["L1 Scratchpad RAM<br/>1464 KiB, 16 banks"]
            AccessPorts["16 Access Ports"]
        end
        
        subgraph TensixCoprocessor["Tensix Coprocessor"]
            Frontend["Frontend Pipeline"]
            Backend["Backend Execution Units"]
        end
        
        subgraph UtilityDevices["Utility Devices"]
            Mover["Mover"]
            Mailboxes["Mailboxes"]
            TDMA_RISC["TDMA-RISC"]
            DebugTimestamper["Debug Timestamper"]
            PIC["PIC"]
        end
        
        subgraph NoCConnections["NoC Connections"]
            NoC0_Conn["NoC 0 Connection"]
            NoC1_Conn["NoC 1 Connection"]
            NoCOverlay_Conn["NoC Overlay"]
        end
    end
    
    RISCV_T0 --> TensixCoprocessor
    RISCV_T1 --> TensixCoprocessor
    RISCV_T2 --> TensixCoprocessor
    RISCV_B --> TensixCoprocessor
    
    BabyRISCV <--> L1RAM
    TensixCoprocessor <--> L1RAM
    L1RAM <--> AccessPorts
    
    BabyRISCV <--> UtilityDevices
    UtilityDevices <--> NoCConnections
    L1RAM <--> NoCConnections
```

**Sources:** [WormholeB0/TensixTile/README.md:3-15]()

## Tensix Coprocessor Architecture

The Tensix Coprocessor provides specialized AI acceleration through a multi-threaded architecture with separate frontend and backend processing stages.

### Coprocessor Threading and Pipeline

```mermaid
graph TB
    subgraph Frontend["Tensix Frontend (3 copies)"]
        subgraph Thread0["Thread 0 Pipeline"]
            MOP0["MOPExpander"]
            REPLAY0["ReplayExpander"]
            WAIT0["WaitGate"]
        end
        
        subgraph Thread1["Thread 1 Pipeline"]
            MOP1["MOPExpander"]
            REPLAY1["ReplayExpander"]
            WAIT1["WaitGate"]
        end
        
        subgraph Thread2["Thread 2 Pipeline"]
            MOP2["MOPExpander"]
            REPLAY2["ReplayExpander"]
            WAIT2["WaitGate"]
        end
    end
    
    subgraph Backend["Tensix Backend (Shared)"]
        SyncUnit["SyncUnit"]
        Unpackers["Unpackers"]
        MatrixUnit["MatrixUnit (FPU)"]
        Packers["Packers"]
        VectorUnit["VectorUnit (SFPU)"]
        ScalarUnit["ScalarUnit (ThCon)"]
        ConfigurationUnit["ConfigurationUnit"]
        MoverUnit["Mover"]
        MiscellaneousUnit["MiscellaneousUnit"]
    end
    
    subgraph Memory["Memory Buffers"]
        SrcA["SrcA"]
        SrcB["SrcB"]
        Dst["Dst"]
        LReg["LReg"]
    end
    
    MOP0 --> REPLAY0 --> WAIT0
    MOP1 --> REPLAY1 --> WAIT1
    MOP2 --> REPLAY2 --> WAIT2
    
    WAIT0 --> Backend
    WAIT1 --> Backend
    WAIT2 --> Backend
    
    Unpackers <--> SrcA
    Unpackers <--> SrcB
    MatrixUnit <--> SrcA
    MatrixUnit <--> SrcB
    MatrixUnit <--> Dst
    VectorUnit <--> LReg
    VectorUnit <--> Dst
    Packers <--> Dst
```

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/README.md:31-62]()

### Backend Execution Units

```mermaid
graph LR
    subgraph BackendUnits["Backend Execution Units"]
        SyncUnit["SyncUnit<br/>Mutexes & Semaphores"]
        Unpackers["Unpackers<br/>Data decompression"]
        MatrixUnit["MatrixUnit (FPU)<br/>Low-precision matrices"]
        Packers["Packers<br/>Data compression"]
        VectorUnit["VectorUnit (SFPU)<br/>32-lane SIMD"]
        ScalarUnit["ScalarUnit (ThCon)<br/>Integer & 128-bit ops"]
        ConfigurationUnit["ConfigurationUnit<br/>Register management"]
        MoverUnit["Mover<br/>Memory operations"]
        MiscellaneousUnit["MiscellaneousUnit<br/>Control & debug"]
    end
    
    subgraph ConfigRegisters["Configuration Registers"]
        ADCs["ADCs<br/>Address descriptors"]
        RWCs["RWCs<br/>Read/write controllers"]
        GPRs["GPRs<br/>General purpose registers"]
        BackendConfig["Backend Configuration<br/>Per-thread state"]
    end
    
    BackendUnits <--> ConfigRegisters
```

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/README.md:46-62](), [Diagrams/Src/TensixBackendMisc.lua:46-114]()

## Instruction Processing Flow

The instruction processing pipeline demonstrates how RISCV cores orchestrate Tensix Coprocessor operations through a push-based model.

### Instruction Dispatch and Execution

```mermaid
graph TB
    subgraph RISCVLayer["RISCV Orchestration Layer"]
        RISCV_T0_Code["RISCV T0<br/>sw instructions"]
        RISCV_T1_Code["RISCV T1<br/>sw instructions"]
        RISCV_T2_Code["RISCV T2<br/>sw instructions"]
        RISCV_B_Code["RISCV B<br/>sw instructions"]
    end
    
    subgraph TensixFrontend["Tensix Frontend"]
        InstructionPush["Instruction Push<br/>32-bit Tensix instructions"]
        MOPExpansion["MOP Expansion<br/>1→N instruction expansion"]
        ReplayExpansion["Replay Expansion<br/>Loop unrolling"]
        WaitGate["Wait Gate<br/>Synchronization control"]
    end
    
    subgraph TensixBackend["Tensix Backend"]
        BackendDispatch["Backend Dispatch"]
        ParallelExecution["Parallel Execution<br/>9 execution units"]
    end
    
    subgraph SynchronizationMechanisms["Synchronization"]
        STALLWAIT["STALLWAIT instructions"]
        SEMWAIT["SEMWAIT instructions"]
        TTSync["RISCV TTSync"]
        Mutexes["Backend mutexes"]
    end
    
    RISCV_T0_Code --> InstructionPush
    RISCV_T1_Code --> InstructionPush
    RISCV_T2_Code --> InstructionPush
    RISCV_B_Code --> InstructionPush
    
    InstructionPush --> MOPExpansion
    MOPExpansion --> ReplayExpansion
    ReplayExpansion --> WaitGate
    WaitGate --> BackendDispatch
    BackendDispatch --> ParallelExecution
    
    SynchronizationMechanisms <--> WaitGate
    SynchronizationMechanisms <--> ParallelExecution
```

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/README.md:3-42]()

## Configuration and Control Flow

The coprocessor uses extensive configuration registers and control mechanisms to manage complex operations with minimal instruction encoding space.

### Configuration Register Architecture

```mermaid
graph TB
    subgraph ConfigSystem["Configuration System"]
        subgraph PerThreadConfig["Per-Thread Configuration"]
            Thread0Config["Thread 0 Config"]
            Thread1Config["Thread 1 Config"]
            Thread2Config["Thread 2 Config"]
        end
        
        subgraph SharedConfig["Shared Configuration"]
            TwoWayConfig["2-way Config<br/>Thread-selectable"]
            GlobalConfig["Global Config"]
        end
        
        subgraph ConfigTypes["Configuration Register Types"]
            ADCs_Config["ADCs<br/>3x 2x 2x 2x 47b"]
            RWCs_Config["RWCs<br/>Read/Write Controllers"]
            FidelityPhase["Fidelity Phase RWCs<br/>3x 2b"]
            LaneConfig["Lane Configuration<br/>8x 18b"]
            SFPLOADMACRO["SFPLOADMACRO<br/>Configuration 8x 268b"]
        end
    end
    
    subgraph AccessMethods["Configuration Access"]
        TensixInstructions["Tensix Instructions<br/>32-bit encoding"]
        RISCVMapping["RISCV Address Space<br/>Memory-mapped"]
        ConfigUnit["Configuration Unit<br/>Backend execution"]
    end
    
    PerThreadConfig --> ConfigTypes
    SharedConfig --> ConfigTypes
    
    TensixInstructions --> ConfigUnit
    RISCVMapping --> ConfigUnit
    ConfigUnit --> ConfigSystem
```

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/README.md:7-9](), [Diagrams/Src/TensixBackendMisc.lua:50-91]()

## Key Architecture Characteristics

| Component | Threading Model | Key Features |
|-----------|----------------|--------------|
| **Baby RISCV Cores** | 5 independent cores (RV32IM) | Instruction orchestration, memory ordering |
| **Tensix Frontend** | 3 parallel pipelines | MOP expansion, replay expansion, wait gating |
| **Tensix Backend** | Shared execution units | 9 specialized units, parallel execution |
| **L1 Memory** | 16-bank scratchpad | 1464 KiB, 16 access ports, banking conflicts |
| **Configuration** | Per-thread + shared | Extensive register files, memory-mapped access |

The architecture achieves high performance through:
- **Asynchronous execution** between RISCV cores and Tensix Coprocessor
- **Pipeline parallelism** with frontend expansion stages
- **Backend parallelism** across 9 specialized execution units
- **Multi-threading** support with 3 concurrent instruction streams
- **Flexible configuration** enabling complex operations from simple encodings

**Sources:** [WormholeB0/TensixTile/README.md:16-17](), [WormholeB0/TensixTile/TensixCoprocessor/README.md:5-9]()"])</script><script>self.__next_f.push([1,"16:T2235,"])</script><script>self.__next_f.push([1,"# Documentation System

<details>
<summary>Relevant source files</summary>

The following files were used as context for generating this wiki page:

- [Diagrams/Out/Bits32_SFPTRANSP.svg](Diagrams/Out/Bits32_SFPTRANSP.svg)
- [Diagrams/Out/CrossLane_CHAINED_COPY4.svg](Diagrams/Out/CrossLane_CHAINED_COPY4.svg)
- [Diagrams/Out/CrossLane_COPY4.svg](Diagrams/Out/CrossLane_COPY4.svg)
- [Diagrams/Out/CrossLane_SFPCONFIG.svg](Diagrams/Out/CrossLane_SFPCONFIG.svg)
- [Diagrams/Out/CrossLane_SFPTRANSP.svg](Diagrams/Out/CrossLane_SFPTRANSP.svg)
- [Diagrams/Out/CrossLane_SHFLROR1_AND_COPY4.svg](Diagrams/Out/CrossLane_SHFLROR1_AND_COPY4.svg)
- [Diagrams/Src/Bits32.lua](Diagrams/Src/Bits32.lua)
- [Diagrams/Src/CrossLane.lua](Diagrams/Src/CrossLane.lua)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPTRANSP.md](WormholeB0/TensixTile/TensixCoprocessor/SFPTRANSP.md)

</details>



This document describes the automated diagram generation system used to create visual representations of instruction encodings and data movement patterns for the Tenstorrent ISA documentation. The system uses Lua scripts to generate SVG diagrams that illustrate bit field layouts and cross-lane data transformations.

For information about the actual instruction set and hardware architecture, see [Instruction Set Reference](#3) and [Hardware Architecture](#2).

## System Architecture

The documentation system consists of two main diagram generation subsystems that produce visual aids for understanding the Tenstorrent ISA:

```mermaid
graph TB
    subgraph "Source Definition Layer"
        BitsLua["Bits32.lua<br/>Instruction bit layouts"]
        CrossLua["CrossLane.lua<br/>Data movement patterns"]
    end
    
    subgraph "Generation Engine"
        LuaJIT["LuaJIT Runtime"]
        Buffer["string.buffer<br/>SVG construction"]
        Drawing["Drawing.lua<br/>Graphics primitives"]
    end
    
    subgraph "Output Layer"
        BitsSVG["Bits32_*.svg<br/>Instruction encodings"]
        CrossSVG["CrossLane_*.svg<br/>Data flow diagrams"]
    end
    
    subgraph "Documentation Layer"
        MarkdownDocs["Instruction documentation<br/>.md files"]
    end
    
    BitsLua --> LuaJIT
    CrossLua --> LuaJIT
    LuaJIT --> Buffer
    Drawing --> Buffer
    Buffer --> BitsSVG
    Buffer --> CrossSVG
    BitsSVG --> MarkdownDocs
    CrossSVG --> MarkdownDocs
```

**Diagram Generation System Architecture**

The system transforms high-level instruction definitions into visual representations through a two-stage process: definition and generation.

Sources: [Diagrams/Src/Bits32.lua:1-1281](), [Diagrams/Src/CrossLane.lua:1-368]()

## Instruction Bit Layout Generation

The `Bits32.lua` script generates SVG diagrams showing how instructions are encoded in 32-bit words. Each instruction type has a corresponding diagram function that specifies bit field positions and labels.

```mermaid
graph LR
    subgraph "Instruction Definitions"
        DiagramsTable["diagrams table<br/>Function registry"]
        SFPTRANSP_Def["SFPTRANSP function<br/>VD field definition"]
        PACR_Def["PACR function<br/>Multiple bit fields"]
        ATCAS_Def["ATCAS function<br/>Address register fields"]
    end
    
    subgraph "Bit Field Engine"
        Bits32Func["Bits32(fields)<br/>Core layout function"]
        FieldSpec["{bit, width, label}<br/>Field specification"]
        CellRendering["Cell grid rendering<br/>SVG generation"]
    end
    
    subgraph "Generated Outputs"
        SFPTRANSP_SVG["Bits32_SFPTRANSP.svg"]
        PACR_SVG["Bits32_PACR.svg"] 
        ATCAS_SVG["Bits32_ATCAS.svg"]
    end
    
    DiagramsTable --> Bits32Func
    SFPTRANSP_Def --> FieldSpec
    PACR_Def --> FieldSpec
    ATCAS_Def --> FieldSpec
    FieldSpec --> CellRendering
    Bits32Func --> CellRendering
    CellRendering --> SFPTRANSP_SVG
    CellRendering --> PACR_SVG
    CellRendering --> ATCAS_SVG
```

**Instruction Bit Layout Generation Pipeline**

### Field Specification Format

Each instruction diagram is defined by a table of field specifications:

```lua
{bit_position, bit_width, "field_name", [optional_parameters]}
```

The `Bits32()` function processes these specifications to generate SVG markup showing labeled bit fields with proper positioning and visual separators.

Sources: [Diagrams/Src/Bits32.lua:16-86](), [Diagrams/Src/Bits32.lua:88-1266]()

### Key Generation Functions

| Function | Purpose | Line Range |
|----------|---------|------------|
| `Bits32(fields)` | Core bit layout renderer | [16-86]() |
| `do_diagram(which)` | Individual diagram generator | [1267-1271]() |
| `label_bit(b)` | Bit position labeling | [36-39]() |

Sources: [Diagrams/Src/Bits32.lua:16-86](), [Diagrams/Src/Bits32.lua:1267-1281]()

## Cross-Lane Data Movement Generation

The `CrossLane.lua` script creates diagrams showing how data flows between vector register lanes during instruction execution. These diagrams use color-coded grids to represent data transformations.

```mermaid
graph TB
    subgraph "Context System"
        CtxMT["ctx_mt metatable<br/>Drawing context"]
        GridFunc["Grid() method<br/>Base grid rendering"]
        LRegFunc["LReg() method<br/>Vector register display"]
        DstFunc["Dst() method<br/>Destination buffer display"]
    end
    
    subgraph "Transformation Functions"
        LaneTransform["lane_transform<br/>Data mapping function"]
        HslColor["hsl(h,s,l)<br/>Color generation"]
        IdFunc["id(...)<br/>Identity transform"]
        DstEven["dst_even(r,c)<br/>Even column mapping"]
    end
    
    subgraph "Diagram Generators"
        SFPTRANSP_Gen["SFPTRANSP diagram<br/>Transpose operation"]
        COPY4_Gen["COPY4 diagram<br/>Register copying"]
        SFPLOAD_Gen["SFPLOAD diagram<br/>Load operations"]
    end
    
    CtxMT --> GridFunc
    GridFunc --> LRegFunc
    GridFunc --> DstFunc
    LaneTransform --> HslColor
    LaneTransform --> SFPTRANSP_Gen
    DstEven --> SFPLOAD_Gen
    IdFunc --> COPY4_Gen
```

**Cross-Lane Data Movement Generation Components**

### Context-Based Rendering

The system uses a context object with methods for different diagram elements:

| Method | Purpose | Grid Size |
|--------|---------|-----------|
| `LReg(args)` | Vector register (8 columns) | 4×8 |
| `Dst(args)` | Destination buffer (16 columns) | 1×16 |
| `SrcRow(args)` | Source row (16 columns) | 1×16 |
| `Src16Rows(args)` | Full source matrix | 16×16 |

Sources: [Diagrams/Src/CrossLane.lua:27-161](), [Diagrams/Src/CrossLane.lua:105-150]()

### Lane Transformation System

Data movement patterns are defined by `lane_transform` functions that map source coordinates to destination coordinates:

```lua
-- Example: SFPTRANSP transpose operation
lane_transform = function(r, c) 
    return r * 4 + i, c 
end
```

Sources: [Diagrams/Src/CrossLane.lua:34-79](), [Diagrams/Src/CrossLane.lua:246-271]()

## Generation Workflow

The diagram generation process follows a command-line driven workflow:

```mermaid
graph LR
    subgraph "Invocation Methods"
        AllDiagrams["luajit script.lua<br/>(no arguments)"]
        SingleDiagram["luajit script.lua NAME<br/>(specific diagram)"]
    end
    
    subgraph "Processing Pipeline"
        DiagramLookup["diagrams[which]<br/>Function lookup"]
        FunctionCall["fn()<br/>Diagram generation"]
        SVGOutput["SVG file creation<br/>../Out/ directory"]
    end
    
    subgraph "File Organization"
        SrcDir["Diagrams/Src/<br/>Source scripts"]
        OutDir["Diagrams/Out/<br/>Generated SVGs"]
        DocsDir["Documentation .md files<br/>SVG references"]
    end
    
    AllDiagrams --> DiagramLookup
    SingleDiagram --> DiagramLookup
    DiagramLookup --> FunctionCall
    FunctionCall --> SVGOutput
    SVGOutput --> OutDir
    OutDir --> DocsDir
    SrcDir --> DiagramLookup
```

**Diagram Generation Workflow**

### File Output Pattern

Generated files follow consistent naming conventions:

- Bit layouts: `Bits32_{INSTRUCTION_NAME}.svg`
- Data movement: `CrossLane_{OPERATION_NAME}.svg`

All output files are written to `Diagrams/Out/` with UTF-8 encoding.

Sources: [Diagrams/Src/Bits32.lua:1270-1281](), [Diagrams/Src/CrossLane.lua:357-367]()

## Integration with Documentation

The generated SVG diagrams are embedded into markdown documentation files using relative path references:

```markdown
![](../../../Diagrams/Out/Bits32_SFPTRANSP.svg)
![](../../../Diagrams/Out/CrossLane_SFPTRANSP.svg)
```

This creates a tight coupling between the instruction documentation and the visual representations, ensuring diagrams stay synchronized with the formal specifications.

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SFPTRANSP.md:15-21](), [Diagrams/Out/Bits32_SFPTRANSP.svg:1-112](), [Diagrams/Out/CrossLane_SFPTRANSP.svg:1-1000]()"])</script><script>self.__next_f.push([1,"17:T3e98,"])</script><script>self.__next_f.push([1,"# Hardware Architecture

<details>
<summary>Relevant source files</summary>

The following files were used as context for generating this wiki page:

- [WormholeB0/TensixTile/L1.md](WormholeB0/TensixTile/L1.md)
- [WormholeB0/TensixTile/README.md](WormholeB0/TensixTile/README.md)
- [WormholeB0/TensixTile/TensixCoprocessor/MOPExpander.md](WormholeB0/TensixTile/TensixCoprocessor/MOPExpander.md)
- [WormholeB0/TensixTile/TensixCoprocessor/Packers/OutputAddressGenerator.md](WormholeB0/TensixTile/TensixCoprocessor/Packers/OutputAddressGenerator.md)
- [WormholeB0/TensixTile/TensixCoprocessor/README.md](WormholeB0/TensixTile/TensixCoprocessor/README.md)

</details>



This document provides a detailed overview of the hardware architecture components in the Tenstorrent Wormhole B0 processor. It covers the physical organization of Tensix tiles, their internal components, and how data flows between processing units. For information about the instruction set that runs on this hardware, see [Instruction Set Reference](#3). For details about data formats used by the hardware units, see [Data Formats and Conversions](#4).

## Tensix Tile Overview

The Tensix tile is the fundamental processing unit in the Wormhole B0 architecture. Each tile is a complete compute node containing multiple processing cores, memory, and specialized AI acceleration units.

```mermaid
graph TB
    subgraph TensixTile["Tensix Tile"]
        subgraph RISCVCores["Baby RISCV Cores"]
            RISCV_T0["RISCV T0"]
            RISCV_T1["RISCV T1"] 
            RISCV_T2["RISCV T2"]
            RISCV_B["RISCV B"]
            RISCV_4["RISCV Core 4"]
        end
        
        subgraph L1Mem["L1 Memory System"]
            L1["L1 Scratchpad RAM<br/>1464 KiB, 16 banks"]
            AccessPorts["16 Access Ports<br/>128-bit read/write"]
        end
        
        subgraph TensixCoproc["Tensix Coprocessor"]
            Frontend["Frontend Pipeline<br/>3 threads (T0, T1, T2)"]
            Backend["Backend Execution Units"]
        end
        
        subgraph Interconnect["Network Interconnect"]
            NoC1["NoC Connection 1"]
            NoC2["NoC Connection 2"]
            NoCOverlay["NoC Overlay"]
        end
        
        subgraph Utilities["Utility Devices"]
            Mover["Mover"]
            TDMA["TDMA-RISC"]
            Mailboxes["Mailboxes"]
            Timestamper["Debug Timestamper"]
        end
    end
    
    RISCV_T0 -.->|"Push Instructions"| Frontend
    RISCV_T1 -.->|"Push Instructions"| Frontend
    RISCV_T2 -.->|"Push Instructions"| Frontend
    RISCV_B -.->|"Direct Access"| Frontend
    
    Frontend --> Backend
    Backend <--> L1Mem
    L1Mem <--> AccessPorts
    
    NoC1 <--> L1Mem
    NoC2 <--> L1Mem
    
    RISCVCores <--> Utilities
    Utilities <--> L1Mem
```

**Tensix Tile Architecture Overview**

Sources: [WormholeB0/TensixTile/README.md:1-16](), [WormholeB0/TensixTile/TensixCoprocessor/README.md:1-10]()

## Baby RISCV Cores

Each Tensix tile contains five Baby RISCV cores implementing the RV32IM instruction set. These cores orchestrate the operation of the specialized processing units rather than performing high-performance computation directly.

| Core | Primary Role | Typical Usage |
|------|-------------|---------------|
| `RISCV T0` | Tensix Thread 0 orchestration | Push instructions to Tensix T0 thread |
| `RISCV T1` | Tensix Thread 1 orchestration | Push instructions to Tensix T1 thread |
| `RISCV T2` | Tensix Thread 2 orchestration | Push instructions to Tensix T2 thread |
| `RISCV B` | Backend support | Direct backend access, sync operations |
| `RISCV Core 4` | NoC/utility operations | Network operations, data movement |

The RISCV cores push Tensix instructions using standard `sw` instructions to special memory addresses. A custom extension allows encoding 32-bit immediate stores as single RISCV instructions, making Tensix instructions appear mixed into the RISCV instruction stream.

Sources: [WormholeB0/TensixTile/README.md:3-6](), [WormholeB0/TensixTile/TensixCoprocessor/README.md:3-4]()

## L1 Memory System

The L1 memory system provides 1464 KiB of scratchpad RAM organized as 16 banks of 91.5 KiB each. Despite its name, L1 is not a hardware-managed cache but plain RAM under software control.

```mermaid
graph TB
    subgraph L1System["L1 Memory System"]
        subgraph Banks["16 Memory Banks"]
            Bank0["Bank 0<br/>91.5 KiB"]
            Bank1["Bank 1<br/>91.5 KiB"]
            BankN["...<br/>Bank 15<br/>91.5 KiB"]
        end
        
        subgraph Ports["16 Access Ports"]
            Port0["Port 0"]
            Port1["Port 1"]
            Port15["Port 15"]
            PortN["..."]
        end
        
        subgraph Clients["Client Units"]
            RISCVClients["Baby RISCV Cores<br/>(narrow access)"]
            MoverClients["Mover<br/>(read + write ports)"]
            UnpackerClients["Unpackers 0-1<br/>(4-5 ports shared)"]
            PackerClients["Packers 0-3<br/>(dedicated ports)"]
            ThConClient["Scalar Unit (ThCon)<br/>(32/128-bit access)"]
            NoCClients["NoC 1 & 2<br/>(4 ports each)"]
        end
    end
    
    Clients --> Ports
    Ports -.->|"Bank conflicts<br/>reduce bandwidth"| Banks
    
    Banks -.->|"128-bit read OR<br/>128-bit write<br/>per cycle"| Ports
```

**L1 Memory Banking and Access Pattern**

### Access Port Capabilities

Each access port supports:
- **128-bit read/write**: Full bandwidth utilizing underlying bank capability
- **Narrow reads** (<128 bits): Implemented by reading 128 bits and discarding unwanted data
- **Narrow writes** (<128 bits): Atomic read-modify-write blocking port and bank for 5 cycles
- **Unconditional atomics**: Atomic increment operations (5-cycle blocking)
- **Conditional atomics**: Compare-and-set, compare-and-increment (5-cycle blocking)
- **Near-memory accumulate**: 4×FP32/INT32 or 8×FP16/BF16 operations

### Bandwidth Characteristics

| Client | Peak Bandwidth | Notes |
|--------|---------------|-------|
| Baby RISCV | 6.4 bits/cycle (write), 18.3 bits/cycle (read) | Narrow access, port contention |
| Mover | ~93.1 bits/cycle (read + write) | Measured performance |
| Unpackers | 4-5 × 128 bits/cycle | Shared ports #2/#3/#4 |
| Packers | 4 × 128 bits/cycle | Dedicated ports |
| Scalar Unit | 128 bits per 3 cycles | `LOADIND`/`STOREIND` operations |
| NoC | 256 bits/cycle each | 2 read + 2 write ports per NoC |

Sources: [WormholeB0/TensixTile/L1.md:1-14](), [WormholeB0/TensixTile/L1.md:15-53]()

## Tensix Coprocessor Frontend

The Tensix coprocessor frontend processes instructions from three separate threads (T0, T1, T2) with dedicated pipeline stages for each thread. The frontend is strictly in-order and consists of three main stages.

```mermaid
graph LR
    subgraph Thread0["Thread T0 Frontend"]
        MOP0["MOP Expander<br/>1→N expansion"]
        REPLAY0["Replay Expander<br/>Linear sequences"]
        WAIT0["Wait Gate<br/>Flow control"]
    end
    
    subgraph Thread1["Thread T1 Frontend"] 
        MOP1["MOP Expander"]
        REPLAY1["Replay Expander"]
        WAIT1["Wait Gate"]
    end
    
    subgraph Thread2["Thread T2 Frontend"]
        MOP2["MOP Expander"]
        REPLAY2["Replay Expander"] 
        WAIT2["Wait Gate"]
    end
    
    subgraph Input["Instruction Sources"]
        RISCV_T0_Input["RISCV T0<br/>sw instructions"]
        RISCV_T1_Input["RISCV T1<br/>sw instructions"]
        RISCV_T2_Input["RISCV T2<br/>sw instructions"]
        RISCV_B_Input["RISCV B<br/>Direct access"]
    end
    
    subgraph Backend["Backend Execution Units"]
        SyncUnit["Sync Unit"]
        Unpackers["Unpackers"]
        MatrixUnit["Matrix Unit (FPU)"]
        VectorUnit["Vector Unit (SFPU)"]
        Packers["Packers"]
        Others["Other Units..."]
    end
    
    RISCV_T0_Input --> MOP0
    RISCV_T1_Input --> MOP1
    RISCV_T2_Input --> MOP2
    RISCV_B_Input -.->|"Mux with care"| REPLAY0
    RISCV_B_Input -.->|"Mux with care"| REPLAY1
    RISCV_B_Input -.->|"Mux with care"| REPLAY2
    
    MOP0 --> REPLAY0 --> WAIT0
    MOP1 --> REPLAY1 --> WAIT1  
    MOP2 --> REPLAY2 --> WAIT2
    
    WAIT0 --> Backend
    WAIT1 --> Backend
    WAIT2 --> Backend
```

**Tensix Coprocessor Frontend Pipeline**

### Frontend Components

1. **MOP Expander**: Expands single `MOP` instructions into sequences of up to 32,639 instructions for repetitive loops
2. **Replay Expander**: Handles `REPLAY` instructions for linear non-looping sequences  
3. **Wait Gate**: Controls instruction flow into backend, enforces dependencies and synchronization

### Configuration and Control

MOP Expanders are configured via `MopCfg` arrays mapped to RISCV address space:
- **`TENSIX_MOP_CFG_BASE`**: Write-only `uint32_t[9]` array per thread
- **Template 0**: Masked instruction sequences with configurable skip patterns
- **Template 1**: Nested loop structures with start/end/loop operations

Sources: [WormholeB0/TensixTile/TensixCoprocessor/README.md:29-43](), [WormholeB0/TensixTile/TensixCoprocessor/MOPExpander.md:1-15](), [WormholeB0/TensixTile/TensixCoprocessor/MOPExpander.md:98-112]()

## Tensix Coprocessor Backend

The backend contains nine execution units that operate in parallel, with instructions remembering their originating thread for configuration and state management.

```mermaid
graph TB
    subgraph Frontend["Frontend (Per Thread)"]
        WaitGates["Wait Gates<br/>T0, T1, T2"]
    end
    
    subgraph Backend["Backend Execution Units"]
        SyncUnit["Sync Unit<br/>Mutexes & Semaphores"]
        
        subgraph DataMovement["Data Movement"]
            Unpacker0["Unpacker 0<br/>L1 → Coprocessor"]
            Unpacker1["Unpacker 1<br/>L1 → Coprocessor"]
            Packer0["Packer 0<br/>Coprocessor → L1"]
            Packer1["Packer 1"] 
            Packer2["Packer 2"]
            Packer3["Packer 3"]
        end
        
        subgraph Compute["Compute Units"]
            MatrixUnit["Matrix Unit (FPU)<br/>Low-precision matrices"]
            VectorUnit["Vector Unit (SFPU)<br/>32-lane SIMD"]
            ScalarUnit["Scalar Unit (ThCon)<br/>Integer & 128-bit ops"]
        end
        
        subgraph Support["Support Units"]
            ConfigUnit["Configuration Unit"]
            MoverUnit["Mover Unit"] 
            MiscUnit["Miscellaneous Unit"]
        end
    end
    
    subgraph Memory["Memory Buffers"]
        SrcA["SrcA Buffers<br/>(2 copies)"]
        SrcB["SrcB Buffers<br/>(2 copies)"] 
        Dst["Dst Buffer<br/>(shared)"]
        LReg["LReg<br/>(shared)"]
        L1Memory["L1 Memory<br/>16 banks"]
    end
    
    subgraph State["Per-Thread State"]
        GPRs["GPRs"]
        ADCs["ADCs"] 
        RWCs["RWCs"]
        BackendConfig["Backend Configuration"]
    end
    
    WaitGates --> Backend
    
    Unpacker0 --> SrcA
    Unpacker1 --> SrcB
    MatrixUnit <--> SrcA
    MatrixUnit <--> SrcB
    MatrixUnit --> Dst
    
    VectorUnit <--> LReg
    VectorUnit <--> Dst
    
    Packer0 <--> L1Memory
    Packer1 <--> L1Memory
    Packer2 <--> L1Memory  
    Packer3 <--> L1Memory
    
    DataMovement <--> L1Memory
    ScalarUnit <--> L1Memory
    
    Backend -.->|"Thread ID preserves<br/>configuration context"| State
```

**Tensix Coprocessor Backend Architecture**

### Execution Unit Summary

| Unit | Function | Key Capabilities |
|------|----------|------------------|
| **Sync Unit** | Thread coordination | Mutexes, semaphores, barriers |
| **Unpackers (2×)** | Data ingestion | Format conversion, decompression from L1 |
| **Matrix Unit (FPU)** | Matrix operations | Low-precision matrix multiply-accumulate |
| **Vector Unit (SFPU)** | Vector operations | 32-lane SIMD, FP32 operations |
| **Packers (4×)** | Data output | Format conversion, compression to L1 |
| **Scalar Unit (ThCon)** | Scalar operations | Integer arithmetic, 128-bit L1 access |
| **Configuration Unit** | Register management | Backend configuration control |
| **Mover Unit** | Bulk data transfer | High-bandwidth L1 copy operations |
| **Miscellaneous Unit** | Support functions | Various utility operations |

### Memory Buffer Organization

- **`SrcA`/`SrcB`**: Two copies each, alternating between unpacker writes and Matrix Unit reads
- **`Dst`**: Single shared buffer for Matrix Unit and Vector Unit results
- **`LReg`**: Shared vector register file for Vector Unit operations
- **L1**: Shared scratchpad accessible by all units with banking conflicts

### Thread Context Preservation

Instructions retain thread ID (T0/T1/T2) through backend execution for:
- Per-thread backend configuration access
- Per-thread state manipulation (GPRs, ADCs, RWCs)
- Synchronization and dependency tracking
- Mutex ownership management

Sources: [WormholeB0/TensixTile/TensixCoprocessor/README.md:44-62](), [WormholeB0/TensixTile/TensixCoprocessor/Packers/OutputAddressGenerator.md:5-25]()

## Data Flow and Interconnections

The hardware architecture supports multiple concurrent data flows between processing units, with careful bandwidth management and conflict resolution.

```mermaid
graph TB
    subgraph External["External Interfaces"]
        NoC1_Ext["NoC 1<br/>Network Input/Output"]
        NoC2_Ext["NoC 2<br/>Network Input/Output"]
    end
    
    subgraph L1Banks["L1 Memory Banks (16×)"]
        L1_0["Bank 0"]
        L1_1["Bank 1"] 
        L1_N["Bank 15"]
    end
    
    subgraph AccessPorts["L1 Access Ports (16×)"]
        Port_RISCV["Ports 0-1<br/>RISCV Cores"]
        Port_Unpacker["Ports 2-4<br/>Unpackers (shared)"]
        Port_Packer["Ports 5-8<br/>Packers"]
        Port_Mover["Ports 9-10<br/>Mover"]
        Port_ThCon["Port 11<br/>Scalar Unit"]
        Port_NoC1["Ports 12-13<br/>NoC 1 (2R+2W)"]
        Port_NoC2["Ports 14-15<br/>NoC 2 (2R+2W)"]
    end
    
    subgraph Processing["Processing Pipeline"]
        DataIngestion["Data Ingestion<br/>Unpackers → SrcA/SrcB"]
        Computation["Computation<br/>Matrix/Vector Units"]
        DataOutput["Data Output<br/>Dst → Packers → L1"]
    end
    
    subgraph Buffers["Internal Buffers"]
        SrcA_Buf["SrcA (2 copies)"]
        SrcB_Buf["SrcB (2 copies)"]
        Dst_Buf["Dst (shared)"]
        LReg_Buf["LReg (shared)"]
    end
    
    NoC1_Ext <--> Port_NoC1
    NoC2_Ext <--> Port_NoC2
    
    AccessPorts <-.->|"Bank conflicts<br/>arbitration"| L1Banks
    
    Port_Unpacker --> DataIngestion
    DataIngestion --> SrcA_Buf
    DataIngestion --> SrcB_Buf
    
    SrcA_Buf --> Computation
    SrcB_Buf --> Computation
    LReg_Buf <--> Computation
    Computation --> Dst_Buf
    
    Dst_Buf --> DataOutput
    DataOutput --> Port_Packer
    Port_Packer --> L1Banks
    
    Port_RISCV <--> L1Banks
    Port_Mover <--> L1Banks
    Port_ThCon <--> L1Banks
```

**Data Flow Through Tensix Tile Components**

### Critical Data Paths

1. **Input Path**: `NoC → L1 → Unpackers → SrcA/SrcB → Matrix Unit`
2. **Compute Path**: `SrcA/SrcB → Matrix Unit → Dst` and `LReg ↔ Vector Unit ↔ Dst`
3. **Output Path**: `Dst → Packers → L1 → NoC`
4. **Control Path**: `RISCV Cores → Tensix Frontend → Backend Units`

### Bandwidth Bottlenecks and Optimizations

- **L1 Banking**: 16-way banking reduces conflicts but requires careful address planning
- **Port Sharing**: Unpackers share ports #2-4, requiring coordination between units
- **Buffer Double-Buffering**: SrcA/SrcB alternation allows overlapped compute and data movement
- **NoC Bandwidth**: 256 bits/cycle per NoC connection matches L1 port capacity

### Synchronization Points

- **Frontend Wait Gates**: Control instruction flow and enforce dependencies
- **Sync Unit**: Provides mutexes and semaphores for inter-thread coordination
- **RISCV TTSync**: Allows RISCV cores to wait for Tensix operations to complete
- **L1 Atomics**: Enable safe concurrent access to shared data structures

Sources: [WormholeB0/TensixTile/L1.md:15-53](), [WormholeB0/TensixTile/TensixCoprocessor/README.md:11-27](), [WormholeB0/TensixTile/L1.md:55-68]()"])</script><script>self.__next_f.push([1,"18:T2f68,"])</script><script>self.__next_f.push([1,"# Tensix Tile

<details>
<summary>Relevant source files</summary>

The following files were used as context for generating this wiki page:

- [WormholeB0/TensixTile/L1.md](WormholeB0/TensixTile/L1.md)
- [WormholeB0/TensixTile/README.md](WormholeB0/TensixTile/README.md)
- [WormholeB0/TensixTile/TensixCoprocessor/MOPExpander.md](WormholeB0/TensixTile/TensixCoprocessor/MOPExpander.md)
- [WormholeB0/TensixTile/TensixCoprocessor/Packers/OutputAddressGenerator.md](WormholeB0/TensixTile/TensixCoprocessor/Packers/OutputAddressGenerator.md)
- [WormholeB0/TensixTile/TensixCoprocessor/README.md](WormholeB0/TensixTile/TensixCoprocessor/README.md)

</details>



The Tensix Tile is the primary compute unit in the Wormhole B0 architecture, containing multiple processing cores, local memory, and specialized AI acceleration hardware. This document covers the hardware architecture, component interactions, and programming interfaces of the Tensix Tile system.

For detailed information about individual components, see [Baby RISCV Cores](#2.1.1), [L1 Memory System](#2.1.2), and [Tensix Coprocessor](#2.2).

## Architecture Overview

Each Tensix Tile is a complete processing unit designed for AI workloads, containing five Baby RISCV cores, shared L1 memory, and a sophisticated AI coprocessor. The tile operates as a heterogeneous multiprocessor where RISCV cores orchestrate operations while the Tensix Coprocessor performs high-throughput computation.

### Tensix Tile System Architecture

```mermaid
graph TB
    subgraph TensixTile["Tensix Tile"]
        subgraph RISCVCores["Baby RISCV Cores"]
            RISCV_T0["RISCV T0<br/>RV32IM"]
            RISCV_T1["RISCV T1<br/>RV32IM"]  
            RISCV_T2["RISCV T2<br/>RV32IM"]
            RISCV_B["RISCV B<br/>RV32IM"]
            RISCV_4["RISCV Core 4<br/>RV32IM"]
        end
        
        subgraph L1Memory["L1 Memory System"]
            L1Banks["L1 RAM<br/>1464 KiB<br/>16 banks × 91.5 KiB"]
            AccessPorts["16 Access Ports<br/>128-bit R/W<br/>Banking & Arbitration"]
        end
        
        subgraph TensixCoprocessor["Tensix Coprocessor"]
            subgraph Frontend["Frontend (3 threads)"]
                MOPExpander["MOP Expander"]
                ReplayExpander["REPLAY Expander"]
                WaitGate["Wait Gate"]
            end
            
            subgraph Backend["Backend Execution Units"]
                VectorUnit["Vector Unit SFPU<br/>32×32-bit SIMD"]
                MatrixUnit["Matrix Unit FPU<br/>Low-precision matrices"]
                Unpackers["Unpackers 0-1<br/>Data decompression"]
                Packers["Packers 0-3<br/>Data compression"]
                ScalarUnit["Scalar Unit ThCon<br/>Integer & atomics"]
                SyncUnit["Sync Unit<br/>Mutexes & Semaphores"]
            end
        end
        
        subgraph Interconnect["Network Connectivity"]
            NoC1["NoC Connection 1"]
            NoC2["NoC Connection 2"]
            NOCOverlay["NoC Overlay<br/>Transaction assistant"]
            Mover["Mover Unit<br/>DMA operations"]
        end
        
        subgraph Utilities["Utility Components"]
            Mailboxes["Mailboxes<br/>Inter-core FIFOs"]
            TDMA["TDMA-RISC<br/>Tensor DMA"]
            DebugTS["Debug Timestamper"]
            PIC["Programmable Interrupt Controller"]
        end
    end
    
    %% Instruction flow
    RISCV_T0 -->|"Push Instructions"| Frontend
    RISCV_T1 -->|"Push Instructions"| Frontend
    RISCV_T2 -->|"Push Instructions"| Frontend
    RISCV_B -->|"Push Instructions"| Frontend
    
    %% Frontend pipeline
    MOPExpander --> ReplayExpander
    ReplayExpander --> WaitGate
    WaitGate --> Backend
    
    %% Memory connections
    L1Banks <--> AccessPorts
    AccessPorts <--> RISCVCores
    AccessPorts <--> Backend
    AccessPorts <--> NoC1
    AccessPorts <--> NoC2
    AccessPorts <--> Mover
    
    %% Inter-core communication
    RISCVCores <--> Mailboxes
    RISCVCores <--> TDMA
    
    %% External connections
    NoC1 <--> NOCOverlay
    NoC2 <--> NOCOverlay
```

Sources: [WormholeB0/TensixTile/README.md:1-17](), [WormholeB0/TensixTile/TensixCoprocessor/README.md:1-63]()

## Baby RISCV Cores

The Tensix Tile contains five Baby RISCV cores implementing the RV32IM instruction set architecture. These cores serve as control processors that orchestrate the operation of the AI coprocessor and manage data movement.

| Core | Primary Role | Tensix Thread |
|------|-------------|---------------|
| RISCV T0 | Tensix thread T0 control | T0 |
| RISCV T1 | Tensix thread T1 control | T1 |
| RISCV T2 | Tensix thread T2 control | T2 |
| RISCV B | Shared operations, backup | Any |
| RISCV Core 4 | General purpose | N/A |

The cores push instructions to the Tensix Coprocessor using standard RISCV `sw` instructions to special memory addresses. A custom extension allows storing 32-bit immediates as single instructions, making Tensix instructions appear mixed into the RISCV instruction stream.

Sources: [WormholeB0/TensixTile/README.md:5](), [WormholeB0/TensixTile/TensixCoprocessor/README.md:3-4]()

## L1 Memory System

The L1 memory system provides 1464 KiB of scratchpad RAM organized as 16 banks of 91.5 KiB each. Despite being called "L1", this is plain RAM without hardware caching behavior.

### L1 Memory Architecture and Access Patterns

```mermaid
graph TB
    subgraph L1System["L1 Memory System"]
        subgraph Banks["Memory Banks"]
            Bank0["Bank 0<br/>91.5 KiB<br/>128-bit R/W"]
            Bank1["Bank 1<br/>91.5 KiB<br/>128-bit R/W"]
            BankDots["..."]
            Bank15["Bank 15<br/>91.5 KiB<br/>128-bit R/W"]
        end
        
        subgraph AccessPorts["Access Port System"]
            Port0["Port 0"]
            Port1["Port 1"]
            Port2["Port 2"]
            Port3["Port 3"]
            Port4["Port 4"]
            Port5["Port 5"]
            Port6["Port 6"]
            Port7["Port 7"]
            Port8["Port 8"]
            Port9["Port 9"]
            Port10["Port 10"]
            Port11["Port 11"]
            Port12["Port 12"]
            Port13["Port 13"]
            Port14["Port 14"]
            Port15["Port 15"]
        end
        
        subgraph Clients["Memory Clients"]
            RISCVClients["RISCV Cores<br/>Instruction cache<br/>Load/Store units"]
            UnpackerClients["Unpackers 0-1<br/>BFP exponent reads"]
            PackerClients["Packers 0-3<br/>Atomic accumulate"]
            ScalarUnitClient["Scalar Unit ThCon<br/>LOADIND/STOREIND"]
            NOCClients["NoC 1 & 2<br/>4 connections each"]
            MoverClient["Mover<br/>Read & Write heads"]
        end
    end
    
    %% Access port assignments (simplified)
    RISCVClients <--> Port0
    RISCVClients <--> Port1
    UnpackerClients <--> Port2
    UnpackerClients <--> Port3
    UnpackerClients <--> Port4
    PackerClients <--> Port5
    PackerClients <--> Port6
    PackerClients <--> Port7
    PackerClients <--> Port8
    ScalarUnitClient <--> Port9
    MoverClient <--> Port10
    MoverClient <--> Port11
    NOCClients <--> Port12
    NOCClients <--> Port13
    NOCClients <--> Port14
    NOCClients <--> Port15
    
    %% Bank access (any port can access any bank)
    Port0 -.-> Banks
    Port1 -.-> Banks
    Port2 -.-> Banks
    Port15 -.-> Banks
```

### Memory Access Characteristics

The L1 memory system supports several access patterns with different performance characteristics:

- **128-bit Read/Write**: Full bandwidth utilization
- **Narrow Reads**: Implemented as 128-bit read with bit masking
- **Narrow Writes**: Atomic read-modify-write, 5× bandwidth cost
- **Unconditional Atomics**: Atomic increment, 5× bandwidth cost
- **Conditional Atomics**: Compare-and-increment/set, 5× bandwidth cost
- **Near-memory Accumulate**: 4×FP32/INT32 or 8×FP16/BF16, 5× or 2× bandwidth cost

Bank conflicts occur when multiple ports access the same bank simultaneously, forcing all but one port to wait.

Sources: [WormholeB0/TensixTile/L1.md:1-14](), [WormholeB0/TensixTile/L1.md:55-69]()

## Tensix Coprocessor Integration

The Tensix Coprocessor operates with three independent instruction threads (T0, T1, T2), each capable of executing one instruction per cycle. The coprocessor uses a push-based instruction model where RISCV cores push instructions rather than the coprocessor fetching them.

### Instruction Flow and Processing Pipeline

```mermaid
graph LR
    subgraph RISCVLayer["RISCV Control Layer"]
        RISCV_T0_Core["RISCV_T0"]
        RISCV_T1_Core["RISCV_T1"] 
        RISCV_T2_Core["RISCV_T2"]
        RISCV_B_Core["RISCV_B"]
    end
    
    subgraph TensixFrontend["Tensix Frontend (Per Thread)"]
        subgraph Thread0["Thread T0"]
            MOPExpander0["MOP_Expander"]
            ReplayExpander0["REPLAY_Expander"] 
            WaitGate0["Wait_Gate"]
        end
        subgraph Thread1["Thread T1"]
            MOPExpander1["MOP_Expander"]
            ReplayExpander1["REPLAY_Expander"]
            WaitGate1["Wait_Gate"]
        end
        subgraph Thread2["Thread T2"] 
            MOPExpander2["MOP_Expander"]
            ReplayExpander2["REPLAY_Expander"]
            WaitGate2["Wait_Gate"]
        end
    end
    
    subgraph TensixBackend["Tensix Backend (Shared)"]
        SyncUnit_Backend["SyncUnit"]
        Unpackers_Backend["Unpackers"]
        MatrixUnit_Backend["MatrixUnit_FPU"]
        Packers_Backend["Packers"]
        VectorUnit_Backend["VectorUnit_SFPU"]
        ScalarUnit_Backend["ScalarUnit_ThCon"]
        ConfigUnit_Backend["ConfigurationUnit"]
        MoverUnit_Backend["MoverUnit_XMOV"]
        MiscUnit_Backend["MiscellaneousUnit"]
    end
    
    %% RISCV to Frontend connections
    RISCV_T0_Core -->|"sw to TENSIX_PUSH_BASE"| Thread0
    RISCV_T1_Core -->|"sw to TENSIX_PUSH_BASE"| Thread1
    RISCV_T2_Core -->|"sw to TENSIX_PUSH_BASE"| Thread2
    RISCV_B_Core -.->|"Backup path"| Thread0
    RISCV_B_Core -.->|"Backup path"| Thread1
    RISCV_B_Core -.->|"Backup path"| Thread2
    
    %% Frontend pipeline
    MOPExpander0 --> ReplayExpander0
    ReplayExpander0 --> WaitGate0
    MOPExpander1 --> ReplayExpander1
    ReplayExpander1 --> WaitGate1
    MOPExpander2 --> ReplayExpander2
    ReplayExpander2 --> WaitGate2
    
    %% Frontend to Backend dispatch
    WaitGate0 --> TensixBackend
    WaitGate1 --> TensixBackend
    WaitGate2 --> TensixBackend
```

### Configuration and State Management

The coprocessor maintains extensive configuration state with different replication strategies:

- **Per-Thread State**: `MopCfg`, GPRs, ADCs, RWCs, mutex ownership
- **Dual-Copy State**: Backend configuration with thread selection
- **Shared State**: `Dst`, `LReg`, most execution unit state

Configuration registers are mapped into RISCV address space, with some regions being write-only to prevent undefined behavior during concurrent access.

Sources: [WormholeB0/TensixTile/TensixCoprocessor/README.md:3-10](), [WormholeB0/TensixTile/TensixCoprocessor/README.md:57-62](), [WormholeB0/TensixTile/TensixCoprocessor/MOPExpander.md:98-112]()

## Programming Model

The Tensix Tile follows a heterogeneous programming model where RISCV cores act as control processors orchestrating the AI coprocessor operations. A typical division of labor assigns:

- **RISCV T0/T1/T2**: Control respective Tensix threads
- **RISCV B**: Shared operations and backup control
- **RISCV Core 4**: General-purpose tasks

The asynchronous execution model requires explicit synchronization between RISCV cores and the Tensix Coprocessor. RISCV cores can get significantly ahead of coprocessor execution, necessitating careful use of synchronization primitives.

### Performance Considerations

RISCV cores have limited L1 bandwidth and should delegate memory-intensive operations:
- Use Mover for `memcpy` operations
- Use Unpackers/Packers for data format conversion
- Use NoC for inter-tile communication
- Use Scalar Unit (ThCon) for atomic operations

Sources: [WormholeB0/TensixTile/README.md:16-17](), [WormholeB0/TensixTile/TensixCoprocessor/README.md:8-10](), [WormholeB0/TensixTile/L1.md:23-30]()"])</script><script>self.__next_f.push([1,"19:T21e0,"])</script><script>self.__next_f.push([1,"# Baby RISCV Cores

<details>
<summary>Relevant source files</summary>

The following files were used as context for generating this wiki page:

- [README.md](README.md)
- [WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md](WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md)

</details>



The Baby RISCV cores are the orchestration engines within each Tensix Tile that coordinate operations across the tile's computational units. These cores are responsible for issuing instructions to the Tensix Coprocessor units, managing memory operations, and handling synchronization between different processing elements.

For information about the broader Tensix Tile architecture that contains these cores, see [Tensix Tile](#2.1). For details about the computational units they control, see [Tensix Coprocessor](#2.2).

## Core Architecture Overview

Each Tensix Tile contains multiple Baby RISCV cores with specialized roles:

```mermaid
graph TB
    subgraph "Tensix Tile"
        subgraph "Baby RISCV Cores"
            T0["RISCV T0<br/>Vector Unit Control"]
            T1["RISCV T1<br/>Matrix Unit Control"]  
            T2["RISCV T2<br/>Unpacker Control"]
            B["RISCV B<br/>Packer Control"]
            Core4["RISCV Core 4<br/>General Purpose"]
        end
        
        subgraph "Execution Units"
            VectorUnit["Vector Unit SFPU"]
            MatrixUnit["Matrix Unit FPU"]
            Unpackers["Unpackers 0-1"]
            Packers["Packers 0-3"]
        end
        
        subgraph "Memory System"
            L1["L1 Scratchpad<br/>1464 KiB, 16 banks"]
            LSU["Load/Store Units"]
        end
    end
    
    T0 -->|"Push Instructions"| VectorUnit
    T1 -->|"Push Instructions"| MatrixUnit
    T2 -->|"Control"| Unpackers
    B -->|"Control"| Packers
    
    T0 --> LSU
    T1 --> LSU
    T2 --> LSU
    B --> LSU
    Core4 --> LSU
    
    LSU <--> L1
```

**Sources:** [WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md:1-149]()

## Load/Store Unit Architecture

Each Baby RISCV core contains a Load/Store Unit with sophisticated queuing mechanisms that enable significant instruction reordering despite the cores being nominally "in-order":

```mermaid
graph LR
    subgraph "Baby RISCV Core Pipeline"
        IntegerUnit["Integer Unit<br/>Instruction Decode"]
        
        subgraph "Load/Store Unit"
            RetireQueue["Retire-Order Queue<br/>8 entries"]
            StoreQueue["Store Queue<br/>4 entries"]
        end
        
        subgraph "Memory Subsystem"
            MemMux["Memory Mux<br/>1 read OR 1 write/cycle"]
            L1Banks["L1 Banks<br/>16 parallel banks"]
            OtherMem["Other Memory Regions<br/>Mailboxes, FIFOs, etc."]
        end
    end
    
    IntegerUnit --> RetireQueue
    IntegerUnit --> StoreQueue
    
    RetireQueue -->|"Read Requests"| MemMux
    StoreQueue -->|"Write Requests"| MemMux
    
    MemMux --> L1Banks
    MemMux --> OtherMem
    
    L1Banks -->|"Read Responses"| RetireQueue
    OtherMem -->|"Read Responses"| RetireQueue
```

**Sources:** [WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md:5-28]()

## Memory Ordering Behavior

The Load/Store Unit implements complex ordering rules that programmers must understand for correct operation:

| Instruction Type | Entry Requirements | LSU Actions | Exit Requirements |
|------------------|-------------------|-------------|-------------------|
| **Load** | Space in retire-order queue, space in store queue, no conflicting store | Append to retire-order queue, emit read-request | Reached front of retire-order queue, read-response obtained |
| **Store** | Space in retire-order queue, space in store queue | Append to both queues (write-request NOT immediately emitted) | Reached front of retire-order queue |
| **Other** | Space in retire-order queue, space in store queue | Append to retire-order queue | Reached front of retire-order queue |

**Sources:** [WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md:9-14]()

### Instruction Pairing Guarantees

The memory ordering system provides specific guarantees for instruction pairs:

| Instruction Sequence | Behavioral Guarantees | Remaining Hazards |
|---------------------|----------------------|-------------------|
| `lw` then `lw` | Earlier load emits read-request before later load | Later load may emit before earlier response obtained |
| `lw` then `sw` | Load emits read-request before store emits write-request | Store may emit before load response obtained |
| `sw` then `sw` | Earlier store emits write-request before later store | Later store may emit before earlier processed |
| `sw` then `lw` | **Only if exact same address:** store emits before load | **No guarantee if addresses differ** |

**Sources:** [WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md:30-43]()

## Ordering Enforcement Mechanisms

Since the standard RISCV `fence` instruction is treated as a no-op, programmers must use alternative mechanisms to enforce stronger ordering:

### Load Synchronization
To ensure a load's read-response is obtained before subsequent operations:

1. **Data dependency:** Make subsequent operation consume the load result register
2. **Artificial dependency:** Insert instruction that consumes load result between load and subsequent operation  
3. **Queue saturation:** Execute at least 7 other instructions to fill the 8-entry retire-order queue

### Store Synchronization  
To ensure a store's write-request is emitted before subsequent operations:

1. **Subsequent store:** Any following store instruction
2. **Address matching:** Subsequent operation with same starting byte address
3. **Queue saturation:** Execute at least 3 other stores to fill the 4-entry store queue

**Sources:** [WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md:45-60]()

## Multi-Core Coordination

When multiple Baby RISCV cores interact through shared memory, additional coordination mechanisms are required:

```mermaid
graph TB
    subgraph "L1 Memory Coordination"
        subgraph "Same Access Port"
            Core1["RISCV Core A"] --> Port1["L1 Access Port 1"]
            Core2["RISCV Core B"] --> Port1
            Port1 --> Bank1["L1 Bank"]
            Port1 -.->|"Head-of-line blocking"| Bank1
        end
        
        subgraph "Different Access Ports"
            Core3["RISCV Core C"] --> Port2["L1 Access Port 2"]
            Core4["RISCV Core D"] --> Port3["L1 Access Port 3"]
            Port2 --> Bank2["L1 Bank X"]
            Port3 --> Bank2
            Bank2 -.->|"Per-bank ordering"| Bank2
        end
    end
    
    subgraph "Cross-Core Signaling"
        CoreX["RISCV B"] -->|"Data Write"| L1Memory["L1 Memory"]
        CoreX -->|"Signal Write"| Mailbox["B→T0 Mailbox"]
        Mailbox -->|"Signal Read"| CoreY["RISCV T0"]
        CoreY -->|"Data Read"| L1Memory
    end
```

**Sources:** [WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md:70-85]()

## Programming Hazards and Examples

### Mailbox Read-from-Future
A counter-intuitive behavior where a load can receive data from a store that appears later in the instruction stream:

```assembly
li t0, 0xFFEC0000  # TENSIX_MAILBOX0_BASE (B to B mailbox)
li t1, 123
lw t2, 0(t0)       # Pop from mailbox - gets 123!
sw t1, 0(t0)       # Push 123 to mailbox
```

This occurs because mailbox read and write sides are different memory regions, allowing the write-request to be processed before the read-request despite program order.

### Sub-word Load Conflicts
Conflict detection based only on starting byte addresses can cause unexpected behavior:

```assembly
li t0, 0xFFB00000  # MEM_LOCAL_BASE
sw x0, 0(t0)       # Store 4 bytes at address t0
lhu t1, 2(t0)      # Load 2 bytes at address t0+2
```

The load may not observe the store because `0(t0) ≠ 2(t0)` for conflict detection, even though the byte ranges overlap.

**Sources:** [WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md:86-123]()

## Cross-Core Synchronization Pattern

Proper cross-core coordination requires explicit synchronization to ensure memory operations complete in the intended order:

```assembly
# RISCV B (Producer)                # RISCV T0 (Consumer)
li t0, 0xFFEC1000  # B→T0 mailbox    li t2, 0xFFEC0000  # B→T0 mailbox
li t1, 123                          lw t5, 0(t2)       # Mailbox pop  
sw t1, 0x124(x0)   # Write to L1     addi x0, t5, 0     # Consume result
lw t4, 0x124(x0)   # Read back        lw t3, 0x124(x0)  # Read from L1
addi x0, t4, 0     # Consume result   
sw x0, 0(t0)       # Signal complete
```

The read-back and consume operations ensure the L1 write completes before the mailbox signal is sent.

**Sources:** [WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md:124-149]()"])</script><script>self.__next_f.push([1,"1a:T295f,"])</script><script>self.__next_f.push([1,"# L1 Memory System

<details>
<summary>Relevant source files</summary>

The following files were used as context for generating this wiki page:

- [WormholeB0/TensixTile/L1.md](WormholeB0/TensixTile/L1.md)
- [WormholeB0/TensixTile/TensixCoprocessor/MOPExpander.md](WormholeB0/TensixTile/TensixCoprocessor/MOPExpander.md)
- [WormholeB0/TensixTile/TensixCoprocessor/Packers/OutputAddressGenerator.md](WormholeB0/TensixTile/TensixCoprocessor/Packers/OutputAddressGenerator.md)

</details>



This document describes the L1 scratchpad memory system within the Tensix Tile, including its banking architecture, access port arbitration, client bandwidth characteristics, and atomic operation support. For information about the RISCV cores that access this memory, see [Baby RISCV Cores](#2.1.1). For details about the Tensix Coprocessor units that use L1 memory, see [Tensix Coprocessor](#2.2).

## Overview

The L1 memory system provides 1464 KiB of scratchpad RAM that serves as the primary working memory for each Tensix Tile. Despite its "L1" designation, this is not a hardware-managed cache but rather directly addressable RAM that software must explicitly manage.

The memory system supports multiple concurrent clients through a banked architecture with arbitrated access ports, enabling high-bandwidth parallel operations across the various processing units within the Tensix Tile.

Sources: [WormholeB0/TensixTile/L1.md:1-5]()

## Memory Architecture

### Banking Structure

```mermaid
graph TB
    subgraph "L1 Memory System - 1464 KiB Total"
        subgraph "16 Memory Banks"
            Bank0["Bank 0<br/>91.5 KiB"]
            Bank1["Bank 1<br/>91.5 KiB"] 
            Bank2["Bank 2<br/>91.5 KiB"]
            BankDots["..."]
            Bank15["Bank 15<br/>91.5 KiB"]
        end
        
        subgraph "16 Access Ports"
            Port0["Port 0"]
            Port1["Port 1"]
            Port2["Port 2"]
            PortDots["..."]
            Port15["Port 15"]
        end
        
        subgraph "Bank Operations"
            Read128["128-bit Read<br/>1 cycle"]
            Write128["128-bit Write<br/>1 cycle"]
            NarrowRead["Narrow Read<br/>< 128-bit, 1 cycle"]
            NarrowWrite["Narrow Write<br/>< 128-bit, 5 cycles"]
            AtomicOps["Atomic Ops<br/>5 cycles"]
        end
    end
    
    Port0 -.-> Bank0
    Port1 -.-> Bank1
    Port2 -.-> Bank2
    Port15 -.-> Bank15
    
    Port0 -.->|"Any port can<br/>access any bank"| Bank15
    Port15 -.->|"Bank conflicts<br/>cause waits"| Bank0
    
    Bank0 --> Read128
    Bank0 --> Write128
    Bank0 --> NarrowRead
    Bank0 --> NarrowWrite
    Bank0 --> AtomicOps
```

The L1 memory is organized as 16 banks of 91.5 KiB each, with each bank supporting one 128-bit operation per cycle. Access is coordinated through 16 access ports that can target any bank, but bank conflicts occur when multiple ports attempt to access the same bank simultaneously.

Sources: [WormholeB0/TensixTile/L1.md:5-13]()

### Access Port Operations

| Operation Type | Implementation | Cycles | Bandwidth Impact |
|---|---|---|---|
| 128-bit read/write | Direct bank access | 1 | Full bandwidth |
| Narrow read (<128-bit) | 128-bit read + discard | 1 | Same as 128-bit |
| Narrow write (<128-bit) | Atomic read-modify-write | 5 | 5x bandwidth cost |
| Unconditional atomics | Atomic read-modify-write | 5 | 5x bandwidth cost |
| Conditional atomics | Atomic read-modify-write | 5 | 5x bandwidth cost |
| Near-memory accumulate | Atomic or non-atomic RMW | 5 or 2 | Configurable |

Sources: [WormholeB0/TensixTile/L1.md:7-13]()

## Client Access Architecture

```mermaid
graph TB
    subgraph "L1 Access Port Assignments"
        subgraph "Ports 0-1: Baby RISCV"
            Port0Client["Port 0<br/>Baby RISCV T0<br/>T1, T2, B"]
            Port1Client["Port 1<br/>Baby RISCV T0<br/>T1, T2, B"]
        end
        
        subgraph "Ports 2-6: Data Movement"
            Port2Client["Port 2<br/>Unpacker 0<br/>Packer 0 read<br/>Packer 2 write"]
            Port3Client["Port 3<br/>Unpacker 0<br/>Unpacker 1"]
            Port4Client["Port 4<br/>Unpacker 0<br/>Unpacker 1"]
            Port5Client["Port 5<br/>Unpacker 1"]
            Port6Client["Port 6<br/>Packer 1"]
        end
        
        subgraph "Ports 7-10: Processing Units"
            Port7Client["Port 7<br/>Packer 3"]
            Port8Client["Port 8<br/>ThCon (Scalar Unit)"]
            Port9Client["Port 9<br/>Mover read"]
            Port10Client["Port 10<br/>Mover write"]
        end
        
        subgraph "Ports 11-15: NoC"
            Port11Client["Port 11<br/>NoC 1 read"]
            Port12Client["Port 12<br/>NoC 1 write"]
            Port13Client["Port 13<br/>NoC 2 read"]  
            Port14Client["Port 14<br/>NoC 2 write"]
            Port15Client["Port 15<br/>NoC 1 read<br/>NoC 2 read<br/>Debug clients"]
        end
    end
    
    subgraph "Round-Robin Arbitration"
        RR1["Port 0: RR between<br/>T0, T1, T2, B cores"]
        RR2["Port 2: RR between<br/>Unpacker 0, Packer 0, Packer 2"]
        RR3["Multi-level RR<br/>where applicable"]
    end
    
    Port0Client --> RR1
    Port2Client --> RR2
    Port3Client --> RR3
```

Each access port is assigned to specific client units with round-robin arbitration handling conflicts when multiple clients share a port. The port assignments are optimized for the expected access patterns of different processing units.

Sources: [WormholeB0/TensixTile/L1.md:15-19]()

## Client Bandwidth Characteristics

### Baby RISCV Cores

The Baby RISCV cores have limited L1 bandwidth due to narrow operations:

- **Stores**: Always narrow (32-bit), 6.4 bits per cycle peak
- **Loads**: Narrow (32-bit), ~18.3 bits per cycle sustained, 4 bits per cycle for dependent loads  
- **Instruction fetches**: 128-bit reads, once every ~4 cycles when cache hits

Baby RISCV cores are encouraged to delegate L1 operations to other clients (mover, unpackers/packers, NoC) for better bandwidth utilization.

Sources: [WormholeB0/TensixTile/L1.md:23-29]()

### High-Bandwidth Clients

| Client | Read Bandwidth | Write Bandwidth | Notes |
|---|---|---|---|
| **Mover** | ~93.1 bits/cycle | ~93.1 bits/cycle | Measured: 8 ops/11 cycles each |
| **Unpackers** | 4-5 × 128-bit reads/cycle | N/A | Plus BFP exponent reads |
| **Packers** | 128-bit/cycle (Packer 0 only) | 128-bit/cycle each | Atomic: 128-bit/5 cycles |
| **ThCon Scalar Unit** | 128-bit/3 cycles | 128-bit/3 cycles | 32-bit writes: 32-bit/5 cycles |
| **NoC** | 256 bits/cycle each | 256 bits/cycle each | Theoretical peak |

Sources: [WormholeB0/TensixTile/L1.md:31-54]()

## Atomic Operations

### Supported Atomic Operations

```mermaid
graph LR
    subgraph "L1 Atomic Operations"
        subgraph "ThCon Scalar Unit"
            ATINCGET["ATINCGET<br/>Atomic increment<br/>+ get previous"]
            ATINCGETPTR["ATINCGETPTR<br/>FIFO counter<br/>operations"]
            ATCAS["ATCAS<br/>Compare and set<br/>4-bit values"]
        end
        
        subgraph "NoC Operations"
            NoCCAS["Compare and swap<br/>4-bit compare/swap"]
            NoCSwap["Atomic swap<br/>32-bit values"]
            NoCInc["Atomic increment<br/>+ get previous"]
        end
        
        subgraph "Packer Operations"
            PackerAcc["Near-memory accumulate<br/>4×FP32, 4×INT32<br/>8×FP16, 8×BF16"]
        end
    end
    
    subgraph "Memory Target"
        L1Mem["L1 Memory<br/>Aligned 32-bit<br/>operations"]
    end
    
    ATINCGET --> L1Mem
    ATINCGETPTR --> L1Mem  
    ATCAS --> L1Mem
    NoCCAS --> L1Mem
    NoCSwap --> L1Mem
    NoCInc --> L1Mem
    PackerAcc --> L1Mem
```

All atomic operations are implemented as read-modify-write sequences that block the access port and target bank for 5 cycles. Near-memory accumulate operations can optionally use a 2-cycle non-atomic mode when software ensures non-overlapping addresses.

Sources: [WormholeB0/TensixTile/L1.md:55-63]()

### Alternative Synchronization Mechanisms

Beyond L1 atomics, the system provides other synchronization primitives:

- **Mailboxes** and **PCBufs**: FIFO communication between RISCV cores
- **Tensix semaphores**: Atomic increment/decrement for coprocessor and RISCV cores  
- **Tensix mutexes**: Atomic acquire/release for coprocessor
- **Backend configuration**: Atomic bit operations via `RMWCIB` instructions

Sources: [WormholeB0/TensixTile/L1.md:64-68]()

## Address Generation and Layout

### Packer Output Address Generation

```mermaid
graph TB
    subgraph "Packer Output Address Calculation"
        subgraph "Base Address Components"
            L1DestAddr["L1_Dest_addr<br/>+ Sub_l1_tile_header_size"]
            Packer0Offset["Packer 0 offset<br/>(if bit 31 set)"]
            BaseAddr["Base Address"]
        end
        
        subgraph "ADC Counter Contribution"
            ADCCounters["ADC Y/Z/W counters<br/>Per-thread context"]
            YZWAddr["YZW_Addr calculation<br/>Y×Ystride + Z×Zstride + W×Wstride"]
            AddrOffset["(YZW_Addr & ~0xf)<br/>256-byte alignment"]
        end
        
        subgraph "Stream-Specific Offsets"
            RSIOffset["RSI Stream offset<br/>(if compression enabled)"]
            ExpOffset["Exponent Stream offset<br/>(if output < 16 bits)"]  
            DataOffset["Data Stream offset<br/>(always present)"]
        end
        
        subgraph "Final Address"
            ByteAddr["ByteAddress<br/>(Addr & 0x1ffff) << 4<br/>16-byte aligned writes"]
        end
    end
    
    L1DestAddr --> BaseAddr
    Packer0Offset --> BaseAddr
    BaseAddr --> ByteAddr
    
    ADCCounters --> YZWAddr
    YZWAddr --> AddrOffset
    AddrOffset --> ByteAddr
    
    RSIOffset --> ByteAddr
    ExpOffset --> ByteAddr
    DataOffset --> ByteAddr
```

Packer output addresses are computed dynamically based on configuration state, ADC counters, and stream-specific offsets. All output is performed as aligned 16-byte writes with automatic buffering and padding.

Sources: [WormholeB0/TensixTile/TensixCoprocessor/Packers/OutputAddressGenerator.md:5-79]()

### Address Advancement and Control

The address generation system includes mechanisms for:

- **ADC counter updates**: Y/Z counter advancement based on `AddrMod` configuration
- **Address wrapping**: Automatic wrap-around when exceeding `Pack_limit_address`  
- **Stream management**: Separate address tracking for RSI, exponent, and data streams
- **Buffer flushing**: Forced flush on `Last` or `Flush` instruction flags

Sources: [WormholeB0/TensixTile/TensixCoprocessor/Packers/OutputAddressGenerator.md:80-121]()"])</script><script>self.__next_f.push([1,"1b:T24ed,"])</script><script>self.__next_f.push([1,"# Tensix Coprocessor

<details>
<summary>Relevant source files</summary>

The following files were used as context for generating this wiki page:

- [Diagrams/Out/TensixBackendMisc.svg](Diagrams/Out/TensixBackendMisc.svg)
- [Diagrams/Src/TensixBackendMisc.lua](Diagrams/Src/TensixBackendMisc.lua)
- [WormholeB0/TensixTile/README.md](WormholeB0/TensixTile/README.md)
- [WormholeB0/TensixTile/TensixCoprocessor/README.md](WormholeB0/TensixTile/TensixCoprocessor/README.md)

</details>



The Tensix Coprocessor is the primary AI acceleration unit within each Tensix Tile, designed to execute specialized instructions pushed from Baby RISCV cores. This document covers the coprocessor's architecture, threading model, frontend/backend organization, and instruction execution flow. For details on specific execution units, see [Vector Unit (SFPU)](#2.2.1), [Matrix Unit (FPU)](#2.2.2), [Data Movement Units](#2.2.3), [Synchronization Unit](#2.2.4), and [Memory Buffers](#2.2.5). For the broader tile context, see [Tensix Tile](#2.1).

## Threading Model and Instruction Flow

The Tensix Coprocessor operates with three independent instruction threads (T0, T1, T2) that execute simultaneously at up to one instruction per thread per cycle. Baby RISCV cores push 32-bit Tensix instructions via standard `sw` instructions to special memory addresses, creating an asynchronous execution model where RISCV cores can get significantly ahead of coprocessor execution.

```mermaid
graph TB
    subgraph "Baby RISCV Cores"
        RISCV_T0["RISCV T0"]
        RISCV_T1["RISCV T1"] 
        RISCV_T2["RISCV T2"]
        RISCV_B["RISCV B"]
    end
    
    subgraph "Tensix Frontend (3 copies)"
        subgraph "Thread 0 Frontend"
            MOP0["MOP Expander"]
            REPLAY0["Replay Expander"]
            WAIT0["Wait Gate"]
        end
        subgraph "Thread 1 Frontend"
            MOP1["MOP Expander"]
            REPLAY1["Replay Expander"] 
            WAIT1["Wait Gate"]
        end
        subgraph "Thread 2 Frontend"
            MOP2["MOP Expander"]
            REPLAY2["Replay Expander"]
            WAIT2["Wait Gate"]
        end
        MUX["RISCV B Mux"]
    end
    
    subgraph "Tensix Backend (Shared)"
        SYNC["Sync Unit"]
        UNPACK["Unpackers"]
        FPU["Matrix Unit (FPU)"]
        PACK["Packers"]
        SFPU["Vector Unit (SFPU)"]
        SCALAR["Scalar Unit (ThCon)"]
        CONFIG["Configuration Unit"]
        MOVER["Mover"]
        MISC["Miscellaneous Unit"]
    end
    
    RISCV_T0 -->|"sw instructions"| MOP0
    RISCV_T1 -->|"sw instructions"| MOP1
    RISCV_T2 -->|"sw instructions"| MOP2
    RISCV_B --> MUX
    
    MOP0 --> REPLAY0 --> WAIT0
    MOP1 --> REPLAY1 --> WAIT1
    MOP2 --> REPLAY2 --> WAIT2
    MUX -.-> REPLAY0
    MUX -.-> REPLAY1
    MUX -.-> REPLAY2
    
    WAIT0 --> SYNC
    WAIT0 --> UNPACK
    WAIT0 --> FPU
    WAIT0 --> PACK
    WAIT0 --> SFPU
    WAIT0 --> SCALAR
    WAIT0 --> CONFIG
    WAIT0 --> MOVER
    WAIT0 --> MISC
    
    WAIT1 --> SYNC
    WAIT1 --> UNPACK
    WAIT1 --> FPU
    WAIT1 --> PACK
    WAIT1 --> SFPU
    WAIT1 --> SCALAR
    WAIT1 --> CONFIG
    WAIT1 --> MOVER
    WAIT1 --> MISC
    
    WAIT2 --> SYNC
    WAIT2 --> UNPACK
    WAIT2 --> FPU
    WAIT2 --> PACK
    WAIT2 --> SFPU
    WAIT2 --> SCALAR
    WAIT2 --> CONFIG
    WAIT2 --> MOVER
    WAIT2 --> MISC
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/README.md:1-63]()

## Frontend Architecture

The frontend consists of three identical copies, one per thread, each containing three sequential stages that process instructions in strict order without reordering.

### MOP Expander
Expands single incoming instructions into multiple outgoing instructions, reducing the instruction push requirements on RISCV cores and freeing them for control flow resolution.

### Replay Expander  
Provides loop unrolling capabilities, allowing single instructions to generate multiple iterations of operations without repeated RISCV instruction pushes.

### Wait Gate
Controls instruction flow into the backend, enforcing hardware synchronization constraints and software-issued `STALLWAIT` or `SEMWAIT` instructions. Instructions wait here if backend resources are unavailable or synchronization conditions are not met.

The RISCV B mux allows RISCV B to inject instructions into any thread's frontend, but requires careful software coordination to avoid silently discarding instructions from the primary thread.

Sources: [WormholeB0/TensixTile/TensixCoprocessor/README.md:29-43]()

## Backend Execution Units

Once instructions pass through the Wait Gate, they dispatch to one of nine backend execution units. Instructions retain their original thread identity for accessing per-thread configuration and state.

```mermaid
graph TB
    subgraph "Backend Execution Units"
        SYNC["Sync Unit<br/>Thread coordination"]
        UNPACK["Unpackers<br/>L1 → Coprocessor data movement"]
        FPU["Matrix Unit (FPU)<br/>Low-precision matrix operations"]
        PACK["Packers<br/>Coprocessor → L1 data movement"]
        SFPU["Vector Unit (SFPU)<br/>32-lane SIMD operations"]
        SCALAR["Scalar Unit (ThCon)<br/>Integer scalar & 128-bit memory ops"]
        CONFIG["Configuration Unit<br/>Register manipulation"]
        MOVER["Mover<br/>L1 memory operations"]
        MISC["Miscellaneous Unit<br/>System control"]
    end
    
    subgraph "Memory Hierarchy"
        L1["L1 Scratchpad<br/>1464 KiB, 16 banks"]
        SRCA["SrcA Buffers<br/>2 copies"]
        SRCB["SrcB Buffers<br/>2 copies"] 
        DST["Dst Buffer<br/>Shared"]
        LREG["LReg<br/>Vector registers"]
    end
    
    subgraph "Configuration"
        RWCS["RWCs<br/>Per-thread & shared"]
        ADCS["ADCs<br/>Per-thread"]
        GPRS["GPRs<br/>Per-thread"]
    end
    
    UNPACK <--> L1
    UNPACK --> SRCA
    UNPACK --> SRCB
    
    FPU <--> SRCA
    FPU <--> SRCB
    FPU --> DST
    
    SFPU <--> LREG
    SFPU <--> DST
    
    PACK <--> L1
    PACK <-- DST
    PACK <-- LREG
    
    SCALAR <--> L1
    SCALAR <--> GPRS
    
    CONFIG <--> RWCS
    CONFIG <--> ADCS
    
    MOVER <--> L1
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/README.md:44-62]()

## Configuration and Control Infrastructure

The coprocessor uses extensive configuration registers to extend the 32-bit instruction encoding space. The Miscellaneous Unit handles system-level configuration and control flows.

### Backend Miscellaneous Unit Architecture

```mermaid
graph TB
    subgraph "Configuration State"
        FIDEL_RWC["Fidelity Phase RWCs<br/>3x 2b"]
        DST_RWC["Dst, SrcA, SrcB RWCs<br/>3x 2x (10b + 6b + 6b)"]
        PRED_MASK["Lane Predication Masks<br/>32x 9x (1b + 1b)"]
        SRC_ACCESS["SrcA, SrcB Access Control<br/>2x 4b"]
        ROW_OFFSET["SrcA, SrcB Row Offset<br/>2x 3x 2b"]
        CTX_COUNT["Context Counters<br/>2x 3x 3b"]
        LANE_CFG["Lane Configuration<br/>8x 18b"]
        MACRO_CFG["SFPLOADMACRO Configuration<br/>8x 268b"]
    end
    
    subgraph "Data Movement Control"
        UNPACK_ADC["Unpacker ADCs<br/>3x 2x 2x 2x 47b"]
        PACK_ADC["Packer ADCs<br/>3x 1x 2x 2x 47b"]
        META_FIFO["Metadata FIFOs<br/>4x 4x (16b + 32b)"]
    end
    
    subgraph "System Integration"
        NOC0_CMD["NoC 0 Configuration / Command"]
        NOC1_CMD["NoC 1 Configuration / Command"]
        NOC_OVERLAY["NoC Overlay Configuration / Command"]
        TDMA_CMD["TDMA-RISC Configuration / Command"]
        PIC_STATUS["PIC Configuration / Status"]
        TILE_CTRL["Tile Control / Debug / Status"]
    end
    
    FIDEL_RWC <--> FPU
    DST_RWC <--> FPU
    DST_RWC <--> SFPU
    PRED_MASK <--> SFPU
    
    SRC_ACCESS --> MISC_UNIT["Miscellaneous Unit"]
    MISC_UNIT --> UNPACK_ADC
    MISC_UNIT --> PACK_ADC
    
    ROW_OFFSET --> UNPACK["Unpackers"]
    CTX_COUNT --> UNPACK
    UNPACK_ADC --> UNPACK
    
    PACK_ADC --> PACK["Packers"]
    PACK --> META_FIFO
    META_FIFO --> TDMA_RISC["TDMA-RISC"]
    
    LANE_CFG <--> SFPU
    MACRO_CFG <--> SFPU
    
    SCALAR_UNIT["Scalar Unit (ThCon)"] --> NOC0_CMD
    SCALAR_UNIT --> NOC1_CMD
    SCALAR_UNIT --> NOC_OVERLAY
    SCALAR_UNIT --> TDMA_CMD
    SCALAR_UNIT --> PIC_STATUS
    SCALAR_UNIT --> TILE_CTRL
```

Sources: [Diagrams/Src/TensixBackendMisc.lua:41-114]()

## Data Flow Patterns

The coprocessor follows typical data flow patterns optimized for AI workloads:

1. **Thread T0**: Dispatches instructions to Matrix Unit (FPU) for compute operations
2. **Thread T1**: Dispatches instructions to Unpackers for data staging from L1 to SrcA/SrcB buffers  
3. **Thread T2**: Dispatches instructions to Packers for result movement from Dst buffer back to L1

This pattern maximizes throughput since the Matrix Unit can only process one instruction per cycle regardless of thread count, while data movement operations can proceed in parallel.

### Key Synchronization Points

- **Buffer Management**: SrcA and SrcB each have two copies that alternate between unpacker access and Matrix Unit access
- **Shared Resources**: Dst buffer and LReg are shared between all threads, requiring careful software coordination
- **Configuration Timing**: Configuration changes must account for asynchronous execution - past instructions may still be using old configuration when new values are written

Sources: [WormholeB0/TensixTile/TensixCoprocessor/README.md:5-9](), [WormholeB0/TensixTile/TensixCoprocessor/README.md:56-62]()"])</script><script>self.__next_f.push([1,"1c:T3239,"])</script><script>self.__next_f.push([1,"# Vector Unit (SFPU)

<details>
<summary>Relevant source files</summary>

The following files were used as context for generating this wiki page:

- [WormholeB0/TensixTile/TensixCoprocessor/SFPCONFIG.md](WormholeB0/TensixTile/TensixCoprocessor/SFPCONFIG.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPIADD.md](WormholeB0/TensixTile/TensixCoprocessor/SFPIADD.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPLOADMACRO.md](WormholeB0/TensixTile/TensixCoprocessor/SFPLOADMACRO.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPSHFT2.md](WormholeB0/TensixTile/TensixCoprocessor/SFPSHFT2.md)
- [WormholeB0/TensixTile/TensixCoprocessor/VectorUnit.md](WormholeB0/TensixTile/TensixCoprocessor/VectorUnit.md)

</details>



The Vector Unit (SFPU) is a 32-lane SIMD processing engine within the Tensix Coprocessor that performs arithmetic and manipulation operations on 32-bit floating-point values and integers. It serves as a general-purpose vector processing unit capable of executing complex mathematical operations, data type conversions, and specialized AI workloads through its multi-sub-unit architecture.

For matrix operations, see [Matrix Unit (FPU)](#2.2.2). For data movement between L1 memory and coprocessor buffers, see [Data Movement Units](#2.2.3).

## Architecture Overview

The Vector Unit consists of five specialized sub-units that can operate independently when properly scheduled, along with a 32-lane register file and comprehensive lane predication system.

```mermaid
graph TB
    subgraph "Vector Unit (SFPU)"
        subgraph "Execution Sub-Units"
            LoadUnit["Load Sub-Unit<br/>SFPLOAD, SFPLOADI<br/>SFPLOADMACRO"]
            SimpleUnit["Simple Sub-Unit<br/>SFPABS, SFPAND, SFPCAST<br/>SFPDIVP2, SFPMOV, etc."]
            MADUnit["MAD Sub-Unit<br/>SFPADD, SFPMAD, SFPMUL<br/>SFPLUT, SFPNOP"]
            RoundUnit["Round Sub-Unit<br/>SFPSHFT2, SFPSTOCHRND<br/>SFPNOP"]
            StoreUnit["Store Sub-Unit<br/>SFPSTORE"]
        end
        
        subgraph "Register File"
            LReg["LReg[0:16]<br/>32 lanes × 32 bits<br/>Vector registers"]
        end
        
        subgraph "Control Systems"
            LaneFlags["LaneFlags[32]<br/>Per-lane condition flags"]
            FlagStack["FlagStack[32]<br/>SIMT control flow"]
            LaneConfig["LaneConfig[32]<br/>Per-lane configuration"]
            LoadMacroConfig["LoadMacroConfig[32]<br/>Macro instruction templates"]
        end
    end
    
    subgraph "External Interfaces"
        DstBuffer["Dst Buffer<br/>Result accumulation"]
        RISCVCores["Baby RISCV Cores<br/>Instruction dispatch"]
    end
    
    RISCVCores -->|"Push Instructions"| LoadUnit
    LoadUnit -->|"Schedule Future Instructions"| SimpleUnit
    LoadUnit -->|"Schedule Future Instructions"| MADUnit
    LoadUnit -->|"Schedule Future Instructions"| RoundUnit
    LoadUnit -->|"Schedule Future Instructions"| StoreUnit
    
    LoadUnit <-->|"Read Data"| DstBuffer
    StoreUnit <-->|"Write Data"| DstBuffer
    
    SimpleUnit <--> LReg
    MADUnit <--> LReg
    RoundUnit <--> LReg
    LoadUnit --> LReg
    StoreUnit <-- LReg
    
    LaneFlags -.->|"Predication"| SimpleUnit
    LaneFlags -.->|"Predication"| MADUnit
    LaneFlags -.->|"Predication"| RoundUnit
    
    LoadMacroConfig -.->|"Configure"| LoadUnit
    LaneConfig -.->|"Configure"| LReg
```

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/VectorUnit.md:1-163](), [WormholeB0/TensixTile/TensixCoprocessor/SFPLOADMACRO.md:1-156]()

## Sub-Unit Organization

The Vector Unit's five sub-units enable instruction-level parallelism through careful scheduling, with `SFPLOADMACRO` being the primary mechanism for activating multiple sub-units simultaneously.

```mermaid
graph LR
    subgraph "Sub-Unit Instruction Assignment"
        LoadSubUnit["Load Sub-Unit<br/>(at most 1 per cycle)"]
        SimpleSubUnit["Simple Sub-Unit<br/>(at most 1 per cycle)"]
        MADSubUnit["MAD Sub-Unit<br/>(at most 1 per cycle)"]
        RoundSubUnit["Round Sub-Unit<br/>(at most 1 per cycle)"]
        StoreSubUnit["Store Sub-Unit<br/>(at most 1 per cycle)"]
    end
    
    subgraph "Instruction Categories"
        LoadInstructions["SFPLOAD<br/>SFPLOADI<br/>SFPLOADMACRO<br/>SFPNOP"]
        SimpleInstructions["SFPABS, SFPAND, SFPCAST<br/>SFPCOMPC, SFPCONFIG<br/>SFPDIVP2, SFPENCC<br/>SFPEXEXP, SFPEXMAN<br/>SFPIADD, SFPLZ, SFPMOV<br/>SFPNOP, SFPNOT, SFPOR<br/>SFPPOPC, SFPPUSHC<br/>SFPSETCC, SFPSETEXP<br/>SFPSETMAN, SFPSETSGN<br/>SFPSHFT, SFPSWAP<br/>SFPTRANSP, SFPXOR"]
        MADInstructions["SFPADD, SFPADDI<br/>SFPLUT, SFPLUTFP32<br/>SFPMAD, SFPMUL<br/>SFPMULI, SFPNOP"]
        RoundInstructions["SFPNOP<br/>SFPSHFT2<br/>SFPSTOCHRND"]
        StoreInstructions["SFPSTORE"]
    end
    
    LoadInstructions -.-> LoadSubUnit
    SimpleInstructions -.-> SimpleSubUnit
    MADInstructions -.-> MADSubUnit
    RoundInstructions -.-> RoundSubUnit
    StoreInstructions -.-> StoreSubUnit
```

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/VectorUnit.md:97-99](), [WormholeB0/TensixTile/TensixCoprocessor/SFPLOADMACRO.md:5-7]()

## Register File and Lane Organization

The Vector Unit operates on a register file of 17 vector registers (`LReg[0:16]`), each containing 32 lanes of 32-bit data. Lane 16 (`LReg[16]`) is a special register only accessible through `SFPLOADMACRO` operations.

| Register | Purpose | Access Pattern |
|----------|---------|----------------|
| `LReg[0:3]` | General purpose, used by LUT operations | Standard read/write |
| `LReg[4:10]` | General purpose vector data | Standard read/write |
| `LReg[11:14]` | Configuration constants, writable via `SFPCONFIG` | Special handling |
| `LReg[15]` | General purpose | Standard read/write |
| `LReg[16]` | Bonus register | `SFPLOADMACRO` only |

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/VectorUnit.md:3](), [WormholeB0/TensixTile/TensixCoprocessor/SFPLOADMACRO.md:112-120](), [WormholeB0/TensixTile/TensixCoprocessor/SFPCONFIG.md:67-83]()

## Instruction Categories

The Vector Unit supports a comprehensive instruction set organized by functional categories:

### Arithmetic Instructions
- **FP32 arithmetic**: `SFPADD`, `SFPADDI`, `SFPMAD`, `SFPMUL`, `SFPMULI` (2-cycle latency)
- **Lookup table operations**: `SFPLUT`, `SFPLUTFP32` for interpolated function evaluation
- **Field manipulation**: `SFPDIVP2`, `SFPSETEXP`, `SFPSETMAN`, `SFPSETSGN` for IEEE 754 component access

### Data Type Conversion
- **Float conversions**: `SFPSTOCHRND` for FP32→BF16/TF32 conversion
- **Integer conversions**: `SFPCAST` for sign-magnitude to FP32 conversion
- **Immediate loading**: `SFPLOADI` for various immediate formats

### Bit Manipulation
- **Logical operations**: `SFPAND`, `SFPOR`, `SFPXOR`, `SFPNOT`
- **Shift operations**: `SFPSHFT`, `SFPSHFT2` with multiple modes
- **Bit analysis**: `SFPLZ` for leading zero count

### Data Movement and Reorganization
- **Memory interface**: `SFPLOAD`, `SFPSTORE` for `Dst` buffer access
- **Cross-lane operations**: `SFPSHFT2` with vector shuffle modes
- **Matrix transpose**: `SFPTRANSP` for `LReg[0:8]` reorganization

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/VectorUnit.md:8-91]()

## Lane Predication and Control Flow

The Vector Unit implements SIMT-style conditional execution through a per-lane predication system supporting nested control flow.

```mermaid
graph TB
    subgraph "Lane Predication System"
        LaneFlags32["LaneFlags[32]<br/>Per-lane condition bits"]
        UseLaneFlagsForLaneEnable["UseLaneFlagsForLaneEnable[32]<br/>Enable predication per lane"]
        FlagStack32["FlagStack[32]<br/>Stack of {LaneFlags, UseLaneFlagsForLaneEnable}"]
        RowMask["LaneConfig.ROW_MASK<br/>Global lane disable"]
    end
    
    subgraph "Control Flow Instructions"
        SFPENCC["SFPENCC<br/>Enable/disable predication"]
        SFPSETCC["SFPSETCC<br/>Set flags based on comparison"]
        SFPPUSHC["SFPPUSHC<br/>Push current flags to stack"]
        SFPCOMPC["SFPCOMPC<br/>Complement flags (else clause)"]
        SFPPOPC["SFPPOPC<br/>Pop/peek flag stack"]
    end
    
    subgraph "Lane Enable Logic"
        IsLaneEnabled["IsLaneEnabled(Lane)<br/>Determines if lane executes"]
    end
    
    SFPENCC -->|"Modify"| UseLaneFlagsForLaneEnable
    SFPSETCC -->|"Update"| LaneFlags32
    SFPPUSHC -->|"Push"| FlagStack32
    SFPCOMPC -->|"Invert"| LaneFlags32
    SFPPOPC -->|"Pop/Peek"| FlagStack32
    
    LaneFlags32 --> IsLaneEnabled
    UseLaneFlagsForLaneEnable --> IsLaneEnabled
    RowMask --> IsLaneEnabled
    
    IsLaneEnabled -.->|"Controls Execution"| LaneFlags32
```

The `IsLaneEnabled` function combines multiple predication sources:

```c
bool IsLaneEnabled(unsigned Lane) {
  if (LaneConfig[Lane & 7].ROW_MASK.Bit[Lane / 8]) {
    return false;
  } else if (UseLaneFlagsForLaneEnable[Lane]) {
    return LaneFlags[Lane];
  } else {
    return true;
  }
}
```

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/VectorUnit.md:116-147]()

## Configuration and Macro Instructions

### SFPCONFIG System
The `SFPCONFIG` instruction provides comprehensive control over Vector Unit behavior through multiple configuration targets:

| VD Value | Target | Purpose |
|----------|--------|---------|
| 0-3 | `LoadMacroConfig.InstructionTemplate[VD]` | Store instruction templates for `SFPLOADMACRO` |
| 4-7 | `LoadMacroConfig.Sequence[VD-4]` | Configure scheduling sequences |
| 8 | `LoadMacroConfig.Misc` | Control macro instruction behavior |
| 11-14 | `LReg[VD]` | Load configuration constants |
| 15 | `LaneConfig` | Modify per-lane configuration |

### SFPLOADMACRO Scheduling
`SFPLOADMACRO` enables instruction-level parallelism by scheduling up to four additional instructions after performing a load operation:

```mermaid
graph LR
    subgraph "SFPLOADMACRO Execution Flow"
        LoadPhase["Load Phase<br/>Execute as SFPLOAD<br/>Move Dst → LReg"]
        SchedulePhase["Schedule Phase<br/>Queue up to 4 instructions<br/>across sub-units"]
    end
    
    subgraph "Scheduled Instructions"
        SimpleInstr["Simple Sub-Unit<br/>Instruction"]
        MADInstr["MAD Sub-Unit<br/>Instruction"]
        RoundInstr["Round Sub-Unit<br/>Instruction"]
        StoreInstr["Store Sub-Unit<br/>Instruction"]
    end
    
    subgraph "Timing Control"
        DelayConfig["Delay Configuration<br/>0-7 cycles/instructions"]
        DelayKind["Delay Kind<br/>WaitForElapsedCycles<br/>WaitForElapsedInstructions"]
    end
    
    LoadPhase --> SchedulePhase
    SchedulePhase --> SimpleInstr
    SchedulePhase --> MADInstr
    SchedulePhase --> RoundInstr
    SchedulePhase --> StoreInstr
    
    DelayConfig -.->|"Controls timing"| SimpleInstr
    DelayConfig -.->|"Controls timing"| MADInstr
    DelayConfig -.->|"Controls timing"| RoundInstr
    DelayConfig -.->|"Controls timing"| StoreInstr
    DelayKind -.->|"Delay type"| DelayConfig
```

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/SFPCONFIG.md:1-138](), [WormholeB0/TensixTile/TensixCoprocessor/SFPLOADMACRO.md:49-135]()

## Data Flow and External Interfaces

The Vector Unit interfaces with the broader Tensix system through well-defined data paths and control mechanisms:

```mermaid
graph TB
    subgraph "Tensix Tile External"
        BabyRISCV["Baby RISCV Cores<br/>T0, T1, T2, B, Core4"]
        L1Memory["L1 Scratchpad<br/>1464 KiB, 16 banks"]
    end
    
    subgraph "Tensix Coprocessor Buffers"
        DstBuffer["Dst Buffer<br/>32×16 datum result buffer"]
        SrcABuffer["SrcA Buffer<br/>Matrix operand A"]
        SrcBBuffer["SrcB Buffer<br/>Matrix operand B"]
    end
    
    subgraph "Vector Unit (SFPU)"
        VectorLReg["LReg[0:16]<br/>32×32-bit vector registers"]
        VectorUnits["Execution Sub-Units<br/>Load/Simple/MAD/Round/Store"]
    end
    
    subgraph "Data Movement Units"
        Unpackers["Unpackers 0-1<br/>Data decompression"]
        Packers["Packers 0-3<br/>Data compression"]
    end
    
    BabyRISCV -->|"Issue SFPU Instructions"| VectorUnits
    VectorUnits <-->|"SFPLOAD/SFPSTORE"| DstBuffer
    VectorUnits -.->|"Configuration"| VectorLReg
    
    L1Memory <--> Unpackers
    L1Memory <--> Packers
    Unpackers --> SrcABuffer
    Unpackers --> SrcBBuffer
    Packers <-- DstBuffer
    
    SrcABuffer -.->|"Matrix operations"| DstBuffer
    SrcBBuffer -.->|"Matrix operations"| DstBuffer
```

### PRNG Support
The Vector Unit includes a per-lane pseudo-random number generator accessible through specific instruction modes:

```c
uint32_t AdvancePRNG(unsigned Lane) {
  static uint32_t State[32];
  uint32_t Result = State[Lane];
  uint32_t Taps = __builtin_popcount(Result & 0x80200003);
  State[Lane] = (~Taps << 31) | (Result >> 1);
  return Result;
}
```

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/VectorUnit.md:149-162](), [WormholeB0/TensixTile/TensixCoprocessor/SFPLOADMACRO.md:152-154]()"])</script><script>self.__next_f.push([1,"1d:T2a0f,"])</script><script>self.__next_f.push([1,"# Matrix Unit (FPU)

<details>
<summary>Relevant source files</summary>

The following files were used as context for generating this wiki page:

- [Diagrams/Out/Bits32_Dst16_INT8.svg](Diagrams/Out/Bits32_Dst16_INT8.svg)
- [Diagrams/Out/Bits32_Src_INT16.svg](Diagrams/Out/Bits32_Src_INT16.svg)
- [WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md](WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md)
- [WormholeB0/TensixTile/TensixCoprocessor/MatrixUnit.md](WormholeB0/TensixTile/TensixCoprocessor/MatrixUnit.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md](WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md)

</details>



The Matrix Unit (FPU) is a specialized execution unit within the Tensix Coprocessor that performs low-precision matrix arithmetic operations. This document covers the Matrix Unit's architecture, supported data types, instruction set organization, and performance characteristics. For information about the Vector Unit's SIMD operations, see [Vector Unit (SFPU)](#2.2.1). For details about data movement between L1 and coprocessor buffers, see [Data Movement Units](#2.2.3).

## Architecture Overview

The Matrix Unit operates on matrices stored in dedicated buffers called `SrcA`, `SrcB`, and `Dst`. It is designed for high-throughput, low-precision matrix operations commonly used in AI workloads.

### Matrix Unit Data Flow

```mermaid
graph TB
    subgraph "Matrix Unit (FPU) Data Flow"
        SrcA["SrcA Buffers<br/>2 banks × 64 rows × 16 cols<br/>19-bit data"]
        SrcB["SrcB Buffers<br/>2 banks × 64 rows × 16 cols<br/>19-bit data"]
        Dst["Dst Buffers<br/>16 banks × 16 rows × 16 cols<br/>32-bit accumulator"]
        
        MatrixUnit["Matrix Unit (FPU)<br/>Execution Engine"]
        RWC["RWCs (Row/Width/Column)<br/>Address Generation"]
        
        SrcA --> MatrixUnit
        SrcB --> MatrixUnit
        MatrixUnit --> Dst
        MatrixUnit --> SrcA
        MatrixUnit --> SrcB
        
        RWC --> MatrixUnit
        
        subgraph "External Interfaces"
            Unpacker0["Unpacker 0"]
            Unpacker1["Unpacker 1"]
            VectorUnit["Vector Unit (SFPU)"]
            Packers["Packers 0-3"]
        end
        
        Unpacker0 --> SrcA
        Unpacker0 --> Dst
        Unpacker1 --> SrcB
        VectorUnit --> Dst
        Dst --> VectorUnit
        Dst --> Packers
        SrcA --> Packers
    end
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/MatrixUnit.md:1-74](), [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:1-130]()

### Buffer Architecture

Each `SrcA` and `SrcB` buffer contains two banks to enable double-buffering between the Unpackers and Matrix Unit. The Matrix Unit and Unpackers maintain separate bank selection state to coordinate access.

```mermaid
graph TB
    subgraph "SrcA/SrcB Buffer Structure"
        Bank0["Bank 0<br/>64 rows × 16 cols<br/>19-bit per element"]
        Bank1["Bank 1<br/>64 rows × 16 cols<br/>19-bit per element"]
        
        BankSel["Bank Selection Logic<br/>MatrixUnit::SrcABank<br/>MatrixUnit::SrcBBank<br/>Unpackers[i]::SrcBank"]
        
        MatrixRead["Matrix Unit<br/>(Read Access)"]
        UnpackerWrite["Unpackers<br/>(Write Access)"]
        
        BankSel --> Bank0
        BankSel --> Bank1
        MatrixRead --> BankSel
        UnpackerWrite --> BankSel
    end
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:18-24]()

## Data Types and Formats

The Matrix Unit supports multiple low-precision data types optimized for AI workloads. Each element in `SrcA` and `SrcB` is up to 19 bits wide.

### Supported Data Types

| Data Type | Sign | Exponent | Mantissa | Range/Notes |
|-----------|------|----------|----------|-------------|
| **TF32** | 1 bit | 8 bits | 10 bits | Truncated FP32 |
| **BF16** | 1 bit | 8 bits | 7 bits | Brain Float 16 |
| **FP16** | 1 bit | 5 bits | 10 bits | Half precision |
| **Integer "8"** | 1 bit | - | 10 bits | Range: -1023 to +1023 |
| **Integer "16"** | 1 bit | - | 15 bits | Opaque 16-bit transfer |

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:26-34]()

### Matrix Multiplication Combinations

The Matrix Unit supports specific data type combinations for matrix operations (`Dst += SrcB @ SrcA`):

| Dst Type | SrcB Type | SrcA Type |
|----------|-----------|-----------|
| 8×16 FP32 or BF16 | 8×16 TF32 or BF16 | 16×16 TF32 or BF16 |
| 8×16 FP32 or FP16 | 8×16 FP16 | 16×16 FP16 |
| 8×16 Integer "32" | 8×16 Integer "8" | 16×16 Integer "8" |

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:37-47]()

### IEEE 754 Non-Compliance

The Matrix Unit does not fully conform to IEEE 754 standards. Key differences include:

- **NaN/Infinity Handling**: Matrix Unit interprets NaN and Infinity bit patterns as normal finite values
- **Denormal Handling**: Denormal values are treated as zero
- **Custom Overflow**: Uses custom bit patterns for overflow conditions

Sources: [WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md:1-169]()

## Instruction Set Organization

Matrix Unit instructions are organized by their read/write patterns to `SrcA`, `SrcB`, and `Dst` buffers.

### Instruction Categories by Data Flow

```mermaid
graph TB
    subgraph "Matrix Unit Instruction Categories"
        subgraph "Arithmetic Operations"
            MVMUL["MVMUL<br/>Matrix Multiplication"]
            DOTPV["DOTPV<br/>Dot Product Vector"]
            ELWOPS["ELWMUL/ELWADD/ELWSUB<br/>Element-wise Operations"]
            POOLS["GAPOOL/GMPOOL<br/>Pooling Operations"]
        end
        
        subgraph "Data Movement"
            MOV2D["MOVA2D/MOVB2D<br/>Src → Dst"]
            MOVD2["MOVD2A/MOVD2B<br/>Dst → Src"]
            SHIFT["SHIFTXA/SHIFTXB<br/>Intra-buffer Shifts"]
            ZERO["ZEROACC/ZEROSRC<br/>Clear Operations"]
        end
        
        subgraph "Control Operations"
            RWC_OPS["SETRWC/INCRWC<br/>Address Control"]
            MISC["CLEARDVALID/CLREXPHIST<br/>GATESRCRST"]
        end
        
        SrcA_SrcB["SrcA + SrcB<br/>Input Matrices"]
        Dst_Accum["Dst<br/>Accumulator"]
        
        SrcA_SrcB --> MVMUL
        SrcA_SrcB --> DOTPV
        SrcA_SrcB --> ELWOPS
        SrcA_SrcB --> POOLS
        
        MVMUL --> Dst_Accum
        DOTPV --> Dst_Accum
        ELWOPS --> Dst_Accum
        POOLS --> Dst_Accum
        
        MOV2D --> Dst_Accum
        Dst_Accum --> MOVD2
        SHIFT --> SrcA_SrcB
    end
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/MatrixUnit.md:9-19]()

### Performance Characteristics

| Instruction Group | Throughput (IPC) | Latency (cycles) | Notes |
|-------------------|------------------|------------------|-------|
| `MVMUL`, `DOTPV`, `GAPOOL`, `ELWMUL` | 1.0 | 5 | Reduced by fidelity phases |
| `GMPOOL`, `ELWADD`, `ELWSUB` | 1.0 | 5 | - |
| `SETRWC`, `INCRWC`, control ops | 1.0 | 1 | - |
| `SHIFTXA`, `ZEROACC`, `ZEROSRC` | 1.0 | 1 | - |
| `SHIFTXB` | 0.5 | 2 | - |
| `MOVD2A` | 1.0 | 2 | - |
| `MOVA2D`, `MOVB2D`, `MOVB2A` | 1.0 | 4 | - |

Sources: [WormholeB0/TensixTile/TensixCoprocessor/MatrixUnit.md:21-35]()

## Fidelity Phases

The Matrix Unit implements a performance-precision tradeoff mechanism called fidelity phases. Software can choose to use fewer phases for higher throughput at the cost of reduced precision.

### Floating-Point Fidelity Phases

```mermaid
graph TB
    subgraph "Fidelity Phase Trade-offs"
        subgraph "Minimal Precision"
            Min_BFP["BFP8/4/2: Phase 0 only"]
            Min_BF16["BF16: Phase 0 only"]
            Min_TF32["TF32/FP16: Phase 0 only"]
        end
        
        subgraph "Reasonable Precision"
            Rea_BFP["BFP8/4/2: Phase 0 only"]
            Rea_BF16["BF16: Phases 0,1"]
            Rea_TF32["TF32/FP16: All 4 phases"]
        end
        
        subgraph "Full Precision"
            Full_BFP["BFP8a: Phases 0,1"]
            Full_BF16["BF16: All 4 phases"]
            Full_TF32["TF32: Not possible for SrcA"]
        end
        
        Performance["Higher Performance<br/>Lower Precision"]
        Precision["Higher Precision<br/>Lower Performance"]
        
        Performance --> Min_BFP
        Performance --> Min_BF16
        Performance --> Min_TF32
        
        Precision --> Full_BFP
        Precision --> Full_BF16
        Precision --> Full_TF32
    end
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:79-108]()

### Integer Fidelity Phases

For integer operations, fidelity phases depend on the magnitude bounds of input data:

| SrcA Magnitude | SrcB ≤ 15 | SrcB ≤ 1023 |
|----------------|-----------|-------------|
| **≤ 31** | Phase 3 only | Phases 1,3 |
| **≤ 255** | Phases 2,3 | All 4 phases |

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:110-128]()

### Theoretical Performance

Maximum performance per Matrix Unit at 1 GHz with different fidelity phase configurations:

| Instruction | 1 Phase | 2 Phases | 3 Phases | 4 Phases |
|-------------|---------|----------|----------|----------|
| `MVMUL` (no broadcast) | 4.096 TFLOP/s | 2.048 TFLOP/s | 1.366 TFLOP/s | 1.024 TFLOP/s |
| `DOTPV` | 4.096 TFLOP/s | 2.048 TFLOP/s | 1.366 TFLOP/s | 1.024 TFLOP/s |
| `MVMUL` (broadcast) | 0.560 TFLOP/s | 0.280 TFLOP/s | 0.187 TFLOP/s | 0.140 TFLOP/s |
| `ELWMUL` | 0.256 TFLOP/s | 0.128 TFLOP/s | 0.085 TFLOP/s | 0.064 TFLOP/s |

Sources: [WormholeB0/TensixTile/TensixCoprocessor/MatrixUnit.md:54-73]()

## Integration with Other Units

The Matrix Unit shares buffer access with other Tensix Coprocessor units through a well-defined interface protocol.

### Inter-Unit Buffer Access

```mermaid
graph TB
    subgraph "Buffer Access Control"
        subgraph "Write Access"
            MatrixWrite["Matrix Unit<br/>MOVA2D, MOVB2D<br/>ZEROACC, ZEROSRC"]
            UnpackerWrite["Unpackers 0-1<br/>Data from L1"]
            GPRWrite["Tensix GPRs<br/>STOREIND"]
            VectorWrite["Vector Unit<br/>SFPSTORE"]
        end
        
        subgraph "Read Access"
            MatrixRead["Matrix Unit<br/>MVMUL, ELWOPS<br/>MOVs, SHIFTs"]
            PackerRead["Packers 0-3<br/>Data to L1"]
            VectorRead["Vector Unit<br/>SFPLOAD"]
        end
        
        subgraph "Shared Buffers"
            SrcA_Dst["SrcA, SrcB, Dst<br/>Matrix Buffers"]
            LReg_L1["LReg, L1<br/>Vector/Memory"]
        end
        
        MatrixWrite --> SrcA_Dst
        UnpackerWrite --> SrcA_Dst
        GPRWrite --> SrcA_Dst
        VectorWrite --> SrcA_Dst
        
        SrcA_Dst --> MatrixRead
        SrcA_Dst --> PackerRead
        SrcA_Dst --> VectorRead
        
        VectorRead --> LReg_L1
        VectorWrite --> LReg_L1
    end
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/MatrixUnit.md:37-46]()"])</script><script>self.__next_f.push([1,"1e:T2a34,"])</script><script>self.__next_f.push([1,"# Data Movement Units

<details>
<summary>Relevant source files</summary>

The following files were used as context for generating this wiki page:

- [WormholeB0/TensixTile/L1.md](WormholeB0/TensixTile/L1.md)
- [WormholeB0/TensixTile/TensixCoprocessor/MOPExpander.md](WormholeB0/TensixTile/TensixCoprocessor/MOPExpander.md)
- [WormholeB0/TensixTile/TensixCoprocessor/Packers/OutputAddressGenerator.md](WormholeB0/TensixTile/TensixCoprocessor/Packers/OutputAddressGenerator.md)
- [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_FlushCache.md](WormholeB0/TensixTile/TensixCoprocessor/UNPACR_FlushCache.md)
- [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_IncrementContextCounter.md](WormholeB0/TensixTile/TensixCoprocessor/UNPACR_IncrementContextCounter.md)
- [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md](WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md)

</details>



## Purpose and Scope

The Data Movement Units are specialized hardware components within the Tensix Coprocessor responsible for transferring data between L1 memory and the coprocessor's execution units. These units handle data format conversion, compression/decompression, and address generation during data transfers. This page covers the two types of data movement units: **Unpackers** (which read from L1 and feed execution units) and **Packers** (which collect results from execution units and write back to L1).

For information about the L1 memory system that these units interface with, see [L1 Memory System](#2.1.2). For details about the execution units that consume and produce data, see [Vector Unit (SFPU)](#2.2.1) and [Matrix Unit (FPU)](#2.2.2).

## Architecture Overview

The Data Movement Units form the primary data pathway between L1 memory and the Tensix Coprocessor execution units:

```mermaid
graph TB
    subgraph "L1 Memory System"
        L1["L1 Scratchpad<br/>1464 KiB, 16 banks"]
        L1Ports["16 Access Ports<br/>128-bit read/write"]
    end
    
    subgraph "Data Movement Units"
        subgraph "Unpackers"
            UNP0["Unpacker 0<br/>THCON_SEC[0]"]
            UNP1["Unpacker 1<br/>THCON_SEC[1]"]
        end
        
        subgraph "Packers" 
            PCK0["Packer 0<br/>Packers[0]"]
            PCK1["Packer 1<br/>Packers[1]"]
            PCK2["Packer 2<br/>Packers[2]"]
            PCK3["Packer 3<br/>Packers[3]"]
        end
    end
    
    subgraph "Memory Buffers"
        SrcA["SrcA Buffer<br/>Matrix operands"]
        SrcB["SrcB Buffer<br/>Matrix operands"] 
        Dst["Dst Buffer<br/>Results"]
        LReg["LReg<br/>Vector registers"]
    end
    
    subgraph "Execution Units"
        SFPU["Vector Unit SFPU<br/>32-lane SIMD"]
        FPU["Matrix Unit FPU<br/>Low-precision matrices"]
    end
    
    L1 <--> L1Ports
    L1Ports --> UNP0
    L1Ports --> UNP1
    PCK0 --> L1Ports
    PCK1 --> L1Ports
    PCK2 --> L1Ports
    PCK3 --> L1Ports
    
    UNP0 --> SrcA
    UNP0 --> Dst
    UNP1 --> SrcB
    
    SrcA --> FPU
    SrcB --> FPU
    LReg <--> SFPU
    
    FPU --> Dst
    SFPU --> Dst
    
    Dst --> PCK0
    Dst --> PCK1
    Dst --> PCK2
    Dst --> PCK3
    
    PCK0 -.->|"L1-to-L1 ops"| L1Ports
```

Sources: [WormholeB0/TensixTile/L1.md:35-46](), [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md:215-250]()

## Unpackers

### Overview

The Tensix Coprocessor contains two unpackers (`Unpackers[0]` and `Unpackers[1]`) that read data from L1 memory, perform format conversion and decompression, then write the processed data to memory buffers for consumption by execution units.

### Functionality

**Unpacker 0** reads from L1 and can write to either:
- `SrcA` buffer (for matrix unit operands)
- `Dst` buffer (when `UnpackToDst` mode is enabled)

**Unpacker 1** reads from L1 and writes exclusively to:
- `SrcB` buffer (for matrix unit operands)

### Data Flow and Format Conversion

```mermaid
graph LR
    subgraph "L1 Memory Layout"
        Header["Tile Header<br/>(1+DigestSize)*16 bytes"]
        RSI["Row Start Indices<br/>uint16_t array"]
        Exp["BFP Exponents<br/>uint8_t array"]
        Data["Compressed Data<br/>32 datums + 32 deltas"]
    end
    
    subgraph "Unpacker Pipeline"
        AddrGen["Address Generator<br/>InAddr calculation"]
        Decomp["Decompression<br/>RLE zero expansion"]
        FmtConv["Format Conversion<br/>BFP→BF16/FP16<br/>FP32→TF32"]
        Upsample["Upsampling<br/>Zero insertion"]
    end
    
    subgraph "Output Buffers"
        SrcAOut["SrcA[Bank][Row][Col]<br/>TF32/BF16 format"]
        SrcBOut["SrcB[Bank][Row][Col]<br/>TF32/BF16 format"] 
        DstOut["Dst[Row][Col]<br/>FP32/FP16/BF16"]
    end
    
    Header --> AddrGen
    RSI --> AddrGen
    Exp --> FmtConv
    Data --> Decomp
    
    AddrGen --> Decomp
    Decomp --> FmtConv
    FmtConv --> Upsample
    
    Upsample --> SrcAOut
    Upsample --> SrcBOut
    Upsample --> DstOut
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md:88-129](), [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md:417-490]()

### Instructions and Control

Unpackers are controlled through `UNPACR` instructions with different operation modes:

| Instruction Variant | Purpose | Key Fields |
|---------------------|---------|------------|
| `UNPACR` Regular | Main data movement operation | `WhichUnpacker`, `ContextNumber`, `MultiContextMode`, `FlipSrc` |
| `UNPACR` Flush Cache | Clear decompression caches | `WhichUnpacker`, `MultiContextMode` |
| `UNPACR` Increment Context | Advance context counter | `WhichUnpacker` |

Sources: [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md:8-26](), [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_FlushCache.md:9-23](), [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_IncrementContextCounter.md:9-22]()

### Performance Characteristics

Unpackers can operate at different speeds depending on configuration:

- **x1 speed**: Up to 16 bytes per cycle from L1
- **x2 speed**: Up to 32 bytes per cycle from L1  
- **x4 speed**: Up to 64 bytes per cycle from L1

When both unpackers operate simultaneously, they share L1 access ports and may experience reduced performance due to port contention. The speed is controlled by `ConfigState.THCON_SEC[WhichUnpacker].Throttle_mode` where `0`=x1, `1`=x2, `2`=x4.

Sources: [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md:572-596](), [WormholeB0/TensixTile/L1.md:35-39]()

## Packers

### Overview

The Tensix Coprocessor contains four packers (`Packers[0]` through `Packers[3]`) that collect data from execution units, perform format conversion and compression, then write the results back to L1 memory.

### Functionality

All packers can:
- Read from `Dst` buffer (execution unit results)
- Write compressed/formatted data to L1 memory
- Perform atomic accumulation operations on L1

**Packer 0** additionally supports:
- L1-to-L1 operations (reading from L1 while writing to L1)
- More complex address generation patterns

### Output Address Generation

The packers use a sophisticated address generation system that manages multiple output streams:

```mermaid
graph TB
    subgraph "Address Calculation"
        BaseAddr["L1_Dest_addr<br/>+ Sub_l1_tile_header_size"]
        YZWAddr["YZW_Addr = Base +<br/>Y*Ystride + Z*Zstride + W*Wstride"]
        Offsets["Optional Offsets<br/>+ l1_dest_addr_offset"]
    end
    
    subgraph "Output Streams"
        RSIStream["RSI Stream<br/>Row Start Indices<br/>ByteAddress + Row_start_section_size"]
        ExpStream["Exponent Stream<br/>BFP Exponents<br/>ByteAddress + Exp_section_size"]
        DataStream["Data Stream<br/>Compressed Data<br/>ByteAddress"]
    end
    
    subgraph "Address Counters"
        ADCXY["ADC Channel[1]<br/>Y, Z, W counters"]
        AddrMod["ADDR_MOD_PACK_SEC<br/>YdstIncr, ZdstIncr<br/>YdstClear, ZdstClear"]
    end
    
    BaseAddr --> YZWAddr
    YZWAddr --> Offsets
    Offsets --> RSIStream
    RSIStream --> ExpStream
    ExpStream --> DataStream
    
    ADCXY --> YZWAddr
    AddrMod --> ADCXY
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/Packers/OutputAddressGenerator.md:6-79]()

### Data Alignment and Buffering

Packer output is always performed as aligned 16-byte writes to L1. Individual datums are buffered until 16 bytes are accumulated, then written as a single transaction. The address calculation uses `(Addr & 0x1ffff) << 4` to ensure 16-byte alignment.

Sources: [WormholeB0/TensixTile/TensixCoprocessor/Packers/OutputAddressGenerator.md:106-111]()

### Performance Characteristics

Each packer can theoretically achieve:
- **Standard writes**: 1×128-bit write per cycle
- **Atomic accumulates**: 1×128-bit atomic accumulate every 5 cycles
- **Non-atomic accumulates**: 1×128-bit accumulate every 2 cycles

Packer 0 in L1-to-L1 mode can achieve:
- 1×128-bit read + 1×128-bit write per cycle
- 1×128-bit read + 1×128-bit accumulate every 5 cycles

Sources: [WormholeB0/TensixTile/L1.md:42-46]()

## Data Format Support

### Input Formats (Unpackers)

The unpackers support conversion from these input formats:

| Format | Size | Description |
|--------|------|-------------|
| `BFP8`, `BFP4`, `BFP2` | Variable | Block Floating Point with shared exponents |
| `BFP8a`, `BFP4a`, `BFP2a` | Variable | Alternative BFP formats |
| `FP8`, `INT8` | 1 byte | 8-bit floating point or integer |
| `FP16`, `BF16`, `INT16` | 2 bytes | 16-bit formats |
| `FP32`, `TF32`, `INT32` | 4 bytes | 32-bit formats |

### Output Formats

Data is converted to formats compatible with the target execution units:
- **SrcA/SrcB**: TF32, BF16, FP16 (rearranged bit layouts)
- **Dst**: FP32, FP16, BF16 (rearranged bit layouts)

Sources: [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md:88-96](), [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md:519-562]()

## Performance and Bottlenecks

### L1 Access Port Allocation

The data movement units share L1 access ports with other clients. Port assignments can create bottlenecks:

- **Unpackers**: Use ports #2, #3, #4 (shared between both unpackers)
- **Packers**: Use ports #9, #10, #11, #12 (one per packer)
- **Port contention**: Multiple units accessing the same port must wait

### Bank Conflicts

L1 memory is organized in 16 banks. Bank conflicts occur when multiple units attempt to access the same bank simultaneously, forcing some accesses to wait.

### Theoretical vs. Measured Performance

While theoretical peak performance is high, measured performance is typically lower due to:
- Port contention between multiple active units
- Bank conflicts when accessing related memory regions  
- Pipeline stalls during address calculation phases
- Format conversion overhead for complex data types

Sources: [WormholeB0/TensixTile/L1.md:15-46](), [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md:570-596]()"])</script><script>self.__next_f.push([1,"1f:T2024,"])</script><script>self.__next_f.push([1,"# Synchronization Unit

<details>
<summary>Relevant source files</summary>

The following files were used as context for generating this wiki page:

- [WormholeB0/TensixTile/TensixCoprocessor/SFPSETMAN.md](WormholeB0/TensixTile/TensixCoprocessor/SFPSETMAN.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPSETSGN.md](WormholeB0/TensixTile/TensixCoprocessor/SFPSETSGN.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPXOR.md](WormholeB0/TensixTile/TensixCoprocessor/SFPXOR.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SyncUnit.md](WormholeB0/TensixTile/TensixCoprocessor/SyncUnit.md)

</details>



The Synchronization Unit is a specialized execution unit within the Tensix Coprocessor that provides thread coordination primitives for the three Tensix threads (T0, T1, T2). It implements mutexes and semaphores to enable safe concurrent execution and data sharing between threads, as well as coordination between Tensix threads and RISCV cores.

For information about other execution units within the Tensix Coprocessor, see [Vector Unit (SFPU)](#2.2.1), [Matrix Unit (FPU)](#2.2.2), and [Data Movement Units](#2.2.3). For details about the RISCV cores that interact with this unit, see [Baby RISCV Cores](#2.1.1).

## Architecture Overview

The Synchronization Unit operates as a centralized coordination hub within the Tensix Coprocessor, managing synchronization primitives and interfacing with both Tensix threads and RISCV cores through dedicated instruction pipelines and memory-mapped access.

```mermaid
graph TB
    subgraph SyncUnit["Synchronization Unit"]
        MutexArray["Mutex Array[0,2-7]<br/>4-state per mutex"]
        SemaphoreArray["Semaphore Array[0-7]<br/>Value + Max fields"]
        InstrDecoder["Instruction Decoder"]
        WaitGateInterface["Wait Gate Interface"]
    end
    
    subgraph TensixThreads["Tensix Threads"]
        T0["Tensix T0"]
        T1["Tensix T1"] 
        T2["Tensix T2"]
    end
    
    subgraph RISCVCores["RISCV Cores"]
        RISCVT0["RISCV T0"]
        RISCVT1["RISCV T1"]
        RISCVT2["RISCV T2"]
    end
    
    subgraph MemoryMap["Memory Mapped Interface"]
        PCBufBase["PC_BUF_BASE"]
        SemaphoreAccess["SemaphoreAccess[8]"]
    end
    
    T0 -->|"ATGETM, ATRELM<br/>SEMINIT, SEMPOST, SEMGET<br/>STALLWAIT, SEMWAIT"| InstrDecoder
    T1 -->|"ATGETM, ATRELM<br/>SEMINIT, SEMPOST, SEMGET<br/>STALLWAIT, SEMWAIT"| InstrDecoder
    T2 -->|"ATGETM, ATRELM<br/>SEMINIT, SEMPOST, SEMGET<br/>STALLWAIT, SEMWAIT"| InstrDecoder
    
    InstrDecoder --> MutexArray
    InstrDecoder --> SemaphoreArray
    InstrDecoder -->|"STALLWAIT, SEMWAIT"| WaitGateInterface
    
    RISCVT0 -->|"lw/sw"| SemaphoreAccess
    RISCVT1 -->|"lw/sw"| SemaphoreAccess  
    RISCVT2 -->|"lw/sw"| SemaphoreAccess
    
    SemaphoreAccess --> SemaphoreArray
    PCBufBase --> SemaphoreAccess
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SyncUnit.md:1-74]()

## Mutex System

The Synchronization Unit implements seven mutexes with indices 0 and 2-7 (index 1 is reserved). Each mutex maintains state information about which thread currently holds it, enabling atomic acquire and release operations.

### Mutex State Machine

```mermaid
stateDiagram-v2
    [*] --> NotHeld: "Initial State"
    NotHeld --> HeldT0: "ATGETM from T0"
    NotHeld --> HeldT1: "ATGETM from T1" 
    NotHeld --> HeldT2: "ATGETM from T2"
    
    HeldT0 --> NotHeld: "ATRELM from T0"
    HeldT1 --> NotHeld: "ATRELM from T1"
    HeldT2 --> NotHeld: "ATRELM from T2"
    
    HeldT0 --> HeldT0: "ATGETM from T1/T2 blocks"
    HeldT1 --> HeldT1: "ATGETM from T0/T2 blocks"
    HeldT2 --> HeldT2: "ATGETM from T0/T1 blocks"
```

### Mutex Instructions

The mutex system supports two primary operations:

| Instruction | Function | Blocking Behavior |
|-------------|----------|-------------------|
| `ATGETM` | Atomic wait and acquire | Blocks at Wait Gate if mutex held by another thread |
| `ATRELM` | Release mutex | Non-blocking, executes in 1 cycle |

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SyncUnit.md:19-27]()

## Semaphore System

The semaphore system implements eight semaphores, each containing `Value` and `Max` fields as 4-bit unsigned integers. The semaphores support both Tensix thread operations and RISCV memory-mapped access.

### Semaphore Data Structure

```mermaid
graph TB
    subgraph SemaphoreStruct["Semaphores[8] Global Structure"]
        subgraph Sem0["Semaphore[0]"]
            Value0["uint4_t Value"]
            Max0["uint4_t Max"]
        end
        subgraph Sem1["Semaphore[1]"]
            Value1["uint4_t Value"]
            Max1["uint4_t Max"]
        end
        subgraph SemX["Semaphore[2-7]"]
            ValueX["uint4_t Value"]
            MaxX["uint4_t Max"]
        end
    end
    
    subgraph Operations["Atomic Operations"]
        SEMINIT["SEMINIT<br/>Initialize Value/Max"]
        SEMPOST["SEMPOST<br/>Increment Value"]
        SEMGET["SEMGET<br/>Decrement Value"]
        SEMWAIT["SEMWAIT<br/>Wait on condition"]
    end
    
    SEMINIT --> Value0
    SEMINIT --> Max0
    SEMPOST --> Value1
    SEMGET --> Value1
    SEMWAIT -->|"Value == 0 or<br/>Value >= Max"| ValueX
    SEMWAIT --> MaxX
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SyncUnit.md:31-41]()

## RISCV Memory-Mapped Interface

RISCV cores access semaphores through a memory-mapped interface starting at `PC_BUF_BASE`. This enables synchronization between RISCV execution and Tensix threads.

### Memory Map Layout

```mermaid
graph TB
    subgraph AddressSpace["RISCV Address Space"]
        PCBufBase["PC_BUF_BASE"]
        Padding["Padding[PC_BUF_SEMAPHORE_BASE]"]
        SemAccess["SemaphoreAccess[8]<br/>Exotic read/write behavior"]
    end
    
    subgraph ReadBehavior["Read Operation"]
        ReadOp["lw SemaphoreAccess[i]"]
        ReadResult["return Semaphores[i].Value"]
    end
    
    subgraph WriteBehavior["Write Operation"] 
        WriteOp["sw new_val, SemaphoreAccess[i]"]
        WriteCheck{"new_val & 1?"}
        WriteSEMGET["SEMGET-like:<br/>if Value > 0:<br/>  Value -= 1"]
        WriteSEMPOST["SEMPOST-like:<br/>if Value < 15:<br/>  Value += 1"]
    end
    
    PCBufBase --> Padding
    Padding --> SemAccess
    
    ReadOp --> ReadResult
    WriteOp --> WriteCheck
    WriteCheck -->|"Yes (odd)"| WriteSEMGET
    WriteCheck -->|"No (even)"| WriteSEMPOST
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SyncUnit.md:43-73]()

## Performance Characteristics

The Synchronization Unit supports concurrent execution of multiple instructions per cycle, subject to resource constraints and instruction type limitations.

| Instruction Type | Latency | Throughput Limit |
|------------------|---------|------------------|
| `ATGETM`, `ATRELM` | 1 cycle | Up to 3 per cycle (different mutexes) |
| `SEMINIT`, `SEMPOST`, `SEMGET` | 1 cycle | At most 1 per cycle |
| `STALLWAIT`, `SEMWAIT` | 1 cycle | At most 1 per cycle |
| RISCV semaphore write | 1 cycle | Shares throughput with Tensix semaphore instructions |
| RISCV semaphore read | 1 cycle | 1 per RISCV core per cycle |

### Wait Gate Integration

The `STALLWAIT` and `SEMWAIT` instructions execute in the Synchronization Unit but are immediately passed to the issuing thread's Wait Gate, where they remain latched until their wait conditions are satisfied. The Wait Gate re-evaluates these conditions every cycle.

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SyncUnit.md:5-18]()

## Instruction Set Summary

The Synchronization Unit executes the following instruction categories:

### Mutex Instructions
- `ATGETM` - Atomic mutex acquire with wait
- `ATRELM` - Mutex release

### Semaphore Instructions  
- `SEMINIT` - Initialize semaphore Value and Max fields
- `SEMPOST` - Increment semaphore Value (if < 15)
- `SEMGET` - Decrement semaphore Value (if > 0)
- `SEMWAIT` - Wait on semaphore condition (Value == 0 or Value >= Max)

### Wait Instructions
- `STALLWAIT` - Generic stall condition wait
- `SEMWAIT` - Semaphore condition wait

All instructions operate atomically and integrate with the broader Tensix thread scheduling and synchronization infrastructure through the Wait Gate mechanism.

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SyncUnit.md:3-9]()"])</script><script>self.__next_f.push([1,"20:T29df,"])</script><script>self.__next_f.push([1,"# Memory Buffers

<details>
<summary>Relevant source files</summary>

The following files were used as context for generating this wiki page:

- [Diagrams/Out/Bits32_Dst16_INT8.svg](Diagrams/Out/Bits32_Dst16_INT8.svg)
- [Diagrams/Out/Bits32_Src_INT16.svg](Diagrams/Out/Bits32_Src_INT16.svg)
- [WormholeB0/TensixTile/TensixCoprocessor/Dst.md](WormholeB0/TensixTile/TensixCoprocessor/Dst.md)
- [WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md](WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md](WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md)

</details>



The Tensix Coprocessor contains three primary memory buffers that serve as staging areas for data processing operations: `SrcA`, `SrcB`, and `Dst`. These buffers facilitate efficient data flow between the L1 memory system and the execution units (Vector Unit SFPU and Matrix Unit FPU). The buffers are designed to support various data types and provide banking mechanisms to overlap data movement with computation.

For information about data movement between these buffers and L1 memory, see [Data Movement Units](#2.2.3). For details about the execution units that consume data from these buffers, see [Vector Unit (SFPU)](#2.2.1) and [Matrix Unit (FPU)](#2.2.2).

## Buffer Architecture Overview

```mermaid
graph TB
    subgraph "L1 Memory System"
        L1["L1 Scratchpad Memory<br/>1464 KiB, 16 banks"]
    end
    
    subgraph "Tensix Coprocessor Memory Buffers"
        subgraph "Source Buffers"
            SrcA["SrcA Buffer<br/>2 banks × 64×16 × 19-bit<br/>Matrix operand staging"]
            SrcB["SrcB Buffer<br/>2 banks × 64×16 × 19-bit<br/>Matrix operand staging"]
        end
        
        subgraph "Destination Buffer"
            Dst["Dst Buffer<br/>1024×16 × 16-bit<br/>512×16 × 32-bit<br/>Result accumulation"]
        end
    end
    
    subgraph "Execution Units"
        MatrixUnit["Matrix Unit (FPU)<br/>Low-precision operations"]
        VectorUnit["Vector Unit (SFPU)<br/>32-lane SIMD"]
    end
    
    subgraph "Data Movement"
        Unpackers["Unpackers 0-1<br/>L1 → SrcA/SrcB/Dst"]
        Packers["Packers 0-3<br/>Dst → L1"]
    end
    
    L1 --> Unpackers
    Unpackers --> SrcA
    Unpackers --> SrcB
    Unpackers --> Dst
    
    SrcA --> MatrixUnit
    SrcB --> MatrixUnit
    MatrixUnit --> Dst
    
    Dst --> VectorUnit
    VectorUnit --> Dst
    
    Dst --> Packers
    Packers --> L1
```

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:1-24](), [WormholeB0/TensixTile/TensixCoprocessor/Dst.md:1-11]()

## SrcA and SrcB Buffer Organization

The `SrcA` and `SrcB` buffers serve as temporary staging areas for Matrix Unit (FPU) computation operands. Each buffer contains dual banks to enable concurrent access patterns.

### Buffer Structure

```mermaid
graph TB
    subgraph "SrcA Buffer Structure"
        subgraph "Bank 0"
            SrcABank0["64 rows × 16 columns<br/>19-bit per datum"]
        end
        subgraph "Bank 1"
            SrcABank1["64 rows × 16 columns<br/>19-bit per datum"]
        end
    end
    
    subgraph "SrcB Buffer Structure"
        subgraph "Bank 0"
            SrcBBank0["64 rows × 16 columns<br/>19-bit per datum"]
        end
        subgraph "Bank 1"
            SrcBBank1["64 rows × 16 columns<br/>19-bit per datum"]
        end
    end
    
    subgraph "Access Control"
        MatrixUnitAccess["Matrix Unit Access<br/>SrcABank, SrcBBank state"]
        UnpackerAccess["Unpacker Access<br/>Unpacker[0]::SrcBank (SrcA)<br/>Unpacker[1]::SrcBank (SrcB)"]
    end
    
    MatrixUnitAccess --> SrcABank0
    MatrixUnitAccess --> SrcABank1
    MatrixUnitAccess --> SrcBBank0
    MatrixUnitAccess --> SrcBBank1
    
    UnpackerAccess --> SrcABank0
    UnpackerAccess --> SrcABank1
    UnpackerAccess --> SrcBBank0
    UnpackerAccess --> SrcBBank1
```

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:3-24]()

### Supported Data Types

The `SrcA` and `SrcB` buffers support multiple data types within their 19-bit storage format:

| Data Type | Bit Layout | Range/Precision | Usage |
|-----------|------------|-----------------|--------|
| TF32 | 1+8+10 bits | Truncated FP32 | High-precision matrix ops |
| BF16 | 1+8+7 bits (overlaid on TF32) | Brain Float 16 | Standard matrix ops |
| FP16 | 1+5+10 bits | IEEE-like 16-bit float | Lower precision ops |
| Integer "8" | 1+10 bits magnitude | -1023 to +1023 | Integer matrix ops |
| Integer "16" | 1+15 bits magnitude | Opaque 16-bit transfer | Data movement only |

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:26-34]()

### Matrix Operation Type Combinations

The Matrix Unit supports specific combinations of data types for matrix multiplication operations (`Dst += SrcB @ SrcA`):

```mermaid
graph LR
    subgraph "Floating-Point Paths"
        SrcBFloat["SrcB: TF32/BF16<br/>8×16 matrix"]
        SrcAFloat["SrcA: TF32/BF16<br/>16×16 matrix"]
        DstFloat["Dst: FP32/BF16<br/>8×16 matrix"]
        
        SrcBFloat --> DstFloat
        SrcAFloat --> DstFloat
    end
    
    subgraph "FP16 Path"
        SrcBFP16["SrcB: FP16<br/>8×16 matrix"]
        SrcAFP16["SrcA: FP16<br/>16×16 matrix"]
        DstFP16["Dst: FP32/FP16<br/>8×16 matrix"]
        
        SrcBFP16 --> DstFP16
        SrcAFP16 --> DstFP16
    end
    
    subgraph "Integer Path"
        SrcBInt["SrcB: Integer \"8\"<br/>8×16 matrix"]
        SrcAInt["SrcA: Integer \"8\"<br/>16×16 matrix"]
        DstInt["Dst: Integer \"32\"<br/>8×16 matrix"]
        
        SrcBInt --> DstInt
        SrcAInt --> DstInt
    end
```

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:37-47]()

## Dst Buffer Organization

The `Dst` buffer serves as the primary accumulation and result storage area for both Matrix Unit and Vector Unit operations.

### Dual View Architecture

```mermaid
graph TB
    subgraph "Physical Storage"
        DstBits["DstBits[1024][16]<br/>uint16_t underlying storage"]
    end
    
    subgraph "16-bit View"
        Dst16b["Dst16b[1024][16]<br/>16-bit data types<br/>BF16, FP16, Int8, Int16"]
    end
    
    subgraph "32-bit View"
        Dst32b["Dst32b[512][16]<br/>32-bit data types<br/>FP32, Int32"]
    end
    
    DstBits --> Dst16b
    DstBits --> Dst32b
    
    subgraph "Address Mapping"
        AddrMap["Dst32b[Row][Col] maps to:<br/>DstBits[AdjRow][Col] (high 16)<br/>DstBits[AdjRow + 8][Col] (low 16)<br/>where AdjRow = ((Row & 0x1f8) << 1) | (Row & 0x207)"]
    end
    
    Dst32b --> AddrMap
```

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/Dst.md:3-11]()

### Supported Data Types

| View | Data Type | Bit Layout | Usage |
|------|-----------|------------|--------|
| 16-bit | BF16 | 1+8+7 bits | Matrix/Vector float ops |
| 16-bit | FP16 | 1+5+10 bits | Lower precision float ops |
| 16-bit | Integer "8" | 1+10 bits magnitude | Integer computations |
| 16-bit | Integer "16" | 1+15 bits magnitude | Opaque data transfer |
| 32-bit | FP32 | 1+8+23 bits | Vector Unit operations |
| 32-bit | Integer "32" | 1+31 bits magnitude | Sign/magnitude integers |

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/Dst.md:15-26]()

## Fidelity Phases and Performance Optimization

### Floating-Point Fidelity Phases

The Matrix Unit supports multiple fidelity phases to trade precision for performance in floating-point operations:

```mermaid
graph TB
    subgraph "BF16 Data Fidelity Phases"
        Phase0BF["Phase 0<br/>SrcA: 1 + 4 MSB mantissa<br/>SrcB: 1 + 6 MSB mantissa"]
        Phase1BF["Phase 1<br/>SrcA: 3 LSB mantissa<br/>SrcB: 1 + 6 MSB mantissa"]
        Phase2BF["Phase 2<br/>SrcA: 1 + 4 MSB mantissa<br/>SrcB: 1 LSB mantissa"]
        Phase3BF["Phase 3<br/>SrcA: 3 LSB mantissa<br/>SrcB: 1 LSB mantissa"]
    end
    
    subgraph "TF32/FP16 Data Fidelity Phases"
        Phase0TF["Phase 0<br/>SrcA: 1 + 4 MSB mantissa<br/>SrcB: 1 + 6 MSB mantissa"]
        Phase1TF["Phase 1<br/>SrcA: Next 5 mantissa bits<br/>SrcB: 1 + 6 MSB mantissa"]
        Phase2TF["Phase 2<br/>SrcA: 1 + 4 MSB mantissa<br/>SrcB: 4 LSB mantissa"]
        Phase3TF["Phase 3<br/>SrcA: Next 5 mantissa bits<br/>SrcB: 4 LSB mantissa"]
    end
    
    subgraph "Precision Levels"
        Minimal["Minimal: Phase 0 only"]
        Reasonable["Reasonable: Phases 0-1 (BF16)<br/>Phases 0-3 (TF32/FP16)"]
        Full["Full: All 4 phases (BF16 only)"]
    end
```

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:81-108]()

### Integer Fidelity Phases

For integer operations, fidelity phases are selected based on input magnitude bounds:

| `abs(SrcA)` | `abs(SrcB) ≤ 15` | `abs(SrcB) ≤ 1023` |
|-------------|------------------|-------------------|
| `≤ 31` | Phase 3 only | Phases 1, 3 |
| `≤ 255` | Phases 2, 3 | All four phases |

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:112-128]()

## Data Movement Patterns

### Buffer Access Flow

```mermaid
graph LR
    subgraph "Data Input Flow"
        L1Mem["L1 Memory"]
        Unpacker0["Unpacker 0<br/>UNPACR"]
        Unpacker1["Unpacker 1<br/>UNPACR"]
        
        L1Mem --> Unpacker0
        L1Mem --> Unpacker1
        Unpacker0 --> SrcA_Dst["SrcA / Dst"]
        Unpacker1 --> SrcB_["SrcB"]
    end
    
    subgraph "Execution Units"
        MatrixOps["Matrix Unit<br/>MVMUL, GAPOOL, etc."]
        VectorOps["Vector Unit<br/>SFPLOAD, SFPSTORE"]
        
        SrcA_Dst --> MatrixOps
        SrcB_ --> MatrixOps
        MatrixOps --> DstOut["Dst"]
        
        DstOut --> VectorOps
        VectorOps --> DstOut
    end
    
    subgraph "Data Output Flow"
        Packer["Packers 0-3<br/>PACR"]
        L1Out["L1 Memory"]
        
        DstOut --> Packer
        Packer --> L1Out
    end
```

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/Dst.md:62-67](), [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:3-4]()

## Memory Access Timing and Constraints

### Dst Buffer Scheduling

The `Dst` buffer has specific timing constraints that affect instruction scheduling:

- **Write-to-Read Stall**: After writing to `Dst`, the 8×16 block containing the write cannot be read for 4 cycles
- **Automatic Stalling**: Hardware automatically stalls Matrix Unit (FPU) and `PACR` instructions that attempt to read from recently written blocks
- **Loop Optimization**: For accumulating operations (`MVMUL`, `GAPOOL`, `DOTPV`, `GMPOOL`, `ELWMUL`), software should loop over at least 5 distinct 8×16 blocks to avoid stalls
- **Fidelity Loop Ordering**: When using multiple fidelity phases, the fidelity loop should be the outer loop to minimize stalls

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/Dst.md:69-71]()"])</script><script>self.__next_f.push([1,"21:T2829,"])</script><script>self.__next_f.push([1,"# Instruction Set Reference

<details>
<summary>Relevant source files</summary>

The following files were used as context for generating this wiki page:

- [Diagrams/Out/Bits32_SFPTRANSP.svg](Diagrams/Out/Bits32_SFPTRANSP.svg)
- [Diagrams/Src/Bits32.lua](Diagrams/Src/Bits32.lua)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPTRANSP.md](WormholeB0/TensixTile/TensixCoprocessor/SFPTRANSP.md)
- [WormholeB0/TensixTile/TensixCoprocessor/VectorUnit.md](WormholeB0/TensixTile/TensixCoprocessor/VectorUnit.md)

</details>



This document provides a complete reference for all instructions in the Tenstorrent ISA for the Wormhole B0 architecture. It covers instruction encodings, semantics, and execution behavior across all processing units within the Tensix Coprocessor.

For information about the hardware architecture that executes these instructions, see [Hardware Architecture](#2). For details about data formats used by these instructions, see [Data Formats and Conversions](#4).

## Instruction Categories

The Tenstorrent ISA is organized into several major categories based on the execution unit and operation type:

```mermaid
graph TB
    subgraph "Instruction Categories"
        VectorInstr["Vector Unit Instructions<br/>(SFPU)"]
        MatrixInstr["Matrix Unit Instructions<br/>(FPU)"]
        DataMovInstr["Data Movement Instructions<br/>(UNPACR/PACR)"]
        SyncInstr["Synchronization Instructions<br/>(Semaphores/Mutexes)"]
        MemInstr["Memory Instructions<br/>(Load/Store)"]
        RegInstr["Register Instructions<br/>(DMA Registers)"]
        CtrlInstr["Control Flow Instructions<br/>(MOP/REPLAY)"]
    end
    
    subgraph "Execution Units"
        SFPU["Vector Unit SFPU<br/>32-lane SIMD"]
        FPU["Matrix Unit FPU<br/>Low-precision matrices"]
        DataPath["Data Movement Units<br/>Unpackers/Packers"]
        SyncUnit["Synchronization Unit<br/>Mutexes/Semaphores"]
    end
    
    VectorInstr --> SFPU
    MatrixInstr --> FPU
    DataMovInstr --> DataPath
    SyncInstr --> SyncUnit
    MemInstr --> DataPath
    RegInstr --> DataPath
    CtrlInstr --> SFPU
    
    style SFPU fill:#e8f5e8
    style FPU fill:#fff3e0
    style DataPath fill:#fce4ec
    style SyncUnit fill:#e1f5fe
```

Sources: [Diagrams/Src/Bits32.lua:1-1281](), [WormholeB0/TensixTile/TensixCoprocessor/VectorUnit.md:1-163]()

## Instruction Encoding Overview

All instructions use a 32-bit encoding format with the opcode in bits 24-31. The instruction encoding patterns are defined in the diagram generation system:

```mermaid
graph LR
    subgraph "32-bit Instruction Format"
        Opcode["Bits 31-24<br/>Opcode"]
        Fields["Bits 23-0<br/>Instruction Fields"]
    end
    
    subgraph "Major Opcode Ranges"
        SFPU_Range["0x70-0x95<br/>Vector Unit (SFPU)"]
        Matrix_Range["0x08-0x38<br/>Matrix Unit (FPU)"]
        DataMov_Range["0x40-0x42<br/>Data Movement"]
        Sync_Range["0xA0-0xA6<br/>Synchronization"]
        Mem_Range["0x45-0x68<br/>Memory Operations"]
    end
    
    Opcode --> SFPU_Range
    Opcode --> Matrix_Range
    Opcode --> DataMov_Range
    Opcode --> Sync_Range
    Opcode --> Mem_Range
```

Sources: [Diagrams/Src/Bits32.lua:88-1266]()

## Vector Unit Instructions (SFPU)

The Vector Unit performs 32-lane SIMD operations on floating-point and integer data. Instructions operate on vector registers `LReg[0]` through `LReg[15]`.

### Arithmetic Instructions

| Instruction | Opcode | Operands | Description |
|-------------|--------|----------|-------------|
| `SFPADD` | 0x85 | VD, VA, VB, VC | `VD = VB + VC` |
| `SFPMUL` | 0x86 | VD, VA, VB, VC | `VD = VA * VB` |
| `SFPMAD` | 0x84 | VD, VA, VB, VC | `VD = VA * VB + VC` |
| `SFPADDI` | 0x75 | VD, Imm16 | `VD += BF16ToFP32(Imm16)` |
| `SFPMULI` | 0x74 | VD, Imm16 | `VD *= BF16ToFP32(Imm16)` |

#### SFPMAD Encoding
```mermaid
graph LR
    subgraph "SFPMAD Instruction (0x84)"
        Mod1["Bits 3-0<br/>Mod1"]
        VD_Field["Bits 7-4<br/>VD"]
        VC_Field["Bits 11-8<br/>VC"]
        VB_Field["Bits 15-12<br/>VB"]
        VA_Field["Bits 19-16<br/>VA"]
        Reserved["Bits 23-20<br/>Reserved"]
        Opcode_Field["Bits 31-24<br/>0x84"]
    end
```

### Data Movement Instructions

| Instruction | Opcode | Description |
|-------------|--------|-------------|
| `SFPLOAD` | 0x70 | Load from Dst buffer to vector register |
| `SFPSTORE` | 0x72 | Store from vector register to Dst buffer |
| `SFPLOADI` | 0x71 | Load immediate value to vector register |
| `SFPMOV` | 0x7C | Move between vector registers |

### Bit Manipulation Instructions

| Instruction | Opcode | Description |
|-------------|--------|-------------|
| `SFPAND` | 0x7E | Bitwise AND operation |
| `SFPOR` | 0x7F | Bitwise OR operation |
| `SFPXOR` | 0x8D | Bitwise XOR operation |
| `SFPNOT` | 0x80 | Bitwise NOT operation |
| `SFPSHFT` | 0x7A | Bit shift operation |

Sources: [WormholeB0/TensixTile/TensixCoprocessor/VectorUnit.md:7-91](), [Diagrams/Src/Bits32.lua:905-1147]()

## Matrix Unit Instructions (FPU)

The Matrix Unit performs low-precision matrix operations on data stored in SrcA, SrcB, and Dst buffers.

### Matrix Arithmetic Operations

| Instruction | Opcode | Description |
|-------------|--------|-------------|
| `ELWADD` | 0x28 | Element-wise addition |
| `ELWSUB` | 0x30 | Element-wise subtraction |
| `ELWMUL` | 0x27 | Element-wise multiplication |
| `MVMUL` | 0x26 | Matrix-vector multiplication |
| `DOTPV` | 0x29 | Dot product |

### Data Movement Between Buffers

| Instruction | Opcode | Description |
|-------------|--------|-------------|
| `MOVD2A` | 0x08 | Move Dst to SrcA |
| `MOVD2B` | 0x0A | Move Dst to SrcB |
| `MOVA2D` | 0x12 | Move SrcA to Dst |
| `MOVB2D` | 0x13 | Move SrcB to Dst |
| `ZEROSRC` | 0x11 | Clear source buffers |
| `ZEROACC` | 0x10 | Clear accumulator |

#### ELWADD Encoding
```mermaid
graph LR
    subgraph "ELWADD Instruction (0x28)"
        DstRow["Bits 9-0<br/>DstRow"]
        Reserved1["Bits 14-10<br/>Reserved"]
        AddrMod["Bits 16-15<br/>AddrMod"]
        Flags1["Bits 18-17<br/>Broadcast Flags"]
        Flags2["Bits 20-19<br/>More Flags"]
        AddDst["Bit 21<br/>AddDst"]
        FlipFlags["Bits 23-22<br/>Flip Flags"]
        Opcode_Field["Bits 31-24<br/>0x28"]
    end
```

Sources: [Diagrams/Src/Bits32.lua:469-602]()

## Data Movement Instructions

These instructions handle data transfer between L1 memory and the coprocessor buffers.

### Unpacker Instructions

| Instruction | Opcode | Modes | Description |
|-------------|--------|-------|-------------|
| `UNPACR` | 0x42 | Regular | Unpack compressed data from L1 to buffers |
| `UNPACR` | 0x42 | Increment Context | Advance context counter |
| `UNPACR` | 0x42 | Flush Cache | Clear unpacker cache |

#### UNPACR Regular Encoding
```mermaid
graph LR
    subgraph "UNPACR Regular Mode (0x42)"
        Mode["Bit 1<br/>0 (Regular)"]
        RowSearch["Bit 2<br/>RowSearch"]
        UseContext["Bit 3<br/>UseContextCounter"]
        AllZero["Bit 4<br/>AllDatumsAreZero"]
        FlipSrc["Bit 6<br/>FlipSrc"]
        MultiCtx["Bit 7<br/>MultiContextMode"]
        Increments["Bits 22-15<br/>Channel Increments"]
        Unpacker["Bit 23<br/>WhichUnpacker"]
        Opcode_Field["Bits 31-24<br/>0x42"]
    end
```

### Packer Instructions

| Instruction | Opcode | Description |
|-------------|--------|-------------|
| `PACR` | 0x41 | Pack data from buffers to L1 |
| `PACR_SETREG` | 0x4A | Configure packer registers |

Sources: [Diagrams/Src/Bits32.lua:1149-1183](), [Diagrams/Src/Bits32.lua:166-189]()

## Synchronization Instructions

These instructions provide thread coordination primitives using semaphores and mutexes.

### Semaphore Operations

| Instruction | Opcode | Description |
|-------------|--------|-------------|
| `SEMINIT` | 0xA3 | Initialize semaphore values |
| `SEMPOST` | 0xA4 | Post (increment) semaphores |
| `SEMGET` | 0xA5 | Get (decrement) semaphores |
| `SEMWAIT` | 0xA6 | Wait for semaphore conditions |

### Mutex Operations

| Instruction | Opcode | Description |
|-------------|--------|-------------|
| `ATGETM` | 0xA0 | Acquire mutex |
| `ATRELM` | 0xA1 | Release mutex |
| `ATCAS` | 0x64 | Atomic compare-and-swap |
| `ATSWAP` | 0x63 | Atomic swap |

#### SEMWAIT Encoding
```mermaid
graph LR
    subgraph "SEMWAIT Instruction (0xA6)"
        CondMask["Bits 1-0<br/>ConditionMask"]
        SemMask["Bits 9-2<br/>SemaphoreMask"]
        Reserved["Bits 14-10<br/>Reserved"]
        BlockMask["Bits 23-15<br/>BlockMask"]
        Opcode_Field["Bits 31-24<br/>0xA6"]
    end
```

### Wait and Stall Instructions

| Instruction | Opcode | Description |
|-------------|--------|-------------|
| `STALLWAIT` | 0xA2 | Wait for execution units |
| `REPLAY` | 0x04 | Replay instruction sequences |

Sources: [Diagrams/Src/Bits32.lua:134-165](), [Diagrams/Src/Bits32.lua:374-393](), [Diagrams/Src/Bits32.lua:797-828]()

## Memory and Register Instructions

### Direct Memory Operations

| Instruction | Opcode | Description |
|-------------|--------|-------------|
| `LOADREG` | 0x68 | Load from memory address |
| `STOREREG` | 0x67 | Store to memory address |
| `LOADIND` | 0x49 | Load with register indirect addressing |
| `STOREIND` | 0x66 | Store with register indirect addressing |

### DMA Register Operations

| Instruction | Opcode | Description |
|-------------|--------|-------------|
| `SETDMAREG` | 0x45 | Set DMA register value |
| `ADDDMAREG` | 0x58 | Add to DMA register |
| `SUBDMAREG` | 0x59 | Subtract from DMA register |
| `MULDMAREG` | 0x5A | Multiply DMA register |

Sources: [Diagrams/Src/Bits32.lua:658-699](), [Diagrams/Src/Bits32.lua:115-133]()

## Control Flow Instructions

### Macro Operations

| Instruction | Opcode | Description |
|-------------|--------|-------------|
| `MOP` | 0x01 | Execute macro operation sequence |
| `MOP_CFG` | 0x03 | Configure macro operation mask |
| `REPLAY` | 0x04 | Replay instruction block |

### Configuration Instructions

| Instruction | Opcode | Description |
|-------------|--------|-------------|
| `WRCFG` | 0xB0 | Write configuration register |
| `SETC16` | 0xB2 | Set 16-bit configuration |
| `RMWCIB` | 0xB3+ | Read-modify-write configuration |

Sources: [Diagrams/Src/Bits32.lua:858-871](), [Diagrams/Src/Bits32.lua:107-114](), [Diagrams/Src/Bits32.lua:244-258]()"])</script><script>self.__next_f.push([1,"22:T2755,"])</script><script>self.__next_f.push([1,"# Vector Unit Instructions

<details>
<summary>Relevant source files</summary>

The following files were used as context for generating this wiki page:

- [WormholeB0/TensixTile/TensixCoprocessor/SFPCONFIG.md](WormholeB0/TensixTile/TensixCoprocessor/SFPCONFIG.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPIADD.md](WormholeB0/TensixTile/TensixCoprocessor/SFPIADD.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPLOADMACRO.md](WormholeB0/TensixTile/TensixCoprocessor/SFPLOADMACRO.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPSHFT2.md](WormholeB0/TensixTile/TensixCoprocessor/SFPSHFT2.md)
- [WormholeB0/TensixTile/TensixCoprocessor/VectorUnit.md](WormholeB0/TensixTile/TensixCoprocessor/VectorUnit.md)

</details>



This document covers the instruction set for the Vector Unit (SFPU), a 32-lane SIMD execution unit within the Tensix Coprocessor. The Vector Unit performs arithmetic, data manipulation, and specialized operations on 32-bit floating-point values and integers stored in the `LReg` register file.

For instructions targeting the Matrix Unit (FPU), see [Matrix Unit Instructions](#3.2). For data format specifications used by these instructions, see [Custom Floating-Point Formats](#4.1). For the broader hardware context, see [Tensix Coprocessor](#2.2).

## Vector Unit Architecture

The Vector Unit (SFPU) is a general-purpose SIMD engine consisting of 32 lanes of 32-bit processing elements. It operates on data stored in the `LReg` register file and can execute up to five instructions per cycle through its sub-unit architecture.

### Execution Sub-Units

```mermaid
graph TB
    subgraph "Vector Unit (SFPU)"
        LoadSubUnit["Load Sub-Unit<br/>SFPLOAD, SFPLOADI<br/>SFPLOADMACRO"]
        SimpleSubUnit["Simple Sub-Unit<br/>SFPABS, SFPAND, SFPCAST<br/>SFPCOMPC, SFPDIVP2, etc."]
        MADSubUnit["MAD Sub-Unit<br/>SFPADD, SFPADDI, SFPLUT<br/>SFPMAD, SFPMUL, SFPMULI"]
        RoundSubUnit["Round Sub-Unit<br/>SFPSHFT2<br/>SFPSTOCHRND"]
        StoreSubUnit["Store Sub-Unit<br/>SFPSTORE"]
    end
    
    subgraph "Register File"
        LReg["LReg[0:16]<br/>32×32-bit registers<br/>per lane"]
    end
    
    subgraph "Memory Interface"
        DstBuffer["Dst Buffer<br/>Matrix results<br/>staging area"]
    end
    
    LoadSubUnit --> LReg
    SimpleSubUnit --> LReg
    MADSubUnit --> LReg
    RoundSubUnit --> LReg
    StoreSubUnit --> DstBuffer
    
    LReg --> SimpleSubUnit
    LReg --> MADSubUnit
    LReg --> RoundSubUnit
    LReg --> StoreSubUnit
    DstBuffer --> LoadSubUnit
```

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/VectorUnit.md:97-99](), [WormholeB0/TensixTile/TensixCoprocessor/SFPLOADMACRO.md:5-7]()

### Instruction Categories and Sub-Unit Mapping

| Category | Sub-Unit | Key Instructions | Purpose |
|----------|----------|------------------|---------|
| **Load Operations** | Load | `SFPLOAD`, `SFPLOADI`, `SFPLOADMACRO` | Move data from `Dst` buffer or immediates to `LReg` |
| **Arithmetic** | MAD | `SFPADD`, `SFPMAD`, `SFPMUL`, `SFPLUT` | FP32 arithmetic and lookup table operations |
| **Simple Operations** | Simple | `SFPABS`, `SFPAND`, `SFPCAST`, `SFPMOV` | Single-cycle operations, bit manipulation |
| **Rounding/Shift** | Round | `SFPSHFT2`, `SFPSTOCHRND` | Data type conversion and vector shuffle |
| **Store Operations** | Store | `SFPSTORE` | Move data from `LReg` to `Dst` buffer |

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/VectorUnit.md:7-91]()

## Lane Predication and Control Flow

The Vector Unit supports SIMT-style conditional execution through a lane predication system:

```mermaid
graph TB
    subgraph "Predication System"
        LaneFlags["LaneFlags[32]<br/>Per-lane boolean flags"]
        UseLaneFlagsForLaneEnable["UseLaneFlagsForLaneEnable[32]<br/>Enable predication"]
        FlagStack["FlagStack[32]<br/>Stack&lt;FlagStackEntry&gt;"]
        
        LaneConfig["LaneConfig[32]<br/>ROW_MASK for lane disable"]
    end
    
    subgraph "Control Instructions"
        SFPENCC["SFPENCC<br/>Enable conditional execution"]
        SFPSETCC["SFPSETCC<br/>Set lane flags"]
        SFPPUSHC["SFPPUSHC<br/>Push flags to stack"]
        SFPCOMPC["SFPCOMPC<br/>SIMT else operation"]
        SFPPOPC["SFPPOPC<br/>Pop/peek flag stack"]
    end
    
    subgraph "Lane Enable Logic"
        IsLaneEnabled["IsLaneEnabled(Lane)<br/>Final enable decision"]
    end
    
    SFPENCC --> UseLaneFlagsForLaneEnable
    SFPSETCC --> LaneFlags
    SFPPUSHC --> FlagStack
    SFPCOMPC --> FlagStack
    SFPPOPC --> FlagStack
    
    LaneFlags --> IsLaneEnabled
    UseLaneFlagsForLaneEnable --> IsLaneEnabled
    LaneConfig --> IsLaneEnabled
```

The `IsLaneEnabled` function determines execution for each lane:

```c
bool IsLaneEnabled(unsigned Lane) {
  if (LaneConfig[Lane & 7].ROW_MASK.Bit[Lane / 8]) {
    return false;
  } else if (UseLaneFlagsForLaneEnable[Lane]) {
    return LaneFlags[Lane];
  } else {
    return true;
  }
}
```

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/VectorUnit.md:116-146]()

## Macro Instruction System

The `SFPLOADMACRO` instruction enables multi-instruction execution by scheduling up to four additional vector instructions for future execution:

```mermaid
graph LR
    subgraph "SFPLOADMACRO Execution"
        LoadPhase["Load Phase<br/>Execute SFPLOAD<br/>Dst → LReg[VD]"]
        
        subgraph "Scheduled Instructions"
            SimpleInst["Simple Instruction<br/>Scheduled with delay"]
            MADInst["MAD Instruction<br/>Scheduled with delay"]
            RoundInst["Round Instruction<br/>Scheduled with delay"]
            StoreInst["Store Instruction<br/>Scheduled with delay"]
        end
    end
    
    subgraph "Configuration"
        LoadMacroConfig["LoadMacroConfig[32]<br/>Per-lane configuration"]
        InstructionTemplate["InstructionTemplate[4]<br/>Base instructions"]
        Sequence["Sequence[4]<br/>Timing and override"]
        Misc["Misc<br/>Control flags"]
    end
    
    LoadPhase --> SimpleInst
    LoadPhase --> MADInst
    LoadPhase --> RoundInst
    LoadPhase --> StoreInst
    
    LoadMacroConfig --> SimpleInst
    LoadMacroConfig --> MADInst
    LoadMacroConfig --> RoundInst
    LoadMacroConfig --> StoreInst
    
    InstructionTemplate --> LoadMacroConfig
    Sequence --> LoadMacroConfig
    Misc --> LoadMacroConfig
```

The macro system allows one instruction per sub-unit column:

| Simple (≤1) | MAD (≤1) | Round (≤1) | Store (≤1) |
|-------------|----------|------------|------------|
| `SFPABS`, `SFPAND`, `SFPCAST`, `SFPMOV`, etc. | `SFPADD`, `SFPMAD`, `SFPMUL`, `SFPLUT`, etc. | `SFPSHFT2`, `SFPSTOCHRND` | `SFPSTORE` |

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/SFPLOADMACRO.md:3-13](), [WormholeB0/TensixTile/TensixCoprocessor/SFPLOADMACRO.md:49-134]()

## Instruction Performance Characteristics

### Throughput and Latency

| Instruction Class | IPC | Latency | Examples |
|-------------------|-----|---------|----------|
| **Simple Operations** | 1 | 1 cycle | `SFPMOV`, `SFPABS`, `SFPAND` |
| **Arithmetic Operations** | 1 | 2 cycles | `SFPADD`, `SFPMUL`, `SFPMAD` |
| **Data Movement** | 1 | 1 cycle | `SFPLOAD`, `SFPSTORE` |
| **Complex Operations** | ≤1 | 2 cycles | `SFPSWAP`, `SFPSHFT2` (some modes) |

### Register File Organization

The `LReg` register file provides:
- 17 registers per lane (`LReg[0]` through `LReg[16]`)
- `LReg[16]` is only accessible via `SFPLOADMACRO`
- 32-bit width supporting FP32, INT32, and bit manipulation
- Cross-lane access patterns for specialized operations

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/VectorUnit.md:7-91](), [WormholeB0/TensixTile/TensixCoprocessor/SFPLOADMACRO.md:112-120]()

## Specialized Vector Operations

### Cross-Lane Data Movement

The `SFPSHFT2` instruction provides several cross-lane shuffle patterns:

```mermaid
graph LR
    subgraph "SFPSHFT2 Modes"
        COPY4["SFPSHFT2_MOD1_COPY4<br/>LReg shuffle within lane"]
        CHAINED_COPY4["SFPSHFT2_MOD1_SUBVEC_CHAINED_COPY4<br/>8-lane shift + LReg shuffle"]
        SHFLROR1["SFPSHFT2_MOD1_SUBVEC_SHFLROR1<br/>8-lane rotate right"]
        SHFLSHR1["SFPSHFT2_MOD1_SUBVEC_SHFLSHR1<br/>8-lane shift right"]
    end
    
    subgraph "Cross-Lane Patterns"
        Lane0To7["Lanes 0-7"]
        Lane8To15["Lanes 8-15"]
        Lane16To23["Lanes 16-23"]
        Lane24To31["Lanes 24-31"]
    end
    
    CHAINED_COPY4 --> Lane0To7
    CHAINED_COPY4 --> Lane8To15
    CHAINED_COPY4 --> Lane16To23
    
    SHFLROR1 --> Lane0To7
    SHFLROR1 --> Lane8To15
    SHFLROR1 --> Lane16To23
    SHFLROR1 --> Lane24To31
```

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/SFPSHFT2.md:20-46](), [WormholeB0/TensixTile/TensixCoprocessor/SFPSHFT2.md:65-148]()

### Configuration Management

The `SFPCONFIG` instruction manages Vector Unit state:

| VD Value | Purpose | Target |
|----------|---------|--------|
| 0-3 | Macro instruction templates | `LoadMacroConfig.InstructionTemplate[VD]` |
| 4-7 | Macro sequence timing | `LoadMacroConfig.Sequence[VD-4]` |
| 8 | Macro configuration flags | `LoadMacroConfig.Misc` |
| 11-14 | Special value registers | `LReg[VD]` with predefined constants |
| 15 | Lane configuration | `LaneConfig[Lane]` |

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/SFPCONFIG.md:39-101]()

## Programming Model Considerations

### Instruction Scheduling

- At least 3 unrelated instructions required between Matrix Unit writes to `Dst` and `SFPLOADMACRO` reads
- `SFPSHFT2` cross-lane operations require `SFPNOP` insertion to avoid hazards
- Macro-scheduled instructions take priority over regular instructions on collision

### Hardware Limitations

- Single instruction acceptance per cycle (unless using `SFPLOADMACRO`)
- Some `SFPSHFT2` modes have hardware bugs requiring workarounds
- Lane predication state changes may require `SFPNOP` for proper ordering

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/SFPLOADMACRO.md:149-155](), [WormholeB0/TensixTile/TensixCoprocessor/SFPSHFT2.md:166-193](), [WormholeB0/TensixTile/TensixCoprocessor/SFPCONFIG.md:135-137]()"])</script><script>self.__next_f.push([1,"23:T23e0,"])</script><script>self.__next_f.push([1,"# Arithmetic Instructions

<details>
<summary>Relevant source files</summary>

The following files were used as context for generating this wiki page:

- [WormholeB0/TensixTile/TensixCoprocessor/SFPADDI.md](WormholeB0/TensixTile/TensixCoprocessor/SFPADDI.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPMAD.md](WormholeB0/TensixTile/TensixCoprocessor/SFPMAD.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPMULI.md](WormholeB0/TensixTile/TensixCoprocessor/SFPMULI.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPSETMAN.md](WormholeB0/TensixTile/TensixCoprocessor/SFPSETMAN.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPSETSGN.md](WormholeB0/TensixTile/TensixCoprocessor/SFPSETSGN.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPXOR.md](WormholeB0/TensixTile/TensixCoprocessor/SFPXOR.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SyncUnit.md](WormholeB0/TensixTile/TensixCoprocessor/SyncUnit.md)

</details>



This document covers the arithmetic operations available in the Vector Unit (SFPU) of the Tensix Coprocessor. These instructions perform 32-lane SIMD operations on floating-point and integer data, executing lanewise across all enabled vector lanes.

For matrix arithmetic operations, see [Matrix Unit Instructions](#3.2). For vector data movement and format conversion operations, see [Data Movement and Conversion](#3.1.2).

## Instruction Categories

The Vector Unit arithmetic instructions are divided into two main categories based on their execution sub-units and computational complexity:

### Multiply-Add Operations

These instructions use the MAD (Multiply-Add) sub-unit and perform complex floating-point arithmetic:

| Instruction | Operation | Description |
|-------------|-----------|-------------|
| `SFPMAD` | `VD = VA * VB + VC` | Full three-operand multiply-add |
| `SFPMULI` | `VD *= BF16ToFP32(Imm16)` | Multiply by BF16 immediate |
| `SFPADDI` | `VD += BF16ToFP32(Imm16)` | Add BF16 immediate |

### Bit Manipulation Operations

These instructions use the simple sub-unit and perform direct bit-level operations:

| Instruction | Operation | Description |
|-------------|-----------|-------------|
| `SFPSETMAN` | Set mantissa bits | Combine mantissa from immediate/register with sign/exponent |
| `SFPSETSGN` | Set sign bit | Combine sign bit from immediate/register with exponent/mantissa |
| `SFPXOR` | Bitwise XOR | 32-bit integer exclusive-or operation |

## Execution Architecture

```mermaid
graph TB
    subgraph VectorUnit["Vector Unit (SFPU)"]
        subgraph MADSubUnit["MAD Sub-unit"]
            SFPMAD["SFPMAD<br/>VD = VA * VB + VC"]
            SFPMULI["SFPMULI<br/>VD *= BF16ToFP32(Imm16)"]
            SFPADDI["SFPADDI<br/>VD += BF16ToFP32(Imm16)"]
        end
        
        subgraph SimpleSubUnit["Simple Sub-unit"]
            SFPSETMAN["SFPSETMAN<br/>Set mantissa bits"]
            SFPSETSGN["SFPSETSGN<br/>Set sign bit"]
            SFPXOR["SFPXOR<br/>Bitwise XOR"]
        end
        
        subgraph VectorRegs["Vector Registers"]
            LReg0["LReg[0]"]
            LReg1["LReg[1]"]
            LRegN["LReg[...]"]
            LReg7["LReg[7]<br/>(Indirect addressing)"]
            LReg16["LReg[16]<br/>(Special register)"]
        end
    end
    
    subgraph LaneExecution["32-Lane Execution"]
        Lane0["Lane 0"]
        Lane1["Lane 1"]
        LaneN["Lane ..."]
        Lane31["Lane 31"]
    end
    
    MADSubUnit --> VectorRegs
    SimpleSubUnit --> VectorRegs
    VectorRegs --> LaneExecution
    
    LReg7 -.->|"Indirect VA/VD"| MADSubUnit
```

**Diagram: Vector Unit Arithmetic Instruction Architecture**

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SFPMAD.md:5](), [WormholeB0/TensixTile/TensixCoprocessor/SFPMULI.md:5](), [WormholeB0/TensixTile/TensixCoprocessor/SFPADDI.md:5](), [WormholeB0/TensixTile/TensixCoprocessor/SFPSETMAN.md:5](), [WormholeB0/TensixTile/TensixCoprocessor/SFPSETSGN.md:5](), [WormholeB0/TensixTile/TensixCoprocessor/SFPXOR.md:5]()

## Lanewise Execution Model

All arithmetic instructions follow a consistent lanewise execution pattern across the 32 SIMD lanes:

```mermaid
graph TB
    subgraph ExecutionFlow["Instruction Execution Flow"]
        Decode["Instruction Decode"]
        LaneCheck["Lane Enable Check<br/>if (LaneEnabled)"]
        RegisterCheck["Register Constraint Check<br/>if (VD < 12 || LaneConfig[Lane].DISABLE_BACKDOOR_LOAD)"]
        IndirectAddr["Indirect Addressing<br/>if (Mod1 & SFPMAD_MOD1_INDIRECT_*)"]
        Compute["Arithmetic Computation"]
        WriteBack["Write to LReg[vd]<br/>if (vd < 8 || vd == 16)"]
    end
    
    subgraph LaneState["Per-Lane State"]
        LaneEnabled["LaneEnabled flag"]
        LaneConfig["LaneConfig[Lane].DISABLE_BACKDOOR_LOAD"]
        LReg7Value["LReg[7].u32 & 15<br/>(for indirect addressing)"]
    end
    
    Decode --> LaneCheck
    LaneCheck --> RegisterCheck
    RegisterCheck --> IndirectAddr
    IndirectAddr --> Compute
    Compute --> WriteBack
    
    LaneState --> LaneCheck
    LaneState --> RegisterCheck
    LaneState --> IndirectAddr
```

**Diagram: Lanewise Execution Flow for Arithmetic Instructions**

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SFPMAD.md:20-39](), [WormholeB0/TensixTile/TensixCoprocessor/SFPMULI.md:21-37](), [WormholeB0/TensixTile/TensixCoprocessor/SFPADDI.md:21-37]()

## Multiply-Add Operations

### SFPMAD - Full Multiply-Add

The `SFPMAD` instruction performs the core fused multiply-add operation `VD = VA * VB + VC` with optional indirect addressing:

```c
TT_SFPMAD(/* u4 */ VA, /* u4 */ VB, /* u4 */ VC, /* u4 */ VD, /* u4 */ Mod1)
```

Key features:
- **Indirect VA addressing**: When `Mod1 & SFPMAD_MOD1_INDIRECT_VA`, the VA index comes from `LReg[7].u32 & 15`
- **Indirect VD addressing**: When `Mod1 & SFPMAD_MOD1_INDIRECT_VD`, the VD index comes from `LReg[7].u32 & 15`
- **Partially fused operation**: Higher precision than FP32 intermediate results, but not infinite precision
- **Performance**: 64 FP32 operations per instruction (32 multiplies + 32 adds)

### SFPMULI and SFPADDI - Immediate Operations

These instructions perform multiplication and addition with BF16 immediate values:

- `SFPMULI`: `VD *= BF16ToFP32(Imm16)`
- `SFPADDI`: `VD += BF16ToFP32(Imm16)`

Both use the `BF16ToFP32()` conversion function which shifts the 16-bit immediate left by 16 bits to create a proper FP32 value.

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SFPMAD.md:1-66](), [WormholeB0/TensixTile/TensixCoprocessor/SFPMULI.md:1-60](), [WormholeB0/TensixTile/TensixCoprocessor/SFPADDI.md:1-60]()

## Bit Manipulation Operations

### SFPSETMAN - Mantissa Manipulation

The `SFPSETMAN` instruction allows precise control over FP32 mantissa bits while preserving sign and exponent:

```c
TT_SFPSETMAN(/* u12 */ Imm12, /* u4 */ VC, /* u4 */ VD, /* u4 */ Mod1)
```

Operation modes:
- **Immediate mode** (`Mod1 & SFPSETMAN_MOD1_ARG_IMM`): Mantissa comes from `Imm12 << 11`
- **Register mode**: Mantissa comes from `LReg[VB].u32 & 0x7fffff`

The instruction preserves the sign and exponent bits from `LReg[VC]` while replacing the mantissa bits.

### SFPSETSGN - Sign Bit Manipulation

The `SFPSETSGN` instruction controls the sign bit while preserving exponent and mantissa:

```c
TT_SFPSETSGN(/* u1 */ Imm1, /* u4 */ VC, /* u4 */ VD, /* u4 */ Mod1)
```

This enables efficient absolute value and negation operations when using immediate mode.

### SFPXOR - Bitwise Operations

The `SFPXOR` instruction performs lane-wise bitwise exclusive-or on 32-bit integers:

```c
TT_SFPXOR(0, /* u4 */ VC, /* u4 */ VD, 0)
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SFPSETMAN.md:1-47](), [WormholeB0/TensixTile/TensixCoprocessor/SFPSETSGN.md:1-45](), [WormholeB0/TensixTile/TensixCoprocessor/SFPXOR.md:1-28]()

## IEEE754 Conformance

The arithmetic instructions have specific behaviors that diverge from standard IEEE754:

- **Denormal handling**: Denormal inputs are treated as zero
- **NaN generation**: NaN outputs have the least significant mantissa bit set
- **Fused operations**: `SFPMAD` uses partial fusion with higher-than-FP32 intermediate precision
- **Rounding**: Always round-to-nearest with ties-to-even
- **Denormal outputs**: Flushed to positive zero

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SFPMAD.md:49-58]()

## Instruction Scheduling Constraints

All MAD sub-unit instructions (`SFPMAD`, `SFPMULI`, `SFPADDI`) have a critical scheduling constraint:

> The next cycle after execution, the Vector Unit cannot execute an instruction that reads from any location written by the current instruction.

An `SFPNOP` instruction can be inserted to satisfy this constraint when necessary.

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SFPMAD.md:59-61](), [WormholeB0/TensixTile/TensixCoprocessor/SFPMULI.md:59-60](), [WormholeB0/TensixTile/TensixCoprocessor/SFPADDI.md:58-59]()

## Performance Characteristics

- **Peak throughput**: 64 FP32 operations per `SFPMAD` instruction
- **Clock rate**: 1 GHz (Wormhole standard)
- **Theoretical peak**: 0.064 TFLOP/s per Vector Unit
- **Data movement**: Requires `SFPLOADMACRO` for optimal data feeding

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SFPMAD.md:63-65]()"])</script><script>self.__next_f.push([1,"24:T2cb1,"])</script><script>self.__next_f.push([1,"# Data Movement and Conversion

<details>
<summary>Relevant source files</summary>

The following files were used as context for generating this wiki page:

- [WormholeB0/TensixTile/TensixCoprocessor/MOVA2D.md](WormholeB0/TensixTile/TensixCoprocessor/MOVA2D.md)
- [WormholeB0/TensixTile/TensixCoprocessor/MOVB2D.md](WormholeB0/TensixTile/TensixCoprocessor/MOVB2D.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPCAST.md](WormholeB0/TensixTile/TensixCoprocessor/SFPCAST.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPMOV.md](WormholeB0/TensixTile/TensixCoprocessor/SFPMOV.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPPOPC.md](WormholeB0/TensixTile/TensixCoprocessor/SFPPOPC.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPSTOCHRND_FloatFloat.md](WormholeB0/TensixTile/TensixCoprocessor/SFPSTOCHRND_FloatFloat.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPSTOCHRND_FloatInt.md](WormholeB0/TensixTile/TensixCoprocessor/SFPSTOCHRND_FloatInt.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPSTOCHRND_IntInt.md](WormholeB0/TensixTile/TensixCoprocessor/SFPSTOCHRND_IntInt.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPSTORE.md](WormholeB0/TensixTile/TensixCoprocessor/SFPSTORE.md)

</details>



This document covers Vector Unit (SFPU) instructions that handle data movement between vector registers (`LReg`) and the `Dst` buffer, as well as format conversion operations. These instructions enable the 32-lane SIMD Vector Unit to efficiently transfer data while performing necessary type conversions between the various custom floating-point and integer formats supported by the Tenstorrent architecture.

For Matrix Unit data movement instructions (such as `MOVA2D` and `MOVB2D`), see [Matrix Unit Instructions](#3.2). For general data movement between L1 memory and coprocessor buffers, see [Data Movement Instructions](#3.3).

## Overview of Vector Unit Data Movement

The Vector Unit provides a specialized set of instructions for moving data between its internal vector registers (`LReg`) and the `Dst` buffer, with built-in support for format conversion between IEEE-standard and Tenstorrent custom data types.

```mermaid
graph TD
    subgraph "Vector Unit Data Flow"
        LReg["LReg Registers<br/>(FP32 or sign-magnitude)"]
        Dst["Dst Buffer<br/>(Multiple formats)"]
        SpecialRegs["Special Registers<br/>(Configuration, PRNG)"]
    end
    
    subgraph "Data Movement Instructions"
        SFPLOAD["SFPLOAD<br/>Dst → LReg"]
        SFPSTORE["SFPSTORE<br/>LReg → Dst"]
        SFPMOV["SFPMOV<br/>LReg ↔ LReg"]
    end
    
    subgraph "Conversion Instructions"
        SFPSTOCHRND["SFPSTOCHRND<br/>Precision reduction"]
        SFPCAST["SFPCAST<br/>Integer → FP32"]
    end
    
    Dst -->|"With format conversion"| SFPLOAD
    SFPLOAD --> LReg
    LReg --> SFPSTORE
    SFPSTORE -->|"With format conversion"| Dst
    
    LReg --> SFPMOV
    SFPMOV --> LReg
    SpecialRegs --> SFPMOV
    
    LReg --> SFPSTOCHRND
    SFPSTOCHRND --> LReg
    LReg --> SFPCAST
    SFPCAST --> LReg
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SFPSTORE.md:1-116](), [WormholeB0/TensixTile/TensixCoprocessor/SFPMOV.md:1-61]()

## Data Movement Instructions

### SFPSTORE - LReg to Dst Transfer

The `SFPSTORE` instruction moves up to 32 datums from an `LReg` vector register to four consecutive rows of the `Dst` buffer, with automatic format conversion support.

#### Syntax and Encoding
```c
TT_SFPSTORE(/* u4 */ VD, /* u4 */ Mod0, /* u2 */ AddrMod, /* u10 */ Imm10)
```

#### Supported Format Conversions

| Mode | Input (`LReg`) | Output (`Dst`) | Notes |
|------|----------------|----------------|-------|
| `MOD0_FMT_FP16` | FP32 | FP16 | Denormals flushed, mantissa truncated |
| `MOD0_FMT_BF16` | FP32 | BF16 | Denormals flushed, mantissa truncated |
| `MOD0_FMT_FP32` | FP32 or sign-magnitude | FP32 or Integer "32" | Pass-through |
| `MOD0_FMT_INT8` | Sign-magnitude (±1023) | Integer "8" | Range checking |
| `MOD0_FMT_INT16` | Sign-magnitude (±32767) | Integer "16" | Range checking |
| `MOD0_FMT_UINT16` | Unsigned (low 16 bits) | Integer "16" | Opaque 16-bit data |

#### Cross-Lane Data Movement Pattern

```mermaid
graph LR
    subgraph "LReg Lanes"
        L0["Lane 0"]
        L1["Lane 1"]
        L7["Lane 7"]
        L8["Lane 8"]
        L15["Lane 15"]
        L24["Lane 24"]
        L31["Lane 31"]
    end
    
    subgraph "Dst Buffer (4 rows × 16 columns)"
        subgraph "Row 0"
            R0C0["Col 0/1"]
            R0C2["Col 2/3"]
            R0C14["Col 14/15"]
        end
        subgraph "Row 1"
            R1C0["Col 0/1"]
            R1C14["Col 14/15"]
        end
        subgraph "Row 2"
            R2C0["Col 0/1"]
            R2C14["Col 14/15"]
        end
        subgraph "Row 3"
            R3C0["Col 0/1"]
            R3C14["Col 14/15"]
        end
    end
    
    L0 --> R0C0
    L1 --> R0C2
    L7 --> R0C14
    L8 --> R1C0
    L15 --> R1C14
    L24 --> R3C0
    L31 --> R3C14
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SFPSTORE.md:44-51](), [WormholeB0/TensixTile/TensixCoprocessor/SFPSTORE.md:82-112]()

### SFPMOV - Vector Register Operations

The `SFPMOV` instruction provides various vector register operations including basic moves, negation, and access to special registers.

#### Syntax and Modes
```c
TT_SFPMOV(0, /* u4 */ VC, /* u4 */ VD, /* u4 */ Mod1)
```

#### Operation Modes

| Mode | Operation | Description |
|------|-----------|-------------|
| Normal | `LReg[VD] = LReg[VC]` | Standard register move |
| `SFPMOV_MOD1_NEGATE` | `LReg[VD] = -LReg[VC]` | Negate sign bit |
| `SFPMOV_MOD1_ALL_LANES_ENABLED` | Ignore lane mask | Move regardless of lane enable |
| `SFPMOV_MOD1_FROM_SPECIAL` | Access special registers | Configuration, PRNG, lane config |

#### Special Register Access

When `SFPMOV_MOD1_FROM_SPECIAL` is used, the `VC` field selects:

| VC Value | Source Register |
|----------|-----------------|
| 0-3 | `LoadMacroConfig.InstructionTemplate[VC]` |
| 4-7 | `LoadMacroConfig.Sequence[VC-4]` |
| 8 | `LoadMacroConfig.Misc` |
| 9 | `AdvancePRNG()` - Random number generator |
| 15 | `LaneConfig` - Lane configuration |

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SFPMOV.md:26-53]()

## Data Conversion Instructions

### SFPSTOCHRND - Precision Reduction and Format Conversion

The `SFPSTOCHRND` instruction family provides stochastic or deterministic rounding for precision reduction and format conversion. It has three main variants:

#### Float-to-Float Precision Reduction
Reduces FP32 mantissa precision to 7 bits (BF16-compatible) or 10 bits (FP16-compatible):

```c
TT_SFP_STOCH_RND(/* bool */ StochasticRounding, 0, 0, /* u4 */ VC, /* u4 */ VD, /* u3 */ Mod1)
```

| Mode | Precision | Target Format |
|------|-----------|---------------|
| `SFPSTOCHRND_MOD1_FP32_TO_FP16A` | 10 bits | FP16-compatible |
| `SFPSTOCHRND_MOD1_FP32_TO_FP16B` | 7 bits | BF16-compatible |

#### Float-to-Integer Conversion
Converts FP32 to bounded sign-magnitude integers:

| Mode | Range | Target Use |
|------|-------|------------|
| `SFPSTOCHRND_MOD1_FP32_TO_INT8` | ±127 | `SFPSTORE` with `MOD0_FMT_INT8` |
| `SFPSTOCHRND_MOD1_FP32_TO_UINT8` | 0-255 | `SFPSTORE` with `MOD0_FMT_INT8_COMP` |
| `SFPSTOCHRND_MOD1_FP32_TO_INT16` | ±32767 | `SFPSTORE` with `MOD0_FMT_INT16` |
| `SFPSTOCHRND_MOD1_FP32_TO_UINT16` | 0-65535 | `SFPSTORE` with `MOD0_FMT_UINT16` |

#### Integer-to-Integer Range Reduction
Reduces sign-magnitude integer ranges with bit shifting:

```c
TT_SFP_STOCH_RND(/* bool */ StochasticRounding, /* u5 */ Imm5, /* u4 */ VB, /* u4 */ VC, /* u4 */ VD, /* u3 */ Mod1)
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SFPSTOCHRND_FloatFloat.md:32-69](), [WormholeB0/TensixTile/TensixCoprocessor/SFPSTOCHRND_FloatInt.md:36-77](), [WormholeB0/TensixTile/TensixCoprocessor/SFPSTOCHRND_IntInt.md:29-59]()

### SFPCAST - Integer to Floating-Point Conversion

The `SFPCAST` instruction converts 32-bit sign-magnitude integers to FP32 with configurable rounding.

#### Syntax and Rounding Modes
```c
TT_SFPCAST(/* u4 */ VC, /* u4 */ VD, /* u4 */ Mod1)
```

| Mode | Rounding Method | Precision |
|------|-----------------|-----------|
| Normal | Round to nearest, ties to even | Exact for \|x\| ≤ 2²⁴ |
| `SFPCAST_MOD1_RND_STOCH` | Stochastic rounding | 7-bit PRNG-based |

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SFPCAST.md:17-42]()

## Format Conversion Pipeline

The Vector Unit supports a comprehensive format conversion pipeline that bridges between IEEE-standard and Tenstorrent custom formats:

```mermaid
graph TD
    subgraph "Input Formats"
        FP32_In["FP32<br/>(IEEE-like)"]
        SignMag["Sign-Magnitude<br/>Integer"]
        TwosComp["Two's Complement<br/>Integer"]
    end
    
    subgraph "Conversion Operations"
        SFPSTOCHRND_FF["SFPSTOCHRND<br/>Float→Float"]
        SFPSTOCHRND_FI["SFPSTOCHRND<br/>Float→Integer"]
        SFPSTOCHRND_II["SFPSTOCHRND<br/>Integer→Integer"]
        SFPCAST_OP["SFPCAST<br/>Integer→Float"]
    end
    
    subgraph "Output Formats"
        FP16_Out["FP16<br/>(Custom layout)"]
        BF16_Out["BF16<br/>(Custom layout)"]
        FP32_Out["FP32<br/>(Custom layout)"]
        Int8_Out["Integer '8'<br/>(±1023 range)"]
        Int16_Out["Integer '16'<br/>(Opaque or ±32767)"]
    end
    
    FP32_In --> SFPSTOCHRND_FF
    FP32_In --> SFPSTOCHRND_FI
    SignMag --> SFPSTOCHRND_II
    SignMag --> SFPCAST_OP
    TwosComp --> SFPCAST_OP
    
    SFPSTOCHRND_FF --> FP16_Out
    SFPSTOCHRND_FF --> BF16_Out
    SFPSTOCHRND_FI --> Int8_Out
    SFPSTOCHRND_FI --> Int16_Out
    SFPSTOCHRND_II --> Int8_Out
    SFPCAST_OP --> FP32_Out
    
    FP32_Out --> SFPSTORE_Op["SFPSTORE<br/>to Dst"]
    FP16_Out --> SFPSTORE_Op
    BF16_Out --> SFPSTORE_Op
    Int8_Out --> SFPSTORE_Op
    Int16_Out --> SFPSTORE_Op
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SFPSTORE.md:17-41](), [WormholeB0/TensixTile/TensixCoprocessor/SFPSTOCHRND_FloatFloat.md:1-15]()

## Implementation Details

### Stochastic Rounding Behavior

All stochastic rounding operations in the Vector Unit use a hardware PRNG accessed via `AdvancePRNG()`. However, there are known hardware bugs that affect rounding behavior:

- Stochastic rounding has a bias toward increasing magnitude rather than true 50:50 distribution
- Can sometimes increase magnitude of values that don't require rounding
- For `SFPSTOCHRND` float-to-integer: inputs with |x| < 0.5 are always rounded deterministically to zero

### Lane Configuration and Masking

Vector operations respect lane enable masks controlled by:
- `LaneEnabled[Lane]` - Per-lane enable from conditional execution
- `LaneConfig[Lane].BLOCK_DEST_WR_FROM_SFPU` - Hardware blocking of specific lanes
- `LaneConfig[Lane].DISABLE_BACKDOOR_LOAD` - Backdoor load disable

Some instructions like `SFPSTORE` with `MOD0_FMT_INT32_ALL` ignore the lane enable mask and operate on all lanes.

### Address Calculation and RWC Integration

Data movement instructions integrate with the Read/Write Counter (RWC) system:
- `RWCs[CurrentThread].Dst` provides base addressing for `Dst` buffer access
- `AddrMod` fields control automatic RWC advancement after instruction execution
- Thread-specific offsets from `ThreadConfig[CurrentThread].DEST_TARGET_REG_CFG_MATH_Offset`

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SFPSTORE.md:75-115](), [WormholeB0/TensixTile/TensixCoprocessor/SFPSTOCHRND_FloatInt.md:17-19]()"])</script><script>self.__next_f.push([1,"25:T1fc5,"])</script><script>self.__next_f.push([1,"# Specialized Instructions

<details>
<summary>Relevant source files</summary>

The following files were used as context for generating this wiki page:

- [Diagrams/Out/Bits32_SFPLUT.svg](Diagrams/Out/Bits32_SFPLUT.svg)
- [Diagrams/Out/Bits32_SFPLUTFP32.svg](Diagrams/Out/Bits32_SFPLUTFP32.svg)
- [Diagrams/Out/CrossLane_CHAINED_COPY4.svg](Diagrams/Out/CrossLane_CHAINED_COPY4.svg)
- [Diagrams/Out/CrossLane_COPY4.svg](Diagrams/Out/CrossLane_COPY4.svg)
- [Diagrams/Out/CrossLane_SFPCONFIG.svg](Diagrams/Out/CrossLane_SFPCONFIG.svg)
- [Diagrams/Out/CrossLane_SFPTRANSP.svg](Diagrams/Out/CrossLane_SFPTRANSP.svg)
- [Diagrams/Out/CrossLane_SHFLROR1_AND_COPY4.svg](Diagrams/Out/CrossLane_SHFLROR1_AND_COPY4.svg)
- [Diagrams/Src/CrossLane.lua](Diagrams/Src/CrossLane.lua)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPLUT.md](WormholeB0/TensixTile/TensixCoprocessor/SFPLUT.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPLUTFP32.md](WormholeB0/TensixTile/TensixCoprocessor/SFPLUTFP32.md)

</details>



This section documents specialized vector instructions that perform operations beyond basic arithmetic and data movement. These instructions provide advanced functionality including lookup table evaluation, cross-lane data movement, and vector configuration operations within the Vector Unit (SFPU).

For basic vector arithmetic operations, see [Arithmetic Instructions](#3.1.1). For standard data loading and storing, see [Data Movement and Conversion](#3.1.2).

## Lookup Table Instructions

The Vector Unit provides piecewise linear interpolation capabilities through specialized lookup table instructions that evaluate mathematical functions using pre-computed coefficients.

### SFPLUTFP32 Instruction

The `SFPLUTFP32` instruction performs vectorized evaluation of piecewise linear floating-point functions using multiple table formats and precision modes.

```mermaid
graph TD
    LReg3["LReg[3]<br/>Input Value"] --> AbsVal["Abs(LReg[3])"]
    AbsVal --> RangeCheck["Range Classification<br/>0.0-1.0, 1.0-2.0, 2.0+"]
    
    LReg0["LReg[0]<br/>Coefficients"] --> TableSelect["Table Selection<br/>Based on Range"]
    LReg1["LReg[1]<br/>Coefficients"] --> TableSelect
    LReg2["LReg[2]<br/>Coefficients"] --> TableSelect
    LReg4["LReg[4]<br/>Coefficients"] --> TableSelect
    LReg5["LReg[5]<br/>Coefficients"] --> TableSelect
    LReg6["LReg[6]<br/>Coefficients"] --> TableSelect
    
    RangeCheck --> TableSelect
    TableSelect --> MAD["MAD Operation<br/>a * Abs(LReg[3]) + c"]
    MAD --> SignOpt["Optional Sign<br/>Restoration"]
    SignOpt --> VD["LReg[VD]<br/>Result"]
```

The instruction supports four different table modes defined by the `Mod1` field:

| Mode | Description | Table Format |
|------|-------------|--------------|
| `SFPLUTFP32_MOD1_FP32_3ENTRY_TABLE` | 3-entry FP32 table | Full 32-bit coefficients |
| `SFPLUTFP32_MOD1_FP16_3ENTRY_TABLE` | 3-entry FP16 table | 16-bit coefficients with hardware bug |
| `SFPLUTFP32_MOD1_FP16_6ENTRY_TABLE1` | 6-entry FP16 table | Split at 3.0 boundary |
| `SFPLUTFP32_MOD1_FP16_6ENTRY_TABLE2` | 6-entry FP16 table | Split at 4.0 boundary |

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SFPLUTFP32.md:1-151]()

### SFPLUT Instruction

The `SFPLUT` instruction provides similar piecewise linear evaluation using 8-bit lookup values for more compact coefficient storage.

```mermaid
graph TD
    Input["LReg[3]<br/>Input Value"] --> Range["Range Check<br/>3 intervals"]
    
    Coeffs0["LReg[0]<br/>8-bit coeffs"] --> Lut8["Lut8ToFp32<br/>Conversion"]
    Coeffs1["LReg[1]<br/>8-bit coeffs"] --> Lut8
    Coeffs2["LReg[2]<br/>8-bit coeffs"] --> Lut8
    
    Range --> Select["Coefficient<br/>Selection"]
    Lut8 --> Select
    Select --> Compute["a * Abs(input) + c"]
    Compute --> Result["LReg[VD]"]
```

The `Lut8ToFp32` function converts 8-bit values to floating-point using a custom format that provides 256 discrete coefficient values optimized for common mathematical functions.

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SFPLUT.md:1-93]()

## Cross-Lane Data Movement

Cross-lane instructions enable data exchange between the 32 SIMD lanes of the Vector Unit, supporting operations like transpose, shuffle, and broadcast patterns.

### Transpose Operations

The `SFPTRANSP` instruction performs matrix transpose operations on 4x4 blocks of data across vector registers.

```mermaid
graph LR
    subgraph Input["Input Layout"]
        LR0["LReg[0]<br/>AA AB AC AD<br/>BA BB BC BD<br/>CA CB CC CD<br/>DA DB DC DD"]
        LR1["LReg[1]<br/>EA EB EC ED<br/>FA FB FC FD<br/>GA GB GC GD<br/>HA HB HC HD"]
        LR2["LReg[2]<br/>IA IB IC ID<br/>JA JB JC JD<br/>KA KB KC KD<br/>LA LB LC LD"]
        LR3["LReg[3]<br/>MA MB MC MD<br/>NA NB NC ND<br/>OA OB OC OD<br/>PA PB PC PD"]
    end
    
    subgraph Output["Output Layout"]
        OR0["LReg[0]<br/>AA BA CA DA<br/>EA FA GA HA<br/>IA JA KA LA<br/>MA NA OA PA"]
        OR1["LReg[1]<br/>AB BB CB DB<br/>EB FB GB HB<br/>IB JB KB LB<br/>MB NB OB PB"]
        OR2["LReg[2]<br/>AC BC CC DC<br/>EC FC GC HC<br/>IC JC KC LC<br/>MC NC OC PC"]
        OR3["LReg[3]<br/>AD BD CD DD<br/>ED FD GD HD<br/>ID JD KD LD<br/>MD ND OD PD"]
    end
    
    Input --> Output
```

### Copy and Shuffle Operations

The Vector Unit supports various copy and shuffle patterns for data rearrangement:

```mermaid
graph TD
    subgraph "COPY4 Operation"
        C0["LReg[0]<br/>Empty"] --> C0Out["LReg[0]<br/>LReg[1] data"]
        C1["LReg[1]<br/>Source"] --> C1Out["LReg[1]<br/>LReg[2] data"]
        C2["LReg[2]<br/>Source"] --> C2Out["LReg[2]<br/>LReg[3] data"]
        C3["LReg[3]<br/>Source"] --> C3Out["LReg[3]<br/>Zero"]
    end
    
    subgraph "SHFLROR1 Operation"
        S0["Lane 0"] --> S7["Lane 7"]
        S1["Lane 1"] --> S0Out["Lane 0"]
        S2["Lane 2"] --> S1Out["Lane 1"]
        S7["Lane 7"] --> S6Out["Lane 6"]
    end
```

Sources: [Diagrams/Out/CrossLane_SFPTRANSP.svg:1-1122](), [Diagrams/Out/CrossLane_CHAINED_COPY4.svg:1-963]()

## Vector Configuration

### SFPCONFIG Instruction

The `SFPCONFIG` instruction broadcasts configuration data from the first row of `LReg[0]` to all rows of the destination register.

```mermaid
graph TD
    Src["LReg[0] Row 0<br/>A B C D E F G H"] --> Broadcast["Broadcast Operation"]
    Broadcast --> Dst0["LReg[VD] Row 0<br/>A B C D E F G H"]
    Broadcast --> Dst1["LReg[VD] Row 1<br/>A B C D E F G H"]
    Broadcast --> Dst2["LReg[VD] Row 2<br/>A B C D E F G H"]
    Broadcast --> Dst3["LReg[VD] Row 3<br/>A B C D E F G H"]
```

This enables uniform configuration of lane-specific parameters across all SIMD lanes.

Sources: [Diagrams/Out/CrossLane_SFPCONFIG.svg:1-112]()

## Instruction Encoding

All specialized vector instructions use the standard 32-bit encoding format with opcode-specific modifier fields:

```mermaid
graph LR
    subgraph "SFPLUTFP32 Encoding"
        Op1["Opcode<br/>0x95<br/>bits 31-24"] --> Mod["Mod1<br/>bits 7-4"] --> VD1["VD<br/>bits 3-0"]
    end
    
    subgraph "SFPLUT Encoding"  
        Op2["Opcode<br/>0x73<br/>bits 31-24"] --> Mod0["Mod0<br/>bits 19-16"] --> VD2["VD<br/>bits 23-20"]
    end
```

The modifier fields control operation variants, data formats, and optional features like sign retention and indirect addressing.

Sources: [Diagrams/Out/Bits32_SFPLUTFP32.svg:1-1](), [Diagrams/Out/Bits32_SFPLUT.svg:1-1]()

## Execution Pipeline

Specialized instructions execute on the Vector Unit's MAD (Multiply-Add) sub-unit with specific scheduling constraints:

```mermaid
graph TD
    Decode["Instruction Decode"] --> Setup["Operand Setup<br/>LReg Access"]
    Setup --> Execute["MAD Execution<br/>Lookup + Interpolation"]
    Execute --> Writeback["Result Writeback"]
    Writeback --> Hazard["Pipeline Hazard<br/>Next instruction must not<br/>read written LReg"]
```

Software must insert `SFPNOP` instructions to avoid read-after-write hazards when specialized instructions write to registers that subsequent instructions read.

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SFPLUTFP32.md:148-151](), [WormholeB0/TensixTile/TensixCoprocessor/SFPLUT.md:90-93](), [Diagrams/Src/CrossLane.lua:1-368]()"])</script><script>self.__next_f.push([1,"26:T2471,"])</script><script>self.__next_f.push([1,"# Matrix Unit Instructions

<details>
<summary>Relevant source files</summary>

The following files were used as context for generating this wiki page:

- [WormholeB0/TensixTile/TensixCoprocessor/MOVA2D.md](WormholeB0/TensixTile/TensixCoprocessor/MOVA2D.md)
- [WormholeB0/TensixTile/TensixCoprocessor/MOVB2D.md](WormholeB0/TensixTile/TensixCoprocessor/MOVB2D.md)
- [WormholeB0/TensixTile/TensixCoprocessor/MatrixUnit.md](WormholeB0/TensixTile/TensixCoprocessor/MatrixUnit.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPPOPC.md](WormholeB0/TensixTile/TensixCoprocessor/SFPPOPC.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPSTOCHRND_FloatFloat.md](WormholeB0/TensixTile/TensixCoprocessor/SFPSTOCHRND_FloatFloat.md)

</details>



## Purpose and Scope

This document covers the instruction set for the Matrix Unit (FPU) within the Tensix Coprocessor. The Matrix Unit performs arithmetic on low-precision (≤ 19-bit) matrices stored in `SrcA` and `SrcB` buffers, typically accumulating results to the `Dst` buffer in either 16-bit or 32-bit precision. For vector operations on individual elements, see [Vector Unit Instructions](#3.1). For data movement between L1 memory and coprocessor buffers, see [Data Movement Instructions](#3.3).

The Matrix Unit is optimized for AI workloads, providing high-throughput matrix multiplication, element-wise operations, and pooling functions with support for multiple fidelity phases and custom floating-point formats.

## Instruction Categories

Matrix Unit instructions can be organized by their data access patterns and computational behavior:

### Computational Instructions

| **Instruction** | **Operation** | **Reads From** | **Writes/Accumulates To** |
|-----------------|---------------|----------------|---------------------------|
| `MVMUL` | Matrix multiplication | `SrcA`, `SrcB` | `Dst` (accumulate) |
| `DOTPV` | Dot product | `SrcA`, `SrcB` | `Dst` (accumulate) |
| `ELWMUL` | Element-wise multiply | `SrcA`, `SrcB` | `Dst` (accumulate) |
| `ELWADD` | Element-wise add | `SrcA`, `SrcB` | `Dst` (accumulate) |
| `ELWSUB` | Element-wise subtract | `SrcA`, `SrcB` | `Dst` (accumulate) |
| `GAPOOL` | Global average pooling | `SrcA`, `SrcB` | `Dst` (accumulate) |
| `GMPOOL` | Global max pooling | `SrcA`, `SrcB` | `Dst` (accumulate) |

### Data Movement Instructions

| **Instruction** | **Operation** | **Source** | **Destination** |
|-----------------|---------------|------------|-----------------|
| `MOVA2D` | Move from SrcA to Dst | `SrcA` | `Dst` |
| `MOVB2D` | Move from SrcB to Dst | `SrcB` | `Dst` |
| `MOVD2A` | Move from Dst to SrcA | `Dst` | `SrcA` |
| `MOVD2B` | Move from Dst to SrcB | `Dst` | `SrcB` |
| `MOVB2A` | Move from SrcB to SrcA | `SrcB` | `SrcA` |

### Control and Utility Instructions

| **Instruction** | **Operation** | **Purpose** |
|-----------------|---------------|-------------|
| `SETRWC` | Set Read/Write Counters | Configure buffer addressing |
| `INCRWC` | Increment Read/Write Counters | Advance buffer pointers |
| `ZEROACC` | Zero accumulator | Clear `Dst` buffer regions |
| `ZEROSRC` | Zero source buffer | Clear `SrcA` or `SrcB` regions |
| `SHIFTXA` | Shift SrcA | Data rearrangement in `SrcA` |
| `SHIFTXB` | Shift SrcB | Data rearrangement in `SrcB` |
| `TRNSPSRCB` | Transpose SrcB | Matrix transpose in `SrcB` |

Sources: [WormholeB0/TensixTile/TensixCoprocessor/MatrixUnit.md:13-17]()

## Data Flow Architecture

```mermaid
graph TB
    subgraph "Memory Buffers"
        SrcA["SrcA Buffer<br/>64 rows × 16 columns<br/>19-bit precision"]
        SrcB["SrcB Buffer<br/>64 rows × 16 columns<br/>19-bit precision"] 
        Dst["Dst Buffer<br/>1024 rows × 16 columns<br/>16/32-bit precision"]
    end
    
    subgraph "Matrix Unit (FPU)"
        ArithUnits["Arithmetic Units<br/>MVMUL, DOTPV, ELWMUL<br/>ELWADD, ELWSUB<br/>GAPOOL, GMPOOL"]
        MoveUnits["Data Movement<br/>MOVA2D, MOVB2D<br/>MOVD2A, MOVD2B<br/>MOVB2A"]
        CtrlUnits["Control Logic<br/>SETRWC, INCRWC<br/>ZEROACC, ZEROSRC<br/>SHIFT*, TRNSPSRCB"]
    end
    
    subgraph "RWCs (Read/Write Counters)"
        RWC_SrcA["RWC.SrcA<br/>Row pointer"]
        RWC_SrcB["RWC.SrcB<br/>Row pointer"] 
        RWC_Dst["RWC.Dst<br/>Row pointer"]
    end
    
    SrcA <--> ArithUnits
    SrcB <--> ArithUnits  
    ArithUnits --> Dst
    
    SrcA <--> MoveUnits
    SrcB <--> MoveUnits
    Dst <--> MoveUnits
    
    CtrlUnits --> SrcA
    CtrlUnits --> SrcB
    CtrlUnits --> Dst
    
    RWC_SrcA -.-> SrcA
    RWC_SrcB -.-> SrcB
    RWC_Dst -.-> Dst
    
    CtrlUnits --> RWC_SrcA
    CtrlUnits --> RWC_SrcB  
    CtrlUnits --> RWC_Dst
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/MatrixUnit.md:13-17](), [WormholeB0/TensixTile/TensixCoprocessor/MOVA2D.md:32-104](), [WormholeB0/TensixTile/TensixCoprocessor/MOVB2D.md:34-104]()

## Instruction Execution Pipeline

```mermaid
graph LR
    subgraph "Frontend"
        WaitGate["Wait Gate<br/>Resource arbitration"]
        SrcBankCheck["SrcA/SrcB Bank<br/>Access control"]
    end
    
    subgraph "Matrix Unit Execution"
        ConfigRead["Configuration<br/>StateID, formats<br/>RWC values"]
        AddrCalc["Address Calculation<br/>Row/column mapping<br/>Broadcasting logic"]
        DataRead["Data Access<br/>SrcA/SrcB read<br/>Dst read (accumulate)"]
        Compute["Arithmetic<br/>FPU operations<br/>Format conversion"]
        WriteBack["Write Back<br/>Dst update<br/>RWC increment"]
    end
    
    WaitGate --> SrcBankCheck
    SrcBankCheck --> ConfigRead
    ConfigRead --> AddrCalc
    AddrCalc --> DataRead
    DataRead --> Compute
    Compute --> WriteBack
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/MOVA2D.md:25-31](), [WormholeB0/TensixTile/TensixCoprocessor/MOVB2D.md:27-33]()

## Performance Characteristics

### Instruction Latency and Throughput

| **Instruction Category** | **Throughput (IPC)** | **Latency (cycles)** |
|-------------------------|----------------------|----------------------|
| `MVMUL`, `DOTPV`, `GAPOOL`, `ELWMUL` | 1† | 5 |
| `GMPOOL`, `ELWADD`, `ELWSUB` | 1 | 5 |
| `SETRWC`, `INCRWC`, control ops | 1 | 1 |
| `SHIFTXA`, `ZEROACC`, `ZEROSRC`, `TRNSPSRCB` | 1 | 1 |
| `SHIFTXB` | 0.5 | 2 |
| `MOVD2A` | 1 | 2‡ |
| `MOVA2D`, `MOVB2D`, `MOVB2A` | 1 | 4‡ |

† Multiple fidelity phases reduce effective IPC  
‡ Only certain Matrix Unit instructions can hide this latency

### Theoretical Performance (1 GHz)

| **Instruction** | **1 Phase** | **2 Phases** | **3 Phases** | **4 Phases** |
|-----------------|-------------|--------------|--------------|--------------|
| `MVMUL` (no broadcast) | 4.096 TFLOP/s | 2.048 TFLOP/s | 1.366 TFLOP/s | 1.024 TFLOP/s |
| `DOTPV` | 4.096 TFLOP/s | 2.048 TFLOP/s | 1.366 TFLOP/s | 1.024 TFLOP/s |
| `GAPOOL` | 2.048 TFLOP/s | 1.024 TFLOP/s | 0.683 TFLOP/s | 0.512 TFLOP/s |
| `MVMUL` (broadcast) | 0.560 TFLOP/s | 0.280 TFLOP/s | 0.187 TFLOP/s | 0.140 TFLOP/s |
| `ELWMUL` | 0.256 TFLOP/s | 0.128 TFLOP/s | 0.085 TFLOP/s | 0.064 TFLOP/s |

Sources: [WormholeB0/TensixTile/TensixCoprocessor/MatrixUnit.md:21-36](), [WormholeB0/TensixTile/TensixCoprocessor/MatrixUnit.md:56-73]()

## Data Movement Instructions

### MOVA2D - SrcA to Dst Movement

The `MOVA2D` instruction moves data from `SrcA` buffer to `Dst` buffer with format conversion capabilities:

```c
TT_MOVA2D(/* bool */ UseDst32bLo,
          /* u6 */ SrcRow,
          /* u2 */ AddrMod,
         (/* bool */ Move8Rows) << 1,
          /* u10 */ DstRow)
```

Key features:
- Moves 1 or 8 aligned rows from `SrcA` to `Dst`
- Supports TF32/BF16 to FP32 conversion
- Can combine two 16-bit values into 32-bit `Dst` entries
- Uses `SrcAFmt` configuration for format determination

### MOVB2D - SrcB to Dst Movement with Broadcasting

The `MOVB2D` instruction provides more flexible data movement from `SrcB` to `Dst`:

```c
TT_MOVB2D(/* bool */ UseDst32bLo,
          /* u6 */ SrcRow,
          /* u2 */ AddrMod,
        ((/* bool */ Move4Rows) << 2) +
        ((/* bool */ Broadcast1RowTo8) << 1) +
          /* bool */ BroadcastCol0,
          /* u10 */ DstRow)
```

Key features:
- Moves 1, 4, or 8 rows from `SrcB` to `Dst`
- Supports row broadcasting (1 row → 8 rows)
- Supports column broadcasting (column 0 → all columns)
- Same format conversion capabilities as `MOVA2D`

Sources: [WormholeB0/TensixTile/TensixCoprocessor/MOVA2D.md:9-15](), [WormholeB0/TensixTile/TensixCoprocessor/MOVB2D.md:10-16]()

## Format Conversion Pipeline

Matrix Unit instructions handle data format conversion between buffer types:

### SrcA/SrcB Input Formats (19-bit)
- Sign(1) + Mantissa(10) + Exponent(8)
- Supports BF16, FP16, TF32, Integer formats

### Dst Output Formats
- **16-bit mode**: BF16 as Sign + Mantissa(7) + Exponent(8)
- **16-bit mode**: FP16 as Sign + Mantissa(10) + Exponent(5)  
- **32-bit mode**: FP32/TF32 with full precision

### Format Conversion Functions

The Matrix Unit uses specific bit manipulation for format conversion:

- `RemoveLowMantissa()`: Converts 19-bit input to BF16 by discarding low 3 mantissa bits
- `RemoveHighExponent()`: Converts 19-bit input to FP16 by discarding high 3 exponent bits
- TF32 reconstruction: Combines high 16 bits with recovered low 3 mantissa bits

Sources: [WormholeB0/TensixTile/TensixCoprocessor/MOVA2D.md:102-136](), [WormholeB0/TensixTile/TensixCoprocessor/MOVB2D.md:108-137]()"])</script><script>self.__next_f.push([1,"27:T2a1a,"])</script><script>self.__next_f.push([1,"# Data Movement Instructions

<details>
<summary>Relevant source files</summary>

The following files were used as context for generating this wiki page:

- [Diagrams/Out/Bits32_UNPACR_FlushCache.svg](Diagrams/Out/Bits32_UNPACR_FlushCache.svg)
- [Diagrams/Out/Bits32_UNPACR_IncrementContextCounter.svg](Diagrams/Out/Bits32_UNPACR_IncrementContextCounter.svg)
- [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_FlushCache.md](WormholeB0/TensixTile/TensixCoprocessor/UNPACR_FlushCache.md)
- [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_IncrementContextCounter.md](WormholeB0/TensixTile/TensixCoprocessor/UNPACR_IncrementContextCounter.md)
- [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md](WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md)

</details>



## Purpose and Scope

This document covers the data movement instructions that transfer data between L1 scratchpad memory and the Tensix Coprocessor execution units. The primary focus is on the `UNPACR` instruction family, which handles unpacking data from L1 to the `SrcA`, `SrcB`, and `Dst` buffers with format conversion and decompression capabilities. For information about Matrix Unit computational instructions, see [Matrix Unit Instructions](#3.2). For Vector Unit operations, see [Vector Unit Instructions](#3.1).

## Data Movement Architecture Overview

The data movement system in the Tensix Coprocessor centers around two unpacker units that transfer data from the L1 scratchpad memory to specialized buffer regions used by the execution units.

```mermaid
graph TD
    L1["L1 Scratchpad Memory<br/>1464 KiB, 16 banks"] 
    
    subgraph "Unpacker Units"
        UP0["Unpacker 0<br/>WhichUnpacker=0"]
        UP1["Unpacker 1<br/>WhichUnpacker=1"]
    end
    
    subgraph "Target Buffers"
        SrcA["SrcA Buffer<br/>Matrix operand input"]
        SrcB["SrcB Buffer<br/>Matrix operand input"]  
        Dst["Dst Buffer<br/>Result accumulation"]
    end
    
    subgraph "Execution Units"
        SFPU["Vector Unit SFPU<br/>32-lane SIMD"]
        FPU["Matrix Unit FPU<br/>Low-precision matrices"]
    end
    
    L1 -->|"UNPACR Regular"| UP0
    L1 -->|"UNPACR Regular"| UP1
    
    UP0 -->|"UnpackToDst=false"| SrcA
    UP0 -->|"UnpackToDst=true"| Dst
    UP1 --> SrcB
    
    SrcA --> FPU
    SrcB --> FPU
    Dst --> SFPU
    FPU --> Dst
```

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md:1-40]()

## UNPACR Instruction Variants

The `UNPACR` instruction family provides three distinct operations, all sharing the same `TT_OP_UNPACR` opcode but differentiated by their parameter encoding:

| Variant | Purpose | Key Parameters |
|---------|---------|----------------|
| **Regular** | Move data from L1 to buffers | `ChXYInc`, `ContextNumber`, `FlipSrc` |
| **Increment Context Counter** | Advance multi-context state | Bit 13 = `true` |
| **Flush Cache** | Clear decompression cache | Bit 11 = `true`, `MultiContextMode` |

```mermaid
graph LR
    subgraph "UNPACR Instruction Decode"
        OPCODE["TT_OP_UNPACR<br/>0x42"]
        
        subgraph "Bit Field Analysis"
            B13["Bit 13<br/>IncrementContext"]
            B11["Bit 11<br/>FlushCache"] 
            B7["Bit 7<br/>MultiContextMode"]
        end
        
        subgraph "Instruction Variants"
            REG["UNPACR_Regular<br/>Main data movement"]
            INC["UNPACR_IncrementContextCounter<br/>Context management"]
            FLUSH["UNPACR_FlushCache<br/>Cache maintenance"]
        end
    end
    
    OPCODE --> B13
    OPCODE --> B11
    OPCODE --> B7
    
    B13 -->|"true"| INC
    B11 -->|"true"| FLUSH
    B13 -->|"false"| REG
    B11 -->|"false"| REG
```

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md:8-26](), [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_IncrementContextCounter.md:8-22](), [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_FlushCache.md:8-23]()

## Data Flow and Addressing

The `UNPACR` regular instruction implements a complex addressing scheme that supports both compressed and uncompressed data formats, with configurable multi-context operation and various data layout modes.

### Address Calculation Pipeline

```mermaid
flowchart TD
    CONFIG["ConfigState.THCON_SEC[WhichUnpacker]"] 
    
    subgraph "Context Resolution"
        MC["MultiContextMode?"]
        UCC["UseContextCounter?"]
        CTX["WhichContext"]
        ADC_SEL["WhichADC"]
    end
    
    subgraph "Base Address Calculation"
        BASE["Base_address / Base_cntx[WhichContext]"]
        OFFSET["Offset_address / Offset_cntx[WhichContext]"]
        DIGEST["DigestSize"]
        INADDR["InAddr = (Base + Offset + 1 + DigestSize) * 16"]
    end
    
    subgraph "Data Layout Processing"
        COMPRESSED{"IsUncompressed?"}
        ROWSTART["InAddr_RowStart<br/>Row pointer table"]
        EXPONENTS["InAddr_Exponents<br/>BFP shared exponents"]
        DATUMS["InAddr_Datums<br/>Main data payload"]
        DELTAS["InAddr_Deltas<br/>Compression metadata"]
    end
    
    CONFIG --> MC
    MC --> UCC
    UCC --> CTX
    CTX --> ADC_SEL
    
    CTX --> BASE
    CTX --> OFFSET  
    BASE --> INADDR
    OFFSET --> INADDR
    DIGEST --> INADDR
    
    INADDR --> COMPRESSED
    COMPRESSED -->|"false"| ROWSTART
    COMPRESSED -->|"false"| DELTAS
    COMPRESSED --> EXPONENTS
    COMPRESSED --> DATUMS
```

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md:42-119]()

### Address Counter Management

The instruction maintains separate address counters (`ADCs`) for input coordinates and output positioning:

| Counter | Purpose | Fields |
|---------|---------|--------|
| `ADCs[WhichADC].Channel[0]` | Input X,Y,Z,W coordinates | Used for input addressing |
| `ADCs[CurrentThread].Channel[0]` | Input Z,W coordinates | Thread-specific Z,W position |
| `ADCs[CurrentThread].Channel[1]` | Output X,Y,Z,W coordinates | Target buffer positioning |

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md:134-180]()

## Format Conversion Pipeline

The `UNPACR` instruction includes comprehensive format conversion capabilities, transforming data from various compressed and uncompressed formats into the target buffer formats.

### Supported Format Conversions

```mermaid
graph TB
    subgraph "Input Formats"
        BFP["BFP Formats<br/>BFP8, BFP4, BFP2<br/>BFP8a, BFP4a, BFP2a"]
        STD["Standard Formats<br/>FP8, FP16, BF16<br/>INT8, INT16"]
        IEEE["IEEE Formats<br/>FP32, TF32, INT32"]
    end
    
    subgraph "Format Conversion Functions"
        BFP_CONV["BFP8ToBF16()<br/>BFP8aToFP16()"]
        IEEE_CONV["FP32ToFP16()<br/>Denormal handling"]
        INT_CONV["Integer normalization<br/>Sign-magnitude processing"]
    end
    
    subgraph "Output Formats"
        SRC_FMT["Src Buffer Format<br/>WriteSrcTF32()<br/>WriteSrcBF16()<br/>WriteSrcFP16()"]
        DST_FMT["Dst Buffer Format<br/>WriteDstFP32()<br/>WriteDstBF16()<br/>WriteDstFP16()"]
    end
    
    BFP --> BFP_CONV
    STD --> INT_CONV
    IEEE --> IEEE_CONV
    
    BFP_CONV --> SRC_FMT
    BFP_CONV --> DST_FMT
    INT_CONV --> SRC_FMT
    INT_CONV --> DST_FMT
    IEEE_CONV --> SRC_FMT
    IEEE_CONV --> DST_FMT
```

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md:417-566]()

### Format Conversion Implementation

The `FormatConversion()` function handles the core data transformation logic:

```mermaid
flowchart TD
    INPUT["DatumBits, ExpBits<br/>InDataFormat, OutDataFormat"]
    
    FP32_CHECK{"InDataFormat == FP32?"}
    
    subgraph "FP32 Source Path"
        FP32_CASES["Switch OutDataFormat:<br/>FP32, TF32, BF16, FP16"]
        DENORM["Denormal flushing<br/>DatumBits &= 0x80000000u"]
    end
    
    subgraph "Other Format Path"  
        FORMAT_CHECK{"InDataFormat?"}
        BFP_DECODE["BFP8ToBF16()<br/>BFP8aToFP16()"]
        INT_DECODE["INT8 sign-magnitude<br/>Overlay on FP16"]
        NORMALIZE["Format normalization<br/>Bit rearrangement"]
    end
    
    subgraph "Output Encoding"
        DST_CHECK{"UnpackToDst?"}
        SRC_WRITE["WriteSrcTF32()<br/>WriteSrcBF16()<br/>WriteSrcFP16()"]
        DST_WRITE["WriteDstFP32()<br/>WriteDstBF16()<br/>WriteDstFP16()"]
    end
    
    INPUT --> FP32_CHECK
    FP32_CHECK -->|"true"| FP32_CASES
    FP32_CHECK -->|"false"| FORMAT_CHECK
    
    FP32_CASES --> DENORM
    FORMAT_CHECK --> BFP_DECODE
    FORMAT_CHECK --> INT_DECODE
    FORMAT_CHECK --> NORMALIZE
    
    DENORM --> DST_CHECK
    BFP_DECODE --> DST_CHECK
    INT_DECODE --> DST_CHECK
    NORMALIZE --> DST_CHECK
    
    DST_CHECK -->|"false"| SRC_WRITE
    DST_CHECK -->|"true"| DST_WRITE
```

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md:417-490]()

## Performance Characteristics

The `UNPACR` instruction performance depends on data format, compression settings, and concurrent unpacker usage.

### Memory Bandwidth Modes

Each unpacker can operate at three different memory access speeds:

| Speed Mode | Bandwidth | Constraints |
|------------|-----------|-------------|
| **x1 speed** | 16 bytes/cycle | `!IsUncompressed`, `UpsampleZeroes >= 3`, BFP2/BFP2a formats |
| **x2 speed** | 32 bytes/cycle | `UpsampleZeroes == 1`, some BFP4/BFP4a cases |
| **x4 speed** | 64 bytes/cycle | `DiscontiguousInputRows`, optimal cases |

### Concurrent Unpacker Arbitration

When both unpackers are active simultaneously, they share the L1 memory bandwidth according to priority rules:

```mermaid
graph TB
    subgraph "Unpacker Bandwidth Arbitration"
        UP0_REQ["Unpacker 0 Request<br/>x1, x2, or x4"]
        UP1_REQ["Unpacker 1 Request<br/>x1, x2, or x4"]
        
        subgraph "Arbitration Matrix"
            ARB["Bandwidth Allocation Logic<br/>Unpacker 0 priority"]
        end
        
        UP0_GRANT["Unpacker 0 Granted<br/>Actual bandwidth"]
        UP1_GRANT["Unpacker 1 Granted<br/>Actual bandwidth"]
    end
    
    UP0_REQ --> ARB
    UP1_REQ --> ARB
    ARB --> UP0_GRANT
    ARB --> UP1_GRANT
    
    ARB --> |"Conflict resolution<br/>May reduce both to x1"| UP0_GRANT
    ARB --> |"Conflict resolution<br/>May reduce both to x1"| UP1_GRANT
```

The throttle mode is controlled by `ConfigState.THCON_SEC[WhichUnpacker].Throttle_mode` where `0`=x1, `1`=x2, `2`=x4.

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md:569-596]()

### Execution Pipeline

The instruction execution follows a multi-stage pipeline:

1. **Address Calculation** (2+ cycles): Compute initial input addresses for compressed/uncompressed data
2. **Pipelined Execution**: Main data movement loop with L1 fetch as primary bottleneck  
3. **Counter Updates**: Update `ADCs` and context counters for subsequent instructions

**Sources:** [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md:570-572]()"])</script><script>self.__next_f.push([1,"28:T1da7,"])</script><script>self.__next_f.push([1,"# Synchronization Instructions

<details>
<summary>Relevant source files</summary>

The following files were used as context for generating this wiki page:

- [WormholeB0/TensixTile/TensixCoprocessor/SFPSETMAN.md](WormholeB0/TensixTile/TensixCoprocessor/SFPSETMAN.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPSETSGN.md](WormholeB0/TensixTile/TensixCoprocessor/SFPSETSGN.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SFPXOR.md](WormholeB0/TensixTile/TensixCoprocessor/SFPXOR.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SyncUnit.md](WormholeB0/TensixTile/TensixCoprocessor/SyncUnit.md)

</details>



This document covers the synchronization primitives and coordination instructions available in the Tenstorrent ISA for the Wormhole B0 architecture. These instructions enable thread coordination between the Baby RISCV cores and Tensix coprocessor threads through mutexes and semaphores implemented in the Sync Unit.

For arithmetic and data manipulation instructions, see [Vector Unit Instructions](#3.1) and [Matrix Unit Instructions](#3.2). For data transfer operations, see [Data Movement Instructions](#3.3).

## Architecture Overview

The synchronization system in the Tensix Coprocessor provides coordination mechanisms between three types of execution contexts:

**Synchronization Architecture**
```mermaid
graph TB
    subgraph "Baby RISCV Cores"
        T0["Baby RISCV T0"]
        T1["Baby RISCV T1"] 
        T2["Baby RISCV T2"]
        TB["Baby RISCV B"]
    end
    
    subgraph "Tensix Coprocessor"
        subgraph "SyncUnit"
            Mutexes["Mutexes[0,2-7]<br/>4-state per mutex"]
            Semaphores["Semaphores[0-7]<br/>Value + Max fields"]
            WaitGate0["Wait Gate T0"]
            WaitGate1["Wait Gate T1"]
            WaitGate2["Wait Gate T2"]
        end
        
        subgraph "Execution Units"
            VectorUnit["Vector Unit SFPU"]
            MatrixUnit["Matrix Unit FPU"]
            DataMovement["Data Movement"]
        end
    end
    
    subgraph "Memory Interface"
        PCBuf["PC_BUF_BASE<br/>SemaphoreAccess[8]"]
    end
    
    T0 <-->|"ATGETM/ATRELM<br/>SEMINIT/SEMPOST/SEMGET"| Mutexes
    T1 <-->|"STALLWAIT/SEMWAIT"| WaitGate1
    T2 <-->|"lw/sw operations"| PCBuf
    
    Mutexes --> WaitGate0
    Mutexes --> WaitGate1
    Mutexes --> WaitGate2
    
    Semaphores <--> WaitGate0
    Semaphores <--> WaitGate1
    Semaphores <--> WaitGate2
    
    PCBuf <--> Semaphores
    
    WaitGate0 --> VectorUnit
    WaitGate1 --> MatrixUnit
    WaitGate2 --> DataMovement
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SyncUnit.md:1-74]()

The Sync Unit coordinates execution between Baby RISCV cores and Tensix threads using two primary mechanisms: mutexes for exclusive access and semaphores for counting and signaling.

## Mutex Instructions

The system provides seven mutexes (indices 0, 2-7) that can be held by any of the three Tensix threads (T0, T1, T2) or remain unheld.

**Mutex State Machine**
```mermaid
stateDiagram-v2
    [*] --> NotHeld
    NotHeld --> HeldByT0 : ATGETM from T0
    NotHeld --> HeldByT1 : ATGETM from T1  
    NotHeld --> HeldByT2 : ATGETM from T2
    HeldByT0 --> NotHeld : ATRELM from T0
    HeldByT1 --> NotHeld : ATRELM from T1
    HeldByT2 --> NotHeld : ATRELM from T2
    HeldByT0 --> HeldByT0 : ATGETM blocked
    HeldByT1 --> HeldByT1 : ATGETM blocked
    HeldByT2 --> HeldByT2 : ATGETM blocked
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SyncUnit.md:19-27]()

### ATGETM - Atomic Get Mutex
Combined wait and acquire operation for a single mutex. Execution blocks at the Wait Gate if another thread holds the requested mutex.

### ATRELM - Atomic Release Mutex  
Releases a mutex previously acquired by the current thread.

## Semaphore Instructions

Eight semaphores (indices 0-7) provide counting synchronization with `Value` and `Max` fields supporting values 0-15.

**Semaphore Operations Flow**
```mermaid
graph LR
    subgraph "Tensix Instructions"
        SEMINIT["SEMINIT<br/>Initialize Value/Max"]
        SEMPOST["SEMPOST<br/>Increment Value"]
        SEMGET["SEMGET<br/>Decrement Value"]
        SEMWAIT["SEMWAIT<br/>Wait on condition"]
    end
    
    subgraph "RISCV Operations"
        LW["lw instruction<br/>Read Value"]
        SW["sw instruction<br/>Atomic inc/dec"]
    end
    
    subgraph "Semaphores[0-7]"
        Value["Value: 0-15"]
        Max["Max: 0-15"]
    end
    
    SEMINIT --> Value
    SEMINIT --> Max
    SEMPOST --> Value
    SEMGET --> Value
    SEMWAIT -.->|"blocks on"| Value
    SEMWAIT -.->|"blocks on"| Max
    
    LW --> Value
    SW --> Value
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SyncUnit.md:29-42]()

### SEMINIT - Semaphore Initialize
Atomically sets both `Value` and `Max` fields of a semaphore.

### SEMPOST - Semaphore Post
Atomically increments the semaphore's `Value` field if less than 15.

### SEMGET - Semaphore Get  
Atomically decrements the semaphore's `Value` field if greater than 0.

### SEMWAIT - Semaphore Wait
Blocks execution until specified condition is met: either `Value == 0` or `Value >= Max`.

### STALLWAIT - Stall Wait
General wait instruction that blocks execution until arbitrary conditions are satisfied.

## RISCV-Tensix Coordination

The Baby RISCV cores access semaphores through a memory-mapped interface starting at `PC_BUF_BASE`.

**RISCV Semaphore Access Pattern**
```mermaid
sequenceDiagram
    participant RISCV as "Baby RISCV Core"
    participant SemAccess as "SemaphoreAccess[i]"
    participant SyncUnit as "Sync Unit"
    participant Tensix as "Tensix Thread"
    
    Note over RISCV,Tensix: Read Operation
    RISCV->>SemAccess: lw instruction
    SemAccess->>SyncUnit: Read Value
    SyncUnit-->>RISCV: Return Semaphores[i].Value
    
    Note over RISCV,Tensix: Write Operation (Increment)
    RISCV->>SemAccess: sw with even value
    SemAccess->>SyncUnit: Atomic increment
    SyncUnit->>SyncUnit: if (Value < 15) Value++
    
    Note over RISCV,Tensix: Write Operation (Decrement)  
    RISCV->>SemAccess: sw with odd value
    SemAccess->>SyncUnit: Atomic decrement
    SyncUnit->>SyncUnit: if (Value > 0) Value--
    
    Note over RISCV,Tensix: Tensix Coordination
    Tensix->>SyncUnit: SEMWAIT
    SyncUnit->>SyncUnit: Block until condition met
    RISCV->>SemAccess: sw to modify semaphore
    SyncUnit-->>Tensix: Unblock and continue
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SyncUnit.md:43-73]()

The memory-mapped interface at `SemaphoreAccess[8]` provides:

| Operation | Behavior |
|-----------|----------|
| `lw` from `SemaphoreAccess[i]` | Returns `Semaphores[i].Value` |
| `sw` with even value | Increment `Value` if < 15 (like `SEMPOST`) |
| `sw` with odd value | Decrement `Value` if > 0 (like `SEMGET`) |

## Performance Characteristics

The Sync Unit provides specific throughput and latency guarantees for coordination operations:

| Instruction Group | Latency | Throughput Limit |
|-------------------|---------|------------------|
| `ATGETM`, `ATRELM` | 1 cycle | Up to 3/cycle (different mutexes) |
| `SEMINIT`, `SEMPOST`, `SEMGET` | 1 cycle | 1/cycle maximum |
| `STALLWAIT`, `SEMWAIT` | 1 cycle | 1/cycle maximum |
| RISCV semaphore write | 1 cycle | Contests with Tensix instructions |
| RISCV semaphore read | 1 cycle | 1 per RISCV core per cycle |

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SyncUnit.md:5-13]()

Wait instructions (`STALLWAIT`, `SEMWAIT`) pass through to the Wait Gate where they remain latched until their wait conditions are satisfied, with re-evaluation occurring every cycle."])</script><script>self.__next_f.push([1,"29:T28a3,"])</script><script>self.__next_f.push([1,"# Data Formats and Conversions

<details>
<summary>Relevant source files</summary>

The following files were used as context for generating this wiki page:

- [Diagrams/Out/Bits32_Dst16_INT8.svg](Diagrams/Out/Bits32_Dst16_INT8.svg)
- [Diagrams/Out/Bits32_Src_INT16.svg](Diagrams/Out/Bits32_Src_INT16.svg)
- [WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md](WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md](WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md)

</details>



This document covers the custom data formats supported by the Tenstorrent Wormhole B0 architecture and the conversion pipelines between them. The Tensix coprocessor implements several non-IEEE 754 compliant floating-point formats optimized for AI workloads, along with compressed block floating-point formats and specialized integer representations.

For information about how these formats are used in specific processing units, see [Vector Unit Instructions](#3.1) and [Matrix Unit Instructions](#3.2). For details on the memory system that stores these formats, see [Memory Buffers](#2.2.5).

## Data Format Ecosystem

The Tenstorrent architecture supports a hierarchical system of data formats, with hardware conversion units enabling efficient data flow between different representations:

```mermaid
graph TD
    subgraph "Input Formats"
        IEEE754["IEEE 754 FP32"]
        BFP8["BFP8/4/2"]
        BFP8a["BFP8a/4a/2a"] 
        FP8["FP8"]
    end
    
    subgraph "Internal Formats"
        FP32Custom["FP32 Custom"]
        TF32["TF32"]
        BF16["BF16"]
        FP16Custom["FP16 Custom"]
        INT8["Integer 8"]
        INT16["Integer 16"]
    end
    
    subgraph "Processing Units"
        SFPU["Vector Unit SFPU"]
        FPU["Matrix Unit FPU"]
        Unpackers["Unpackers[0-1]"]
        Packers["Packers[0-3]"]
    end
    
    subgraph "Storage Buffers"
        SrcA["SrcA[2][64][16]"]
        SrcB["SrcB[2][64][16]"]
        Dst["Dst[8][16]"]
        LReg["LReg[32]"]
    end
    
    IEEE754 --> FP32Custom
    BFP8 --> BF16
    BFP8a --> FP16Custom
    FP8 --> FP16Custom
    
    FP32Custom --> SFPU
    TF32 --> FPU
    BF16 --> FPU
    FP16Custom --> FPU
    INT8 --> FPU
    
    Unpackers --> SrcA
    Unpackers --> SrcB
    SrcA --> FPU
    SrcB --> FPU
    FPU --> Dst
    SFPU --> LReg
    SFPU --> Dst
    
    Packers --> Dst
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md:1-169](), [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:1-131]()

## Floating-Point Format Specifications

### FP32 Custom Behavior

The Tensix coprocessor uses standard FP32 representation but with non-IEEE 754 interpretation of special values. The Vector Unit (SFPU) and Matrix Unit (FPU) handle denormals, infinities, and NaNs differently:

| Bit Pattern | IEEE 754 | Vector Unit (SFPU) | Matrix Unit (FPU) |
|-------------|----------|-------------------|-------------------|
| Denormals | `(0 + Mant/2²³) * 2⁻¹²⁶` | `+0` or `-0` | `+0` or `-0` |
| `±Infinity` | `±Infinity` | `±Infinity` | `(1 + Mant/2²³) * 2¹²⁷` |
| `NaN` | `NaN` | `NaN` | `(1 + Mant/2²³) * 2¹²⁷` |

Sources: [WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md:7-26]()

### TF32 Format

TF32 (Truncated Float 32) uses the same exponent range as FP32 but with a reduced 10-bit mantissa. It maintains the 1+8+10 bit structure:

- **Sign**: 1 bit
- **Exponent**: 8 bits (bias 127)
- **Mantissa**: 10 bits

The Matrix Unit (FPU) treats TF32 special values similarly to FP32, interpreting denormals as zero and treating infinity/NaN bit patterns as large finite values.

Sources: [WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md:27-46](), [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:29-30]()

### BF16 Format

BF16 (Brain Float 16) uses the FP32 exponent range with a 7-bit mantissa in a 1+8+7 bit structure. This format provides the same dynamic range as FP32 but with reduced precision:

- **Sign**: 1 bit  
- **Exponent**: 8 bits (bias 127)
- **Mantissa**: 7 bits

BF16 is internally overlaid onto TF32 representation with the three least significant mantissa bits set to zero.

Sources: [WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md:47-66](), [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:30-31]()

### FP16 Custom Format

The coprocessor's FP16 implementation deviates significantly from IEEE 754 FP16. It uses a 1+5+10 bit structure but with custom handling for special values and different behavior across instruction types:

| Special Case | IEEE 754 | `SFPLOAD` | `SFPLOADI` | Matrix Unit |
|-------------|----------|-----------|------------|-------------|
| Denormals | `(0 + Mant/2¹⁰) * 2⁻¹⁴` | `(0 + Mant/2¹⁰) * 2⁻¹²⁶` | `(1 + Mant/2¹⁰) * 2⁻¹⁵` | `±0` |
| `±Infinity` | `±Infinity` | `(1 + Mant/2¹⁰) * 2¹⁵` | `(1 + Mant/2¹⁰) * 2¹⁵` | `(1 + Mant/2¹⁰) * 2¹⁵` |

Sources: [WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md:67-88]()

## Block Floating-Point (BFP) Formats

The Tensix architecture supports compressed BFP formats where groups of 16 values share a common exponent. Each format family includes both standard and 'a' variants with different exponent interpretations:

### BFP Format Structure

```mermaid
graph LR
    subgraph "BFP Data Block"
        Exp["8-bit Shared Exponent"]
        D0["Datum 0"]
        D1["Datum 1"] 
        D15["Datum 15"]
        
        Exp --> D0
        Exp --> D1
        Exp --> D15
    end
    
    subgraph "Datum Structure"
        Sign["1 bit Sign"]
        Mag["N-bit Magnitude"]
        
        Sign --- Mag
    end
    
    subgraph "Format Variants"
        BFP8["BFP8: 7-bit magnitude"]
        BFP4["BFP4: 3-bit magnitude"] 
        BFP2["BFP2: 1-bit magnitude"]
        BFP8a["BFP8a: FP16 exponent bias"]
        BFP4a["BFP4a: FP16 exponent bias"]
        BFP2a["BFP2a: FP16 exponent bias"]
    end
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md:89-116]()

### BFP Hardware Conversion

The hardware implements specific conversion routines from BFP formats to standard floating-point. The conversion logic performs leading zero detection and exponent adjustment:

```c
// BFP8 to BF16 conversion logic
uint16_t BFP8ToBF16(uint8_t DatumBits, uint8_t ExpBits) {
  uint8_t Sign = DatumBits >> 7;
  uint8_t Mag  = DatumBits << 1;
  if (Mag == 0) {
    return Sign ? 0xff80 : 0;
  } else {
    unsigned LZ = stdc_leading_zeros_uc(Mag);
    Mag <<= LZ;
    ExpBits -= LZ;
    return (Sign << 15) | (ExpBits << 7) | (Mag & 0x7e);
  }
}
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md:117-168]()

## Integer Formats

### Integer "8" Format

The Integer "8" format uses a 1+10 bit structure providing a range of -1023 to +1023, though most hardware operations expect values in the -127 to +127 or 0 to 255 range. It is internally overlaid onto FP16 representation using a fixed raw exponent of 16:

- **Sign**: 1 bit
- **Magnitude**: 10 bits  
- **Internal representation**: FP16 with exponent = 16

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:32-33]()

### Integer "16" Format

The Integer "16" format provides opaque 16-bit data transfer with a 1+15 bit structure. This format supports any 16-bit pattern including unsigned data and has no arithmetic operations defined:

- **Sign**: 1 bit
- **Magnitude**: 15 bits
- **Usage**: Opaque data transfer only

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:33-34]()

## Data Conversion Pipeline

The conversion pipeline transforms input data through multiple stages before reaching the processing units:

```mermaid
graph TD
    subgraph "Input Data"
        HostData["Host IEEE 754 Data"]
        CompressedData["Compressed BFP Data"]
        StandardFP["Standard FP8/FP16 Data"]
    end
    
    subgraph "Hardware Converters"
        BFPConverter["BFP→BF16/FP16 Converter"]
        FormatNormalizer["Format Normalizer"]
        DenormalHandler["Denormal Handler"]
    end
    
    subgraph "Unpackers"
        Unpacker0["Unpackers[0]"]
        Unpacker1["Unpackers[1]"]
    end
    
    subgraph "Memory Buffers"
        SrcABuffer["SrcA[SrcABank][64][16]"]
        SrcBBuffer["SrcB[SrcBBank][64][16]"]
    end
    
    subgraph "Processing Units"
        MatrixUnit["Matrix Unit FPU"]
        VectorUnit["Vector Unit SFPU"]
    end
    
    subgraph "Fidelity Control"
        Phase0["Phase 0: MSB mantissa bits"]
        Phase1["Phase 1: Next mantissa bits"]
        Phase2["Phase 2: MSB mantissa bits"]
        Phase3["Phase 3: LSB mantissa bits"]
    end
    
    HostData --> FormatNormalizer
    CompressedData --> BFPConverter
    StandardFP --> DenormalHandler
    
    BFPConverter --> Unpacker0
    BFPConverter --> Unpacker1
    FormatNormalizer --> Unpacker0
    DenormalHandler --> Unpacker1
    
    Unpacker0 --> SrcABuffer
    Unpacker1 --> SrcBBuffer
    
    SrcABuffer --> MatrixUnit
    SrcBBuffer --> MatrixUnit
    
    MatrixUnit --> Phase0
    MatrixUnit --> Phase1
    MatrixUnit --> Phase2
    MatrixUnit --> Phase3
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:79-128](), [WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md:117-168]()

## Fidelity Phase Implementation

The Matrix Unit implements a multi-phase computation system allowing precision/performance tradeoffs. Different data types support different numbers of phases:

| Data Type | Minimal Precision | Reasonable Precision | Full Precision |
|-----------|------------------|---------------------|----------------|
| `BFP2/4` | Phase 0 only | Phase 0 only | Phase 0 only |
| `BFP8` | Phase 0 only | Phase 0 only | Phases 0-1 |
| `BF16` | Phase 0 only | Phases 0-1 | All four phases |
| `TF32/FP16` | Phase 0 only | All four phases | Not possible for SrcA |

For BF16 operations, the mantissa bits are distributed across phases as follows:

| Phase | SrcA Bits | SrcB Bits |
|-------|-----------|-----------|
| Phase 0 | Implicit `1` + MSB 4 mantissa bits | Implicit `1` + MSB 6 mantissa bits |
| Phase 1 | Remaining 3 mantissa bits | Implicit `1` + MSB 6 mantissa bits |
| Phase 2 | Implicit `1` + MSB 4 mantissa bits | Remaining 1 mantissa bit |
| Phase 3 | Remaining 3 mantissa bits | Remaining 1 mantissa bit |

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:79-128]()"])</script><script>self.__next_f.push([1,"2a:T299a,"])</script><script>self.__next_f.push([1,"# Custom Floating-Point Formats

<details>
<summary>Relevant source files</summary>

The following files were used as context for generating this wiki page:

- [Diagrams/Out/Bits32_Dst16_INT8.svg](Diagrams/Out/Bits32_Dst16_INT8.svg)
- [Diagrams/Out/Bits32_Src_INT16.svg](Diagrams/Out/Bits32_Src_INT16.svg)
- [WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md](WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md](WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md)

</details>



This document describes the custom floating-point formats supported by the Tenstorrent Wormhole B0 architecture. These formats deviate from IEEE 754 standards in specific ways to optimize for AI workloads and hardware constraints. This page covers format specifications, bit patterns, and hardware behavior differences from IEEE 754.

For information about data conversion pipelines and format transformations, see [Data Conversion Pipeline](#4.2).

## Format Overview

The Tensix Coprocessor supports several custom floating-point formats optimized for different use cases:

```mermaid
graph TB
    subgraph "Standard_Formats" ["Standard-like Formats"]
        FP32["FP32<br/>1+8+23 bits<br/>Non-IEEE NaN/Inf"]
        TF32["TF32<br/>1+8+10 bits<br/>Truncated FP32"]
        BF16["BF16<br/>1+8+7 bits<br/>Brain Float 16"]
        FP16["FP16<br/>1+5+10 bits<br/>Non-IEEE compliant"]
    end
    
    subgraph "Block_Formats" ["Block Floating Point Formats"]
        BFP8["BFP8/BFP8a<br/>1+7 bits + shared exp"]
        BFP4["BFP4/BFP4a<br/>1+3 bits + shared exp"]
        BFP2["BFP2/BFP2a<br/>1+1 bits + shared exp"]
    end
    
    subgraph "Processing_Units" ["Processing Units"]
        SFPU["Vector Unit (SFPU)<br/>32-lane SIMD"]
        FPU["Matrix Unit (FPU)<br/>Low-precision matrices"]
    end
    
    subgraph "Hardware_Converters" ["Hardware Conversion"]
        BFPConverter["BFP→BF16/FP16<br/>Lossless conversion"]
        Unpackers["Unpackers<br/>Format conversion"]
    end
    
    FP32 --> SFPU
    BF16 --> SFPU
    BF16 --> FPU
    TF32 --> FPU
    FP16 --> SFPU
    FP16 --> FPU
    
    BFP8 --> BFPConverter
    BFP4 --> BFPConverter
    BFP2 --> BFPConverter
    
    BFPConverter --> BF16
    BFPConverter --> FP16
    
    Unpackers --> TF32
    Unpackers --> BF16
    Unpackers --> FP16
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md:1-169](), [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:26-48]()

## IEEE 754 Compliance Deviations

The Tensix Coprocessor deliberately deviates from IEEE 754 in several key areas to optimize for AI workloads:

```mermaid
graph LR
    subgraph "IEEE_754" ["IEEE 754 Standard"]
        IEEE_NaN["NaN handling"]
        IEEE_Inf["Infinity handling"]  
        IEEE_Denorm["Denormal numbers"]
        IEEE_Zero["Signed zero"]
    end
    
    subgraph "Tensix_Behavior" ["Tensix Coprocessor"]
        Tensix_NaN["NaN → Finite values<br/>or special handling"]
        Tensix_Inf["Infinity → Finite values<br/>or special patterns"]
        Tensix_Denorm["Denormals → Zero<br/>for some formats"]
        Tensix_Zero["Signed zero handling<br/>format-dependent"]
    end
    
    IEEE_NaN -.->|"Differs"| Tensix_NaN
    IEEE_Inf -.->|"Differs"| Tensix_Inf
    IEEE_Denorm -.->|"Differs"| Tensix_Denorm
    IEEE_Zero -.->|"Differs"| Tensix_Zero
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md:3-6]()

## FP32 Format

The FP32 format uses the standard 1+8+23 bit layout but with non-IEEE behavior for special values:

| Sign | Exp (8b) | Mant (23b) | IEEE 754 | Vector Unit (SFPU) | Matrix Unit (FPU) |
|------|----------|------------|----------|-------------------|-------------------|
| 0 | 255 | Non-zero | +NaN | +NaN | `(1 + Mant/2²³) * 2^(Exp-127)` |
| 0 | 255 | 0 | +Infinity | +Infinity | `(1 + Mant/2²³) * 2^(Exp-127)` |
| 0 | 0 | Non-zero | Denormal | +0 | +0 |
| 1 | 0 | Non-zero | Denormal | -0 | -0 |
| 1 | 255 | Non-zero | -NaN | -NaN | `-(1 + Mant/2²³) * 2^(Exp-127)` |
| 1 | 255 | 0 | -Infinity | -Infinity | `-(1 + Mant/2²³) * 2^(Exp-127)` |

The Matrix Unit (FPU) treats NaN and Infinity bit patterns as finite values, while the Vector Unit (SFPU) preserves IEEE-like behavior for NaN and Infinity but flushes denormals to zero.

Sources: [WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md:7-26]()

## TF32 Format

TF32 (TensorFloat-32) is a truncated version of FP32 with 1+8+10 bits, maintaining the same exponent range but reducing mantissa precision:

| Sign | Exp (8b) | Mant (10b) | Truncated IEEE 754 FP32 | Matrix Unit (FPU) |
|------|----------|------------|-------------------------|-------------------|
| 0 | 255 | Non-zero | +NaN | `(1 + Mant/2¹⁰) * 2^(Exp-127)` |
| 0 | 255 | 0 | +Infinity | `(1 + Mant/2¹⁰) * 2^(Exp-127)` |
| 0 | 0 | Non-zero | Denormal | +0 |
| 1 | 0 | Non-zero | Denormal | -0 |

TF32 is primarily used in `SrcA` and `SrcB` buffers for Matrix Unit operations.

Sources: [WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md:27-46](), [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:29]()

## BF16 Format

BF16 (Brain Float 16) uses 1+8+7 bits, essentially truncating FP32's mantissa while preserving the full exponent range:

```mermaid
graph LR
    subgraph "BF16_Layout" ["BF16 Bit Layout (16 bits)"]
        Sign16["Sign<br/>1 bit"]
        Exp16["Exponent<br/>8 bits"]
        Mant16["Mantissa<br/>7 bits"]
    end
    
    subgraph "Conversion_Sources" ["Conversion Sources"]
        BFP8_Conv["BFP8 → BF16<br/>Lossless"]
        BFP4_Conv["BFP4 → BF16<br/>Lossless"] 
        BFP2_Conv["BFP2 → BF16<br/>Lossless"]
        FP32_Conv["FP32 → BF16<br/>Truncation"]
    end
    
    BFP8_Conv --> BF16_Layout
    BFP4_Conv --> BF16_Layout
    BFP2_Conv --> BF16_Layout
    FP32_Conv --> BF16_Layout
```

BF16 behavior mirrors FP32 with truncated mantissa. The Matrix Unit treats NaN/Infinity patterns as finite values, while the Vector Unit preserves special value semantics.

Sources: [WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md:47-66](), [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:30]()

## FP16 Format

FP16 uses the standard 1+5+10 bit layout but with significant deviations from IEEE 754:

| Sign | Exp (5b) | Mant (10b) | IEEE 754 | Vector Unit (SFPU) | Matrix Unit (FPU) |
|------|----------|------------|----------|-------------------|-------------------|
| 0 | 31 | 1023 | +NaN | `(1 + Mant/2¹⁰) * 2^(Exp-15)` or +Infinity | `(1 + Mant/2¹⁰) * 2^(Exp-15)` |
| 0 | 31 | 0 | +Infinity | `(1 + Mant/2¹⁰) * 2^(Exp-15)` | `(1 + Mant/2¹⁰) * 2^(Exp-15)` |
| 0 | 0 | Non-zero | Denormal | Depends on instruction | +0 |

The Vector Unit's handling of FP16 varies by instruction:
- `SFPLOADI`: Treats denormals as normalized values
- `SFPLOAD`: Converts denormals to FP32 denormals (which become zero)

Sources: [WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md:67-88]()

## Block Floating Point (BFP) Formats

BFP formats use shared exponents across groups of 16 values, with individual sign and magnitude bits:

```mermaid
graph TB
    subgraph "BFP_Structure" ["BFP Data Structure"]
        SharedExp["Shared 8-bit Exponent<br/>Per 16 values"]
        BFP8_Data["BFP8: 1+7 bits per value"]
        BFP4_Data["BFP4: 1+3 bits per value"]
        BFP2_Data["BFP2: 1+1 bits per value"]
    end
    
    subgraph "BFP_Variants" ["BFP Variants"]
        Standard["BFP8/4/2<br/>Exp bias: 127"]
        A_Variant["BFP8a/4a/2a<br/>Exp bias: 15<br/>5-bit exp only"]
    end
    
    subgraph "Hardware_Conversion" ["Hardware Conversion"]
        BFP_To_BF16["BFP8/4/2 → BF16"]
        BFP_To_FP16["BFP8a/4a/2a → FP16"]
    end
    
    SharedExp --> BFP8_Data
    SharedExp --> BFP4_Data
    SharedExp --> BFP2_Data
    
    Standard --> BFP_To_BF16
    A_Variant --> BFP_To_FP16
```

### BFP8/BFP8a Format

| Sign | Mag (7b) | BFP8 Meaning | BFP8a Meaning |
|------|----------|--------------|---------------|
| 0 | 1-127 | `Mag/2⁶ * 2^(Exp-127)` | `Mag/2⁶ * 2^(Exp-15)` |
| 0 | 0 | +0 | +0 |
| 1 | 1-127 | `-Mag/2⁶ * 2^(Exp-127)` | `-Mag/2⁶ * 2^(Exp-15)` |
| 1 | 0 | `-2¹²⁸` or -Infinity | `-2¹⁶` |

### BFP4/BFP4a and BFP2/BFP2a Formats

Similar structure with 3-bit and 1-bit magnitudes respectively. The conversion routines use leading zero detection to normalize the mantissa and adjust the exponent accordingly.

Sources: [WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md:89-116]()

## Hardware Conversion Routines

The hardware implements specific conversion logic from BFP formats to standard formats:

```mermaid
graph LR
    subgraph "BFP_Input" ["BFP Input"]
        DatumBits["DatumBits<br/>(sign + magnitude)"]
        ExpBits["ExpBits<br/>(shared exponent)"]
    end
    
    subgraph "Conversion_Logic" ["Conversion Process"]
        ExtractSign["Extract Sign Bit"]
        ShiftMag["Shift Magnitude"]
        LeadingZeros["Count Leading Zeros"]
        NormalizeMag["Normalize Magnitude"]
        AdjustExp["Adjust Exponent"]
    end
    
    subgraph "Output_Format" ["Output"]
        BF16_Out["BF16 Output<br/>(for BFP8/4/2)"]
        FP16_Out["FP16 Output<br/>(for BFP8a/4a/2a)"]
    end
    
    DatumBits --> ExtractSign
    DatumBits --> ShiftMag
    ShiftMag --> LeadingZeros
    LeadingZeros --> NormalizeMag
    LeadingZeros --> AdjustExp
    ExpBits --> AdjustExp
    
    ExtractSign --> BF16_Out
    NormalizeMag --> BF16_Out
    AdjustExp --> BF16_Out
    
    ExtractSign --> FP16_Out
    NormalizeMag --> FP16_Out
    AdjustExp --> FP16_Out
```

The conversion routines implement leading zero detection and mantissa normalization to produce the target format. For example, `BFP8ToBF16()` extracts the sign, counts leading zeros in the shifted magnitude, normalizes the mantissa, and adjusts the exponent accordingly.

Sources: [WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md:117-168]()

## Format Usage in Processing Units

Different processing units support different format combinations:

| Processing Unit | Supported Input Formats | Supported Output Formats |
|-----------------|------------------------|--------------------------|
| Vector Unit (SFPU) | FP32, BF16, FP16 | FP32 |
| Matrix Unit (FPU) | TF32, BF16, FP16, Integer "8" | FP32, BF16, FP16, Integer "32" |
| Unpackers | BFP8/4/2, BFP8a/4a/2a, FP8 | TF32, BF16, FP16, Integer "8" |

The Matrix Unit supports multiple fidelity phases for precision vs. performance tradeoffs, consuming different mantissa bits in each phase.

Sources: [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:81-108]()"])</script><script>self.__next_f.push([1,"2b:T2834,"])</script><script>self.__next_f.push([1,"# Data Conversion Pipeline

<details>
<summary>Relevant source files</summary>

The following files were used as context for generating this wiki page:

- [Diagrams/Out/Bits32_Dst16_INT8.svg](Diagrams/Out/Bits32_Dst16_INT8.svg)
- [Diagrams/Out/Bits32_Src_INT16.svg](Diagrams/Out/Bits32_Src_INT16.svg)
- [WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md](WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md)
- [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md](WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md)
- [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_FlushCache.md](WormholeB0/TensixTile/TensixCoprocessor/UNPACR_FlushCache.md)
- [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_IncrementContextCounter.md](WormholeB0/TensixTile/TensixCoprocessor/UNPACR_IncrementContextCounter.md)
- [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md](WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md)

</details>



This document describes the data format conversion pipeline in the Tensix Coprocessor, which transforms input data from various formats into the internal representations used by the Vector Unit (SFPU) and Matrix Unit (FPU). The pipeline handles format conversion, decompression, and data staging operations that bridge external data formats with the coprocessor's internal data types.

For details about the specific floating-point bit patterns and IEEE 754 compliance, see [Custom Floating-Point Formats](#4.1). For information about instruction-specific data movement, see [Data Movement Instructions](#3.3).

## Pipeline Overview

The data conversion pipeline processes data flowing from L1 memory through the unpackers to the execution units. The pipeline performs lossless format conversion, decompression of block floating-point (BFP) formats, and staging of data in appropriate buffers.

**Data Conversion Pipeline Flow**

```mermaid
flowchart TD
    L1["L1 Memory<br/>Raw Data Storage"] --> UnpackAddr["Address Calculation<br/>Row start, exponents, datums"]
    
    UnpackAddr --> FormatDet["Format Detection<br/>InDataFormat, OutDataFormat"]
    
    FormatDet --> BFPConv["BFP Conversion<br/>BFP8ToBF16, BFP8aToFP16"]
    FormatDet --> DirectConv["Direct Conversion<br/>FP32, TF32, INT types"]
    
    BFPConv --> FormatConv["FormatConversion Function<br/>Central conversion logic"]
    DirectConv --> FormatConv
    
    FormatConv --> WriteOps["Write Operations<br/>WriteDstFP32, WriteSrcBF16, etc."]
    
    WriteOps --> SrcA["SrcA Buffer<br/>Matrix operands"]
    WriteOps --> SrcB["SrcB Buffer<br/>Matrix operands"] 
    WriteOps --> Dst["Dst Buffer<br/>Results storage"]
    
    SrcA --> MatrixUnit["Matrix Unit (FPU)<br/>Low-precision operations"]
    SrcB --> MatrixUnit
    Dst --> VectorUnit["Vector Unit (SFPU)<br/>32-lane SIMD operations"]
    Dst --> MatrixUnit
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md:1-599](), [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:1-131]()

## Input Data Formats

The pipeline accepts multiple input data formats, each requiring different conversion strategies:

| Format Family | Specific Types | Conversion Target | Hardware Support |
|---------------|----------------|-------------------|------------------|
| IEEE 754 Standard | FP32 | Multiple targets | Direct conversion |
| Block Float (BFP) | BFP8, BFP4, BFP2 | BF16 | Hardware converters |
| Block Float Alt (BFPa) | BFP8a, BFP4a, BFP2a | FP16 | Hardware converters |
| Standard Float | FP16, FP8 | Direct use/extension | Format extension |
| Custom Float | BF16, TF32 | Direct use | Direct staging |
| Integer | INT8, INT16, INT32 | Integer overlays | Sign-magnitude conversion |

**Format Detection and Routing**

```mermaid
flowchart TD
    Input["Input Datum<br/>DatumBits + ExpBits"] --> FormatCheck{"InDataFormat<br/>Detection"}
    
    FormatCheck -->|"BFP8/4/2"| BFPPath["BFP Conversion Path<br/>BFP8ToBF16 function"]
    FormatCheck -->|"BFP8a/4a/2a"| BFPaPath["BFPa Conversion Path<br/>BFP8aToFP16 function"]
    FormatCheck -->|"FP32"| FP32Path["FP32 Conversion Path<br/>Multiple targets"]
    FormatCheck -->|"INT8"| INT8Path["Integer Conversion<br/>Sign-magnitude overlay"]
    FormatCheck -->|"Others"| DirectPath["Direct Conversion<br/>Format extension"]
    
    BFPPath --> BF16Target["BF16 Output<br/>1+8+7 bits"]
    BFPaPath --> FP16Target["FP16 Output<br/>1+5+10 bits"]
    FP32Path --> MultiTarget["Multiple Targets<br/>TF32, BF16, FP16"]
    INT8Path --> INT8Target["Integer 8 Overlay<br/>1+10 magnitude"]
    DirectPath --> DirectTarget["Direct Output<br/>Same format"]
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md:417-490](), [WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md:89-168]()

## Hardware Conversion Units

The unpackers contain dedicated hardware for lossless conversion of BFP formats to standard floating-point representations. These conversions are performed by the `BFP8ToBF16` and `BFP8aToFP16` functions.

**BFP Conversion Hardware**

```mermaid
flowchart TD
    BFPInput["BFP Input<br/>DatumBits + ExpBits"] --> SignExtract["Sign Extraction<br/>DatumBits >> 7"]
    BFPInput --> MagExtract["Magnitude Extraction<br/>DatumBits << 1"]
    
    MagExtract --> ZeroCheck{"Magnitude == 0"}
    ZeroCheck -->|"Yes"| ZeroOut["Zero Output<br/>Special values"]
    ZeroCheck -->|"No"| LeadZero["Leading Zero Count<br/>stdc_leading_zeros_uc"]
    
    LeadZero --> MagShift["Magnitude Shift<br/>Mag <<= LZ"]
    LeadZero --> ExpAdjust["Exponent Adjust<br/>ExpBits -= LZ"]
    
    SignExtract --> Combine["Bit Combination"]
    MagShift --> Combine
    ExpAdjust --> Combine
    ZeroOut --> Combine
    
    Combine --> BF16Out["BF16 Output<br/>(Sign << 15) | (Exp << 7) | (Mag & 0x7e)"]
    Combine --> FP16Out["FP16 Output<br/>(Sign << 15) | (Exp << 10) | ((Mag & 0x7e) << 3)"]
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/FloatBitPatterns.md:119-168](), [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md:492-517]()

## Central Format Conversion Logic

The `FormatConversion` function serves as the central dispatch point for all format conversions, handling the transformation from input formats to output buffer formats.

**FormatConversion Function Flow**

```mermaid
flowchart TD
    FuncEntry["FormatConversion Entry<br/>InDataFormat, OutDataFormat, DatumBits, ExpBits"] --> InputCheck{"InDataFormat<br/>== FP32?"}
    
    InputCheck -->|"Yes"| FP32Branch["FP32 Conversion Branch"]
    InputCheck -->|"No"| OtherBranch["Other Format Branch"]
    
    FP32Branch --> FP32Switch{"OutDataFormat<br/>Selection"}
    FP32Switch -->|"FP32"| FP32Direct["Direct Pass-through"]
    FP32Switch -->|"TF32"| TF32Conv["TF32 Conversion<br/>DatumBits >> 13"]
    FP32Switch -->|"BF16"| BF16Conv["BF16 Conversion<br/>Denormal flush + shift"]
    FP32Switch -->|"FP16"| FP16Conv["FP16 Conversion<br/>FP32ToFP16 function"]
    
    OtherBranch --> FormatNorm["Format Normalization<br/>BFP to standard types"]
    FormatNorm --> OutputRoute["Output Routing"]
    
    FP32Direct --> WriteStage["Write Stage Selection"]
    TF32Conv --> WriteStage
    BF16Conv --> WriteStage
    FP16Conv --> WriteStage
    OutputRoute --> WriteStage
    
    WriteStage --> DstWrite["Dst Buffer Write<br/>WriteDstFP32, WriteDstBF16"]
    WriteStage --> SrcWrite["Src Buffer Write<br/>WriteSrcBF16, WriteSrcFP16"]
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md:417-490]()

## Output Data Staging

Converted data is staged in specialized buffer formats optimized for the execution units. Each buffer uses a specific bit layout that differs from standard IEEE 754 representations.

| Buffer Type | Data Layout | Supported Types | Execution Unit |
|-------------|-------------|-----------------|----------------|
| `SrcA` | 19-bit width | TF32, BF16, FP16, INT8, INT16 | Matrix Unit (FPU) |
| `SrcB` | 19-bit width | TF32, BF16, FP16, INT8, INT16 | Matrix Unit (FPU) |
| `Dst` | Variable width | FP32, BF16, FP16, INT32 | Vector/Matrix Units |

**Buffer Write Operations**

```mermaid
flowchart TD
    ConvertedData["Converted Data<br/>Standard format"] --> WriteSelect{"UnpackToDst<br/>Selection"}
    
    WriteSelect -->|"True"| DstPath["Dst Buffer Path"]
    WriteSelect -->|"False"| SrcPath["Src Buffer Path"]
    
    DstPath --> DstFormat{"Dst Format<br/>Selection"}
    DstFormat -->|"FP32"| WriteDstFP32["WriteDstFP32<br/>Rearrange to Sign,ManHi,Exp,ManLo"]
    DstFormat -->|"FP16"| WriteDstFP16["WriteDstFP16<br/>Rearrange to Sign,Man,Exp"]
    DstFormat -->|"BF16"| WriteDstBF16["WriteDstBF16<br/>Rearrange to Sign,Man,Exp"]
    
    SrcPath --> SrcFormat{"Src Format<br/>Selection"}
    SrcFormat -->|"TF32"| WriteSrcTF32["WriteSrcTF32<br/>19-bit Sign,Man,Exp layout"]
    SrcFormat -->|"BF16"| WriteSrcBF16["WriteSrcBF16<br/>Overlay on TF32 format"]
    SrcFormat -->|"FP16"| WriteSrcFP16["WriteSrcFP16<br/>Custom 19-bit layout"]
    
    WriteDstFP32 --> DstBuffer["Dst Buffer<br/>32-bit entries"]
    WriteDstFP16 --> DstBuffer16["Dst Buffer<br/>16-bit entries"]
    WriteDstBF16 --> DstBuffer16
    
    WriteSrcTF32 --> SrcBuffer["SrcA/SrcB Buffer<br/>19-bit entries"]
    WriteSrcBF16 --> SrcBuffer
    WriteSrcFP16 --> SrcBuffer
```

Sources: [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md:519-566](), [WormholeB0/TensixTile/TensixCoprocessor/SrcASrcB.md:26-77]()

## Performance and Pipeline Control

The conversion pipeline operates with configurable throughput based on data format complexity and unpacker arbitration. Performance is controlled through the `Throttle_mode` configuration and format-specific constraints.

**Performance Characteristics**

| Data Format | Required Cycles | Throughput Mode | L1 Bandwidth |
|-------------|-----------------|-----------------|---------------|
| Uncompressed | 2+ cycles | x1, x2, x4 | 16-64 bytes/cycle |
| BFP compressed | Variable | x1 only | 16 bytes/cycle |
| BFP2/BFP2a | Variable | x1 only | 16 bytes/cycle |
| Standard formats | 2+ cycles | Configurable | Up to 64 bytes/cycle |

The pipeline handles multiple data paths concurrently, with both unpackers potentially active simultaneously, subject to L1 memory bandwidth arbitration.

Sources: [WormholeB0/TensixTile/TensixCoprocessor/UNPACR_Regular.md:570-596]()"])</script><script>self.__next_f.push([1,"2c:T1d7b,"])</script><script>self.__next_f.push([1,"# Legal and Licensing

<details>
<summary>Relevant source files</summary>

The following files were used as context for generating this wiki page:

- [LICENSE-APACHE](LICENSE-APACHE)
- [LICENSE-CC BY-ND 4.0](LICENSE-CC BY-ND 4.0)

</details>



This document covers the licensing terms, copyright information, and legal compliance requirements for the Tenstorrent ISA documentation repository. It details the dual licensing structure that applies to different content types within the repository and outlines the obligations for users redistributing or modifying the materials.

For information about the technical architecture and systems documented by this repository, see [Overview](#1).

## Licensing Overview

The repository implements a dual licensing structure that separates source code from image assets, with each content type governed by different license terms.

**Licensing Structure**

```mermaid
graph TB
    subgraph "Repository Content"
        SourceCode["Source Code<br/>Lua Scripts, Documentation"]
        ImageAssets["Image Assets<br/>SVG Diagrams, Generated Images"]
        ThirdParty["Third-Party Dependencies<br/>LuaJIT"]
    end
    
    subgraph "License Files"
        ApacheLicense["LICENSE-APACHE<br/>Apache License 2.0"]
        CCLicense["LICENSE-CC BY-ND 4.0<br/>Creative Commons BY-ND 4.0"]
    end
    
    subgraph "License Terms"
        ApacheTerms["Apache 2.0 Terms<br/>Permissive, Modification Allowed"]
        CCTerms["CC BY-ND 4.0 Terms<br/>Attribution Required, No Derivatives"]
        ExternalTerms["External License Terms<br/>LuaJIT Copyright"]
    end
    
    SourceCode --> ApacheLicense
    ImageAssets --> CCLicense
    ThirdParty --> ExternalTerms
    
    ApacheLicense --> ApacheTerms
    CCLicense --> CCTerms
```

Sources: [LICENSE-CC BY-ND 4.0:1-8](), [LICENSE-APACHE:1-8]()

## Source Code Licensing

All source code in the repository is licensed under the Apache License, Version 2.0. This includes Lua scripts, documentation source files, and configuration files.

**Apache License Key Provisions**

| Provision | Description | Reference |
|-----------|-------------|-----------|
| Copyright License | Perpetual, worldwide, non-exclusive, royalty-free | [LICENSE-APACHE:76-81]() |
| Patent License | Protection against patent litigation | [LICENSE-APACHE:83-97]() |
| Redistribution | Requires license inclusion and change notices | [LICENSE-APACHE:99-131]() |
| Attribution | Original copyright and license notices must be retained | [LICENSE-APACHE:110-114]() |
| Warranty Disclaimer | Provided "AS IS" without warranties | [LICENSE-APACHE:153-161]() |

The Apache License permits commercial use, modification, distribution, and private use while requiring preservation of copyright notices and license text.

Sources: [LICENSE-APACHE:11-201]()

## Image Assets Licensing  

Image assets, including SVG diagrams and generated visualizations, are licensed under Creative Commons Attribution-NoDerivatives 4.0 International License (CC BY-ND 4.0).

**Creative Commons BY-ND 4.0 Restrictions**

```mermaid
graph TB
    subgraph "Licensed Rights"
        Reproduce["Reproduce Licensed Material<br/>Section 2(a)(1)(a)"]
        Share["Share Licensed Material<br/>Section 2(a)(1)(a)"]
        ProduceAdapted["Produce Adapted Material<br/>Section 2(a)(1)(b)"]
    end
    
    subgraph "Restrictions"
        NoShareAdapted["Cannot Share Adapted Material<br/>Section 2(a)(1)(b)"]
        Attribution["Must Provide Attribution<br/>Section 3(a)(1)"]
        NoEndorsement["No Implied Endorsement<br/>Section 2(a)(6)"]
    end
    
    subgraph "Attribution Requirements"
        CreatorID["Creator Identification<br/>Section 3(a)(1)(A)(i)"]
        CopyrightNotice["Copyright Notice<br/>Section 3(a)(1)(A)(ii)"]
        LicenseReference["License Reference<br/>Section 3(a)(1)(A)(iii)"]
        URI["URI to Licensed Material<br/>Section 3(a)(1)(A)(v)"]
    end
    
    Reproduce --> Attribution
    Share --> Attribution
    ProduceAdapted --> NoShareAdapted
    
    Attribution --> CreatorID
    Attribution --> CopyrightNotice
    Attribution --> LicenseReference
    Attribution --> URI
```

The NoDerivatives restriction means that while users can reproduce and share the original image assets, they cannot distribute modified versions.

Sources: [LICENSE-CC BY-ND 4.0:61-249]()

## Copyright Information

All original content in the repository is copyrighted by Tenstorrent AI ULC as of 2025.

**Copyright Declaration**

```
Copyright (c) 2025 Tenstorrent AI ULC
```

This copyright applies to both source code and image assets, with the respective licensing terms governing usage rights.

Sources: [LICENSE-APACHE:188](), [LICENSE-CC BY-ND 4.0:397]()

## Third-Party Dependencies

The repository utilizes external dependencies that are governed by their own licensing terms.

**Dependency Licensing Structure**

| Dependency | License | Usage | Reference Location |
|------------|---------|-------|-------------------|
| LuaJIT | LuaJIT Copyright | Script execution engine | [LICENSE-APACHE:209]() |

**LuaJIT License Reference**

The LuaJIT dependency is not distributed with this repository but is referenced for users who need to execute the Lua scripts for diagram generation. Users must comply with LuaJIT's licensing terms separately.

```mermaid
graph LR
    subgraph "Repository Dependencies"
        LuaScripts["Lua Scripts<br/>Bits32.lua, CrossLane.lua"]
        DiagramGen["Diagram Generation<br/>SVG Output"]
    end
    
    subgraph "External Runtime"
        LuaJIT["LuaJIT Runtime<br/>External Dependency"]
        LuaJITLicense["LuaJIT Copyright<br/>github.com/LuaJIT/LuaJIT"]
    end
    
    LuaScripts --> LuaJIT
    DiagramGen --> LuaJIT
    LuaJIT --> LuaJITLicense
```

Sources: [LICENSE-APACHE:204-209](), [LICENSE-CC BY-ND 4.0:400-405]()

## License Compliance Requirements

Users of this repository must comply with different requirements depending on how they use the content.

**Compliance Matrix**

| Use Case | Source Code Requirements | Image Asset Requirements |
|----------|-------------------------|-------------------------|
| Redistribution | Include Apache license text | Include CC BY-ND 4.0 license |
| Modification | Mark changed files | No derivative sharing allowed |
| Attribution | Retain copyright notices | Provide creator attribution |
| Commercial Use | Permitted with license inclusion | Permitted with attribution |

**File-Specific License References**

For compliance verification, users should reference the specific license files:

- Source code compliance: [LICENSE-APACHE]()
- Image asset compliance: [LICENSE-CC BY-ND 4.0]()

**Attribution Template for Image Assets**

When sharing image assets, include:
```
Licensed under CC BY-ND 4.0
Copyright (c) 2025 Tenstorrent AI ULC
Source: https://github.com/tenstorrent/tt-isa-documentation
```

Sources: [LICENSE-CC BY-ND 4.0:218-246](), [LICENSE-APACHE:99-131]()

## License Termination and Enforcement

Both licenses include termination provisions for non-compliance.

**Apache License Termination**
- Patent litigation against the work terminates patent licenses immediately [LICENSE-APACHE:91-97]()

**Creative Commons Termination**
- Automatic termination upon license violation [LICENSE-CC BY-ND 4.0:317-320]()
- Automatic reinstatement if violation cured within 30 days [LICENSE-CC BY-ND 4.0:325-327]()

Users should ensure ongoing compliance to maintain their licensed rights to use the repository content.

Sources: [LICENSE-APACHE:91-97](), [LICENSE-CC BY-ND 4.0:315-341]()"])</script><script>self.__next_f.push([1,"5:["$","$L12",null,{"repoName":"tenstorrent/tt-isa-documentation","hasConfig":false,"children":["$","$L13",null,{"wiki":{"metadata":{"repo_name":"tenstorrent/tt-isa-documentation","commit_hash":"9dead517","generated_at":"2025-05-24T21:59:42.934771","config":null,"config_source":null},"pages":[{"page_plan":{"id":"1","title":"Overview"},"content":"$14"},{"page_plan":{"id":"1.1","title":"Architecture Overview"},"content":"$15"},{"page_plan":{"id":"1.2","title":"Documentation System"},"content":"$16"},{"page_plan":{"id":"2","title":"Hardware Architecture"},"content":"$17"},{"page_plan":{"id":"2.1","title":"Tensix Tile"},"content":"$18"},{"page_plan":{"id":"2.1.1","title":"Baby RISCV Cores"},"content":"$19"},{"page_plan":{"id":"2.1.2","title":"L1 Memory System"},"content":"$1a"},{"page_plan":{"id":"2.2","title":"Tensix Coprocessor"},"content":"$1b"},{"page_plan":{"id":"2.2.1","title":"Vector Unit (SFPU)"},"content":"$1c"},{"page_plan":{"id":"2.2.2","title":"Matrix Unit (FPU)"},"content":"$1d"},{"page_plan":{"id":"2.2.3","title":"Data Movement Units"},"content":"$1e"},{"page_plan":{"id":"2.2.4","title":"Synchronization Unit"},"content":"$1f"},{"page_plan":{"id":"2.2.5","title":"Memory Buffers"},"content":"$20"},{"page_plan":{"id":"3","title":"Instruction Set Reference"},"content":"$21"},{"page_plan":{"id":"3.1","title":"Vector Unit Instructions"},"content":"$22"},{"page_plan":{"id":"3.1.1","title":"Arithmetic Instructions"},"content":"$23"},{"page_plan":{"id":"3.1.2","title":"Data Movement and Conversion"},"content":"$24"},{"page_plan":{"id":"3.1.3","title":"Specialized Instructions"},"content":"$25"},{"page_plan":{"id":"3.2","title":"Matrix Unit Instructions"},"content":"$26"},{"page_plan":{"id":"3.3","title":"Data Movement Instructions"},"content":"$27"},{"page_plan":{"id":"3.4","title":"Synchronization Instructions"},"content":"$28"},{"page_plan":{"id":"4","title":"Data Formats and Conversions"},"content":"$29"},{"page_plan":{"id":"4.1","title":"Custom Floating-Point Formats"},"content":"$2a"},{"page_plan":{"id":"4.2","title":"Data Conversion Pipeline"},"content":"$2b"},{"page_plan":{"id":"5","title":"Legal and Licensing"},"content":"$2c"}]},"children":["$","$L3",null,{"parallelRouterKey":"children","error":"$undefined","errorStyles":"$undefined","errorScripts":"$undefined","template":["$","$L4",null,{}],"templateStyles":"$undefined","templateScripts":"$undefined","notFound":"$undefined","forbidden":"$undefined","unauthorized":"$undefined"}]}]}]
"])</script><script>self.__next_f.push([1,"c:null
10:[["$","title","0",{"children":"Baby RISCV Cores | tenstorrent/tt-isa-documentation | DeepWiki"}],["$","meta","1",{"name":"description","content":"The Baby RISCV cores are the orchestration engines within each Tensix Tile that coordinate operations across the tile's computational units. These cores are responsible for issuing instructions to the"}],["$","meta","2",{"property":"og:title","content":"Baby RISCV Cores | tenstorrent/tt-isa-documentation | DeepWiki"}],["$","meta","3",{"property":"og:description","content":"The Baby RISCV cores are the orchestration engines within each Tensix Tile that coordinate operations across the tile's computational units. These cores are responsible for issuing instructions to the"}],["$","meta","4",{"property":"og:url","content":"https://deepwiki.com/tenstorrent/tt-isa-documentation/2.1.1-baby-riscv-cores"}],["$","meta","5",{"property":"og:site_name","content":"DeepWiki"}],["$","meta","6",{"property":"og:type","content":"website"}],["$","meta","7",{"name":"twitter:card","content":"summary"}],["$","meta","8",{"name":"twitter:title","content":"Baby RISCV Cores | tenstorrent/tt-isa-documentation | DeepWiki"}],["$","meta","9",{"name":"twitter:description","content":"The Baby RISCV cores are the orchestration engines within each Tensix Tile that coordinate operations across the tile's computational units. These cores are responsible for issuing instructions to the"}],["$","link","10",{"rel":"icon","href":"/favicon.ico","type":"image/x-icon","sizes":"48x48"}],["$","link","11",{"rel":"icon","href":"/icon.png?66aaf51e0e68c818","type":"image/png","sizes":"16x16"}],["$","link","12",{"rel":"apple-touch-icon","href":"/apple-icon.png?a4f658907db0ab87","type":"image/png","sizes":"180x180"}]]
"])</script><next-route-announcer style="position: absolute;"></next-route-announcer><div class="flex min-h-screen w-full flex-col text-white" id="codebase-wiki-repo-page"><div class="bg-main border-b-border sticky top-0 z-30 border-b border-dashed"><div class="font-geist-mono relative flex h-8 items-center justify-center text-xs font-medium text-white sm:hidden"><div class="powered-by-devin-gradient absolute inset-0 z-[-1] h-8 w-full"></div><a class="flex items-center gap-2" href="/private-repo"><svg class="size-3 [&amp;_path]:stroke-0 [&amp;_path]:animate-[custom-pulse_1.8s_infinite_var(--delay,0s)]" xmlns="http://www.w3.org/2000/svg" viewBox="110 110 460 500"><path style="fill: rgb(33, 193, 154);" class="[--delay:0.6s]" d="M418.73,332.37c9.84-5.68,22.07-5.68,31.91,0l25.49,14.71c.82.48,1.69.8,2.58,1.06.19.06.37.11.55.16.87.21,1.76.34,2.65.35.04,0,.08.02.13.02.1,0,.19-.03.29-.04.83-.02,1.64-.13,2.45-.32.14-.03.28-.05.42-.09.87-.24,1.7-.59,2.5-1.03.08-.04.17-.06.25-.1l50.97-29.43c3.65-2.11,5.9-6.01,5.9-10.22v-58.86c0-4.22-2.25-8.11-5.9-10.22l-50.97-29.43c-3.65-2.11-8.15-2.11-11.81,0l-50.97,29.43c-.08.04-.13.11-.2.16-.78.48-1.51,1.02-2.15,1.66-.1.1-.18.21-.28.31-.57.6-1.08,1.26-1.51,1.97-.07.12-.15.22-.22.34-.44.77-.77,1.6-1.03,2.47-.05.19-.1.37-.14.56-.22.89-.37,1.81-.37,2.76v29.43c0,11.36-6.11,21.95-15.95,27.63-9.84,5.68-22.06,5.68-31.91,0l-25.49-14.71c-.82-.48-1.69-.8-2.57-1.06-.19-.06-.37-.11-.56-.16-.88-.21-1.76-.34-2.65-.34-.13,0-.26.02-.4.02-.84.02-1.66.13-2.47.32-.13.03-.27.05-.4.09-.87.24-1.71.6-2.51,1.04-.08.04-.16.06-.24.1l-50.97,29.43c-3.65,2.11-5.9,6.01-5.9,10.22v58.86c0,4.22,2.25,8.11,5.9,10.22l50.97,29.43c.08.04.17.06.24.1.8.44,1.64.79,2.5,1.03.14.04.28.06.42.09.81.19,1.62.3,2.45.32.1,0,.19.04.29.04.04,0,.08-.02.13-.02.89,0,1.77-.13,2.65-.35.19-.04.37-.1.56-.16.88-.26,1.75-.59,2.58-1.06l25.49-14.71c9.84-5.68,22.06-5.68,31.91,0,9.84,5.68,15.95,16.27,15.95,27.63v29.43c0,.95.15,1.87.37,2.76.05.19.09.37.14.56.25.86.59,1.69,1.03,2.47.07.12.15.22.22.34.43.71.94,1.37,1.51,1.97.1.1.18.21.28.31.65.63,1.37,1.18,2.15,1.66.07.04.13.11.2.16l50.97,29.43c1.83,1.05,3.86,1.58,5.9,1.58s4.08-.53,5.9-1.58l50.97-29.43c3.65-2.11,5.9-6.01,5.9-10.22v-58.86c0-4.22-2.25-8.11-5.9-10.22l-50.97-29.43c-.08-.04-.16-.06-.24-.1-.8-.44-1.64-.8-2.51-1.04-.13-.04-.26-.05-.39-.09-.82-.2-1.65-.31-2.49-.33-.13,0-.25-.02-.38-.02-.89,0-1.78.13-2.66.35-.18.04-.36.1-.54.15-.88.26-1.75.59-2.58,1.07l-25.49,14.72c-9.84,5.68-22.07,5.68-31.9,0-9.84-5.68-15.95-16.27-15.95-27.63s6.11-21.95,15.95-27.63Z"></path><path style="fill: rgb(57, 105, 202);" d="M141.09,317.65l50.97,29.43c1.83,1.05,3.86,1.58,5.9,1.58s4.08-.53,5.9-1.58l50.97-29.43c.08-.04.13-.11.2-.16.78-.48,1.51-1.02,2.15-1.66.1-.1.18-.21.28-.31.57-.6,1.08-1.26,1.51-1.97.07-.12.15-.22.22-.34.44-.77.77-1.6,1.03-2.47.05-.19.1-.37.14-.56.22-.89.37-1.81.37-2.76v-29.43c0-11.36,6.11-21.95,15.96-27.63s22.06-5.68,31.91,0l25.49,14.71c.82.48,1.69.8,2.57,1.06.19.06.37.11.56.16.87.21,1.76.34,2.64.35.04,0,.09.02.13.02.1,0,.19-.04.29-.04.83-.02,1.65-.13,2.45-.32.14-.03.28-.05.41-.09.87-.24,1.71-.6,2.51-1.04.08-.04.16-.06.24-.1l50.97-29.43c3.65-2.11,5.9-6.01,5.9-10.22v-58.86c0-4.22-2.25-8.11-5.9-10.22l-50.97-29.43c-3.65-2.11-8.15-2.11-11.81,0l-50.97,29.43c-.08.04-.13.11-.2.16-.78.48-1.51,1.02-2.15,1.66-.1.1-.18.21-.28.31-.57.6-1.08,1.26-1.51,1.97-.07.12-.15.22-.22.34-.44.77-.77,1.6-1.03,2.47-.05.19-.1.37-.14.56-.22.89-.37,1.81-.37,2.76v29.43c0,11.36-6.11,21.95-15.95,27.63-9.84,5.68-22.07,5.68-31.91,0l-25.49-14.71c-.82-.48-1.69-.8-2.58-1.06-.19-.06-.37-.11-.55-.16-.88-.21-1.76-.34-2.65-.35-.13,0-.26.02-.4.02-.83.02-1.66.13-2.47.32-.13.03-.27.05-.4.09-.87.24-1.71.6-2.51,1.04-.08.04-.16.06-.24.1l-50.97,29.43c-3.65,2.11-5.9,6.01-5.9,10.22v58.86c0,4.22,2.25,8.11,5.9,10.22Z"></path><path style="fill: rgb(2, 148, 222);" class="[--delay:1.2s]" d="M396.88,484.35l-50.97-29.43c-.08-.04-.17-.06-.24-.1-.8-.44-1.64-.79-2.51-1.03-.14-.04-.27-.06-.41-.09-.81-.19-1.64-.3-2.47-.32-.13,0-.26-.02-.39-.02-.89,0-1.78.13-2.66.35-.18.04-.36.1-.54.15-.88.26-1.76.59-2.58,1.07l-25.49,14.72c-9.84,5.68-22.06,5.68-31.9,0-9.84-5.68-15.96-16.27-15.96-27.63v-29.43c0-.95-.15-1.87-.37-2.76-.05-.19-.09-.37-.14-.56-.25-.86-.59-1.69-1.03-2.47-.07-.12-.15-.22-.22-.34-.43-.71-.94-1.37-1.51-1.97-.1-.1-.18-.21-.28-.31-.65-.63-1.37-1.18-2.15-1.66-.07-.04-.13-.11-.2-.16l-50.97-29.43c-3.65-2.11-8.15-2.11-11.81,0l-50.97,29.43c-3.65,2.11-5.9,6.01-5.9,10.22v58.86c0,4.22,2.25,8.11,5.9,10.22l50.97,29.43c.08.04.17.06.25.1.8.44,1.63.79,2.5,1.03.14.04.29.06.43.09.8.19,1.61.3,2.43.32.1,0,.2.04.3.04.04,0,.09-.02.13-.02.88,0,1.77-.13,2.64-.34.19-.04.37-.1.56-.16.88-.26,1.75-.59,2.57-1.06l25.49-14.71c9.84-5.68,22.06-5.68,31.91,0,9.84,5.68,15.95,16.27,15.95,27.63v29.43c0,.95.15,1.87.37,2.76.05.19.09.37.14.56.25.86.59,1.69,1.03,2.47.07.12.15.22.22.34.43.71.94,1.37,1.51,1.97.1.1.18.21.28.31.65.63,1.37,1.18,2.15,1.66.07.04.13.11.2.16l50.97,29.43c1.83,1.05,3.86,1.58,5.9,1.58s4.08-.53,5.9-1.58l50.97-29.43c3.65-2.11,5.9-6.01,5.9-10.22v-58.86c0-4.22-2.25-8.11-5.9-10.22Z"></path></svg>Get free private DeepWikis in Devin</a></div><div class="container-wrapper"><div class="container mx-auto flex w-full flex-row items-center gap-2 py-4 md:py-6"><a class="flex items-center gap-3" href="https://deepwiki.com"><span class="text-base font-medium leading-none text-white md:text-lg hidden sm:block">DeepWiki</span></a><div class="flex-1"><div class="flex flex-row items-center gap-2"><a class="block text-xs font-medium leading-none text-white sm:hidden md:text-lg" href="/">DeepWiki</a><p class="text-text-secondary text-sm font-normal leading-none md:text-lg"><a href="https://github.com/tenstorrent/tt-isa-documentation" target="_blank" rel="noopener noreferrer" class="text-[#8f8f8f] transition-colors hover:text-black dark:hover:text-white">tenstorrent/tt-isa-documentation</a></p></div></div><div class="flex items-center gap-4"><a class="group hidden items-center gap-1.5 md:flex" href="/private-repo"><div class="relative"><span class="text-xs font-light text-white/70 transition-colors group-hover:text-white">Get free private DeepWikis with</span><div class="absolute bottom-0 left-0 h-[1px] w-0 bg-black/30 transition-all duration-300 group-hover:w-full dark:bg-white/30"></div></div><div class="flex items-center gap-1 transition-transform duration-300 group-hover:translate-x-0.5"><svg class="size-4 transform transition-transform duration-700 group-hover:rotate-180 [&amp;_path]:stroke-0" xmlns="http://www.w3.org/2000/svg" viewBox="110 110 460 500"><path style="fill: rgb(33, 193, 154);" class="" d="M418.73,332.37c9.84-5.68,22.07-5.68,31.91,0l25.49,14.71c.82.48,1.69.8,2.58,1.06.19.06.37.11.55.16.87.21,1.76.34,2.65.35.04,0,.08.02.13.02.1,0,.19-.03.29-.04.83-.02,1.64-.13,2.45-.32.14-.03.28-.05.42-.09.87-.24,1.7-.59,2.5-1.03.08-.04.17-.06.25-.1l50.97-29.43c3.65-2.11,5.9-6.01,5.9-10.22v-58.86c0-4.22-2.25-8.11-5.9-10.22l-50.97-29.43c-3.65-2.11-8.15-2.11-11.81,0l-50.97,29.43c-.08.04-.13.11-.2.16-.78.48-1.51,1.02-2.15,1.66-.1.1-.18.21-.28.31-.57.6-1.08,1.26-1.51,1.97-.07.12-.15.22-.22.34-.44.77-.77,1.6-1.03,2.47-.05.19-.1.37-.14.56-.22.89-.37,1.81-.37,2.76v29.43c0,11.36-6.11,21.95-15.95,27.63-9.84,5.68-22.06,5.68-31.91,0l-25.49-14.71c-.82-.48-1.69-.8-2.57-1.06-.19-.06-.37-.11-.56-.16-.88-.21-1.76-.34-2.65-.34-.13,0-.26.02-.4.02-.84.02-1.66.13-2.47.32-.13.03-.27.05-.4.09-.87.24-1.71.6-2.51,1.04-.08.04-.16.06-.24.1l-50.97,29.43c-3.65,2.11-5.9,6.01-5.9,10.22v58.86c0,4.22,2.25,8.11,5.9,10.22l50.97,29.43c.08.04.17.06.24.1.8.44,1.64.79,2.5,1.03.14.04.28.06.42.09.81.19,1.62.3,2.45.32.1,0,.19.04.29.04.04,0,.08-.02.13-.02.89,0,1.77-.13,2.65-.35.19-.04.37-.1.56-.16.88-.26,1.75-.59,2.58-1.06l25.49-14.71c9.84-5.68,22.06-5.68,31.91,0,9.84,5.68,15.95,16.27,15.95,27.63v29.43c0,.95.15,1.87.37,2.76.05.19.09.37.14.56.25.86.59,1.69,1.03,2.47.07.12.15.22.22.34.43.71.94,1.37,1.51,1.97.1.1.18.21.28.31.65.63,1.37,1.18,2.15,1.66.07.04.13.11.2.16l50.97,29.43c1.83,1.05,3.86,1.58,5.9,1.58s4.08-.53,5.9-1.58l50.97-29.43c3.65-2.11,5.9-6.01,5.9-10.22v-58.86c0-4.22-2.25-8.11-5.9-10.22l-50.97-29.43c-.08-.04-.16-.06-.24-.1-.8-.44-1.64-.8-2.51-1.04-.13-.04-.26-.05-.39-.09-.82-.2-1.65-.31-2.49-.33-.13,0-.25-.02-.38-.02-.89,0-1.78.13-2.66.35-.18.04-.36.1-.54.15-.88.26-1.75.59-2.58,1.07l-25.49,14.72c-9.84,5.68-22.07,5.68-31.9,0-9.84-5.68-15.95-16.27-15.95-27.63s6.11-21.95,15.95-27.63Z"></path><path style="fill: rgb(57, 105, 202);" d="M141.09,317.65l50.97,29.43c1.83,1.05,3.86,1.58,5.9,1.58s4.08-.53,5.9-1.58l50.97-29.43c.08-.04.13-.11.2-.16.78-.48,1.51-1.02,2.15-1.66.1-.1.18-.21.28-.31.57-.6,1.08-1.26,1.51-1.97.07-.12.15-.22.22-.34.44-.77.77-1.6,1.03-2.47.05-.19.1-.37.14-.56.22-.89.37-1.81.37-2.76v-29.43c0-11.36,6.11-21.95,15.96-27.63s22.06-5.68,31.91,0l25.49,14.71c.82.48,1.69.8,2.57,1.06.19.06.37.11.56.16.87.21,1.76.34,2.64.35.04,0,.09.02.13.02.1,0,.19-.04.29-.04.83-.02,1.65-.13,2.45-.32.14-.03.28-.05.41-.09.87-.24,1.71-.6,2.51-1.04.08-.04.16-.06.24-.1l50.97-29.43c3.65-2.11,5.9-6.01,5.9-10.22v-58.86c0-4.22-2.25-8.11-5.9-10.22l-50.97-29.43c-3.65-2.11-8.15-2.11-11.81,0l-50.97,29.43c-.08.04-.13.11-.2.16-.78.48-1.51,1.02-2.15,1.66-.1.1-.18.21-.28.31-.57.6-1.08,1.26-1.51,1.97-.07.12-.15.22-.22.34-.44.77-.77,1.6-1.03,2.47-.05.19-.1.37-.14.56-.22.89-.37,1.81-.37,2.76v29.43c0,11.36-6.11,21.95-15.95,27.63-9.84,5.68-22.07,5.68-31.91,0l-25.49-14.71c-.82-.48-1.69-.8-2.58-1.06-.19-.06-.37-.11-.55-.16-.88-.21-1.76-.34-2.65-.35-.13,0-.26.02-.4.02-.83.02-1.66.13-2.47.32-.13.03-.27.05-.4.09-.87.24-1.71.6-2.51,1.04-.08.04-.16.06-.24.1l-50.97,29.43c-3.65,2.11-5.9,6.01-5.9,10.22v58.86c0,4.22,2.25,8.11,5.9,10.22Z"></path><path style="fill: rgb(2, 148, 222);" class="" d="M396.88,484.35l-50.97-29.43c-.08-.04-.17-.06-.24-.1-.8-.44-1.64-.79-2.51-1.03-.14-.04-.27-.06-.41-.09-.81-.19-1.64-.3-2.47-.32-.13,0-.26-.02-.39-.02-.89,0-1.78.13-2.66.35-.18.04-.36.1-.54.15-.88.26-1.76.59-2.58,1.07l-25.49,14.72c-9.84,5.68-22.06,5.68-31.9,0-9.84-5.68-15.96-16.27-15.96-27.63v-29.43c0-.95-.15-1.87-.37-2.76-.05-.19-.09-.37-.14-.56-.25-.86-.59-1.69-1.03-2.47-.07-.12-.15-.22-.22-.34-.43-.71-.94-1.37-1.51-1.97-.1-.1-.18-.21-.28-.31-.65-.63-1.37-1.18-2.15-1.66-.07-.04-.13-.11-.2-.16l-50.97-29.43c-3.65-2.11-8.15-2.11-11.81,0l-50.97,29.43c-3.65,2.11-5.9,6.01-5.9,10.22v58.86c0,4.22,2.25,8.11,5.9,10.22l50.97,29.43c.08.04.17.06.25.1.8.44,1.63.79,2.5,1.03.14.04.29.06.43.09.8.19,1.61.3,2.43.32.1,0,.2.04.3.04.04,0,.09-.02.13-.02.88,0,1.77-.13,2.64-.34.19-.04.37-.1.56-.16.88-.26,1.75-.59,2.57-1.06l25.49-14.71c9.84-5.68,22.06-5.68,31.91,0,9.84,5.68,15.95,16.27,15.95,27.63v29.43c0,.95.15,1.87.37,2.76.05.19.09.37.14.56.25.86.59,1.69,1.03,2.47.07.12.15.22.22.34.43.71.94,1.37,1.51,1.97.1.1.18.21.28.31.65.63,1.37,1.18,2.15,1.66.07.04.13.11.2.16l50.97,29.43c1.83,1.05,3.86,1.58,5.9,1.58s4.08-.53,5.9-1.58l50.97-29.43c3.65-2.11,5.9-6.01,5.9-10.22v-58.86c0-4.22-2.25-8.11-5.9-10.22Z"></path></svg><span class="text-sm font-medium text-white">Devin</span></div></a><button class="flex items-center rounded-md !text-white cursor-pointer transition-all border bg-blue-500 hover:bg-blue-600 border-blue-500 hover:border-blue-600 dark:bg-blue-900 dark:hover:bg-blue-800 dark:border-blue-900 dark:hover:border-blue-800 gap-1.5 px-3 py-1.5 text-sm" aria-label="Share"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="h-4 w-4"><circle cx="18" cy="5" r="3"></circle><circle cx="6" cy="12" r="3"></circle><circle cx="18" cy="19" r="3"></circle><line x1="8.59" y1="13.51" x2="15.42" y2="17.49"></line><line x1="15.41" y1="6.51" x2="8.59" y2="10.49"></line></svg><span>Share</span></button><button class="hover:bg-surface-hover flex h-8 w-8 cursor-pointer items-center justify-center rounded-md transition-colors" aria-label="Switch to dark mode"><svg xmlns="http://www.w3.org/2000/svg" width="1em" height="1em" fill="currentColor" viewBox="0 0 256 256" class="h-5 w-5 text-gray-700"><path d="M235.54,150.21a104.84,104.84,0,0,1-37,52.91A104,104,0,0,1,32,120,103.09,103.09,0,0,1,52.88,57.48a104.84,104.84,0,0,1,52.91-37,8,8,0,0,1,10,10,88.08,88.08,0,0,0,109.8,109.8,8,8,0,0,1,10,10Z"></path></svg></button></div></div></div></div><div class="w-full flex-1"><div class="container-wrapper relative mx-auto h-full px-0"><div class="container relative mx-auto flex h-full w-full flex-col gap-0 max-md:!px-0 md:flex-row md:gap-6 lg:gap-10"><div class="border-r-border hidden max-h-screen border-r border-dashed py-6 pr-4 transition-[border-radius] md:sticky md:left-0 md:top-20 md:block md:h-[calc(100vh-82px)] md:w-64 md:flex-shrink-0 md:overflow-y-auto lg:py-9 xl:w-72"><div class="flex h-full w-full max-w-full flex-shrink-0 flex-col overflow-hidden" style="scrollbar-color: var(--color-border) transparent;"><div class="flex-shrink-0 px-2"><div class="text-secondary pb-1 text-xs">Last indexed: 24 May 2025 (<a href="https://github.com/tenstorrent/tt-isa-documentation/commits/9dead517" target="_blank" rel="noopener noreferrer">9dead5</a>)</div></div><ul class="flex-1 flex-shrink-0 space-y-1 overflow-y-auto py-1" style="scrollbar-width: none;"><li style="padding-left: 0px;"><a data-selected="false" class="hover:bg-hover block w-full rounded px-2 py-1.5 text-left text-sm transition-none text-secondary data-[selected=true]:bg-hover data-[selected=true]:text-primary font-normal data-[selected=true]:font-normal" href="/tenstorrent/tt-isa-documentation/1-overview">Overview</a></li><li style="padding-left: 12px;"><a data-selected="false" class="hover:bg-hover block w-full rounded px-2 py-1.5 text-left text-sm transition-none text-secondary data-[selected=true]:bg-hover data-[selected=true]:text-primary font-normal data-[selected=true]:font-normal" href="/tenstorrent/tt-isa-documentation/1.1-architecture-overview">Architecture Overview</a></li><li style="padding-left: 12px;"><a data-selected="false" class="hover:bg-hover block w-full rounded px-2 py-1.5 text-left text-sm transition-none text-secondary data-[selected=true]:bg-hover data-[selected=true]:text-primary font-normal data-[selected=true]:font-normal" href="/tenstorrent/tt-isa-documentation/1.2-documentation-system">Documentation System</a></li><li style="padding-left: 0px;"><a data-selected="false" class="hover:bg-hover block w-full rounded px-2 py-1.5 text-left text-sm transition-none text-secondary data-[selected=true]:bg-hover data-[selected=true]:text-primary font-normal data-[selected=true]:font-normal" href="/tenstorrent/tt-isa-documentation/2-hardware-architecture">Hardware Architecture</a></li><li style="padding-left: 12px;"><a data-selected="false" class="hover:bg-hover block w-full rounded px-2 py-1.5 text-left text-sm transition-none text-secondary data-[selected=true]:bg-hover data-[selected=true]:text-primary font-normal data-[selected=true]:font-normal" href="/tenstorrent/tt-isa-documentation/2.1-tensix-tile">Tensix Tile</a></li><li style="padding-left: 24px;"><a data-selected="true" class="hover:bg-hover block w-full rounded px-2 py-1.5 text-left text-sm transition-none text-secondary data-[selected=true]:bg-hover data-[selected=true]:text-primary font-normal data-[selected=true]:font-normal" href="/tenstorrent/tt-isa-documentation/2.1.1-baby-riscv-cores">Baby RISCV Cores</a></li><li style="padding-left: 24px;"><a data-selected="false" class="hover:bg-hover block w-full rounded px-2 py-1.5 text-left text-sm transition-none text-secondary data-[selected=true]:bg-hover data-[selected=true]:text-primary font-normal data-[selected=true]:font-normal" href="/tenstorrent/tt-isa-documentation/2.1.2-l1-memory-system">L1 Memory System</a></li><li style="padding-left: 12px;"><a data-selected="false" class="hover:bg-hover block w-full rounded px-2 py-1.5 text-left text-sm transition-none text-secondary data-[selected=true]:bg-hover data-[selected=true]:text-primary font-normal data-[selected=true]:font-normal" href="/tenstorrent/tt-isa-documentation/2.2-tensix-coprocessor">Tensix Coprocessor</a></li><li style="padding-left: 24px;"><a data-selected="false" class="hover:bg-hover block w-full rounded px-2 py-1.5 text-left text-sm transition-none text-secondary data-[selected=true]:bg-hover data-[selected=true]:text-primary font-normal data-[selected=true]:font-normal" href="/tenstorrent/tt-isa-documentation/2.2.1-vector-unit-(sfpu)">Vector Unit (SFPU)</a></li><li style="padding-left: 24px;"><a data-selected="false" class="hover:bg-hover block w-full rounded px-2 py-1.5 text-left text-sm transition-none text-secondary data-[selected=true]:bg-hover data-[selected=true]:text-primary font-normal data-[selected=true]:font-normal" href="/tenstorrent/tt-isa-documentation/2.2.2-matrix-unit-(fpu)">Matrix Unit (FPU)</a></li><li style="padding-left: 24px;"><a data-selected="false" class="hover:bg-hover block w-full rounded px-2 py-1.5 text-left text-sm transition-none text-secondary data-[selected=true]:bg-hover data-[selected=true]:text-primary font-normal data-[selected=true]:font-normal" href="/tenstorrent/tt-isa-documentation/2.2.3-data-movement-units">Data Movement Units</a></li><li style="padding-left: 24px;"><a data-selected="false" class="hover:bg-hover block w-full rounded px-2 py-1.5 text-left text-sm transition-none text-secondary data-[selected=true]:bg-hover data-[selected=true]:text-primary font-normal data-[selected=true]:font-normal" href="/tenstorrent/tt-isa-documentation/2.2.4-synchronization-unit">Synchronization Unit</a></li><li style="padding-left: 24px;"><a data-selected="false" class="hover:bg-hover block w-full rounded px-2 py-1.5 text-left text-sm transition-none text-secondary data-[selected=true]:bg-hover data-[selected=true]:text-primary font-normal data-[selected=true]:font-normal" href="/tenstorrent/tt-isa-documentation/2.2.5-memory-buffers">Memory Buffers</a></li><li style="padding-left: 0px;"><a data-selected="false" class="hover:bg-hover block w-full rounded px-2 py-1.5 text-left text-sm transition-none text-secondary data-[selected=true]:bg-hover data-[selected=true]:text-primary font-normal data-[selected=true]:font-normal" href="/tenstorrent/tt-isa-documentation/3-instruction-set-reference">Instruction Set Reference</a></li><li style="padding-left: 12px;"><a data-selected="false" class="hover:bg-hover block w-full rounded px-2 py-1.5 text-left text-sm transition-none text-secondary data-[selected=true]:bg-hover data-[selected=true]:text-primary font-normal data-[selected=true]:font-normal" href="/tenstorrent/tt-isa-documentation/3.1-vector-unit-instructions">Vector Unit Instructions</a></li><li style="padding-left: 24px;"><a data-selected="false" class="hover:bg-hover block w-full rounded px-2 py-1.5 text-left text-sm transition-none text-secondary data-[selected=true]:bg-hover data-[selected=true]:text-primary font-normal data-[selected=true]:font-normal" href="/tenstorrent/tt-isa-documentation/3.1.1-arithmetic-instructions">Arithmetic Instructions</a></li><li style="padding-left: 24px;"><a data-selected="false" class="hover:bg-hover block w-full rounded px-2 py-1.5 text-left text-sm transition-none text-secondary data-[selected=true]:bg-hover data-[selected=true]:text-primary font-normal data-[selected=true]:font-normal" href="/tenstorrent/tt-isa-documentation/3.1.2-data-movement-and-conversion">Data Movement and Conversion</a></li><li style="padding-left: 24px;"><a data-selected="false" class="hover:bg-hover block w-full rounded px-2 py-1.5 text-left text-sm transition-none text-secondary data-[selected=true]:bg-hover data-[selected=true]:text-primary font-normal data-[selected=true]:font-normal" href="/tenstorrent/tt-isa-documentation/3.1.3-specialized-instructions">Specialized Instructions</a></li><li style="padding-left: 12px;"><a data-selected="false" class="hover:bg-hover block w-full rounded px-2 py-1.5 text-left text-sm transition-none text-secondary data-[selected=true]:bg-hover data-[selected=true]:text-primary font-normal data-[selected=true]:font-normal" href="/tenstorrent/tt-isa-documentation/3.2-matrix-unit-instructions">Matrix Unit Instructions</a></li><li style="padding-left: 12px;"><a data-selected="false" class="hover:bg-hover block w-full rounded px-2 py-1.5 text-left text-sm transition-none text-secondary data-[selected=true]:bg-hover data-[selected=true]:text-primary font-normal data-[selected=true]:font-normal" href="/tenstorrent/tt-isa-documentation/3.3-data-movement-instructions">Data Movement Instructions</a></li><li style="padding-left: 12px;"><a data-selected="false" class="hover:bg-hover block w-full rounded px-2 py-1.5 text-left text-sm transition-none text-secondary data-[selected=true]:bg-hover data-[selected=true]:text-primary font-normal data-[selected=true]:font-normal" href="/tenstorrent/tt-isa-documentation/3.4-synchronization-instructions">Synchronization Instructions</a></li><li style="padding-left: 0px;"><a data-selected="false" class="hover:bg-hover block w-full rounded px-2 py-1.5 text-left text-sm transition-none text-secondary data-[selected=true]:bg-hover data-[selected=true]:text-primary font-normal data-[selected=true]:font-normal" href="/tenstorrent/tt-isa-documentation/4-data-formats-and-conversions">Data Formats and Conversions</a></li><li style="padding-left: 12px;"><a data-selected="false" class="hover:bg-hover block w-full rounded px-2 py-1.5 text-left text-sm transition-none text-secondary data-[selected=true]:bg-hover data-[selected=true]:text-primary font-normal data-[selected=true]:font-normal" href="/tenstorrent/tt-isa-documentation/4.1-custom-floating-point-formats">Custom Floating-Point Formats</a></li><li style="padding-left: 12px;"><a data-selected="false" class="hover:bg-hover block w-full rounded px-2 py-1.5 text-left text-sm transition-none text-secondary data-[selected=true]:bg-hover data-[selected=true]:text-primary font-normal data-[selected=true]:font-normal" href="/tenstorrent/tt-isa-documentation/4.2-data-conversion-pipeline">Data Conversion Pipeline</a></li><li style="padding-left: 0px;"><a data-selected="false" class="hover:bg-hover block w-full rounded px-2 py-1.5 text-left text-sm transition-none text-secondary data-[selected=true]:bg-hover data-[selected=true]:text-primary font-normal data-[selected=true]:font-normal" href="/tenstorrent/tt-isa-documentation/5-legal-and-licensing">Legal and Licensing</a></li></ul></div></div><div class="flex h-full flex-1 flex-col overflow-hidden"><div class="bg-main border-b-border sticky top-0 z-10 border-b border-dashed md:hidden"><div class="flex cursor-pointer items-center gap-2 p-3"><svg xmlns="http://www.w3.org/2000/svg" width="16" height="16" fill="currentColor" viewBox="0 0 256 256" class="transition-transform"><path d="M184.49,136.49l-80,80a12,12,0,0,1-17-17L159,128,87.51,56.49a12,12,0,1,1,17-17l80,80A12,12,0,0,1,184.49,136.49Z"></path></svg><span class="truncate text-base font-normal">Menu</span></div></div><div class="relative flex-1 overflow-y-auto px-3 pt-3 md:rounded-md md:px-0 md:pt-0 [&amp;_::selection]:bg-purple-500/40" style="scrollbar-color: var(--color-night) transparent;"><div class="pb-30 mx-auto max-w-2xl md:pb-40 md:pt-6 lg:pt-8"><div class="prose prose-invert dark:prose-invert prose-headings:text-inherit prose-p:text-inherit max-w-none"><div><div class="prose-custom prose-custom-md prose-custom-gray !max-w-none text-neutral-300 [overflow-wrap:anywhere]"><h1 id="baby-riscv-cores" class="group" data-header="true">Baby RISCV Cores<button class="relative ml-2 cursor-pointer align-baseline text-gray-400 opacity-0 transition-opacity hover:text-blue-400 focus:opacity-100 group-hover:opacity-100" aria-label="Copy link to header"><svg xmlns="http://www.w3.org/2000/svg" width="1em" height="1em" fill="currentColor" viewBox="0 0 256 256" class="h-4 w-4"><path d="M117.18,188.74a12,12,0,0,1,0,17l-5.12,5.12A58.26,58.26,0,0,1,70.6,228h0A58.62,58.62,0,0,1,29.14,127.92L63.89,93.17a58.64,58.64,0,0,1,98.56,28.11,12,12,0,1,1-23.37,5.44,34.65,34.65,0,0,0-58.22-16.58L46.11,144.89A34.62,34.62,0,0,0,70.57,204h0a34.41,34.41,0,0,0,24.49-10.14l5.11-5.12A12,12,0,0,1,117.18,188.74ZM226.83,45.17a58.65,58.65,0,0,0-82.93,0l-5.11,5.11a12,12,0,0,0,17,17l5.12-5.12a34.63,34.63,0,1,1,49,49L175.1,145.86A34.39,34.39,0,0,1,150.61,156h0a34.63,34.63,0,0,1-33.69-26.72,12,12,0,0,0-23.38,5.44A58.64,58.64,0,0,0,150.56,180h.05a58.28,58.28,0,0,0,41.47-17.17l34.75-34.75a58.62,58.62,0,0,0,0-82.91Z"></path></svg></button></h1>
<details open="">
<summary>Relevant source files</summary>
<ul>
<li><a href="https://github.com/tenstorrent/tt-isa-documentation/blob/9dead517/README.md" target="_blank" rel="noopener noreferrer" class="mb-1 mr-1 inline-flex items-stretch font-mono text-xs !no-underline transition-opacity hover:opacity-75"><span class="flex items-center break-all rounded-l px-2 py-1.5 bg-[#e5e5e5] text-[#333333] dark:bg-[#252525] dark:text-[#e4e4e4] rounded-r"><svg class="mr-1.5 hidden h-3.5 w-3.5 flex-shrink-0 opacity-40 md:block" fill="currentColor" viewBox="0 0 24 24"><path d="M12 0c-6.626 0-12 5.373-12 12 0 5.302 3.438 9.8 8.207 11.387.599.111.793-.261.793-.577v-2.234c-3.338.726-4.033-1.416-4.033-1.416-.546-1.387-1.333-1.756-1.333-1.756-1.089-.745.083-.729.083-.729 1.205.084 1.839 1.237 1.839 1.237 1.07 1.834 2.807 1.304 3.492.997.107-.775.418-1.305.762-1.604-2.665-.305-5.467-1.334-5.467-5.931 0-1.311.469-2.381 1.236-3.221-.124-.303-.535-1.524.117-3.176 0 0 1.008-.322 3.301 1.23.957-.266 1.983-.399 3.003-.404 1.02.005 2.047.138 3.006.404 2.291-1.552 3.297-1.23 3.297-1.23.653 1.653.242 2.874.118 3.176.77.84 1.235 1.911 1.235 3.221 0 4.609-2.807 5.624-5.479 5.921.43.372.823 1.102.823 2.222v3.293c0 .319.192.694.801.576 4.765-1.589 8.199-6.086 8.199-11.386 0-6.627-5.373-12-12-12z"></path></svg>README.md</span></a></li>
<li><a href="https://github.com/tenstorrent/tt-isa-documentation/blob/9dead517/WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md" target="_blank" rel="noopener noreferrer" class="mb-1 mr-1 inline-flex items-stretch font-mono text-xs !no-underline transition-opacity hover:opacity-75"><span class="flex items-center break-all rounded-l px-2 py-1.5 bg-[#e5e5e5] text-[#333333] dark:bg-[#252525] dark:text-[#e4e4e4] rounded-r"><svg class="mr-1.5 hidden h-3.5 w-3.5 flex-shrink-0 opacity-40 md:block" fill="currentColor" viewBox="0 0 24 24"><path d="M12 0c-6.626 0-12 5.373-12 12 0 5.302 3.438 9.8 8.207 11.387.599.111.793-.261.793-.577v-2.234c-3.338.726-4.033-1.416-4.033-1.416-.546-1.387-1.333-1.756-1.333-1.756-1.089-.745.083-.729.083-.729 1.205.084 1.839 1.237 1.839 1.237 1.07 1.834 2.807 1.304 3.492.997.107-.775.418-1.305.762-1.604-2.665-.305-5.467-1.334-5.467-5.931 0-1.311.469-2.381 1.236-3.221-.124-.303-.535-1.524.117-3.176 0 0 1.008-.322 3.301 1.23.957-.266 1.983-.399 3.003-.404 1.02.005 2.047.138 3.006.404 2.291-1.552 3.297-1.23 3.297-1.23.653 1.653.242 2.874.118 3.176.77.84 1.235 1.911 1.235 3.221 0 4.609-2.807 5.624-5.479 5.921.43.372.823 1.102.823 2.222v3.293c0 .319.192.694.801.576 4.765-1.589 8.199-6.086 8.199-11.386 0-6.627-5.373-12-12-12z"></path></svg>WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md</span></a></li>
</ul>
</details>
<p>The Baby RISCV cores are the orchestration engines within each Tensix Tile that coordinate operations across the tile's computational units. These cores are responsible for issuing instructions to the Tensix Coprocessor units, managing memory operations, and handling synchronization between different processing elements.</p>
<p>For information about the broader Tensix Tile architecture that contains these cores, see <a href="/tenstorrent/tt-isa-documentation/2.1-tensix-tile" class="text-neutral-300 hover:text-neutral-200 hover:underline">Tensix Tile</a>. For details about the computational units they control, see <a href="/tenstorrent/tt-isa-documentation/2.2-tensix-coprocessor" class="text-neutral-300 hover:text-neutral-200 hover:underline">Tensix Coprocessor</a>.</p>
<h2 id="core-architecture-overview" class="group" data-header="true">Core Architecture Overview<button class="relative ml-2 cursor-pointer align-baseline text-gray-400 opacity-0 transition-opacity hover:text-blue-400 focus:opacity-100 group-hover:opacity-100" aria-label="Copy link to header"><svg xmlns="http://www.w3.org/2000/svg" width="1em" height="1em" fill="currentColor" viewBox="0 0 256 256" class="h-4 w-4"><path d="M117.18,188.74a12,12,0,0,1,0,17l-5.12,5.12A58.26,58.26,0,0,1,70.6,228h0A58.62,58.62,0,0,1,29.14,127.92L63.89,93.17a58.64,58.64,0,0,1,98.56,28.11,12,12,0,1,1-23.37,5.44,34.65,34.65,0,0,0-58.22-16.58L46.11,144.89A34.62,34.62,0,0,0,70.57,204h0a34.41,34.41,0,0,0,24.49-10.14l5.11-5.12A12,12,0,0,1,117.18,188.74ZM226.83,45.17a58.65,58.65,0,0,0-82.93,0l-5.11,5.11a12,12,0,0,0,17,17l5.12-5.12a34.63,34.63,0,1,1,49,49L175.1,145.86A34.39,34.39,0,0,1,150.61,156h0a34.63,34.63,0,0,1-33.69-26.72,12,12,0,0,0-23.38,5.44A58.64,58.64,0,0,0,150.56,180h.05a58.28,58.28,0,0,0,41.47-17.17l34.75-34.75a58.62,58.62,0,0,0,0-82.91Z"></path></svg></button></h2>
<p>Each Tensix Tile contains multiple Baby RISCV cores with specialized roles:</p>
<pre class="px-2 py-1.5 has-[code]:rounded-md has-[code]:!bg-[#e5e5e5] has-[div]:bg-transparent has-[div]:!p-0 has-[code]:text-stone-900 dark:has-[code]:!bg-[#242424] has-[code]:dark:text-white [&amp;_code]:block [&amp;_code]:border-none [&amp;_code]:bg-transparent [&amp;_code]:p-0"><div class="group relative cursor-pointer overflow-x-auto rounded-md bg-[#f2f1f0] p-4 transition-colors hover:bg-[#ededed] dark:bg-[#1f1f1f] dark:hover:bg-[#242424]" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-«r2»" data-state="closed"><div class="flex justify-center"><svg aria-roledescription="flowchart-v2" role="graphics-document document" viewBox="0 0 1160.699951171875 806" style="max-width: 1160.699951171875px;" class="flowchart" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns="http://www.w3.org/2000/svg" width="100%" id="mermaid-k2g2awhp0is"><style>#mermaid-k2g2awhp0is{font-family:ui-sans-serif,-apple-system,system-ui,Segoe UI,Helvetica;font-size:16px;fill:#333;}@keyframes edge-animation-frame{from{stroke-dashoffset:0;}}@keyframes dash{to{stroke-dashoffset:0;}}#mermaid-k2g2awhp0is .edge-animation-slow{stroke-dasharray:9,5!important;stroke-dashoffset:900;animation:dash 50s linear infinite;stroke-linecap:round;}#mermaid-k2g2awhp0is .edge-animation-fast{stroke-dasharray:9,5!important;stroke-dashoffset:900;animation:dash 20s linear infinite;stroke-linecap:round;}#mermaid-k2g2awhp0is .error-icon{fill:#dddddd;}#mermaid-k2g2awhp0is .error-text{fill:#222222;stroke:#222222;}#mermaid-k2g2awhp0is .edge-thickness-normal{stroke-width:1px;}#mermaid-k2g2awhp0is .edge-thickness-thick{stroke-width:3.5px;}#mermaid-k2g2awhp0is .edge-pattern-solid{stroke-dasharray:0;}#mermaid-k2g2awhp0is .edge-thickness-invisible{stroke-width:0;fill:none;}#mermaid-k2g2awhp0is .edge-pattern-dashed{stroke-dasharray:3;}#mermaid-k2g2awhp0is .edge-pattern-dotted{stroke-dasharray:2;}#mermaid-k2g2awhp0is .marker{fill:#999;stroke:#999;}#mermaid-k2g2awhp0is .marker.cross{stroke:#999;}#mermaid-k2g2awhp0is svg{font-family:ui-sans-serif,-apple-system,system-ui,Segoe UI,Helvetica;font-size:16px;}#mermaid-k2g2awhp0is p{margin:0;}#mermaid-k2g2awhp0is .label{font-family:ui-sans-serif,-apple-system,system-ui,Segoe UI,Helvetica;color:#333;}#mermaid-k2g2awhp0is .cluster-label text{fill:#444;}#mermaid-k2g2awhp0is .cluster-label span{color:#444;}#mermaid-k2g2awhp0is .cluster-label span p{background-color:transparent;}#mermaid-k2g2awhp0is .label text,#mermaid-k2g2awhp0is span{fill:#333;color:#333;}#mermaid-k2g2awhp0is .node rect,#mermaid-k2g2awhp0is .node circle,#mermaid-k2g2awhp0is .node ellipse,#mermaid-k2g2awhp0is .node polygon,#mermaid-k2g2awhp0is .node path{fill:#ffffff;stroke:#dddddd;stroke-width:1px;}#mermaid-k2g2awhp0is .rough-node .label text,#mermaid-k2g2awhp0is .node .label text,#mermaid-k2g2awhp0is .image-shape .label,#mermaid-k2g2awhp0is .icon-shape .label{text-anchor:middle;}#mermaid-k2g2awhp0is .node .katex path{fill:#000;stroke:#000;stroke-width:1px;}#mermaid-k2g2awhp0is .rough-node .label,#mermaid-k2g2awhp0is .node .label,#mermaid-k2g2awhp0is .image-shape .label,#mermaid-k2g2awhp0is .icon-shape .label{text-align:center;}#mermaid-k2g2awhp0is .node.clickable{cursor:pointer;}#mermaid-k2g2awhp0is .root .anchor path{fill:#999!important;stroke-width:0;stroke:#999;}#mermaid-k2g2awhp0is .arrowheadPath{fill:#0b0b0b;}#mermaid-k2g2awhp0is .edgePath .path{stroke:#999;stroke-width:2.0px;}#mermaid-k2g2awhp0is .flowchart-link{stroke:#999;fill:none;}#mermaid-k2g2awhp0is .edgeLabel{background-color:#ffffff;text-align:center;}#mermaid-k2g2awhp0is .edgeLabel p{background-color:#ffffff;}#mermaid-k2g2awhp0is .edgeLabel rect{opacity:0.5;background-color:#ffffff;fill:#ffffff;}#mermaid-k2g2awhp0is .labelBkg{background-color:rgba(255, 255, 255, 0.5);}#mermaid-k2g2awhp0is .cluster rect{fill:#f8f8f8;stroke:#dddddd;stroke-width:1px;}#mermaid-k2g2awhp0is .cluster text{fill:#444;}#mermaid-k2g2awhp0is .cluster span{color:#444;}#mermaid-k2g2awhp0is div.mermaidTooltip{position:absolute;text-align:center;max-width:200px;padding:2px;font-family:ui-sans-serif,-apple-system,system-ui,Segoe UI,Helvetica;font-size:12px;background:#dddddd;border:1px solid hsl(0, 0%, 76.6666666667%);border-radius:2px;pointer-events:none;z-index:100;}#mermaid-k2g2awhp0is .flowchartTitleText{text-anchor:middle;font-size:18px;fill:#333;}#mermaid-k2g2awhp0is rect.text{fill:none;stroke-width:0;}#mermaid-k2g2awhp0is .icon-shape,#mermaid-k2g2awhp0is .image-shape{background-color:#ffffff;text-align:center;}#mermaid-k2g2awhp0is .icon-shape p,#mermaid-k2g2awhp0is .image-shape p{background-color:#ffffff;padding:2px;}#mermaid-k2g2awhp0is .icon-shape rect,#mermaid-k2g2awhp0is .image-shape rect{opacity:0.5;background-color:#ffffff;fill:#ffffff;}#mermaid-k2g2awhp0is :root{--mermaid-font-family:"trebuchet ms",verdana,arial,sans-serif;}</style><g><marker orient="auto" markerHeight="8" markerWidth="8" markerUnits="userSpaceOnUse" refY="5" refX="5" viewBox="0 0 10 10" class="marker flowchart-v2" id="mermaid-k2g2awhp0is_flowchart-v2-pointEnd"><path style="stroke-width: 1px; stroke-dasharray: 1px, 0px;" class="arrowMarkerPath" d="M 0 0 L 10 5 L 0 10 z"></path></marker><marker orient="auto" markerHeight="8" markerWidth="8" markerUnits="userSpaceOnUse" refY="5" refX="4.5" viewBox="0 0 10 10" class="marker flowchart-v2" id="mermaid-k2g2awhp0is_flowchart-v2-pointStart"><path style="stroke-width: 1px; stroke-dasharray: 1px, 0px;" class="arrowMarkerPath" d="M 0 5 L 10 10 L 10 0 z"></path></marker><marker orient="auto" markerHeight="11" markerWidth="11" markerUnits="userSpaceOnUse" refY="5" refX="11" viewBox="0 0 10 10" class="marker flowchart-v2" id="mermaid-k2g2awhp0is_flowchart-v2-circleEnd"><circle style="stroke-width: 1px; stroke-dasharray: 1px, 0px;" class="arrowMarkerPath" r="5" cy="5" cx="5"></circle></marker><marker orient="auto" markerHeight="11" markerWidth="11" markerUnits="userSpaceOnUse" refY="5" refX="-1" viewBox="0 0 10 10" class="marker flowchart-v2" id="mermaid-k2g2awhp0is_flowchart-v2-circleStart"><circle style="stroke-width: 1px; stroke-dasharray: 1px, 0px;" class="arrowMarkerPath" r="5" cy="5" cx="5"></circle></marker><marker orient="auto" markerHeight="11" markerWidth="11" markerUnits="userSpaceOnUse" refY="5.2" refX="12" viewBox="0 0 11 11" class="marker cross flowchart-v2" id="mermaid-k2g2awhp0is_flowchart-v2-crossEnd"><path style="stroke-width: 2px; stroke-dasharray: 1px, 0px;" class="arrowMarkerPath" d="M 1,1 l 9,9 M 10,1 l -9,9"></path></marker><marker orient="auto" markerHeight="11" markerWidth="11" markerUnits="userSpaceOnUse" refY="5.2" refX="-1" viewBox="0 0 11 11" class="marker cross flowchart-v2" id="mermaid-k2g2awhp0is_flowchart-v2-crossStart"><path style="stroke-width: 2px; stroke-dasharray: 1px, 0px;" class="arrowMarkerPath" d="M 1,1 l 9,9 M 10,1 l -9,9"></path></marker><g class="root"><g class="clusters"></g><g class="edgePaths"></g><g class="edgeLabels"></g><g class="nodes"><g transform="translate(0, 0)" class="root"><g class="clusters"><g data-look="classic" id="subGraph3" class="cluster"><rect height="790" width="1144.6999969482422" y="8" x="8" style=""></rect><g transform="translate(541.5583343505859, 8)" class="cluster-label"><foreignObject height="24" width="77.58332824707031"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>Tensix Tile</p></span></div></foreignObject></g></g><g data-look="classic" id="subGraph2" class="cluster"><rect height="264" width="581.0166778564453" y="494" x="534.1833190917969" style=""></rect><g transform="translate(762.4416580200195, 494)" class="cluster-label"><foreignObject height="24" width="124.5"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>Memory System</p></span></div></foreignObject></g></g><g data-look="classic" id="subGraph1" class="cluster"><rect height="440" width="264.9166717529297" y="34" x="534.1833190917969" style=""></rect><g transform="translate(607.5583190917969, 34)" class="cluster-label"><foreignObject height="24" width="118.16667175292969"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>Execution Units</p></span></div></foreignObject></g></g><g data-look="classic" id="subGraph0" class="cluster"><rect height="740" width="282.46665954589844" y="38" x="45.5" style=""></rect><g transform="translate(118.64999389648438, 38)" class="cluster-label"><foreignObject height="24" width="136.1666717529297"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>Baby RISCV Cores</p></span></div></foreignObject></g></g></g><g class="edgePaths"><path marker-end="url(#mermaid-k2g2awhp0is_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_T0_VectorUnit_0" d="M290.467,101.841L296.717,100.868C302.967,99.894,315.467,97.947,338.901,96.974C362.336,96,396.706,96,431.075,96C465.444,96,499.814,96,522.582,96C545.35,96,556.517,96,562.1,96L567.683,96"></path><path marker-end="url(#mermaid-k2g2awhp0is_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_T1_MatrixUnit_0" d="M290.458,247.748L296.71,245.623C302.961,243.498,315.464,239.249,338.9,237.125C362.336,235,396.706,235,431.075,229.167C465.444,223.333,499.814,211.667,523.353,205.833C546.892,200,559.6,200,565.954,200L572.308,200"></path><path marker-end="url(#mermaid-k2g2awhp0is_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_T2_Unpackers_0" d="M283.717,378.039L291.092,375.532C298.467,373.026,313.217,368.013,337.776,365.506C362.336,363,396.706,363,431.075,353.167C465.444,343.333,499.814,323.667,524.229,313.833C548.644,304,563.106,304,570.336,304L577.567,304"></path><path marker-end="url(#mermaid-k2g2awhp0is_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_B_Packers_0" d="M251.535,537L264.273,529.333C277.012,521.667,302.489,506.333,332.413,498.667C362.336,491,396.706,491,431.075,477.833C465.444,464.667,499.814,438.333,526.11,425.167C552.406,412,570.628,412,579.739,412L588.85,412"></path><path marker-end="url(#mermaid-k2g2awhp0is_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_T0_LSU_0" d="M251.535,157L264.273,164.667C277.012,172.333,302.489,187.667,332.413,195.333C362.336,203,396.706,203,431.075,261C465.444,319,499.814,435,530.438,500.508C561.062,566.016,587.941,581.033,601.381,588.541L614.82,596.049"></path><path marker-end="url(#mermaid-k2g2awhp0is_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_T1_LSU_0" d="M290.458,318.252L296.71,320.377C302.961,322.502,315.464,326.751,338.9,328.875C362.336,331,396.706,331,431.075,374.167C465.444,417.333,499.814,503.667,522.773,548.359C545.733,593.052,557.283,596.104,563.058,597.63L568.833,599.156"></path><path marker-end="url(#mermaid-k2g2awhp0is_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_T2_LSU_0" d="M283.717,443.961L291.092,446.468C298.467,448.974,313.217,453.987,337.776,456.494C362.336,459,396.706,459,431.075,484.167C465.444,509.333,499.814,559.667,522.756,585.485C545.697,611.304,557.211,612.608,562.968,613.26L568.725,613.912"></path><path marker-end="url(#mermaid-k2g2awhp0is_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_B_LSU_0" d="M272.433,608.767L281.689,612.306C290.944,615.845,309.456,622.922,335.896,626.461C362.336,630,396.706,630,431.075,630C465.444,630,499.814,630,522.752,629.783C545.69,629.566,557.196,629.131,562.95,628.914L568.703,628.697"></path><path marker-end="url(#mermaid-k2g2awhp0is_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_Core4_LSU_0" d="M279.992,704L287.987,704C295.983,704,311.975,704,337.156,704C362.336,704,396.706,704,431.075,704C465.444,704,499.814,704,530.957,695.675C562.101,687.35,590.018,670.699,603.977,662.374L617.936,654.049"></path><path marker-end="url(#mermaid-k2g2awhp0is_flowchart-v2-pointEnd)" marker-start="url(#mermaid-k2g2awhp0is_flowchart-v2-pointStart)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_LSU_L1_0" d="M764.583,625L770.336,625C776.089,625,787.594,625,799.597,625C811.6,625,824.1,625,835.933,625C847.767,625,858.933,625,864.517,625L870.1,625"></path></g><g class="edgeLabels"><g transform="translate(431.07498931884766, 96)" class="edgeLabel"><g transform="translate(-65.60832977294922, -12)" class="label"><foreignObject height="24" width="131.21665954589844"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"><p>Push Instructions</p></span></div></foreignObject></g></g><g transform="translate(431.07498931884766, 235)" class="edgeLabel"><g transform="translate(-65.60832977294922, -12)" class="label"><foreignObject height="24" width="131.21665954589844"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"><p>Push Instructions</p></span></div></foreignObject></g></g><g transform="translate(431.07498931884766, 363)" class="edgeLabel"><g transform="translate(-28.508331298828125, -12)" class="label"><foreignObject height="24" width="57.01666259765625"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"><p>Control</p></span></div></foreignObject></g></g><g transform="translate(431.07498931884766, 491)" class="edgeLabel"><g transform="translate(-28.508331298828125, -12)" class="label"><foreignObject height="24" width="57.01666259765625"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"><p>Control</p></span></div></foreignObject></g></g><g class="edgeLabel"><g transform="translate(0, 0)" class="label"><foreignObject height="0" width="0"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"></span></div></foreignObject></g></g><g class="edgeLabel"><g transform="translate(0, 0)" class="label"><foreignObject height="0" width="0"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"></span></div></foreignObject></g></g><g class="edgeLabel"><g transform="translate(0, 0)" class="label"><foreignObject height="0" width="0"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"></span></div></foreignObject></g></g><g class="edgeLabel"><g transform="translate(0, 0)" class="label"><foreignObject height="0" width="0"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"></span></div></foreignObject></g></g><g class="edgeLabel"><g transform="translate(0, 0)" class="label"><foreignObject height="0" width="0"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"></span></div></foreignObject></g></g><g class="edgeLabel"><g transform="translate(0, 0)" class="label"><foreignObject height="0" width="0"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"></span></div></foreignObject></g></g></g><g class="nodes"><g transform="translate(975.8999938964844, 625)" id="flowchart-L1-9" class="node default"><rect height="78" width="203.60000610351562" y="-39" x="-101.80000305175781" style="" class="basic label-container"></rect><g transform="translate(-71.80000305175781, -24)" style="" class="label"><rect></rect><foreignObject height="48" width="143.60000610351562"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>L1 Scratchpad<br>1464 KiB, 16 banks</p></span></div></foreignObject></g></g><g transform="translate(186.73332977294922, 118)" id="flowchart-T0-0" class="node default"><rect height="78" width="207.46665954589844" y="-39" x="-103.73332977294922" style="" class="basic label-container"></rect><g transform="translate(-73.73332977294922, -24)" style="" class="label"><rect></rect><foreignObject height="48" width="147.46665954589844"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>RISCV T0<br>Vector Unit Control</p></span></div></foreignObject></g></g><g transform="translate(666.6416549682617, 96)" id="flowchart-VectorUnit-5" class="node default"><rect height="54" width="189.9166717529297" y="-27" x="-94.95833587646484" style="" class="basic label-container"></rect><g transform="translate(-64.95833587646484, -12)" style="" class="label"><rect></rect><foreignObject height="24" width="129.9166717529297"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>Vector Unit SFPU</p></span></div></foreignObject></g></g><g transform="translate(186.73332977294922, 283)" id="flowchart-T1-1" class="node default"><rect height="78" width="207.4499969482422" y="-39" x="-103.7249984741211" style="" class="basic label-container"></rect><g transform="translate(-73.7249984741211, -24)" style="" class="label"><rect></rect><foreignObject height="48" width="147.4499969482422"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>RISCV T1<br>Matrix Unit Control</p></span></div></foreignObject></g></g><g transform="translate(666.6416549682617, 200)" id="flowchart-MatrixUnit-6" class="node default"><rect height="54" width="180.6666717529297" y="-27" x="-90.33333587646484" style="" class="basic label-container"></rect><g transform="translate(-60.333335876464844, -12)" style="" class="label"><rect></rect><foreignObject height="24" width="120.66667175292969"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>Matrix Unit FPU</p></span></div></foreignObject></g></g><g transform="translate(186.73332977294922, 411)" id="flowchart-T2-2" class="node default"><rect height="78" width="193.96665954589844" y="-39" x="-96.98332977294922" style="" class="basic label-container"></rect><g transform="translate(-66.98332977294922, -24)" style="" class="label"><rect></rect><foreignObject height="48" width="133.96665954589844"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>RISCV T2<br>Unpacker Control</p></span></div></foreignObject></g></g><g transform="translate(666.6416549682617, 304)" id="flowchart-Unpackers-7" class="node default"><rect height="54" width="170.14999389648438" y="-27" x="-85.07499694824219" style="" class="basic label-container"></rect><g transform="translate(-55.07499694824219, -12)" style="" class="label"><rect></rect><foreignObject height="24" width="110.14999389648438"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>Unpackers 0-1</p></span></div></foreignObject></g></g><g transform="translate(186.73332977294922, 576)" id="flowchart-B-3" class="node default"><rect height="78" width="171.39999389648438" y="-39" x="-85.69999694824219" style="" class="basic label-container"></rect><g transform="translate(-55.69999694824219, -24)" style="" class="label"><rect></rect><foreignObject height="48" width="111.39999389648438"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>RISCV B<br>Packer Control</p></span></div></foreignObject></g></g><g transform="translate(666.6416549682617, 412)" id="flowchart-Packers-8" class="node default"><rect height="54" width="147.5833282470703" y="-27" x="-73.79166412353516" style="" class="basic label-container"></rect><g transform="translate(-43.791664123535156, -12)" style="" class="label"><rect></rect><foreignObject height="24" width="87.58332824707031"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>Packers 0-3</p></span></div></foreignObject></g></g><g transform="translate(666.6416549682617, 625)" id="flowchart-LSU-10" class="node default"><rect height="54" width="187.88333129882812" y="-27" x="-93.94166564941406" style="" class="basic label-container"></rect><g transform="translate(-63.94166564941406, -12)" style="" class="label"><rect></rect><foreignObject height="24" width="127.88333129882812"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>Load/Store Units</p></span></div></foreignObject></g></g><g transform="translate(186.73332977294922, 704)" id="flowchart-Core4-4" class="node default"><rect height="78" width="186.51666259765625" y="-39" x="-93.25833129882812" style="" class="basic label-container"></rect><g transform="translate(-63.258331298828125, -24)" style="" class="label"><rect></rect><foreignObject height="48" width="126.51666259765625"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>RISCV Core 4<br>General Purpose</p></span></div></foreignObject></g></g></g></g></g></g></g></svg></div><div class="bg-input-dark absolute right-2 top-2 rounded-sm p-1 opacity-0 transition-opacity group-hover:opacity-100"><svg xmlns="http://www.w3.org/2000/svg" width="16" height="16" fill="currentColor" viewBox="0 0 256 256" class="light:text-gray-800 text-white dark:text-white"><path d="M216,48V96a8,8,0,0,1-16,0V67.31l-42.34,42.35a8,8,0,0,1-11.32-11.32L188.69,56H160a8,8,0,0,1,0-16h48A8,8,0,0,1,216,48ZM98.34,146.34,56,188.69V160a8,8,0,0,0-16,0v48a8,8,0,0,0,8,8H96a8,8,0,0,0,0-16H67.31l42.35-42.34a8,8,0,0,0-11.32-11.32ZM208,152a8,8,0,0,0-8,8v28.69l-42.34-42.35a8,8,0,0,0-11.32,11.32L188.69,200H160a8,8,0,0,0,0,16h48a8,8,0,0,0,8-8V160A8,8,0,0,0,208,152ZM67.31,56H96a8,8,0,0,0,0-16H48a8,8,0,0,0-8,8V96a8,8,0,0,0,16,0V67.31l42.34,42.35a8,8,0,0,0,11.32-11.32Z"></path></svg></div></div></pre>
<p><strong>Sources:</strong> <a href="https://github.com/tenstorrent/tt-isa-documentation/blob/9dead517/WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md#L1-L149" target="_blank" rel="noopener noreferrer" class="mb-1 mr-1 inline-flex items-stretch font-mono text-xs !no-underline transition-opacity hover:opacity-75"><span class="flex items-center break-all rounded-l px-2 py-1.5 bg-[#e5e5e5] text-[#333333] dark:bg-[#252525] dark:text-[#e4e4e4]"><svg class="mr-1.5 hidden h-3.5 w-3.5 flex-shrink-0 opacity-40 md:block" fill="currentColor" viewBox="0 0 24 24"><path d="M12 0c-6.626 0-12 5.373-12 12 0 5.302 3.438 9.8 8.207 11.387.599.111.793-.261.793-.577v-2.234c-3.338.726-4.033-1.416-4.033-1.416-.546-1.387-1.333-1.756-1.333-1.756-1.089-.745.083-.729.083-.729 1.205.084 1.839 1.237 1.839 1.237 1.07 1.834 2.807 1.304 3.492.997.107-.775.418-1.305.762-1.604-2.665-.305-5.467-1.334-5.467-5.931 0-1.311.469-2.381 1.236-3.221-.124-.303-.535-1.524.117-3.176 0 0 1.008-.322 3.301 1.23.957-.266 1.983-.399 3.003-.404 1.02.005 2.047.138 3.006.404 2.291-1.552 3.297-1.23 3.297-1.23.653 1.653.242 2.874.118 3.176.77.84 1.235 1.911 1.235 3.221 0 4.609-2.807 5.624-5.479 5.921.43.372.823 1.102.823 2.222v3.293c0 .319.192.694.801.576 4.765-1.589 8.199-6.086 8.199-11.386 0-6.627-5.373-12-12-12z"></path></svg>WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md</span><span class="flex flex-shrink-0 items-center rounded-r border-l px-2 py-1.5 border-[#dddddd] bg-[#d8d8d8] text-[#666666] dark:border-[#333333] dark:bg-[#2a2a2a] dark:text-[#888888]">1-149</span></a></p>
<h2 id="loadstore-unit-architecture" class="group" data-header="true">Load/Store Unit Architecture<button class="relative ml-2 cursor-pointer align-baseline text-gray-400 opacity-0 transition-opacity hover:text-blue-400 focus:opacity-100 group-hover:opacity-100" aria-label="Copy link to header"><svg xmlns="http://www.w3.org/2000/svg" width="1em" height="1em" fill="currentColor" viewBox="0 0 256 256" class="h-4 w-4"><path d="M117.18,188.74a12,12,0,0,1,0,17l-5.12,5.12A58.26,58.26,0,0,1,70.6,228h0A58.62,58.62,0,0,1,29.14,127.92L63.89,93.17a58.64,58.64,0,0,1,98.56,28.11,12,12,0,1,1-23.37,5.44,34.65,34.65,0,0,0-58.22-16.58L46.11,144.89A34.62,34.62,0,0,0,70.57,204h0a34.41,34.41,0,0,0,24.49-10.14l5.11-5.12A12,12,0,0,1,117.18,188.74ZM226.83,45.17a58.65,58.65,0,0,0-82.93,0l-5.11,5.11a12,12,0,0,0,17,17l5.12-5.12a34.63,34.63,0,1,1,49,49L175.1,145.86A34.39,34.39,0,0,1,150.61,156h0a34.63,34.63,0,0,1-33.69-26.72,12,12,0,0,0-23.38,5.44A58.64,58.64,0,0,0,150.56,180h.05a58.28,58.28,0,0,0,41.47-17.17l34.75-34.75a58.62,58.62,0,0,0,0-82.91Z"></path></svg></button></h2>
<p>Each Baby RISCV core contains a Load/Store Unit with sophisticated queuing mechanisms that enable significant instruction reordering despite the cores being nominally "in-order":</p>
<pre class="px-2 py-1.5 has-[code]:rounded-md has-[code]:!bg-[#e5e5e5] has-[div]:bg-transparent has-[div]:!p-0 has-[code]:text-stone-900 dark:has-[code]:!bg-[#242424] has-[code]:dark:text-white [&amp;_code]:block [&amp;_code]:border-none [&amp;_code]:bg-transparent [&amp;_code]:p-0"><div class="group relative cursor-pointer overflow-x-auto rounded-md bg-[#f2f1f0] p-4 transition-colors hover:bg-[#ededed] dark:bg-[#1f1f1f] dark:hover:bg-[#242424]" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-«r5»" data-state="closed"><div class="flex justify-center"><svg aria-roledescription="flowchart-v2" role="graphics-document document" viewBox="0 0 1231.6666259765625 979" style="max-width: 1231.6666259765625px;" class="flowchart" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns="http://www.w3.org/2000/svg" width="100%" id="mermaid-77fnrn00e9k"><style>#mermaid-77fnrn00e9k{font-family:ui-sans-serif,-apple-system,system-ui,Segoe UI,Helvetica;font-size:16px;fill:#333;}@keyframes edge-animation-frame{from{stroke-dashoffset:0;}}@keyframes dash{to{stroke-dashoffset:0;}}#mermaid-77fnrn00e9k .edge-animation-slow{stroke-dasharray:9,5!important;stroke-dashoffset:900;animation:dash 50s linear infinite;stroke-linecap:round;}#mermaid-77fnrn00e9k .edge-animation-fast{stroke-dasharray:9,5!important;stroke-dashoffset:900;animation:dash 20s linear infinite;stroke-linecap:round;}#mermaid-77fnrn00e9k .error-icon{fill:#dddddd;}#mermaid-77fnrn00e9k .error-text{fill:#222222;stroke:#222222;}#mermaid-77fnrn00e9k .edge-thickness-normal{stroke-width:1px;}#mermaid-77fnrn00e9k .edge-thickness-thick{stroke-width:3.5px;}#mermaid-77fnrn00e9k .edge-pattern-solid{stroke-dasharray:0;}#mermaid-77fnrn00e9k .edge-thickness-invisible{stroke-width:0;fill:none;}#mermaid-77fnrn00e9k .edge-pattern-dashed{stroke-dasharray:3;}#mermaid-77fnrn00e9k .edge-pattern-dotted{stroke-dasharray:2;}#mermaid-77fnrn00e9k .marker{fill:#999;stroke:#999;}#mermaid-77fnrn00e9k .marker.cross{stroke:#999;}#mermaid-77fnrn00e9k svg{font-family:ui-sans-serif,-apple-system,system-ui,Segoe UI,Helvetica;font-size:16px;}#mermaid-77fnrn00e9k p{margin:0;}#mermaid-77fnrn00e9k .label{font-family:ui-sans-serif,-apple-system,system-ui,Segoe UI,Helvetica;color:#333;}#mermaid-77fnrn00e9k .cluster-label text{fill:#444;}#mermaid-77fnrn00e9k .cluster-label span{color:#444;}#mermaid-77fnrn00e9k .cluster-label span p{background-color:transparent;}#mermaid-77fnrn00e9k .label text,#mermaid-77fnrn00e9k span{fill:#333;color:#333;}#mermaid-77fnrn00e9k .node rect,#mermaid-77fnrn00e9k .node circle,#mermaid-77fnrn00e9k .node ellipse,#mermaid-77fnrn00e9k .node polygon,#mermaid-77fnrn00e9k .node path{fill:#ffffff;stroke:#dddddd;stroke-width:1px;}#mermaid-77fnrn00e9k .rough-node .label text,#mermaid-77fnrn00e9k .node .label text,#mermaid-77fnrn00e9k .image-shape .label,#mermaid-77fnrn00e9k .icon-shape .label{text-anchor:middle;}#mermaid-77fnrn00e9k .node .katex path{fill:#000;stroke:#000;stroke-width:1px;}#mermaid-77fnrn00e9k .rough-node .label,#mermaid-77fnrn00e9k .node .label,#mermaid-77fnrn00e9k .image-shape .label,#mermaid-77fnrn00e9k .icon-shape .label{text-align:center;}#mermaid-77fnrn00e9k .node.clickable{cursor:pointer;}#mermaid-77fnrn00e9k .root .anchor path{fill:#999!important;stroke-width:0;stroke:#999;}#mermaid-77fnrn00e9k .arrowheadPath{fill:#0b0b0b;}#mermaid-77fnrn00e9k .edgePath .path{stroke:#999;stroke-width:2.0px;}#mermaid-77fnrn00e9k .flowchart-link{stroke:#999;fill:none;}#mermaid-77fnrn00e9k .edgeLabel{background-color:#ffffff;text-align:center;}#mermaid-77fnrn00e9k .edgeLabel p{background-color:#ffffff;}#mermaid-77fnrn00e9k .edgeLabel rect{opacity:0.5;background-color:#ffffff;fill:#ffffff;}#mermaid-77fnrn00e9k .labelBkg{background-color:rgba(255, 255, 255, 0.5);}#mermaid-77fnrn00e9k .cluster rect{fill:#f8f8f8;stroke:#dddddd;stroke-width:1px;}#mermaid-77fnrn00e9k .cluster text{fill:#444;}#mermaid-77fnrn00e9k .cluster span{color:#444;}#mermaid-77fnrn00e9k div.mermaidTooltip{position:absolute;text-align:center;max-width:200px;padding:2px;font-family:ui-sans-serif,-apple-system,system-ui,Segoe UI,Helvetica;font-size:12px;background:#dddddd;border:1px solid hsl(0, 0%, 76.6666666667%);border-radius:2px;pointer-events:none;z-index:100;}#mermaid-77fnrn00e9k .flowchartTitleText{text-anchor:middle;font-size:18px;fill:#333;}#mermaid-77fnrn00e9k rect.text{fill:none;stroke-width:0;}#mermaid-77fnrn00e9k .icon-shape,#mermaid-77fnrn00e9k .image-shape{background-color:#ffffff;text-align:center;}#mermaid-77fnrn00e9k .icon-shape p,#mermaid-77fnrn00e9k .image-shape p{background-color:#ffffff;padding:2px;}#mermaid-77fnrn00e9k .icon-shape rect,#mermaid-77fnrn00e9k .image-shape rect{opacity:0.5;background-color:#ffffff;fill:#ffffff;}#mermaid-77fnrn00e9k :root{--mermaid-font-family:"trebuchet ms",verdana,arial,sans-serif;}</style><g><marker orient="auto" markerHeight="8" markerWidth="8" markerUnits="userSpaceOnUse" refY="5" refX="5" viewBox="0 0 10 10" class="marker flowchart-v2" id="mermaid-77fnrn00e9k_flowchart-v2-pointEnd"><path style="stroke-width: 1px; stroke-dasharray: 1px, 0px;" class="arrowMarkerPath" d="M 0 0 L 10 5 L 0 10 z"></path></marker><marker orient="auto" markerHeight="8" markerWidth="8" markerUnits="userSpaceOnUse" refY="5" refX="4.5" viewBox="0 0 10 10" class="marker flowchart-v2" id="mermaid-77fnrn00e9k_flowchart-v2-pointStart"><path style="stroke-width: 1px; stroke-dasharray: 1px, 0px;" class="arrowMarkerPath" d="M 0 5 L 10 10 L 10 0 z"></path></marker><marker orient="auto" markerHeight="11" markerWidth="11" markerUnits="userSpaceOnUse" refY="5" refX="11" viewBox="0 0 10 10" class="marker flowchart-v2" id="mermaid-77fnrn00e9k_flowchart-v2-circleEnd"><circle style="stroke-width: 1px; stroke-dasharray: 1px, 0px;" class="arrowMarkerPath" r="5" cy="5" cx="5"></circle></marker><marker orient="auto" markerHeight="11" markerWidth="11" markerUnits="userSpaceOnUse" refY="5" refX="-1" viewBox="0 0 10 10" class="marker flowchart-v2" id="mermaid-77fnrn00e9k_flowchart-v2-circleStart"><circle style="stroke-width: 1px; stroke-dasharray: 1px, 0px;" class="arrowMarkerPath" r="5" cy="5" cx="5"></circle></marker><marker orient="auto" markerHeight="11" markerWidth="11" markerUnits="userSpaceOnUse" refY="5.2" refX="12" viewBox="0 0 11 11" class="marker cross flowchart-v2" id="mermaid-77fnrn00e9k_flowchart-v2-crossEnd"><path style="stroke-width: 2px; stroke-dasharray: 1px, 0px;" class="arrowMarkerPath" d="M 1,1 l 9,9 M 10,1 l -9,9"></path></marker><marker orient="auto" markerHeight="11" markerWidth="11" markerUnits="userSpaceOnUse" refY="5.2" refX="-1" viewBox="0 0 11 11" class="marker cross flowchart-v2" id="mermaid-77fnrn00e9k_flowchart-v2-crossStart"><path style="stroke-width: 2px; stroke-dasharray: 1px, 0px;" class="arrowMarkerPath" d="M 1,1 l 9,9 M 10,1 l -9,9"></path></marker><g class="root"><g class="clusters"></g><g class="edgePaths"></g><g class="edgeLabels"></g><g class="nodes"><g transform="translate(0, 0)" class="root"><g class="clusters"><g data-look="classic" id="subGraph2" class="cluster"><rect height="963" width="1215.6666717529297" y="8" x="8" style=""></rect><g transform="translate(518.6916656494141, 8)" class="cluster-label"><foreignObject height="24" width="194.28334045410156"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>Baby RISCV Core Pipeline</p></span></div></foreignObject></g></g><g data-look="classic" id="subGraph1" class="cluster"><rect height="306" width="691.4999961853027" y="413" x="512.166675567627" style=""></rect><g transform="translate(781.7250080108643, 413)" class="cluster-label"><foreignObject height="24" width="152.38333129882812"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>Memory Subsystem</p></span></div></foreignObject></g></g><g data-look="classic" id="subGraph0" class="cluster"><rect height="735" width="464.16667556762695" y="198.5" x="28" style=""></rect><g transform="translate(199.8416690826416, 198.5)" class="cluster-label"><foreignObject height="24" width="120.48333740234375"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>Load/Store Unit</p></span></div></foreignObject></g></g></g><g class="edgePaths"><path marker-end="url(#mermaid-77fnrn00e9k_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_IntegerUnit_RetireQueue_0" d="M138.161,123.5L132.954,129.75C127.747,136,117.334,148.5,112.127,161C106.921,173.5,106.921,186,106.921,205C106.921,224,106.921,249.5,106.921,277C106.921,304.5,106.921,334,106.921,357C106.921,380,106.921,396.5,106.921,417.5C106.921,438.5,106.921,464,106.921,489.5C106.921,515,106.921,540.5,106.921,566C106.921,591.5,106.921,617,106.921,642.5C106.921,668,106.921,693.5,106.921,714.5C106.921,735.5,106.921,752,120.645,768.167C134.369,784.334,161.817,800.168,175.541,808.084L189.265,816.001"></path><path marker-end="url(#mermaid-77fnrn00e9k_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_IntegerUnit_StoreQueue_0" d="M221.471,123.5L229.615,129.75C237.76,136,254.049,148.5,262.193,161C270.338,173.5,270.338,186,270.338,197.833C270.338,209.667,270.338,220.833,270.338,226.417L270.338,232"></path><path marker-end="url(#mermaid-77fnrn00e9k_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_RetireQueue_MemMux_0" d="M327.945,818L342.246,809.75C356.548,801.5,385.151,785,518.452,768.5C651.753,752,889.751,735.5,1008.751,714.5C1127.75,693.5,1127.75,668,1127.75,642.5C1127.75,617,1127.75,591.5,1111.161,572.727C1094.571,553.955,1061.392,541.91,1044.803,535.887L1028.213,529.865"></path><path marker-end="url(#mermaid-77fnrn00e9k_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_StoreQueue_MemMux_0" d="M270.338,314L270.338,322.25C270.338,330.5,270.338,347,270.338,363.5C270.338,380,270.338,396.5,357.644,415.078C444.951,433.656,619.564,454.312,706.871,464.64L794.178,474.968"></path><path marker-end="url(#mermaid-77fnrn00e9k_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_MemMux_L1Banks_0" d="M798.15,523.927L773.938,530.939C749.725,537.951,701.3,551.976,677.088,564.571C652.875,577.167,652.875,588.333,652.875,593.917L652.875,599.5"></path><path marker-end="url(#mermaid-77fnrn00e9k_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_MemMux_OtherMem_0" d="M917.025,528.5L917.025,534.75C917.025,541,917.025,553.5,917.025,565.333C917.025,577.167,917.025,588.333,917.025,593.917L917.025,599.5"></path><path marker-end="url(#mermaid-77fnrn00e9k_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_L1Banks_RetireQueue_0" d="M652.875,681.5L652.875,687.75C652.875,694,652.875,706.5,575.501,721C498.126,735.5,343.378,752,272.268,767.982C201.159,783.964,213.689,799.428,219.954,807.16L226.219,814.892"></path><path marker-end="url(#mermaid-77fnrn00e9k_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_OtherMem_RetireQueue_0" d="M917.025,681.5L917.025,687.75C917.025,694,917.025,706.5,819.528,721C722.032,735.5,527.039,752,423.277,767.982C319.516,783.964,306.986,799.428,300.721,807.16L294.456,814.892"></path></g><g class="edgeLabels"><g class="edgeLabel"><g transform="translate(0, 0)" class="label"><foreignObject height="0" width="0"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"></span></div></foreignObject></g></g><g class="edgeLabel"><g transform="translate(0, 0)" class="label"><foreignObject height="0" width="0"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"></span></div></foreignObject></g></g><g transform="translate(1127.7500076293945, 642.5)" class="edgeLabel"><g transform="translate(-55.916664123535156, -12)" class="label"><foreignObject height="24" width="111.83332824707031"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"><p>Read Requests</p></span></div></foreignObject></g></g><g transform="translate(270.3375053405762, 363.5)" class="edgeLabel"><g transform="translate(-57.64167022705078, -12)" class="label"><foreignObject height="24" width="115.28334045410156"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"><p>Write Requests</p></span></div></foreignObject></g></g><g class="edgeLabel"><g transform="translate(0, 0)" class="label"><foreignObject height="0" width="0"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"></span></div></foreignObject></g></g><g class="edgeLabel"><g transform="translate(0, 0)" class="label"><foreignObject height="0" width="0"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"></span></div></foreignObject></g></g><g transform="translate(188.62916946411133, 768.5)" class="edgeLabel"><g transform="translate(-61.708335876464844, -12)" class="label"><foreignObject height="24" width="123.41667175292969"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"><p>Read Responses</p></span></div></foreignObject></g></g><g transform="translate(332.045841217041, 768.5)" class="edgeLabel"><g transform="translate(-61.708335876464844, -12)" class="label"><foreignObject height="24" width="123.41667175292969"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"><p>Read Responses</p></span></div></foreignObject></g></g></g><g class="nodes"><g transform="translate(917.0250091552734, 489.5)" id="flowchart-MemMux-3" class="node default"><rect height="78" width="237.75" y="-39" x="-118.875" style="" class="basic label-container"></rect><g transform="translate(-88.875, -24)" style="" class="label"><rect></rect><foreignObject height="48" width="177.75"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>Memory Mux<br>1 read OR 1 write/cycle</p></span></div></foreignObject></g></g><g transform="translate(170.6500015258789, 84.5)" id="flowchart-IntegerUnit-0" class="node default"><rect height="78" width="205.68333435058594" y="-39" x="-102.84166717529297" style="" class="basic label-container"></rect><g transform="translate(-72.84166717529297, -24)" style="" class="label"><rect></rect><foreignObject height="48" width="145.68333435058594"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>Integer Unit<br>Instruction Decode</p></span></div></foreignObject></g></g><g transform="translate(260.3375053405762, 857)" id="flowchart-RetireQueue-1" class="node default"><rect height="78" width="211.14999389648438" y="-39" x="-105.57499694824219" style="" class="basic label-container"></rect><g transform="translate(-75.57499694824219, -24)" style="" class="label"><rect></rect><foreignObject height="48" width="151.14999389648438"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>Retire-Order Queue<br>8 entries</p></span></div></foreignObject></g></g><g transform="translate(270.3375053405762, 275)" id="flowchart-StoreQueue-2" class="node default"><rect height="78" width="155.3000030517578" y="-39" x="-77.6500015258789" style="" class="basic label-container"></rect><g transform="translate(-47.650001525878906, -24)" style="" class="label"><rect></rect><foreignObject height="48" width="95.30000305175781"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>Store Queue<br>4 entries</p></span></div></foreignObject></g></g><g transform="translate(652.8750076293945, 642.5)" id="flowchart-L1Banks-4" class="node default"><rect height="78" width="188.68333435058594" y="-39" x="-94.34166717529297" style="" class="basic label-container"></rect><g transform="translate(-64.34166717529297, -24)" style="" class="label"><rect></rect><foreignObject height="48" width="128.68333435058594"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>L1 Banks<br>16 parallel banks</p></span></div></foreignObject></g></g><g transform="translate(917.0250091552734, 642.5)" id="flowchart-OtherMem-5" class="node default"><rect height="78" width="239.61666870117188" y="-39" x="-119.80833435058594" style="" class="basic label-container"></rect><g transform="translate(-89.80833435058594, -24)" style="" class="label"><rect></rect><foreignObject height="48" width="179.61666870117188"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>Other Memory Regions<br>Mailboxes, FIFOs, etc.</p></span></div></foreignObject></g></g></g></g></g></g></g></svg></div><div class="bg-input-dark absolute right-2 top-2 rounded-sm p-1 opacity-0 transition-opacity group-hover:opacity-100"><svg xmlns="http://www.w3.org/2000/svg" width="16" height="16" fill="currentColor" viewBox="0 0 256 256" class="light:text-gray-800 text-white dark:text-white"><path d="M216,48V96a8,8,0,0,1-16,0V67.31l-42.34,42.35a8,8,0,0,1-11.32-11.32L188.69,56H160a8,8,0,0,1,0-16h48A8,8,0,0,1,216,48ZM98.34,146.34,56,188.69V160a8,8,0,0,0-16,0v48a8,8,0,0,0,8,8H96a8,8,0,0,0,0-16H67.31l42.35-42.34a8,8,0,0,0-11.32-11.32ZM208,152a8,8,0,0,0-8,8v28.69l-42.34-42.35a8,8,0,0,0-11.32,11.32L188.69,200H160a8,8,0,0,0,0,16h48a8,8,0,0,0,8-8V160A8,8,0,0,0,208,152ZM67.31,56H96a8,8,0,0,0,0-16H48a8,8,0,0,0-8,8V96a8,8,0,0,0,16,0V67.31l42.34,42.35a8,8,0,0,0,11.32-11.32Z"></path></svg></div></div></pre>
<p><strong>Sources:</strong> <a href="https://github.com/tenstorrent/tt-isa-documentation/blob/9dead517/WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md#L5-L28" target="_blank" rel="noopener noreferrer" class="mb-1 mr-1 inline-flex items-stretch font-mono text-xs !no-underline transition-opacity hover:opacity-75"><span class="flex items-center break-all rounded-l px-2 py-1.5 bg-[#e5e5e5] text-[#333333] dark:bg-[#252525] dark:text-[#e4e4e4]"><svg class="mr-1.5 hidden h-3.5 w-3.5 flex-shrink-0 opacity-40 md:block" fill="currentColor" viewBox="0 0 24 24"><path d="M12 0c-6.626 0-12 5.373-12 12 0 5.302 3.438 9.8 8.207 11.387.599.111.793-.261.793-.577v-2.234c-3.338.726-4.033-1.416-4.033-1.416-.546-1.387-1.333-1.756-1.333-1.756-1.089-.745.083-.729.083-.729 1.205.084 1.839 1.237 1.839 1.237 1.07 1.834 2.807 1.304 3.492.997.107-.775.418-1.305.762-1.604-2.665-.305-5.467-1.334-5.467-5.931 0-1.311.469-2.381 1.236-3.221-.124-.303-.535-1.524.117-3.176 0 0 1.008-.322 3.301 1.23.957-.266 1.983-.399 3.003-.404 1.02.005 2.047.138 3.006.404 2.291-1.552 3.297-1.23 3.297-1.23.653 1.653.242 2.874.118 3.176.77.84 1.235 1.911 1.235 3.221 0 4.609-2.807 5.624-5.479 5.921.43.372.823 1.102.823 2.222v3.293c0 .319.192.694.801.576 4.765-1.589 8.199-6.086 8.199-11.386 0-6.627-5.373-12-12-12z"></path></svg>WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md</span><span class="flex flex-shrink-0 items-center rounded-r border-l px-2 py-1.5 border-[#dddddd] bg-[#d8d8d8] text-[#666666] dark:border-[#333333] dark:bg-[#2a2a2a] dark:text-[#888888]">5-28</span></a></p>
<h2 id="memory-ordering-behavior" class="group" data-header="true">Memory Ordering Behavior<button class="relative ml-2 cursor-pointer align-baseline text-gray-400 opacity-0 transition-opacity hover:text-blue-400 focus:opacity-100 group-hover:opacity-100" aria-label="Copy link to header"><svg xmlns="http://www.w3.org/2000/svg" width="1em" height="1em" fill="currentColor" viewBox="0 0 256 256" class="h-4 w-4"><path d="M117.18,188.74a12,12,0,0,1,0,17l-5.12,5.12A58.26,58.26,0,0,1,70.6,228h0A58.62,58.62,0,0,1,29.14,127.92L63.89,93.17a58.64,58.64,0,0,1,98.56,28.11,12,12,0,1,1-23.37,5.44,34.65,34.65,0,0,0-58.22-16.58L46.11,144.89A34.62,34.62,0,0,0,70.57,204h0a34.41,34.41,0,0,0,24.49-10.14l5.11-5.12A12,12,0,0,1,117.18,188.74ZM226.83,45.17a58.65,58.65,0,0,0-82.93,0l-5.11,5.11a12,12,0,0,0,17,17l5.12-5.12a34.63,34.63,0,1,1,49,49L175.1,145.86A34.39,34.39,0,0,1,150.61,156h0a34.63,34.63,0,0,1-33.69-26.72,12,12,0,0,0-23.38,5.44A58.64,58.64,0,0,0,150.56,180h.05a58.28,58.28,0,0,0,41.47-17.17l34.75-34.75a58.62,58.62,0,0,0,0-82.91Z"></path></svg></button></h2>
<p>The Load/Store Unit implements complex ordering rules that programmers must understand for correct operation:</p>





























<table><thead><tr><th>Instruction Type</th><th>Entry Requirements</th><th>LSU Actions</th><th>Exit Requirements</th></tr></thead><tbody><tr><td><strong>Load</strong></td><td>Space in retire-order queue, space in store queue, no conflicting store</td><td>Append to retire-order queue, emit read-request</td><td>Reached front of retire-order queue, read-response obtained</td></tr><tr><td><strong>Store</strong></td><td>Space in retire-order queue, space in store queue</td><td>Append to both queues (write-request NOT immediately emitted)</td><td>Reached front of retire-order queue</td></tr><tr><td><strong>Other</strong></td><td>Space in retire-order queue, space in store queue</td><td>Append to retire-order queue</td><td>Reached front of retire-order queue</td></tr></tbody></table>
<p><strong>Sources:</strong> <a href="https://github.com/tenstorrent/tt-isa-documentation/blob/9dead517/WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md#L9-L14" target="_blank" rel="noopener noreferrer" class="mb-1 mr-1 inline-flex items-stretch font-mono text-xs !no-underline transition-opacity hover:opacity-75"><span class="flex items-center break-all rounded-l px-2 py-1.5 bg-[#e5e5e5] text-[#333333] dark:bg-[#252525] dark:text-[#e4e4e4]"><svg class="mr-1.5 hidden h-3.5 w-3.5 flex-shrink-0 opacity-40 md:block" fill="currentColor" viewBox="0 0 24 24"><path d="M12 0c-6.626 0-12 5.373-12 12 0 5.302 3.438 9.8 8.207 11.387.599.111.793-.261.793-.577v-2.234c-3.338.726-4.033-1.416-4.033-1.416-.546-1.387-1.333-1.756-1.333-1.756-1.089-.745.083-.729.083-.729 1.205.084 1.839 1.237 1.839 1.237 1.07 1.834 2.807 1.304 3.492.997.107-.775.418-1.305.762-1.604-2.665-.305-5.467-1.334-5.467-5.931 0-1.311.469-2.381 1.236-3.221-.124-.303-.535-1.524.117-3.176 0 0 1.008-.322 3.301 1.23.957-.266 1.983-.399 3.003-.404 1.02.005 2.047.138 3.006.404 2.291-1.552 3.297-1.23 3.297-1.23.653 1.653.242 2.874.118 3.176.77.84 1.235 1.911 1.235 3.221 0 4.609-2.807 5.624-5.479 5.921.43.372.823 1.102.823 2.222v3.293c0 .319.192.694.801.576 4.765-1.589 8.199-6.086 8.199-11.386 0-6.627-5.373-12-12-12z"></path></svg>WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md</span><span class="flex flex-shrink-0 items-center rounded-r border-l px-2 py-1.5 border-[#dddddd] bg-[#d8d8d8] text-[#666666] dark:border-[#333333] dark:bg-[#2a2a2a] dark:text-[#888888]">9-14</span></a></p>
<h3 id="instruction-pairing-guarantees" class="group" data-header="true">Instruction Pairing Guarantees<button class="relative ml-2 cursor-pointer align-baseline text-gray-400 opacity-0 transition-opacity hover:text-blue-400 focus:opacity-100 group-hover:opacity-100" aria-label="Copy link to header"><svg xmlns="http://www.w3.org/2000/svg" width="1em" height="1em" fill="currentColor" viewBox="0 0 256 256" class="h-4 w-4"><path d="M117.18,188.74a12,12,0,0,1,0,17l-5.12,5.12A58.26,58.26,0,0,1,70.6,228h0A58.62,58.62,0,0,1,29.14,127.92L63.89,93.17a58.64,58.64,0,0,1,98.56,28.11,12,12,0,1,1-23.37,5.44,34.65,34.65,0,0,0-58.22-16.58L46.11,144.89A34.62,34.62,0,0,0,70.57,204h0a34.41,34.41,0,0,0,24.49-10.14l5.11-5.12A12,12,0,0,1,117.18,188.74ZM226.83,45.17a58.65,58.65,0,0,0-82.93,0l-5.11,5.11a12,12,0,0,0,17,17l5.12-5.12a34.63,34.63,0,1,1,49,49L175.1,145.86A34.39,34.39,0,0,1,150.61,156h0a34.63,34.63,0,0,1-33.69-26.72,12,12,0,0,0-23.38,5.44A58.64,58.64,0,0,0,150.56,180h.05a58.28,58.28,0,0,0,41.47-17.17l34.75-34.75a58.62,58.62,0,0,0,0-82.91Z"></path></svg></button></h3>
<p>The memory ordering system provides specific guarantees for instruction pairs:</p>






























<table><thead><tr><th>Instruction Sequence</th><th>Behavioral Guarantees</th><th>Remaining Hazards</th></tr></thead><tbody><tr><td><code class="rounded-sm bg-[#e5e5e5] px-[0.25rem] py-[0.20rem] text-xs font-normal leading-[15px] before:hidden after:hidden dark:bg-[#484848]/30">lw</code> then <code class="rounded-sm bg-[#e5e5e5] px-[0.25rem] py-[0.20rem] text-xs font-normal leading-[15px] before:hidden after:hidden dark:bg-[#484848]/30">lw</code></td><td>Earlier load emits read-request before later load</td><td>Later load may emit before earlier response obtained</td></tr><tr><td><code class="rounded-sm bg-[#e5e5e5] px-[0.25rem] py-[0.20rem] text-xs font-normal leading-[15px] before:hidden after:hidden dark:bg-[#484848]/30">lw</code> then <code class="rounded-sm bg-[#e5e5e5] px-[0.25rem] py-[0.20rem] text-xs font-normal leading-[15px] before:hidden after:hidden dark:bg-[#484848]/30">sw</code></td><td>Load emits read-request before store emits write-request</td><td>Store may emit before load response obtained</td></tr><tr><td><code class="rounded-sm bg-[#e5e5e5] px-[0.25rem] py-[0.20rem] text-xs font-normal leading-[15px] before:hidden after:hidden dark:bg-[#484848]/30">sw</code> then <code class="rounded-sm bg-[#e5e5e5] px-[0.25rem] py-[0.20rem] text-xs font-normal leading-[15px] before:hidden after:hidden dark:bg-[#484848]/30">sw</code></td><td>Earlier store emits write-request before later store</td><td>Later store may emit before earlier processed</td></tr><tr><td><code class="rounded-sm bg-[#e5e5e5] px-[0.25rem] py-[0.20rem] text-xs font-normal leading-[15px] before:hidden after:hidden dark:bg-[#484848]/30">sw</code> then <code class="rounded-sm bg-[#e5e5e5] px-[0.25rem] py-[0.20rem] text-xs font-normal leading-[15px] before:hidden after:hidden dark:bg-[#484848]/30">lw</code></td><td><strong>Only if exact same address:</strong> store emits before load</td><td><strong>No guarantee if addresses differ</strong></td></tr></tbody></table>
<p><strong>Sources:</strong> <a href="https://github.com/tenstorrent/tt-isa-documentation/blob/9dead517/WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md#L30-L43" target="_blank" rel="noopener noreferrer" class="mb-1 mr-1 inline-flex items-stretch font-mono text-xs !no-underline transition-opacity hover:opacity-75"><span class="flex items-center break-all rounded-l px-2 py-1.5 bg-[#e5e5e5] text-[#333333] dark:bg-[#252525] dark:text-[#e4e4e4]"><svg class="mr-1.5 hidden h-3.5 w-3.5 flex-shrink-0 opacity-40 md:block" fill="currentColor" viewBox="0 0 24 24"><path d="M12 0c-6.626 0-12 5.373-12 12 0 5.302 3.438 9.8 8.207 11.387.599.111.793-.261.793-.577v-2.234c-3.338.726-4.033-1.416-4.033-1.416-.546-1.387-1.333-1.756-1.333-1.756-1.089-.745.083-.729.083-.729 1.205.084 1.839 1.237 1.839 1.237 1.07 1.834 2.807 1.304 3.492.997.107-.775.418-1.305.762-1.604-2.665-.305-5.467-1.334-5.467-5.931 0-1.311.469-2.381 1.236-3.221-.124-.303-.535-1.524.117-3.176 0 0 1.008-.322 3.301 1.23.957-.266 1.983-.399 3.003-.404 1.02.005 2.047.138 3.006.404 2.291-1.552 3.297-1.23 3.297-1.23.653 1.653.242 2.874.118 3.176.77.84 1.235 1.911 1.235 3.221 0 4.609-2.807 5.624-5.479 5.921.43.372.823 1.102.823 2.222v3.293c0 .319.192.694.801.576 4.765-1.589 8.199-6.086 8.199-11.386 0-6.627-5.373-12-12-12z"></path></svg>WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md</span><span class="flex flex-shrink-0 items-center rounded-r border-l px-2 py-1.5 border-[#dddddd] bg-[#d8d8d8] text-[#666666] dark:border-[#333333] dark:bg-[#2a2a2a] dark:text-[#888888]">30-43</span></a></p>
<h2 id="ordering-enforcement-mechanisms" class="group" data-header="true">Ordering Enforcement Mechanisms<button class="relative ml-2 cursor-pointer align-baseline text-gray-400 opacity-0 transition-opacity hover:text-blue-400 focus:opacity-100 group-hover:opacity-100" aria-label="Copy link to header"><svg xmlns="http://www.w3.org/2000/svg" width="1em" height="1em" fill="currentColor" viewBox="0 0 256 256" class="h-4 w-4"><path d="M117.18,188.74a12,12,0,0,1,0,17l-5.12,5.12A58.26,58.26,0,0,1,70.6,228h0A58.62,58.62,0,0,1,29.14,127.92L63.89,93.17a58.64,58.64,0,0,1,98.56,28.11,12,12,0,1,1-23.37,5.44,34.65,34.65,0,0,0-58.22-16.58L46.11,144.89A34.62,34.62,0,0,0,70.57,204h0a34.41,34.41,0,0,0,24.49-10.14l5.11-5.12A12,12,0,0,1,117.18,188.74ZM226.83,45.17a58.65,58.65,0,0,0-82.93,0l-5.11,5.11a12,12,0,0,0,17,17l5.12-5.12a34.63,34.63,0,1,1,49,49L175.1,145.86A34.39,34.39,0,0,1,150.61,156h0a34.63,34.63,0,0,1-33.69-26.72,12,12,0,0,0-23.38,5.44A58.64,58.64,0,0,0,150.56,180h.05a58.28,58.28,0,0,0,41.47-17.17l34.75-34.75a58.62,58.62,0,0,0,0-82.91Z"></path></svg></button></h2>
<p>Since the standard RISCV <code class="rounded-sm bg-[#e5e5e5] px-[0.25rem] py-[0.20rem] text-xs font-normal leading-[15px] before:hidden after:hidden dark:bg-[#484848]/30">fence</code> instruction is treated as a no-op, programmers must use alternative mechanisms to enforce stronger ordering:</p>
<h3 id="load-synchronization" class="group" data-header="true">Load Synchronization<button class="relative ml-2 cursor-pointer align-baseline text-gray-400 opacity-0 transition-opacity hover:text-blue-400 focus:opacity-100 group-hover:opacity-100" aria-label="Copy link to header"><svg xmlns="http://www.w3.org/2000/svg" width="1em" height="1em" fill="currentColor" viewBox="0 0 256 256" class="h-4 w-4"><path d="M117.18,188.74a12,12,0,0,1,0,17l-5.12,5.12A58.26,58.26,0,0,1,70.6,228h0A58.62,58.62,0,0,1,29.14,127.92L63.89,93.17a58.64,58.64,0,0,1,98.56,28.11,12,12,0,1,1-23.37,5.44,34.65,34.65,0,0,0-58.22-16.58L46.11,144.89A34.62,34.62,0,0,0,70.57,204h0a34.41,34.41,0,0,0,24.49-10.14l5.11-5.12A12,12,0,0,1,117.18,188.74ZM226.83,45.17a58.65,58.65,0,0,0-82.93,0l-5.11,5.11a12,12,0,0,0,17,17l5.12-5.12a34.63,34.63,0,1,1,49,49L175.1,145.86A34.39,34.39,0,0,1,150.61,156h0a34.63,34.63,0,0,1-33.69-26.72,12,12,0,0,0-23.38,5.44A58.64,58.64,0,0,0,150.56,180h.05a58.28,58.28,0,0,0,41.47-17.17l34.75-34.75a58.62,58.62,0,0,0,0-82.91Z"></path></svg></button></h3>
<p>To ensure a load's read-response is obtained before subsequent operations:</p>
<ol>
<li><strong>Data dependency:</strong> Make subsequent operation consume the load result register</li>
<li><strong>Artificial dependency:</strong> Insert instruction that consumes load result between load and subsequent operation</li>
<li><strong>Queue saturation:</strong> Execute at least 7 other instructions to fill the 8-entry retire-order queue</li>
</ol>
<h3 id="store-synchronization" class="group" data-header="true">Store Synchronization<button class="relative ml-2 cursor-pointer align-baseline text-gray-400 opacity-0 transition-opacity hover:text-blue-400 focus:opacity-100 group-hover:opacity-100" aria-label="Copy link to header"><svg xmlns="http://www.w3.org/2000/svg" width="1em" height="1em" fill="currentColor" viewBox="0 0 256 256" class="h-4 w-4"><path d="M117.18,188.74a12,12,0,0,1,0,17l-5.12,5.12A58.26,58.26,0,0,1,70.6,228h0A58.62,58.62,0,0,1,29.14,127.92L63.89,93.17a58.64,58.64,0,0,1,98.56,28.11,12,12,0,1,1-23.37,5.44,34.65,34.65,0,0,0-58.22-16.58L46.11,144.89A34.62,34.62,0,0,0,70.57,204h0a34.41,34.41,0,0,0,24.49-10.14l5.11-5.12A12,12,0,0,1,117.18,188.74ZM226.83,45.17a58.65,58.65,0,0,0-82.93,0l-5.11,5.11a12,12,0,0,0,17,17l5.12-5.12a34.63,34.63,0,1,1,49,49L175.1,145.86A34.39,34.39,0,0,1,150.61,156h0a34.63,34.63,0,0,1-33.69-26.72,12,12,0,0,0-23.38,5.44A58.64,58.64,0,0,0,150.56,180h.05a58.28,58.28,0,0,0,41.47-17.17l34.75-34.75a58.62,58.62,0,0,0,0-82.91Z"></path></svg></button></h3>
<p>To ensure a store's write-request is emitted before subsequent operations:</p>
<ol>
<li><strong>Subsequent store:</strong> Any following store instruction</li>
<li><strong>Address matching:</strong> Subsequent operation with same starting byte address</li>
<li><strong>Queue saturation:</strong> Execute at least 3 other stores to fill the 4-entry store queue</li>
</ol>
<p><strong>Sources:</strong> <a href="https://github.com/tenstorrent/tt-isa-documentation/blob/9dead517/WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md#L45-L60" target="_blank" rel="noopener noreferrer" class="mb-1 mr-1 inline-flex items-stretch font-mono text-xs !no-underline transition-opacity hover:opacity-75"><span class="flex items-center break-all rounded-l px-2 py-1.5 bg-[#e5e5e5] text-[#333333] dark:bg-[#252525] dark:text-[#e4e4e4]"><svg class="mr-1.5 hidden h-3.5 w-3.5 flex-shrink-0 opacity-40 md:block" fill="currentColor" viewBox="0 0 24 24"><path d="M12 0c-6.626 0-12 5.373-12 12 0 5.302 3.438 9.8 8.207 11.387.599.111.793-.261.793-.577v-2.234c-3.338.726-4.033-1.416-4.033-1.416-.546-1.387-1.333-1.756-1.333-1.756-1.089-.745.083-.729.083-.729 1.205.084 1.839 1.237 1.839 1.237 1.07 1.834 2.807 1.304 3.492.997.107-.775.418-1.305.762-1.604-2.665-.305-5.467-1.334-5.467-5.931 0-1.311.469-2.381 1.236-3.221-.124-.303-.535-1.524.117-3.176 0 0 1.008-.322 3.301 1.23.957-.266 1.983-.399 3.003-.404 1.02.005 2.047.138 3.006.404 2.291-1.552 3.297-1.23 3.297-1.23.653 1.653.242 2.874.118 3.176.77.84 1.235 1.911 1.235 3.221 0 4.609-2.807 5.624-5.479 5.921.43.372.823 1.102.823 2.222v3.293c0 .319.192.694.801.576 4.765-1.589 8.199-6.086 8.199-11.386 0-6.627-5.373-12-12-12z"></path></svg>WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md</span><span class="flex flex-shrink-0 items-center rounded-r border-l px-2 py-1.5 border-[#dddddd] bg-[#d8d8d8] text-[#666666] dark:border-[#333333] dark:bg-[#2a2a2a] dark:text-[#888888]">45-60</span></a></p>
<h2 id="multi-core-coordination" class="group" data-header="true">Multi-Core Coordination<button class="relative ml-2 cursor-pointer align-baseline text-gray-400 opacity-0 transition-opacity hover:text-blue-400 focus:opacity-100 group-hover:opacity-100" aria-label="Copy link to header"><svg xmlns="http://www.w3.org/2000/svg" width="1em" height="1em" fill="currentColor" viewBox="0 0 256 256" class="h-4 w-4"><path d="M117.18,188.74a12,12,0,0,1,0,17l-5.12,5.12A58.26,58.26,0,0,1,70.6,228h0A58.62,58.62,0,0,1,29.14,127.92L63.89,93.17a58.64,58.64,0,0,1,98.56,28.11,12,12,0,1,1-23.37,5.44,34.65,34.65,0,0,0-58.22-16.58L46.11,144.89A34.62,34.62,0,0,0,70.57,204h0a34.41,34.41,0,0,0,24.49-10.14l5.11-5.12A12,12,0,0,1,117.18,188.74ZM226.83,45.17a58.65,58.65,0,0,0-82.93,0l-5.11,5.11a12,12,0,0,0,17,17l5.12-5.12a34.63,34.63,0,1,1,49,49L175.1,145.86A34.39,34.39,0,0,1,150.61,156h0a34.63,34.63,0,0,1-33.69-26.72,12,12,0,0,0-23.38,5.44A58.64,58.64,0,0,0,150.56,180h.05a58.28,58.28,0,0,0,41.47-17.17l34.75-34.75a58.62,58.62,0,0,0,0-82.91Z"></path></svg></button></h2>
<p>When multiple Baby RISCV cores interact through shared memory, additional coordination mechanisms are required:</p>
<pre class="px-2 py-1.5 has-[code]:rounded-md has-[code]:!bg-[#e5e5e5] has-[div]:bg-transparent has-[div]:!p-0 has-[code]:text-stone-900 dark:has-[code]:!bg-[#242424] has-[code]:dark:text-white [&amp;_code]:block [&amp;_code]:border-none [&amp;_code]:bg-transparent [&amp;_code]:p-0"><div class="group relative cursor-pointer overflow-x-auto rounded-md bg-[#f2f1f0] p-4 transition-colors hover:bg-[#ededed] dark:bg-[#1f1f1f] dark:hover:bg-[#242424]" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-«r8»" data-state="closed"><div class="flex justify-center"><svg aria-roledescription="flowchart-v2" role="graphics-document document" viewBox="0 0 1758.63330078125 1308.199951171875" style="max-width: 1758.63330078125px;" class="flowchart" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns="http://www.w3.org/2000/svg" width="100%" id="mermaid-q71b48lahv"><style>#mermaid-q71b48lahv{font-family:ui-sans-serif,-apple-system,system-ui,Segoe UI,Helvetica;font-size:16px;fill:#333;}@keyframes edge-animation-frame{from{stroke-dashoffset:0;}}@keyframes dash{to{stroke-dashoffset:0;}}#mermaid-q71b48lahv .edge-animation-slow{stroke-dasharray:9,5!important;stroke-dashoffset:900;animation:dash 50s linear infinite;stroke-linecap:round;}#mermaid-q71b48lahv .edge-animation-fast{stroke-dasharray:9,5!important;stroke-dashoffset:900;animation:dash 20s linear infinite;stroke-linecap:round;}#mermaid-q71b48lahv .error-icon{fill:#dddddd;}#mermaid-q71b48lahv .error-text{fill:#222222;stroke:#222222;}#mermaid-q71b48lahv .edge-thickness-normal{stroke-width:1px;}#mermaid-q71b48lahv .edge-thickness-thick{stroke-width:3.5px;}#mermaid-q71b48lahv .edge-pattern-solid{stroke-dasharray:0;}#mermaid-q71b48lahv .edge-thickness-invisible{stroke-width:0;fill:none;}#mermaid-q71b48lahv .edge-pattern-dashed{stroke-dasharray:3;}#mermaid-q71b48lahv .edge-pattern-dotted{stroke-dasharray:2;}#mermaid-q71b48lahv .marker{fill:#999;stroke:#999;}#mermaid-q71b48lahv .marker.cross{stroke:#999;}#mermaid-q71b48lahv svg{font-family:ui-sans-serif,-apple-system,system-ui,Segoe UI,Helvetica;font-size:16px;}#mermaid-q71b48lahv p{margin:0;}#mermaid-q71b48lahv .label{font-family:ui-sans-serif,-apple-system,system-ui,Segoe UI,Helvetica;color:#333;}#mermaid-q71b48lahv .cluster-label text{fill:#444;}#mermaid-q71b48lahv .cluster-label span{color:#444;}#mermaid-q71b48lahv .cluster-label span p{background-color:transparent;}#mermaid-q71b48lahv .label text,#mermaid-q71b48lahv span{fill:#333;color:#333;}#mermaid-q71b48lahv .node rect,#mermaid-q71b48lahv .node circle,#mermaid-q71b48lahv .node ellipse,#mermaid-q71b48lahv .node polygon,#mermaid-q71b48lahv .node path{fill:#ffffff;stroke:#dddddd;stroke-width:1px;}#mermaid-q71b48lahv .rough-node .label text,#mermaid-q71b48lahv .node .label text,#mermaid-q71b48lahv .image-shape .label,#mermaid-q71b48lahv .icon-shape .label{text-anchor:middle;}#mermaid-q71b48lahv .node .katex path{fill:#000;stroke:#000;stroke-width:1px;}#mermaid-q71b48lahv .rough-node .label,#mermaid-q71b48lahv .node .label,#mermaid-q71b48lahv .image-shape .label,#mermaid-q71b48lahv .icon-shape .label{text-align:center;}#mermaid-q71b48lahv .node.clickable{cursor:pointer;}#mermaid-q71b48lahv .root .anchor path{fill:#999!important;stroke-width:0;stroke:#999;}#mermaid-q71b48lahv .arrowheadPath{fill:#0b0b0b;}#mermaid-q71b48lahv .edgePath .path{stroke:#999;stroke-width:2.0px;}#mermaid-q71b48lahv .flowchart-link{stroke:#999;fill:none;}#mermaid-q71b48lahv .edgeLabel{background-color:#ffffff;text-align:center;}#mermaid-q71b48lahv .edgeLabel p{background-color:#ffffff;}#mermaid-q71b48lahv .edgeLabel rect{opacity:0.5;background-color:#ffffff;fill:#ffffff;}#mermaid-q71b48lahv .labelBkg{background-color:rgba(255, 255, 255, 0.5);}#mermaid-q71b48lahv .cluster rect{fill:#f8f8f8;stroke:#dddddd;stroke-width:1px;}#mermaid-q71b48lahv .cluster text{fill:#444;}#mermaid-q71b48lahv .cluster span{color:#444;}#mermaid-q71b48lahv div.mermaidTooltip{position:absolute;text-align:center;max-width:200px;padding:2px;font-family:ui-sans-serif,-apple-system,system-ui,Segoe UI,Helvetica;font-size:12px;background:#dddddd;border:1px solid hsl(0, 0%, 76.6666666667%);border-radius:2px;pointer-events:none;z-index:100;}#mermaid-q71b48lahv .flowchartTitleText{text-anchor:middle;font-size:18px;fill:#333;}#mermaid-q71b48lahv rect.text{fill:none;stroke-width:0;}#mermaid-q71b48lahv .icon-shape,#mermaid-q71b48lahv .image-shape{background-color:#ffffff;text-align:center;}#mermaid-q71b48lahv .icon-shape p,#mermaid-q71b48lahv .image-shape p{background-color:#ffffff;padding:2px;}#mermaid-q71b48lahv .icon-shape rect,#mermaid-q71b48lahv .image-shape rect{opacity:0.5;background-color:#ffffff;fill:#ffffff;}#mermaid-q71b48lahv :root{--mermaid-font-family:"trebuchet ms",verdana,arial,sans-serif;}</style><g><marker orient="auto" markerHeight="8" markerWidth="8" markerUnits="userSpaceOnUse" refY="5" refX="5" viewBox="0 0 10 10" class="marker flowchart-v2" id="mermaid-q71b48lahv_flowchart-v2-pointEnd"><path style="stroke-width: 1px; stroke-dasharray: 1px, 0px;" class="arrowMarkerPath" d="M 0 0 L 10 5 L 0 10 z"></path></marker><marker orient="auto" markerHeight="8" markerWidth="8" markerUnits="userSpaceOnUse" refY="5" refX="4.5" viewBox="0 0 10 10" class="marker flowchart-v2" id="mermaid-q71b48lahv_flowchart-v2-pointStart"><path style="stroke-width: 1px; stroke-dasharray: 1px, 0px;" class="arrowMarkerPath" d="M 0 5 L 10 10 L 10 0 z"></path></marker><marker orient="auto" markerHeight="11" markerWidth="11" markerUnits="userSpaceOnUse" refY="5" refX="11" viewBox="0 0 10 10" class="marker flowchart-v2" id="mermaid-q71b48lahv_flowchart-v2-circleEnd"><circle style="stroke-width: 1px; stroke-dasharray: 1px, 0px;" class="arrowMarkerPath" r="5" cy="5" cx="5"></circle></marker><marker orient="auto" markerHeight="11" markerWidth="11" markerUnits="userSpaceOnUse" refY="5" refX="-1" viewBox="0 0 10 10" class="marker flowchart-v2" id="mermaid-q71b48lahv_flowchart-v2-circleStart"><circle style="stroke-width: 1px; stroke-dasharray: 1px, 0px;" class="arrowMarkerPath" r="5" cy="5" cx="5"></circle></marker><marker orient="auto" markerHeight="11" markerWidth="11" markerUnits="userSpaceOnUse" refY="5.2" refX="12" viewBox="0 0 11 11" class="marker cross flowchart-v2" id="mermaid-q71b48lahv_flowchart-v2-crossEnd"><path style="stroke-width: 2px; stroke-dasharray: 1px, 0px;" class="arrowMarkerPath" d="M 1,1 l 9,9 M 10,1 l -9,9"></path></marker><marker orient="auto" markerHeight="11" markerWidth="11" markerUnits="userSpaceOnUse" refY="5.2" refX="-1" viewBox="0 0 11 11" class="marker cross flowchart-v2" id="mermaid-q71b48lahv_flowchart-v2-crossStart"><path style="stroke-width: 2px; stroke-dasharray: 1px, 0px;" class="arrowMarkerPath" d="M 1,1 l 9,9 M 10,1 l -9,9"></path></marker><g class="root"><g class="clusters"></g><g class="edgePaths"></g><g class="edgeLabels"></g><g class="nodes"><g transform="translate(0, 560.5999755859375)" class="root"><g class="clusters"><g data-look="classic" id="subGraph3" class="cluster"><rect height="171" width="1129.1333465576172" y="8" x="8" style=""></rect><g transform="translate(492.52500915527344, 8)" class="cluster-label"><foreignObject height="24" width="160.0833282470703"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>Cross-Core Signaling</p></span></div></foreignObject></g></g></g><g class="edgePaths"><path marker-end="url(#mermaid-q71b48lahv_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_CoreX_L1Memory_0" d="M166.167,73.041L180.165,70.034C194.164,67.027,222.161,61.014,264.374,58.007C306.586,55,363.014,55,419.154,55C475.294,55,531.147,55,583.55,55C635.953,55,684.906,55,732.956,55C781.006,55,828.153,55,863.882,57.502C899.611,60.004,923.921,65.009,936.077,67.511L948.232,70.013"></path><path marker-end="url(#mermaid-q71b48lahv_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_CoreX_Mailbox_0" d="M166.167,98.959L180.165,101.966C194.164,104.973,222.161,110.986,249.492,113.993C276.822,117,303.486,117,316.818,117L330.15,117"></path><path marker-end="url(#mermaid-q71b48lahv_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_Mailbox_CoreY_0" d="M504.733,117L518.444,117C532.156,117,559.578,117,586.333,117C613.089,117,639.178,117,652.222,117L665.267,117"></path><path marker-end="url(#mermaid-q71b48lahv_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_CoreY_L1Memory_0" d="M798.45,117L811.258,117C824.067,117,849.683,117,874.647,114.498C899.611,111.996,923.921,106.991,936.077,104.489L948.232,101.987"></path></g><g class="edgeLabels"><g transform="translate(587.0000076293945, 55)" class="edgeLabel"><g transform="translate(-41.07499694824219, -12)" class="label"><foreignObject height="24" width="82.14999389648438"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"><p>Data Write</p></span></div></foreignObject></g></g><g transform="translate(250.15834045410156, 117)" class="edgeLabel"><g transform="translate(-46.491668701171875, -12)" class="label"><foreignObject height="24" width="92.98333740234375"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"><p>Signal Write</p></span></div></foreignObject></g></g><g transform="translate(587.0000076293945, 117)" class="edgeLabel"><g transform="translate(-44.76667022705078, -12)" class="label"><foreignObject height="24" width="89.53334045410156"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"><p>Signal Read</p></span></div></foreignObject></g></g><g transform="translate(875.3000106811523, 117)" class="edgeLabel"><g transform="translate(-39.349998474121094, -12)" class="label"><foreignObject height="24" width="78.69999694824219"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"><p>Data Read</p></span></div></foreignObject></g></g></g><g class="nodes"><g transform="translate(105.83333587646484, 86)" id="flowchart-CoreX-18" class="node default"><rect height="54" width="120.66667175292969" y="-27" x="-60.333335876464844" style="" class="basic label-container"></rect><g transform="translate(-30.333335876464844, -12)" style="" class="label"><rect></rect><foreignObject height="24" width="60.66667175292969"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>RISCV B</p></span></div></foreignObject></g></g><g transform="translate(1025.8916778564453, 86)" id="flowchart-L1Memory-19" class="node default"><rect height="54" width="147.48333740234375" y="-27" x="-73.74166870117188" style="" class="basic label-container"></rect><g transform="translate(-43.741668701171875, -12)" style="" class="label"><rect></rect><foreignObject height="24" width="87.48333740234375"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>L1 Memory</p></span></div></foreignObject></g></g><g transform="translate(419.4416732788086, 117)" id="flowchart-Mailbox-21" class="node default"><rect height="54" width="170.5833282470703" y="-27" x="-85.29166412353516" style="" class="basic label-container"></rect><g transform="translate(-55.291664123535156, -12)" style="" class="label"><rect></rect><foreignObject height="24" width="110.58332824707031"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>B→T0 Mailbox</p></span></div></foreignObject></g></g><g transform="translate(733.8583450317383, 117)" id="flowchart-CoreY-23" class="node default"><rect height="54" width="129.18333435058594" y="-27" x="-64.59166717529297" style="" class="basic label-container"></rect><g transform="translate(-34.59166717529297, -12)" style="" class="label"><rect></rect><foreignObject height="24" width="69.18333435058594"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>RISCV T0</p></span></div></foreignObject></g></g></g></g><g transform="translate(1179.13330078125, 0)" class="root"><g class="clusters"><g data-look="classic" id="subGraph2" class="cluster"><rect height="1292.2000122070312" width="563.5" y="8" x="8" style=""></rect><g transform="translate(193.45833587646484, 8)" class="cluster-label"><foreignObject height="24" width="192.5833282470703"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>L1 Memory Coordination</p></span></div></foreignObject></g></g></g><g class="edgePaths"></g><g class="edgeLabels"></g><g class="nodes"><g transform="translate(37.5, 35)" class="root"><g class="clusters"><g data-look="classic" id="subGraph1" class="cluster"><rect height="686.2000000029802" width="488.5" y="8" x="8" style=""></rect><g transform="translate(168.5749969482422, 8)" class="cluster-label"><foreignObject height="24" width="167.35000610351562"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>Different Access Ports</p></span></div></foreignObject></g></g></g><g class="edgePaths"><path marker-end="url(#mermaid-q71b48lahv_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_Core3_Port2_0" d="M135.125,112L135.125,120.333C135.125,128.667,135.125,145.333,135.125,161.333C135.125,177.333,135.125,192.667,135.125,200.333L135.125,208"></path><path marker-end="url(#mermaid-q71b48lahv_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_Core4_Port3_0" d="M369.375,112L369.375,120.333C369.375,128.667,369.375,145.333,369.375,161.333C369.375,177.333,369.375,192.667,369.375,200.333L369.375,208"></path><path marker-end="url(#mermaid-q71b48lahv_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_Port2_Bank2_0" d="M135.125,266L135.125,274.333C135.125,282.667,135.125,299.333,147.244,315.634C159.363,331.934,183.6,347.868,195.719,355.836L207.838,363.803"></path><path marker-end="url(#mermaid-q71b48lahv_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_Port3_Bank2_0" d="M369.375,266L369.375,274.333C369.375,282.667,369.375,299.333,357.256,315.634C345.137,331.934,320.9,347.868,308.781,355.836L296.662,363.803"></path><path style="" class="edge-thickness-normal edge-pattern-dotted edge-thickness-normal edge-pattern-solid flowchart-link" id="Bank2-cyclic-special-1" d="M204.509,420L189.774,428.333C175.039,436.667,145.57,453.333,130.835,470C116.1,486.667,116.1,503.333,116.1,511.667L116.1,520"></path><path style="" class="edge-thickness-normal edge-pattern-dotted edge-thickness-normal edge-pattern-solid flowchart-link" id="Bank2-cyclic-special-mid" d="M116.1,520.1L116.1,530.433C116.1,540.767,116.1,561.433,138.783,582.105C161.467,602.776,206.833,623.451,229.517,633.789L252.2,644.127"></path><path marker-end="url(#mermaid-q71b48lahv_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-dotted edge-thickness-normal edge-pattern-solid flowchart-link" id="Bank2-cyclic-special-2" d="M252.3,644.132L280.74,633.793C309.179,623.455,366.058,602.777,394.498,582.097C422.938,561.417,422.938,540.733,422.938,522.05C422.938,503.367,422.938,486.683,405.073,470.282C387.208,453.882,351.478,437.763,333.613,429.704L315.748,421.645"></path></g><g class="edgeLabels"><g class="edgeLabel"><g transform="translate(0, 0)" class="label"><foreignObject height="0" width="0"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"></span></div></foreignObject></g></g><g class="edgeLabel"><g transform="translate(0, 0)" class="label"><foreignObject height="0" width="0"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"></span></div></foreignObject></g></g><g class="edgeLabel"><g transform="translate(0, 0)" class="label"><foreignObject height="0" width="0"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"></span></div></foreignObject></g></g><g class="edgeLabel"><g transform="translate(0, 0)" class="label"><foreignObject height="0" width="0"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"></span></div></foreignObject></g></g><g class="edgeLabel"><g transform="translate(0, 0)" class="label"><foreignObject height="0" width="0"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"></span></div></foreignObject></g></g><g transform="translate(116.0999984741211, 582.1000000014901)" class="edgeLabel"><g transform="translate(-69.07499694824219, -12)" class="label"><foreignObject height="24" width="138.14999389648438"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"><p>Per-bank ordering</p></span></div></foreignObject></g></g><g class="edgeLabel"><g transform="translate(0, 0)" class="label"><foreignObject height="0" width="0"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"></span></div></foreignObject></g></g></g><g class="nodes"><g transform="translate(135.125, 85)" id="flowchart-Core3-8" class="node default"><rect height="54" width="161.89999389648438" y="-27" x="-80.94999694824219" style="" class="basic label-container"></rect><g transform="translate(-50.94999694824219, -12)" style="" class="label"><rect></rect><foreignObject height="24" width="101.89999389648438"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>RISCV Core C</p></span></div></foreignObject></g></g><g transform="translate(135.125, 239)" id="flowchart-Port2-9" class="node default"><rect height="54" width="184.25" y="-27" x="-92.125" style="" class="basic label-container"></rect><g transform="translate(-62.125, -12)" style="" class="label"><rect></rect><foreignObject height="24" width="124.25"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>L1 Access Port 2</p></span></div></foreignObject></g></g><g transform="translate(369.375, 85)" id="flowchart-Core4-10" class="node default"><rect height="54" width="163.38333129882812" y="-27" x="-81.69166564941406" style="" class="basic label-container"></rect><g transform="translate(-51.69166564941406, -12)" style="" class="label"><rect></rect><foreignObject height="24" width="103.38333129882812"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>RISCV Core D</p></span></div></foreignObject></g></g><g transform="translate(369.375, 239)" id="flowchart-Port3-11" class="node default"><rect height="54" width="184.25" y="-27" x="-92.125" style="" class="basic label-container"></rect><g transform="translate(-62.125, -12)" style="" class="label"><rect></rect><foreignObject height="24" width="124.25"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>L1 Access Port 3</p></span></div></foreignObject></g></g><g transform="translate(252.25, 393)" id="flowchart-Bank2-13" class="node default"><rect height="54" width="134.85000610351562" y="-27" x="-67.42500305175781" style="" class="basic label-container"></rect><g transform="translate(-37.42500305175781, -12)" style="" class="label"><rect></rect><foreignObject height="24" width="74.85000610351562"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>L1 Bank X</p></span></div></foreignObject></g></g><g transform="translate(116.0999984741211, 520.0500000007451)" id="Bank2---Bank2---1" class="label edgeLabel"><rect height="0.1" width="0.1"></rect><g transform="translate(0, 0)" style="" class="label"><rect></rect><foreignObject height="0" width="0"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 10px; text-align: center;"><span class="nodeLabel"></span></div></foreignObject></g></g><g transform="translate(252.25, 644.1500000022352)" id="Bank2---Bank2---2" class="label edgeLabel"><rect height="0.1" width="0.1"></rect><g transform="translate(0, 0)" style="" class="label"><rect></rect><foreignObject height="0" width="0"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 10px; text-align: center;"><span class="nodeLabel"></span></div></foreignObject></g></g></g></g><g transform="translate(54.306243896484375, 771.2000122070312)" class="root"><g class="clusters"><g data-look="classic" id="subGraph0" class="cluster"><rect height="486" width="454.88750076293945" y="8" x="8" style=""></rect><g transform="translate(168.09375190734863, 8)" class="cluster-label"><foreignObject height="24" width="134.6999969482422"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>Same Access Port</p></span></div></foreignObject></g></g></g><g class="edgePaths"><path marker-end="url(#mermaid-q71b48lahv_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_Core1_Port1_0" d="M129.675,112L129.675,120.333C129.675,128.667,129.675,145.333,140.599,161.608C151.523,177.883,173.371,193.765,184.295,201.707L195.219,209.648"></path><path marker-end="url(#mermaid-q71b48lahv_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_Core2_Port1_0" d="M341.517,112L341.517,120.333C341.517,128.667,341.517,145.333,330.593,161.608C319.669,177.883,297.82,193.765,286.896,201.707L275.972,209.648"></path><path marker-end="url(#mermaid-q71b48lahv_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-solid edge-thickness-normal edge-pattern-solid flowchart-link" id="L_Port1_Bank1_0" d="M188.867,266L170.983,276.333C153.099,286.667,117.331,307.333,116.753,327.666C116.176,348,150.79,367.999,168.096,377.999L185.403,387.999"></path><path marker-end="url(#mermaid-q71b48lahv_flowchart-v2-pointEnd)" style="" class="edge-thickness-normal edge-pattern-dotted edge-thickness-normal edge-pattern-solid flowchart-link" id="L_Port1_Bank1_2" d="M269.578,266L282.584,276.333C295.59,286.667,321.601,307.333,322.123,327.585C322.645,347.837,297.678,367.674,285.194,377.593L272.71,387.512"></path></g><g class="edgeLabels"><g class="edgeLabel"><g transform="translate(0, 0)" class="label"><foreignObject height="0" width="0"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"></span></div></foreignObject></g></g><g class="edgeLabel"><g transform="translate(0, 0)" class="label"><foreignObject height="0" width="0"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"></span></div></foreignObject></g></g><g class="edgeLabel"><g transform="translate(0, 0)" class="label"><foreignObject height="0" width="0"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"></span></div></foreignObject></g></g><g transform="translate(347.61249923706055, 328)" class="edgeLabel"><g transform="translate(-83.42500305175781, -12)" class="label"><foreignObject height="24" width="166.85000610351562"><div class="labelBkg" xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="edgeLabel"><p>Head-of-line blocking</p></span></div></foreignObject></g></g></g><g class="nodes"><g transform="translate(129.67499923706055, 85)" id="flowchart-Core1-0" class="node default"><rect height="54" width="162.4499969482422" y="-27" x="-81.2249984741211" style="" class="basic label-container"></rect><g transform="translate(-51.224998474121094, -12)" style="" class="label"><rect></rect><foreignObject height="24" width="102.44999694824219"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>RISCV Core A</p></span></div></foreignObject></g></g><g transform="translate(235.59583282470703, 239)" id="flowchart-Port1-1" class="node default"><rect height="54" width="184.25" y="-27" x="-92.125" style="" class="basic label-container"></rect><g transform="translate(-62.125, -12)" style="" class="label"><rect></rect><foreignObject height="24" width="124.25"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>L1 Access Port 1</p></span></div></foreignObject></g></g><g transform="translate(341.5166664123535, 85)" id="flowchart-Core2-2" class="node default"><rect height="54" width="161.23333740234375" y="-27" x="-80.61666870117188" style="" class="basic label-container"></rect><g transform="translate(-50.616668701171875, -12)" style="" class="label"><rect></rect><foreignObject height="24" width="101.23333740234375"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>RISCV Core B</p></span></div></foreignObject></g></g><g transform="translate(235.59583282470703, 417)" id="flowchart-Bank1-5" class="node default"><rect height="54" width="119.80000305175781" y="-27" x="-59.900001525878906" style="" class="basic label-container"></rect><g transform="translate(-29.900001525878906, -12)" style="" class="label"><rect></rect><foreignObject height="24" width="59.80000305175781"><div xmlns="http://www.w3.org/1999/xhtml" style="display: table-cell; white-space: nowrap; line-height: 1.5; max-width: 200px; text-align: center;"><span class="nodeLabel"><p>L1 Bank</p></span></div></foreignObject></g></g></g></g></g></g></g></g></g></svg></div><div class="bg-input-dark absolute right-2 top-2 rounded-sm p-1 opacity-0 transition-opacity group-hover:opacity-100"><svg xmlns="http://www.w3.org/2000/svg" width="16" height="16" fill="currentColor" viewBox="0 0 256 256" class="light:text-gray-800 text-white dark:text-white"><path d="M216,48V96a8,8,0,0,1-16,0V67.31l-42.34,42.35a8,8,0,0,1-11.32-11.32L188.69,56H160a8,8,0,0,1,0-16h48A8,8,0,0,1,216,48ZM98.34,146.34,56,188.69V160a8,8,0,0,0-16,0v48a8,8,0,0,0,8,8H96a8,8,0,0,0,0-16H67.31l42.35-42.34a8,8,0,0,0-11.32-11.32ZM208,152a8,8,0,0,0-8,8v28.69l-42.34-42.35a8,8,0,0,0-11.32,11.32L188.69,200H160a8,8,0,0,0,0,16h48a8,8,0,0,0,8-8V160A8,8,0,0,0,208,152ZM67.31,56H96a8,8,0,0,0,0-16H48a8,8,0,0,0-8,8V96a8,8,0,0,0,16,0V67.31l42.34,42.35a8,8,0,0,0,11.32-11.32Z"></path></svg></div></div></pre>
<p><strong>Sources:</strong> <a href="https://github.com/tenstorrent/tt-isa-documentation/blob/9dead517/WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md#L70-L85" target="_blank" rel="noopener noreferrer" class="mb-1 mr-1 inline-flex items-stretch font-mono text-xs !no-underline transition-opacity hover:opacity-75"><span class="flex items-center break-all rounded-l px-2 py-1.5 bg-[#e5e5e5] text-[#333333] dark:bg-[#252525] dark:text-[#e4e4e4]"><svg class="mr-1.5 hidden h-3.5 w-3.5 flex-shrink-0 opacity-40 md:block" fill="currentColor" viewBox="0 0 24 24"><path d="M12 0c-6.626 0-12 5.373-12 12 0 5.302 3.438 9.8 8.207 11.387.599.111.793-.261.793-.577v-2.234c-3.338.726-4.033-1.416-4.033-1.416-.546-1.387-1.333-1.756-1.333-1.756-1.089-.745.083-.729.083-.729 1.205.084 1.839 1.237 1.839 1.237 1.07 1.834 2.807 1.304 3.492.997.107-.775.418-1.305.762-1.604-2.665-.305-5.467-1.334-5.467-5.931 0-1.311.469-2.381 1.236-3.221-.124-.303-.535-1.524.117-3.176 0 0 1.008-.322 3.301 1.23.957-.266 1.983-.399 3.003-.404 1.02.005 2.047.138 3.006.404 2.291-1.552 3.297-1.23 3.297-1.23.653 1.653.242 2.874.118 3.176.77.84 1.235 1.911 1.235 3.221 0 4.609-2.807 5.624-5.479 5.921.43.372.823 1.102.823 2.222v3.293c0 .319.192.694.801.576 4.765-1.589 8.199-6.086 8.199-11.386 0-6.627-5.373-12-12-12z"></path></svg>WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md</span><span class="flex flex-shrink-0 items-center rounded-r border-l px-2 py-1.5 border-[#dddddd] bg-[#d8d8d8] text-[#666666] dark:border-[#333333] dark:bg-[#2a2a2a] dark:text-[#888888]">70-85</span></a></p>
<h2 id="programming-hazards-and-examples" class="group" data-header="true">Programming Hazards and Examples<button class="relative ml-2 cursor-pointer align-baseline text-gray-400 opacity-0 transition-opacity hover:text-blue-400 focus:opacity-100 group-hover:opacity-100" aria-label="Copy link to header"><svg xmlns="http://www.w3.org/2000/svg" width="1em" height="1em" fill="currentColor" viewBox="0 0 256 256" class="h-4 w-4"><path d="M117.18,188.74a12,12,0,0,1,0,17l-5.12,5.12A58.26,58.26,0,0,1,70.6,228h0A58.62,58.62,0,0,1,29.14,127.92L63.89,93.17a58.64,58.64,0,0,1,98.56,28.11,12,12,0,1,1-23.37,5.44,34.65,34.65,0,0,0-58.22-16.58L46.11,144.89A34.62,34.62,0,0,0,70.57,204h0a34.41,34.41,0,0,0,24.49-10.14l5.11-5.12A12,12,0,0,1,117.18,188.74ZM226.83,45.17a58.65,58.65,0,0,0-82.93,0l-5.11,5.11a12,12,0,0,0,17,17l5.12-5.12a34.63,34.63,0,1,1,49,49L175.1,145.86A34.39,34.39,0,0,1,150.61,156h0a34.63,34.63,0,0,1-33.69-26.72,12,12,0,0,0-23.38,5.44A58.64,58.64,0,0,0,150.56,180h.05a58.28,58.28,0,0,0,41.47-17.17l34.75-34.75a58.62,58.62,0,0,0,0-82.91Z"></path></svg></button></h2>
<h3 id="mailbox-read-from-future" class="group" data-header="true">Mailbox Read-from-Future<button class="relative ml-2 cursor-pointer align-baseline text-gray-400 opacity-0 transition-opacity hover:text-blue-400 focus:opacity-100 group-hover:opacity-100" aria-label="Copy link to header"><svg xmlns="http://www.w3.org/2000/svg" width="1em" height="1em" fill="currentColor" viewBox="0 0 256 256" class="h-4 w-4"><path d="M117.18,188.74a12,12,0,0,1,0,17l-5.12,5.12A58.26,58.26,0,0,1,70.6,228h0A58.62,58.62,0,0,1,29.14,127.92L63.89,93.17a58.64,58.64,0,0,1,98.56,28.11,12,12,0,1,1-23.37,5.44,34.65,34.65,0,0,0-58.22-16.58L46.11,144.89A34.62,34.62,0,0,0,70.57,204h0a34.41,34.41,0,0,0,24.49-10.14l5.11-5.12A12,12,0,0,1,117.18,188.74ZM226.83,45.17a58.65,58.65,0,0,0-82.93,0l-5.11,5.11a12,12,0,0,0,17,17l5.12-5.12a34.63,34.63,0,1,1,49,49L175.1,145.86A34.39,34.39,0,0,1,150.61,156h0a34.63,34.63,0,0,1-33.69-26.72,12,12,0,0,0-23.38,5.44A58.64,58.64,0,0,0,150.56,180h.05a58.28,58.28,0,0,0,41.47-17.17l34.75-34.75a58.62,58.62,0,0,0,0-82.91Z"></path></svg></button></h3>
<p>A counter-intuitive behavior where a load can receive data from a store that appears later in the instruction stream:</p>
<pre class="px-2 py-1.5 has-[code]:rounded-md has-[code]:!bg-[#e5e5e5] has-[div]:bg-transparent has-[div]:!p-0 has-[code]:text-stone-900 dark:has-[code]:!bg-[#242424] has-[code]:dark:text-white [&amp;_code]:block [&amp;_code]:border-none [&amp;_code]:bg-transparent [&amp;_code]:p-0"><pre style="display: block; overflow-x: auto; padding: 6px 8px; color: rgb(51, 51, 51); background: transparent; margin: 0px; width: 100%;"><code style="white-space: pre; font-size: 12px;"><span style="color: rgb(0, 0, 128); font-weight: normal;">li</span><span> t</span><span style="color: rgb(0, 128, 128);">0</span><span>, </span><span style="color: rgb(0, 128, 128);">0</span><span>xFFEC</span><span style="color: rgb(0, 128, 128);">0000</span><span>  # TENSIX_MAILBOX</span><span style="color: rgb(0, 128, 128);">0</span><span>_BASE (B to B mailbox)
</span><span></span><span style="color: rgb(0, 0, 128); font-weight: normal;">li</span><span> t</span><span style="color: rgb(0, 128, 128);">1</span><span>, </span><span style="color: rgb(0, 128, 128);">123</span><span>
</span><span></span><span style="color: rgb(0, 0, 128); font-weight: normal;">lw</span><span> t</span><span style="color: rgb(0, 128, 128);">2</span><span>, </span><span style="color: rgb(0, 128, 128);">0</span><span>(t</span><span style="color: rgb(0, 128, 128);">0</span><span>)       # Pop from mailbox - gets </span><span style="color: rgb(0, 128, 128);">123</span><span>!
</span><span></span><span style="color: rgb(0, 0, 128); font-weight: normal;">sw</span><span> t</span><span style="color: rgb(0, 128, 128);">1</span><span>, </span><span style="color: rgb(0, 128, 128);">0</span><span>(t</span><span style="color: rgb(0, 128, 128);">0</span><span>)       # Push </span><span style="color: rgb(0, 128, 128);">123</span><span> to mailbox</span></code></pre></pre>
<p>This occurs because mailbox read and write sides are different memory regions, allowing the write-request to be processed before the read-request despite program order.</p>
<h3 id="sub-word-load-conflicts" class="group" data-header="true">Sub-word Load Conflicts<button class="relative ml-2 cursor-pointer align-baseline text-gray-400 opacity-0 transition-opacity hover:text-blue-400 focus:opacity-100 group-hover:opacity-100" aria-label="Copy link to header"><svg xmlns="http://www.w3.org/2000/svg" width="1em" height="1em" fill="currentColor" viewBox="0 0 256 256" class="h-4 w-4"><path d="M117.18,188.74a12,12,0,0,1,0,17l-5.12,5.12A58.26,58.26,0,0,1,70.6,228h0A58.62,58.62,0,0,1,29.14,127.92L63.89,93.17a58.64,58.64,0,0,1,98.56,28.11,12,12,0,1,1-23.37,5.44,34.65,34.65,0,0,0-58.22-16.58L46.11,144.89A34.62,34.62,0,0,0,70.57,204h0a34.41,34.41,0,0,0,24.49-10.14l5.11-5.12A12,12,0,0,1,117.18,188.74ZM226.83,45.17a58.65,58.65,0,0,0-82.93,0l-5.11,5.11a12,12,0,0,0,17,17l5.12-5.12a34.63,34.63,0,1,1,49,49L175.1,145.86A34.39,34.39,0,0,1,150.61,156h0a34.63,34.63,0,0,1-33.69-26.72,12,12,0,0,0-23.38,5.44A58.64,58.64,0,0,0,150.56,180h.05a58.28,58.28,0,0,0,41.47-17.17l34.75-34.75a58.62,58.62,0,0,0,0-82.91Z"></path></svg></button></h3>
<p>Conflict detection based only on starting byte addresses can cause unexpected behavior:</p>
<pre class="px-2 py-1.5 has-[code]:rounded-md has-[code]:!bg-[#e5e5e5] has-[div]:bg-transparent has-[div]:!p-0 has-[code]:text-stone-900 dark:has-[code]:!bg-[#242424] has-[code]:dark:text-white [&amp;_code]:block [&amp;_code]:border-none [&amp;_code]:bg-transparent [&amp;_code]:p-0"><pre style="display: block; overflow-x: auto; padding: 6px 8px; color: rgb(51, 51, 51); background: transparent; margin: 0px; width: 100%;"><code style="white-space: pre; font-size: 12px;"><span style="color: rgb(0, 0, 128); font-weight: normal;">li</span><span> t</span><span style="color: rgb(0, 128, 128);">0</span><span>, </span><span style="color: rgb(0, 128, 128);">0</span><span>xFFB</span><span style="color: rgb(0, 128, 128);">00000</span><span>  # MEM_LOCAL_BASE
</span><span></span><span style="color: rgb(0, 0, 128); font-weight: normal;">sw</span><span> x</span><span style="color: rgb(0, 128, 128);">0</span><span>, </span><span style="color: rgb(0, 128, 128);">0</span><span>(t</span><span style="color: rgb(0, 128, 128);">0</span><span>)       # Store </span><span style="color: rgb(0, 128, 128);">4</span><span> bytes at address t</span><span style="color: rgb(0, 128, 128);">0</span><span>
</span><span></span><span style="color: rgb(0, 0, 128); font-weight: normal;">lhu</span><span> t</span><span style="color: rgb(0, 128, 128);">1</span><span>, </span><span style="color: rgb(0, 128, 128);">2</span><span>(t</span><span style="color: rgb(0, 128, 128);">0</span><span>)      # Load </span><span style="color: rgb(0, 128, 128);">2</span><span> bytes at address t</span><span style="color: rgb(0, 128, 128);">0</span><span>+</span><span style="color: rgb(0, 128, 128);">2</span></code></pre></pre>
<p>The load may not observe the store because <code class="rounded-sm bg-[#e5e5e5] px-[0.25rem] py-[0.20rem] text-xs font-normal leading-[15px] before:hidden after:hidden dark:bg-[#484848]/30">0(t0) ≠ 2(t0)</code> for conflict detection, even though the byte ranges overlap.</p>
<p><strong>Sources:</strong> <a href="https://github.com/tenstorrent/tt-isa-documentation/blob/9dead517/WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md#L86-L123" target="_blank" rel="noopener noreferrer" class="mb-1 mr-1 inline-flex items-stretch font-mono text-xs !no-underline transition-opacity hover:opacity-75"><span class="flex items-center break-all rounded-l px-2 py-1.5 bg-[#e5e5e5] text-[#333333] dark:bg-[#252525] dark:text-[#e4e4e4]"><svg class="mr-1.5 hidden h-3.5 w-3.5 flex-shrink-0 opacity-40 md:block" fill="currentColor" viewBox="0 0 24 24"><path d="M12 0c-6.626 0-12 5.373-12 12 0 5.302 3.438 9.8 8.207 11.387.599.111.793-.261.793-.577v-2.234c-3.338.726-4.033-1.416-4.033-1.416-.546-1.387-1.333-1.756-1.333-1.756-1.089-.745.083-.729.083-.729 1.205.084 1.839 1.237 1.839 1.237 1.07 1.834 2.807 1.304 3.492.997.107-.775.418-1.305.762-1.604-2.665-.305-5.467-1.334-5.467-5.931 0-1.311.469-2.381 1.236-3.221-.124-.303-.535-1.524.117-3.176 0 0 1.008-.322 3.301 1.23.957-.266 1.983-.399 3.003-.404 1.02.005 2.047.138 3.006.404 2.291-1.552 3.297-1.23 3.297-1.23.653 1.653.242 2.874.118 3.176.77.84 1.235 1.911 1.235 3.221 0 4.609-2.807 5.624-5.479 5.921.43.372.823 1.102.823 2.222v3.293c0 .319.192.694.801.576 4.765-1.589 8.199-6.086 8.199-11.386 0-6.627-5.373-12-12-12z"></path></svg>WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md</span><span class="flex flex-shrink-0 items-center rounded-r border-l px-2 py-1.5 border-[#dddddd] bg-[#d8d8d8] text-[#666666] dark:border-[#333333] dark:bg-[#2a2a2a] dark:text-[#888888]">86-123</span></a></p>
<h2 id="cross-core-synchronization-pattern" class="group" data-header="true">Cross-Core Synchronization Pattern<button class="relative ml-2 cursor-pointer align-baseline text-gray-400 opacity-0 transition-opacity hover:text-blue-400 focus:opacity-100 group-hover:opacity-100" aria-label="Copy link to header"><svg xmlns="http://www.w3.org/2000/svg" width="1em" height="1em" fill="currentColor" viewBox="0 0 256 256" class="h-4 w-4"><path d="M117.18,188.74a12,12,0,0,1,0,17l-5.12,5.12A58.26,58.26,0,0,1,70.6,228h0A58.62,58.62,0,0,1,29.14,127.92L63.89,93.17a58.64,58.64,0,0,1,98.56,28.11,12,12,0,1,1-23.37,5.44,34.65,34.65,0,0,0-58.22-16.58L46.11,144.89A34.62,34.62,0,0,0,70.57,204h0a34.41,34.41,0,0,0,24.49-10.14l5.11-5.12A12,12,0,0,1,117.18,188.74ZM226.83,45.17a58.65,58.65,0,0,0-82.93,0l-5.11,5.11a12,12,0,0,0,17,17l5.12-5.12a34.63,34.63,0,1,1,49,49L175.1,145.86A34.39,34.39,0,0,1,150.61,156h0a34.63,34.63,0,0,1-33.69-26.72,12,12,0,0,0-23.38,5.44A58.64,58.64,0,0,0,150.56,180h.05a58.28,58.28,0,0,0,41.47-17.17l34.75-34.75a58.62,58.62,0,0,0,0-82.91Z"></path></svg></button></h2>
<p>Proper cross-core coordination requires explicit synchronization to ensure memory operations complete in the intended order:</p>
<pre class="px-2 py-1.5 has-[code]:rounded-md has-[code]:!bg-[#e5e5e5] has-[div]:bg-transparent has-[div]:!p-0 has-[code]:text-stone-900 dark:has-[code]:!bg-[#242424] has-[code]:dark:text-white [&amp;_code]:block [&amp;_code]:border-none [&amp;_code]:bg-transparent [&amp;_code]:p-0"><pre style="display: block; overflow-x: auto; padding: 6px 8px; color: rgb(51, 51, 51); background: transparent; margin: 0px; width: 100%;"><code style="white-space: pre; font-size: 12px;"><span style="color: rgb(153, 153, 136); font-style: italic;"># RISCV B (Producer)                # RISCV T0 (Consumer)</span><span>
</span><span></span><span style="color: rgb(0, 0, 128); font-weight: normal;">li</span><span> t</span><span style="color: rgb(0, 128, 128);">0</span><span>, </span><span style="color: rgb(0, 128, 128);">0</span><span>xFFEC</span><span style="color: rgb(0, 128, 128);">1000</span><span>  # B→T</span><span style="color: rgb(0, 128, 128);">0</span><span> mailbox    li t</span><span style="color: rgb(0, 128, 128);">2</span><span>, </span><span style="color: rgb(0, 128, 128);">0</span><span>xFFEC</span><span style="color: rgb(0, 128, 128);">0000</span><span>  # B→T</span><span style="color: rgb(0, 128, 128);">0</span><span> mailbox
</span><span></span><span style="color: rgb(0, 0, 128); font-weight: normal;">li</span><span> t</span><span style="color: rgb(0, 128, 128);">1</span><span>, </span><span style="color: rgb(0, 128, 128);">123</span><span>                          lw t</span><span style="color: rgb(0, 128, 128);">5</span><span>, </span><span style="color: rgb(0, 128, 128);">0</span><span>(t</span><span style="color: rgb(0, 128, 128);">2</span><span>)       # Mailbox pop  
</span><span></span><span style="color: rgb(0, 0, 128); font-weight: normal;">sw</span><span> t</span><span style="color: rgb(0, 128, 128);">1</span><span>, </span><span style="color: rgb(0, 128, 128);">0</span><span>x</span><span style="color: rgb(0, 128, 128);">124</span><span>(x</span><span style="color: rgb(0, 128, 128);">0</span><span>)   # Write to L</span><span style="color: rgb(0, 128, 128);">1</span><span>     addi x</span><span style="color: rgb(0, 128, 128);">0</span><span>, t</span><span style="color: rgb(0, 128, 128);">5</span><span>, </span><span style="color: rgb(0, 128, 128);">0</span><span>     # Consume result
</span><span></span><span style="color: rgb(0, 0, 128); font-weight: normal;">lw</span><span> t</span><span style="color: rgb(0, 128, 128);">4</span><span>, </span><span style="color: rgb(0, 128, 128);">0</span><span>x</span><span style="color: rgb(0, 128, 128);">124</span><span>(x</span><span style="color: rgb(0, 128, 128);">0</span><span>)   # Read back        lw t</span><span style="color: rgb(0, 128, 128);">3</span><span>, </span><span style="color: rgb(0, 128, 128);">0</span><span>x</span><span style="color: rgb(0, 128, 128);">124</span><span>(x</span><span style="color: rgb(0, 128, 128);">0</span><span>)  # Read from L</span><span style="color: rgb(0, 128, 128);">1</span><span>
</span><span></span><span style="color: rgb(0, 0, 128); font-weight: normal;">addi</span><span> x</span><span style="color: rgb(0, 128, 128);">0</span><span>, t</span><span style="color: rgb(0, 128, 128);">4</span><span>, </span><span style="color: rgb(0, 128, 128);">0</span><span>     # Consume result   
</span><span></span><span style="color: rgb(0, 0, 128); font-weight: normal;">sw</span><span> x</span><span style="color: rgb(0, 128, 128);">0</span><span>, </span><span style="color: rgb(0, 128, 128);">0</span><span>(t</span><span style="color: rgb(0, 128, 128);">0</span><span>)       # Signal complete</span></code></pre></pre>
<p>The read-back and consume operations ensure the L1 write completes before the mailbox signal is sent.</p>
<p><strong>Sources:</strong> <a href="https://github.com/tenstorrent/tt-isa-documentation/blob/9dead517/WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md#L124-L149" target="_blank" rel="noopener noreferrer" class="mb-1 mr-1 inline-flex items-stretch font-mono text-xs !no-underline transition-opacity hover:opacity-75"><span class="flex items-center break-all rounded-l px-2 py-1.5 bg-[#e5e5e5] text-[#333333] dark:bg-[#252525] dark:text-[#e4e4e4]"><svg class="mr-1.5 hidden h-3.5 w-3.5 flex-shrink-0 opacity-40 md:block" fill="currentColor" viewBox="0 0 24 24"><path d="M12 0c-6.626 0-12 5.373-12 12 0 5.302 3.438 9.8 8.207 11.387.599.111.793-.261.793-.577v-2.234c-3.338.726-4.033-1.416-4.033-1.416-.546-1.387-1.333-1.756-1.333-1.756-1.089-.745.083-.729.083-.729 1.205.084 1.839 1.237 1.839 1.237 1.07 1.834 2.807 1.304 3.492.997.107-.775.418-1.305.762-1.604-2.665-.305-5.467-1.334-5.467-5.931 0-1.311.469-2.381 1.236-3.221-.124-.303-.535-1.524.117-3.176 0 0 1.008-.322 3.301 1.23.957-.266 1.983-.399 3.003-.404 1.02.005 2.047.138 3.006.404 2.291-1.552 3.297-1.23 3.297-1.23.653 1.653.242 2.874.118 3.176.77.84 1.235 1.911 1.235 3.221 0 4.609-2.807 5.624-5.479 5.921.43.372.823 1.102.823 2.222v3.293c0 .319.192.694.801.576 4.765-1.589 8.199-6.086 8.199-11.386 0-6.627-5.373-12-12-12z"></path></svg>WormholeB0/TensixTile/BabyRISCV/MemoryOrdering.md</span><span class="flex flex-shrink-0 items-center rounded-r border-l px-2 py-1.5 border-[#dddddd] bg-[#d8d8d8] text-[#666666] dark:border-[#333333] dark:bg-[#2a2a2a] dark:text-[#888888]">124-149</span></a></p></div></div></div></div></div></div><div class="hidden overflow-hidden transition-[border-radius] xl:sticky xl:right-0 xl:top-20 xl:block xl:h-[calc(100vh-82px)] xl:w-64 xl:flex-shrink-0 2xl:w-72" style="scrollbar-width: none;"><div class="flex max-h-full w-full flex-shrink-0 flex-col py-6 pt-0 text-sm lg:pb-4 lg:pt-8 xl:w-64 2xl:w-72" style="scrollbar-color: var(--color-night) transparent;"><div><div class="relative mx-4 my-4 rounded-md border border-neutral-200 bg-neutral-100 p-3 text-sm text-neutral-600 dark:border-neutral-800 dark:bg-neutral-900 dark:text-neutral-400"><button class="absolute right-2 top-2 rounded-sm p-1 opacity-70 transition-opacity hover:opacity-100 focus:outline-none focus:ring-2 focus:ring-neutral-400 focus:ring-offset-2"><svg xmlns="http://www.w3.org/2000/svg" width="1em" height="1em" fill="currentColor" viewBox="0 0 256 256" class="h-4 w-4"><path d="M205.66,194.34a8,8,0,0,1-11.32,11.32L128,139.31,61.66,205.66a8,8,0,0,1-11.32-11.32L116.69,128,50.34,61.66A8,8,0,0,1,61.66,50.34L128,116.69l66.34-66.35a8,8,0,0,1,11.32,11.32L139.31,128Z"></path></svg><span class="sr-only">Dismiss</span></button><p class="text-sm font-medium">Refresh this wiki</p><button class="mt-2 flex items-center gap-1 rounded-md bg-neutral-200 px-2 py-1 text-sm font-medium text-neutral-700 transition-colors hover:bg-neutral-300 dark:bg-neutral-800 dark:text-neutral-300 dark:hover:bg-neutral-700">Enter email to refresh</button></div></div><h3 class="px-4 pb-5 text-lg font-medium leading-none">On this page</h3><ul style="scrollbar-width: none;" class="min-h-0 flex-1 space-y-3 overflow-y-auto p-4 pt-0"><li class=""><a href="#baby-riscv-cores" class="hover:text-primary pr-1 transition-all text-primary font-medium">Baby RISCV Cores</a></li><li class="ml-3"><a href="#core-architecture-overview" class="hover:text-primary pr-1 font-normal transition-all text-secondary">Core Architecture Overview</a></li><li class="ml-3"><a href="#loadstore-unit-architecture" class="hover:text-primary pr-1 font-normal transition-all text-secondary">Load/Store Unit Architecture</a></li><li class="ml-3"><a href="#memory-ordering-behavior" class="hover:text-primary pr-1 font-normal transition-all text-secondary">Memory Ordering Behavior</a></li><li class="ml-6"><a href="#instruction-pairing-guarantees" class="hover:text-primary pr-1 font-normal transition-all text-secondary">Instruction Pairing Guarantees</a></li><li class="ml-3"><a href="#ordering-enforcement-mechanisms" class="hover:text-primary pr-1 font-normal transition-all text-secondary">Ordering Enforcement Mechanisms</a></li><li class="ml-6"><a href="#load-synchronization" class="hover:text-primary pr-1 font-normal transition-all text-secondary">Load Synchronization</a></li><li class="ml-6"><a href="#store-synchronization" class="hover:text-primary pr-1 font-normal transition-all text-secondary">Store Synchronization</a></li><li class="ml-3"><a href="#multi-core-coordination" class="hover:text-primary pr-1 font-normal transition-all text-secondary">Multi-Core Coordination</a></li><li class="ml-3"><a href="#programming-hazards-and-examples" class="hover:text-primary pr-1 font-normal transition-all text-secondary">Programming Hazards and Examples</a></li><li class="ml-6"><a href="#mailbox-read-from-future" class="hover:text-primary pr-1 font-normal transition-all text-secondary">Mailbox Read-from-Future</a></li><li class="ml-6"><a href="#sub-word-load-conflicts" class="hover:text-primary pr-1 font-normal transition-all text-secondary">Sub-word Load Conflicts</a></li><li class="ml-3"><a href="#cross-core-synchronization-pattern" class="hover:text-primary pr-1 font-normal transition-all text-secondary">Cross-Core Synchronization Pattern</a></li></ul></div></div><div class="pointer-events-none fixed bottom-2 left-2 right-2 mt-2 md:bottom-4 md:left-0 md:right-0"><div class="z-10 mx-auto max-w-3xl"><form class="z-20 w-full rounded-md ring-[0.5px] ring-[#353535] backdrop-blur-md transition-shadow [pointer-events:all] focus-within:ring-neutral-700 bg-component/70 border border-indigo-300/20 shadow-lg shadow-indigo-500/20 [backdrop-filter:blur(8px)]"><div class=""><div class="relative text-base font-normal"><div class="relative px-3 pt-3"><div class="pointer-events-none absolute left-3 right-3 top-3 ml-px flex w-full overflow-hidden text-[#8F8F8F] text-base" aria-hidden="true"><div class="flex items-center gap-1 overflow-hidden text-wrap opacity-60">Ask Devin about tenstorrent/tt-isa-documentation</div></div><textarea placeholder="" rows="2" class="w-full resize-none rounded-none bg-transparent text-white focus:outline-none text-base"></textarea></div></div></div><div class="flex h-12 items-center justify-between border-t-[0.5px] border-t-[#8f8f8f] dark:border-t-[#353535] p-3"><div class="flex items-center text-sm gap-4"><div class="flex items-center gap-1 sm:gap-2"><div class="flex gap-2 sm:items-center"><label for="useDeep" class="text-text-dark dark:text-text-light flex cursor-text items-center gap-1 text-sm">Deep Research</label><div id="useDeep" class="relative inline-flex h-6 w-11 items-center rounded-full cursor-pointer border-[1px] border-[#b0b0b0] p-[1px] shadow-none dark:border-[#535353] dark:data-[state=checked]:bg-[#ef9541]/30 dark:data-[state=unchecked]:bg-[#181818]"><div class="absolute bottom-0 top-0 my-auto h-5 w-5 rounded-full bg-white shadow-md data-[state=unchecked]:bg-[#535353] data-[state=checked]:bg-[#ef9541]/80 cursor-pointer" style="transform: none;"></div><div class="h-full w-full rounded-full transition-colors duration-200 ease-in-out bg-[#d5d5d5] dark:bg-[#535353]"></div></div></div></div></div><div class="flex items-center gap-2"><button class="rounded-full bg-[#e0e0e0] p-1 text-neutral-400 transition-colors dark:bg-neutral-700" disabled=""><svg xmlns="http://www.w3.org/2000/svg" width="18" height="18" fill="currentColor" viewBox="0 0 256 256"><path d="M221.66,133.66l-72,72a8,8,0,0,1-11.32-11.32L196.69,136H40a8,8,0,0,1,0-16H196.69L138.34,61.66a8,8,0,0,1,11.32-11.32l72,72A8,8,0,0,1,221.66,133.66Z"></path></svg></button></div></div></form></div></div></div></div></div></div><iframe id="_hjSafeContext_86742181" title="_hjSafeContext" tabindex="-1" aria-hidden="true" src="about:blank" style="display: none !important; width: 1px !important; height: 1px !important; opacity: 0 !important; pointer-events: none !important;"></iframe></body><div style="all: initial;"><div style="all: initial;" id="__hcfy__"></div></div><div id="immersive-translate-popup" style="all: initial"></div></html>