Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Harry\Downloads\I2C\fyp 3.0\source_probes.qsys" --block-symbol-file --output-directory="C:\Users\Harry\Downloads\I2C\fyp 3.0\source_probes" --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading fyp 3.0/source_probes.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 22.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Harry\Downloads\I2C\fyp 3.0\source_probes.qsys" --synthesis=VERILOG --output-directory="C:\Users\Harry\Downloads\I2C\fyp 3.0\source_probes\synthesis" --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading fyp 3.0/source_probes.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 22.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: source_probes: Generating source_probes "source_probes" for QUARTUS_SYNTH
Info: in_system_sources_probes_0: "source_probes" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: source_probes: Done "source_probes" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
