{"200202": {"c": "EL 402", "n": "Very Large Scale Integrated System Design II", "f": "FENS", "cr": 3.0, "ac": 7, "ca": 15, "pr": ["EL 401"], "co": ["EL 402R"], "i": [{"tn": "Amer Alshawa", "ta": 7, "tc": 15}], "ce": 0, "p": 148}, "200302": {"c": "EL 402", "n": "Very Large Scale Integrated System Design II", "f": "FENS", "cr": 3.0, "ac": 19, "ca": 30, "pr": ["EL 401"], "co": ["EL 402R"], "i": [{"tn": "İlker Hamzaoğlu", "ta": 19, "tc": 30}], "ce": 0, "p": 86}, "200402": {"c": "EL 402", "n": "Very Large Scale Integrated System Design II", "f": "FENS", "cr": 3.0, "ac": 4, "ca": 20, "pr": ["EL 401"], "co": ["EL 402R"], "i": [{"tn": "İlker Hamzaoğlu", "ta": 4, "tc": 20}], "ce": 0, "p": 248}, "200502": {"c": "EL 402", "n": "Very Large Scale Integrated System Design II", "f": "FENS", "cr": 3.0, "ac": 8, "ca": 20, "pr": ["EL 401"], "co": ["EL 402R"], "i": [{"tn": "İlker Hamzaoğlu", "ta": 8, "tc": 20}], "ce": 0, "p": 220}, "200602": {"c": "EL 402", "n": "Very Large Scale Integrated System Design II", "f": "FENS", "cr": 3.0, "ac": 7, "ca": 20, "pr": ["EL 401"], "co": ["EL 402R"], "i": [{"tn": "İlker Hamzaoğlu", "ta": 7, "tc": 20}], "ce": 0, "p": 263}, "200702": {"c": "EL 402", "n": "Very Large Scale Integrated System Design II", "f": "FENS", "cr": 3.0, "ac": 13, "ca": 20, "pr": ["EL 401"], "co": ["EL 402R"], "i": [{"tn": "İlker Hamzaoğlu", "ta": 13, "tc": 20}], "ce": 0, "p": 183}, "200802": {"c": "EL 402", "n": "Very Large Scale Integrated System Design II", "f": "FENS", "cr": 3.0, "ac": 8, "ca": 20, "pr": ["EL 401"], "co": ["EL 402R"], "i": [{"tn": "İlker Hamzaoğlu", "ta": 8, "tc": 20}], "ce": 0, "p": 257}, "201202": {"c": "EL 402", "n": "Very Large Scale Integrated System Design II", "f": "FENS", "cr": 3.0, "ac": 4, "ca": 15, "pr": ["EL 401"], "co": ["EL 402R"], "i": [{"tn": "İlker Hamzaoğlu", "ta": 4, "tc": 15}], "ce": 0, "p": 387}, "catList": ["VLSI system computer aided design (CAD) tools; laboratory experience in custom VLSI system chip design on workstations using concepts of cell hierarchy; design of large adder arrays and multipliers; VLSI architecture design; pipelining; low-power design strategies; final proje involving specification, design and evaluation of a VLSI chip or VLSI CAD program; written report and oral presentation on the final project."]}