<HTML>
<pre>/*<br> *######################################################################<br> *                                RAppIDJDP<br> *           Rapid Application Initialization and Documentation Tool<br> *                         Freescale Semiconductor Inc.<br> *<br> *######################################################################<br> *<br> * Project Name           : fsae_main_controller<br> *<br> * Project File           : fsae_main_controller.rsp<br> *<br> * Revision Number        : 1.0<br> *<br> * Tool Version           : 1.3.1.6<br> *<br> * file                   : dspi_init.c<br> *<br> * Target Compiler        : Codewarrior<br> *<br> * Target Part            : MPC5604B<br> *<br> * Part Errata Fixes      : none<br> *<br> * Project Last Save Date : 06-Jun-2013 02:49:54<br> *<br> * Created on Date        : 06-Jun-2013 02:49:57<br> *<br> * Brief Description      : This File contains configuration for DSPI <br> *<br> ******************************************************************************** <br> *<br> * Detail Description     : This file contain functions for configuration of<br> *                         DSPI module and done initialization for clock and<br> *                         transfer attributes,Interrupt request select,<br> *                         Transmit and Receive queue.<br> *<br> ******************************************************************************** <br> *<br> *######################################################################<br>*/<br><br> <br> <br>/********************  Dependent Include files here **********************/<br><br>#include "dspi_init.h"<br>#include "dspi_var.h"<br><br><br><br><br>void dspi_init_fnc (void) <br>{<br>    dspi0_init_fnc();<br>    dspi1_init_fnc();<br>    dspi2_init_fnc();<br>}<br><br>void dspi0_init_fnc (void) <br>{<br>/*----------------------------------------------------------- */<br>/*    DSPI_0 Transmit and Receive QUEUE Initialization    */<br>/*----------------------------------------------------------- */<br><br><br>/*----------------------------------------------------------- */<br>/*    DSPI Initialization code for the DSPI_0 Device.    */<br>/*----------------------------------------------------------- */<br><br>/*----------------------------------------------------------- */<br>/*    DSPI_0 Module bit set (DSPI_MCR)            */<br>/*----------------------------------------------------------- */<br>    DSPI_0.MCR.B.MDIS=0;<br>            /* Module Enabled */<br><br>/*----------------------------------------------------------- */<br>/*    DSPI_0 Halt bit set (DSPI_MCR)            */<br>/*----------------------------------------------------------- */<br>    DSPI_0.MCR.B.HALT =0x1;<br>            /*HALT bit set before CTAR'S initialization*/<br><br>    DSPI_0.CTAR[0].R = 0x78000000;<br>            /* Frame Size : 16    */<br>            /* Clock Polarity : Low    */<br>            /* Clock Phase - Data Capture : Leading    */<br>            /* Data Transfer Order : MSB First    */<br>            /* PCS TO SCK Delay Prescaler : 1    */<br>            /* After SCK Delay Prescaler : 1    */<br>            /* Delay After Transfer Prescaler : 1    */<br>            /* Baud Rate Prescaler : 2    */<br>            /* PCS to SCK Delay Scalar : 2    */<br>            /* After SCK Delay Scalar : 2    */<br>            /* Delay After Transfer Scalar : 2    */<br>            /* Baud rate Scalar : 2    */<br>            /* Double Baud Rate : Disable    */<br><br>    DSPI_0.CTAR[1].R = 0x78000000;<br>            /* Frame Size : 16    */<br>            /* Clock Polarity : Low    */<br>            /* Clock Phase - Data Capture : Leading    */<br>            /* Data Transfer Order : MSB First    */<br>            /* PCS TO SCK Delay Prescaler : 1    */<br>            /* After SCK Delay Prescaler : 1    */<br>            /* Delay After Transfer Prescaler : 1    */<br>            /* Baud Rate Prescaler : 2    */<br>            /* PCS to SCK Delay Scalar : 2    */<br>            /* After SCK Delay Scalar : 2    */<br>            /* Delay After Transfer Scalar : 2    */<br>            /* Baud rate Scalar : 2    */<br>            /* Double Baud Rate : Disable    */<br><br>    DSPI_0.CTAR[2].R = 0x78000000;<br>            /* Frame Size : 16    */<br>            /* Clock Polarity : Low    */<br>            /* Clock Phase - Data Capture : Leading    */<br>            /* Data Transfer Order : MSB First    */<br>            /* PCS TO SCK Delay Prescaler : 1    */<br>            /* After SCK Delay Prescaler : 1    */<br>            /* Delay After Transfer Prescaler : 1    */<br>            /* Baud Rate Prescaler : 2    */<br>            /* PCS to SCK Delay Scalar : 2    */<br>            /* After SCK Delay Scalar : 2    */<br>            /* Delay After Transfer Scalar : 2    */<br>            /* Baud rate Scalar : 2    */<br>            /* Double Baud Rate : Disable    */<br><br>    DSPI_0.CTAR[3].R = 0x78000000;<br>            /* Frame Size : 16    */<br>            /* Clock Polarity : Low    */<br>            /* Clock Phase - Data Capture : Leading    */<br>            /* Data Transfer Order : MSB First    */<br>            /* PCS TO SCK Delay Prescaler : 1    */<br>            /* After SCK Delay Prescaler : 1    */<br>            /* Delay After Transfer Prescaler : 1    */<br>            /* Baud Rate Prescaler : 2    */<br>            /* PCS to SCK Delay Scalar : 2    */<br>            /* After SCK Delay Scalar : 2    */<br>            /* Delay After Transfer Scalar : 2    */<br>            /* Baud rate Scalar : 2    */<br>            /* Double Baud Rate : Disable    */<br><br>    DSPI_0.CTAR[4].R = 0x78000000;<br>            /* Frame Size : 16    */<br>            /* Clock Polarity : Low    */<br>            /* Clock Phase - Data Capture : Leading    */<br>            /* Data Transfer Order : MSB First    */<br>            /* PCS TO SCK Delay Prescaler : 1    */<br>            /* After SCK Delay Prescaler : 1    */<br>            /* Delay After Transfer Prescaler : 1    */<br>            /* Baud Rate Prescaler : 2    */<br>            /* PCS to SCK Delay Scalar : 2    */<br>            /* After SCK Delay Scalar : 2    */<br>            /* Delay After Transfer Scalar : 2    */<br>            /* Baud rate Scalar : 2    */<br>            /* Double Baud Rate : Disable    */<br><br>    DSPI_0.CTAR[5].R = 0x78000000;<br>            /* Frame Size : 16    */<br>            /* Clock Polarity : Low    */<br>            /* Clock Phase - Data Capture : Leading    */<br>            /* Data Transfer Order : MSB First    */<br>            /* PCS TO SCK Delay Prescaler : 1    */<br>            /* After SCK Delay Prescaler : 1    */<br>            /* Delay After Transfer Prescaler : 1    */<br>            /* Baud Rate Prescaler : 2    */<br>            /* PCS to SCK Delay Scalar : 2    */<br>            /* After SCK Delay Scalar : 2    */<br>            /* Delay After Transfer Scalar : 2    */<br>            /* Baud rate Scalar : 2    */<br>            /* Double Baud Rate : Disable    */<br><br>/*----------------------------------------------------------- */<br>/*    DSPI_0 Interrupt Select Enable Register (DSPI_RSER)    */<br>/*----------------------------------------------------------- */<br>    DSPI_0.RSER.R = 0x00000000;<br>            /* Transmission Complete Request : Disable    */<br>            /* DSPI Finished Request : Disable    */<br>            /* Transmit FIFO Underflow Request Enable : Disable    */<br>            /* Transmit FIFO Fill Request Enable : Disable    */<br>            /* Transmit FIFO Fill Interrupt Request : Interrupt    */<br>            /* Receive FIFO Overflow Request Enable : Disable    */<br>            /* Receive FIFO Drain Request Enable : Disable    */<br>            /* Receive FIFO Drain Interrupt Request : Interrupt    */<br><br>/*----------------------------------------------------------- */<br>/*    DSPI_0 Module Configuration Register (DSPI_MCR)    */<br>/*----------------------------------------------------------- */<br>    DSPI_0.MCR.R = 0x00000001;<br>            /* Master/Slave Mode : Slave    */<br>            /* SPI/DSI/CSI Mode : SPI    */<br>            /* Freeze Mode : Disable    */<br>            /* Modified Time Format : Disable    */<br>            /* Peripheral Chip Select Strobe is used as the Peripheral chip select 5 signal.    */<br>            /* Receive FIFO Overflow Overwrite Enable : Disable    */<br>            /* Peripheral Chip Select Line 5 inactive state : Low    */<br>            /* Peripheral Chip Select Line 4 inactive state : Low    */<br>            /* Peripheral Chip Select Line 3 inactive state : Low    */<br>            /* Peripheral Chip Select Line 2 inactive state : Low    */<br>            /* Peripheral Chip Select Line 1 inactive state : Low    */<br>            /* Peripheral Chip Select Line 0 inactive state : Low    */<br>            /* Transmit FIFO : Enable    */<br>            /* Receive FIFO : Enable    */<br>            /* Sample Point : 0    */<br>            /* Continuous Serial Communication Clock : Disable    */<br>            /* Halt Mode : Enable    */<br>            /* Module : Enabled    */<br><br>/*----------------------------------------------------------- */<br>/*    DSPI_0 Transfer Configuration Register (DSPI_TCR)    */<br>/*----------------------------------------------------------- */<br>    DSPI_0.TCR.B.TCNT = 0x0;<br>            /* Transfer Count : 0    */<br><br>    DSPI_0.MCR.B.MDIS= 0;<br>            /* Module : Enable*/<br><br>}<br><br><br>void dspi1_init_fnc (void) <br>{<br>/*----------------------------------------------------------- */<br>/*    DSPI_1 Transmit and Receive QUEUE Initialization    */<br>/*----------------------------------------------------------- */<br><br><br>/*----------------------------------------------------------- */<br>/*    DSPI Initialization code for the DSPI_1 Device.    */<br>/*----------------------------------------------------------- */<br><br>/*----------------------------------------------------------- */<br>/*    DSPI_1 Module bit set (DSPI_MCR)            */<br>/*----------------------------------------------------------- */<br>    DSPI_1.MCR.B.MDIS=0;<br>            /* Module Enabled */<br><br>/*----------------------------------------------------------- */<br>/*    DSPI_1 Halt bit set (DSPI_MCR)            */<br>/*----------------------------------------------------------- */<br>    DSPI_1.MCR.B.HALT =0x1;<br>            /*HALT bit set before CTAR'S initialization*/<br><br>    DSPI_1.CTAR[0].R = 0x780A7727;<br>            /* Frame Size : 16    */<br>            /* Clock Polarity : Low    */<br>            /* Clock Phase - Data Capture : Leading    */<br>            /* Data Transfer Order : MSB First    */<br>            /* PCS TO SCK Delay Prescaler : 1    */<br>            /* After SCK Delay Prescaler : 1    */<br>            /* Delay After Transfer Prescaler : 5    */<br>            /* Baud Rate Prescaler : 5    */<br>            /* PCS to SCK Delay Scalar : 256    */<br>            /* After SCK Delay Scalar : 256    */<br>            /* Delay After Transfer Scalar : 8    */<br>            /* Baud rate Scalar : 128    */<br>            /* Double Baud Rate : Disable    */<br><br>    DSPI_1.CTAR[1].R = 0x78000000;<br>            /* Frame Size : 16    */<br>            /* Clock Polarity : Low    */<br>            /* Clock Phase - Data Capture : Leading    */<br>            /* Data Transfer Order : MSB First    */<br>            /* PCS TO SCK Delay Prescaler : 1    */<br>            /* After SCK Delay Prescaler : 1    */<br>            /* Delay After Transfer Prescaler : 1    */<br>            /* Baud Rate Prescaler : 2    */<br>            /* PCS to SCK Delay Scalar : 2    */<br>            /* After SCK Delay Scalar : 2    */<br>            /* Delay After Transfer Scalar : 2    */<br>            /* Baud rate Scalar : 2    */<br>            /* Double Baud Rate : Disable    */<br><br>    DSPI_1.CTAR[2].R = 0x78000000;<br>            /* Frame Size : 16    */<br>            /* Clock Polarity : Low    */<br>            /* Clock Phase - Data Capture : Leading    */<br>            /* Data Transfer Order : MSB First    */<br>            /* PCS TO SCK Delay Prescaler : 1    */<br>            /* After SCK Delay Prescaler : 1    */<br>            /* Delay After Transfer Prescaler : 1    */<br>            /* Baud Rate Prescaler : 2    */<br>            /* PCS to SCK Delay Scalar : 2    */<br>            /* After SCK Delay Scalar : 2    */<br>            /* Delay After Transfer Scalar : 2    */<br>            /* Baud rate Scalar : 2    */<br>            /* Double Baud Rate : Disable    */<br><br>    DSPI_1.CTAR[3].R = 0x78000000;<br>            /* Frame Size : 16    */<br>            /* Clock Polarity : Low    */<br>            /* Clock Phase - Data Capture : Leading    */<br>            /* Data Transfer Order : MSB First    */<br>            /* PCS TO SCK Delay Prescaler : 1    */<br>            /* After SCK Delay Prescaler : 1    */<br>            /* Delay After Transfer Prescaler : 1    */<br>            /* Baud Rate Prescaler : 2    */<br>            /* PCS to SCK Delay Scalar : 2    */<br>            /* After SCK Delay Scalar : 2    */<br>            /* Delay After Transfer Scalar : 2    */<br>            /* Baud rate Scalar : 2    */<br>            /* Double Baud Rate : Disable    */<br><br>    DSPI_1.CTAR[4].R = 0x78000000;<br>            /* Frame Size : 16    */<br>            /* Clock Polarity : Low    */<br>            /* Clock Phase - Data Capture : Leading    */<br>            /* Data Transfer Order : MSB First    */<br>            /* PCS TO SCK Delay Prescaler : 1    */<br>            /* After SCK Delay Prescaler : 1    */<br>            /* Delay After Transfer Prescaler : 1    */<br>            /* Baud Rate Prescaler : 2    */<br>            /* PCS to SCK Delay Scalar : 2    */<br>            /* After SCK Delay Scalar : 2    */<br>            /* Delay After Transfer Scalar : 2    */<br>            /* Baud rate Scalar : 2    */<br>            /* Double Baud Rate : Disable    */<br><br>    DSPI_1.CTAR[5].R = 0x78000000;<br>            /* Frame Size : 16    */<br>            /* Clock Polarity : Low    */<br>            /* Clock Phase - Data Capture : Leading    */<br>            /* Data Transfer Order : MSB First    */<br>            /* PCS TO SCK Delay Prescaler : 1    */<br>            /* After SCK Delay Prescaler : 1    */<br>            /* Delay After Transfer Prescaler : 1    */<br>            /* Baud Rate Prescaler : 2    */<br>            /* PCS to SCK Delay Scalar : 2    */<br>            /* After SCK Delay Scalar : 2    */<br>            /* Delay After Transfer Scalar : 2    */<br>            /* Baud rate Scalar : 2    */<br>            /* Double Baud Rate : Disable    */<br><br>/*----------------------------------------------------------- */<br>/*    DSPI_1 Interrupt Select Enable Register (DSPI_RSER)    */<br>/*----------------------------------------------------------- */<br>    DSPI_1.RSER.R = 0x00000000;<br>            /* Transmission Complete Request : Disable    */<br>            /* DSPI Finished Request : Disable    */<br>            /* Transmit FIFO Underflow Request Enable : Disable    */<br>            /* Transmit FIFO Fill Request Enable : Disable    */<br>            /* Transmit FIFO Fill Interrupt Request : Interrupt    */<br>            /* Receive FIFO Overflow Request Enable : Disable    */<br>            /* Receive FIFO Drain Request Enable : Disable    */<br>            /* Receive FIFO Drain Interrupt Request : Interrupt    */<br><br>/*----------------------------------------------------------- */<br>/*    DSPI_1 Module Configuration Register (DSPI_MCR)    */<br>/*----------------------------------------------------------- */<br>    DSPI_1.MCR.R = 0x80000000;<br>            /* Master/Slave Mode : Master    */<br>            /* SPI/DSI/CSI Mode : SPI    */<br>            /* Freeze Mode : Disable    */<br>            /* Modified Time Format : Disable    */<br>            /* Peripheral Chip Select Strobe is used as the Peripheral chip select 5 signal.    */<br>            /* Receive FIFO Overflow Overwrite Enable : Disable    */<br>            /* Peripheral Chip Select Line 5 inactive state : Low    */<br>            /* Peripheral Chip Select Line 4 inactive state : Low    */<br>            /* Peripheral Chip Select Line 3 inactive state : Low    */<br>            /* Peripheral Chip Select Line 2 inactive state : Low    */<br>            /* Peripheral Chip Select Line 1 inactive state : Low    */<br>            /* Peripheral Chip Select Line 0 inactive state : Low    */<br>            /* Transmit FIFO : Enable    */<br>            /* Receive FIFO : Enable    */<br>            /* Sample Point : 0    */<br>            /* Continuous Serial Communication Clock : Disable    */<br>            /* Halt Mode : Disable    */<br>            /* Module : Enabled    */<br><br>/*----------------------------------------------------------- */<br>/*    DSPI_1 Transfer Configuration Register (DSPI_TCR)    */<br>/*----------------------------------------------------------- */<br>    DSPI_1.TCR.B.TCNT = 0x0;<br>            /* Transfer Count : 0    */<br><br>    DSPI_1.MCR.B.MDIS= 0;<br>            /* Module : Enable*/<br><br>}<br><br><br>void dspi2_init_fnc (void) <br>{<br>/*----------------------------------------------------------- */<br>/*    DSPI_2 Transmit and Receive QUEUE Initialization    */<br>/*----------------------------------------------------------- */<br><br><br>/*----------------------------------------------------------- */<br>/*    DSPI Initialization code for the DSPI_2 Device.    */<br>/*----------------------------------------------------------- */<br><br>/*----------------------------------------------------------- */<br>/*    DSPI_2 Module bit set (DSPI_MCR)            */<br>/*----------------------------------------------------------- */<br>    DSPI_2.MCR.B.MDIS=0;<br>            /* Module Enabled */<br><br>/*----------------------------------------------------------- */<br>/*    DSPI_2 Halt bit set (DSPI_MCR)            */<br>/*----------------------------------------------------------- */<br>    DSPI_2.MCR.B.HALT =0x1;<br>            /*HALT bit set before CTAR'S initialization*/<br><br>    DSPI_2.CTAR[0].R = 0x78000000;<br>            /* Frame Size : 16    */<br>            /* Clock Polarity : Low    */<br>            /* Clock Phase - Data Capture : Leading    */<br>            /* Data Transfer Order : MSB First    */<br>            /* PCS TO SCK Delay Prescaler : 1    */<br>            /* After SCK Delay Prescaler : 1    */<br>            /* Delay After Transfer Prescaler : 1    */<br>            /* Baud Rate Prescaler : 2    */<br>            /* PCS to SCK Delay Scalar : 2    */<br>            /* After SCK Delay Scalar : 2    */<br>            /* Delay After Transfer Scalar : 2    */<br>            /* Baud rate Scalar : 2    */<br>            /* Double Baud Rate : Disable    */<br><br>    DSPI_2.CTAR[1].R = 0x78000000;<br>            /* Frame Size : 16    */<br>            /* Clock Polarity : Low    */<br>            /* Clock Phase - Data Capture : Leading    */<br>            /* Data Transfer Order : MSB First    */<br>            /* PCS TO SCK Delay Prescaler : 1    */<br>            /* After SCK Delay Prescaler : 1    */<br>            /* Delay After Transfer Prescaler : 1    */<br>            /* Baud Rate Prescaler : 2    */<br>            /* PCS to SCK Delay Scalar : 2    */<br>            /* After SCK Delay Scalar : 2    */<br>            /* Delay After Transfer Scalar : 2    */<br>            /* Baud rate Scalar : 2    */<br>            /* Double Baud Rate : Disable    */<br><br>    DSPI_2.CTAR[2].R = 0x78000000;<br>            /* Frame Size : 16    */<br>            /* Clock Polarity : Low    */<br>            /* Clock Phase - Data Capture : Leading    */<br>            /* Data Transfer Order : MSB First    */<br>            /* PCS TO SCK Delay Prescaler : 1    */<br>            /* After SCK Delay Prescaler : 1    */<br>            /* Delay After Transfer Prescaler : 1    */<br>            /* Baud Rate Prescaler : 2    */<br>            /* PCS to SCK Delay Scalar : 2    */<br>            /* After SCK Delay Scalar : 2    */<br>            /* Delay After Transfer Scalar : 2    */<br>            /* Baud rate Scalar : 2    */<br>            /* Double Baud Rate : Disable    */<br><br>    DSPI_2.CTAR[3].R = 0x78000000;<br>            /* Frame Size : 16    */<br>            /* Clock Polarity : Low    */<br>            /* Clock Phase - Data Capture : Leading    */<br>            /* Data Transfer Order : MSB First    */<br>            /* PCS TO SCK Delay Prescaler : 1    */<br>            /* After SCK Delay Prescaler : 1    */<br>            /* Delay After Transfer Prescaler : 1    */<br>            /* Baud Rate Prescaler : 2    */<br>            /* PCS to SCK Delay Scalar : 2    */<br>            /* After SCK Delay Scalar : 2    */<br>            /* Delay After Transfer Scalar : 2    */<br>            /* Baud rate Scalar : 2    */<br>            /* Double Baud Rate : Disable    */<br><br>    DSPI_2.CTAR[4].R = 0x78000000;<br>            /* Frame Size : 16    */<br>            /* Clock Polarity : Low    */<br>            /* Clock Phase - Data Capture : Leading    */<br>            /* Data Transfer Order : MSB First    */<br>            /* PCS TO SCK Delay Prescaler : 1    */<br>            /* After SCK Delay Prescaler : 1    */<br>            /* Delay After Transfer Prescaler : 1    */<br>            /* Baud Rate Prescaler : 2    */<br>            /* PCS to SCK Delay Scalar : 2    */<br>            /* After SCK Delay Scalar : 2    */<br>            /* Delay After Transfer Scalar : 2    */<br>            /* Baud rate Scalar : 2    */<br>            /* Double Baud Rate : Disable    */<br><br>    DSPI_2.CTAR[5].R = 0x78000000;<br>            /* Frame Size : 16    */<br>            /* Clock Polarity : Low    */<br>            /* Clock Phase - Data Capture : Leading    */<br>            /* Data Transfer Order : MSB First    */<br>            /* PCS TO SCK Delay Prescaler : 1    */<br>            /* After SCK Delay Prescaler : 1    */<br>            /* Delay After Transfer Prescaler : 1    */<br>            /* Baud Rate Prescaler : 2    */<br>            /* PCS to SCK Delay Scalar : 2    */<br>            /* After SCK Delay Scalar : 2    */<br>            /* Delay After Transfer Scalar : 2    */<br>            /* Baud rate Scalar : 2    */<br>            /* Double Baud Rate : Disable    */<br><br>/*----------------------------------------------------------- */<br>/*    DSPI_2 Interrupt Select Enable Register (DSPI_RSER)    */<br>/*----------------------------------------------------------- */<br>    DSPI_2.RSER.R = 0x00000000;<br>            /* Transmission Complete Request : Disable    */<br>            /* DSPI Finished Request : Disable    */<br>            /* Transmit FIFO Underflow Request Enable : Disable    */<br>            /* Transmit FIFO Fill Request Enable : Disable    */<br>            /* Transmit FIFO Fill Interrupt Request : Interrupt    */<br>            /* Receive FIFO Overflow Request Enable : Disable    */<br>            /* Receive FIFO Drain Request Enable : Disable    */<br>            /* Receive FIFO Drain Interrupt Request : Interrupt    */<br><br>/*----------------------------------------------------------- */<br>/*    DSPI_2 Module Configuration Register (DSPI_MCR)    */<br>/*----------------------------------------------------------- */<br>    DSPI_2.MCR.R = 0x00000001;<br>            /* Master/Slave Mode : Slave    */<br>            /* SPI/DSI/CSI Mode : SPI    */<br>            /* Freeze Mode : Disable    */<br>            /* Modified Time Format : Disable    */<br>            /* Peripheral Chip Select Strobe is used as the Peripheral chip select 5 signal.    */<br>            /* Receive FIFO Overflow Overwrite Enable : Disable    */<br>            /* Peripheral Chip Select Line 5 inactive state : Low    */<br>            /* Peripheral Chip Select Line 4 inactive state : Low    */<br>            /* Peripheral Chip Select Line 3 inactive state : Low    */<br>            /* Peripheral Chip Select Line 2 inactive state : Low    */<br>            /* Peripheral Chip Select Line 1 inactive state : Low    */<br>            /* Peripheral Chip Select Line 0 inactive state : Low    */<br>            /* Transmit FIFO : Enable    */<br>            /* Receive FIFO : Enable    */<br>            /* Sample Point : 0    */<br>            /* Continuous Serial Communication Clock : Disable    */<br>            /* Halt Mode : Enable    */<br>            /* Module : Enabled    */<br><br>/*----------------------------------------------------------- */<br>/*    DSPI_2 Transfer Configuration Register (DSPI_TCR)    */<br>/*----------------------------------------------------------- */<br>    DSPI_2.TCR.B.TCNT = 0x0;<br>            /* Transfer Count : 0    */<br><br>    DSPI_2.MCR.B.MDIS= 0;<br>            /* Module : Enable*/<br><br>}<br><br><br><br> <br>/*<br> *######################################################################<br> *                           End of File<br> *######################################################################<br>*/<br><br></pre></BODY></HTML>
