# Assaf Afriat â€“ Digital Design & Verification Portfolio

Welcome!  
This repository contains my professional CVs and selected projects, focused on:

- ASIC / FPGA Verification (UVM, SystemVerilog)
- Digital Design (RTL, FSMs, CDC, timing-aware design)

---

## ðŸ“„ Curriculum Vitae

### ðŸ”¹ Combined â€“ Digital Design & Verification
- HTML: `cv/cv_combined.html`
- PDF:  `cv/cv_combined.pdf`

### ðŸ”¹ Verification Engineer
- HTML: `cv_verification.html`
- PDF:  `cv_verification.pdf`

### ðŸ”¹ Digital Design Engineer
- HTML: `cv_design.html`
- PDF:  `cv_design.pdf`

---

## ðŸ§  Skills Snapshot
- SystemVerilog (RTL & UVM)
- Functional Coverage & Assertions
- Testbench Architecture
- FSM design, CDC, reset strategies
- Simulation & Debug (ModelSim, Icarus, GTKWave)

---

## ðŸš€ Featured Projects

### ðŸ§ª UVM Verification Project â€“ Configurable Packet Modifier (CPM)
- Full UVM-based verification environment (agents, RAL, coverage, scoreboard)
- Live HTML demo available
- Production-style project structure

ðŸ”— **Project Repository:**  
https://github.com/Assaf-Afriat/uvm-cpm-packet-modifier

ðŸ”— **Live Demo:**  
https://assaf-afriat.github.io/uvm-cpm-packet-modifier/deliverables/project_demo.html

---

### ðŸ”§ RTL Design Project â€“ UART Image Processing SoC
- Multi-clock SystemVerilog SoC for real-time 256x256 RGB image transfer at 5.5 Mbaud
- Full protocol stack: PHY (32x oversampling), MAC (frame-safe), Classifier, CDC synchronizers
- DMA-style burst engine with dedicated RX/TX sequencers and color-separated SRAM
- 27 RTL modules across two clock domains (176 MHz / 100 MHz), 6 register files
- Synthesized and hardware-verified on Digilent Nexys A7-100T (Artix-7)

ðŸ”— **Project Repository:**  
https://github.com/Assaf-Afriat/uart-image-processing-soc

ðŸ”— **Live Demo:**  
https://assaf-afriat.github.io/uart-image-processing-soc/docs/project_demo.html

---

