// hazard_detection_unit.v

module hazard_detection_unit(
	input wire [31:0]instruction,
	
	output reg Control);
	
	initial begin
		reg [31:0]inst_1 = 0;
		reg [31:0]inst_2 = 0;
		reg [31:0]inst_3 = 0;
		reg [31:0]inst_4 = 0;
		reg [31:0]inst_5 = 0;
	end

	always @(instruction)
		inst_5 = inst_4;
		inst_4 = inst_3;
		inst_3 = inst_2;
		inst_2 = inst_1;
		inst_1 = instruction;
		
		if ((inst_1[25:21] == inst_2[15:11]) || (inst_1[20:16] == inst_2[15:11]))
			begin
				Control = 0;
				
	