[
    {
        "publicationNumber": "5347",
        "doi": null,
        "publicationYear": "1997",
        "publicationDate": "19-19 Nov. 1997",
        "articleNumber": "660664",
        "articleTitle": "IEE Colloquium on Mixed-Signal AHDL/VHDL Modelling and Synthesis (Ref. No.1997/331)",
        "volume": null,
        "issue": null,
        "startPage": "0_5",
        "endPage": null,
        "publisher": "IET",
        "articleContentType": "Conferences",
        "publicationTitle": "IEE Colloquium on Mixed-Signal AHDL/VHDL Modelling and Synthesis (Ref. No: 1997/331)",
        "authors": []
    },
    {
        "publicationNumber": "5347",
        "doi": "10.1049/ic:19971119",
        "publicationYear": "1997",
        "publicationDate": "19-19 Nov. 1997",
        "articleNumber": "660668",
        "articleTitle": "Analogue circuit synthesis from performance specifications",
        "volume": null,
        "issue": null,
        "startPage": "4/1",
        "endPage": "4/6",
        "publisher": "IET",
        "articleContentType": "Conferences",
        "publicationTitle": "IEE Colloquium on Mixed-Signal AHDL/VHDL Modelling and Synthesis (Ref. No: 1997/331)",
        "authors": [
            {
                "id": null,
                "preferredName": "Y. Lam",
                "firstName": "Y.",
                "lastName": "Lam"
            },
            {
                "id": null,
                "preferredName": "M. Zwolinski",
                "firstName": "M.",
                "lastName": "Zwolinski"
            }
        ]
    },
    {
        "publicationNumber": "5347",
        "doi": "10.1049/ic:19971118",
        "publicationYear": "1997",
        "publicationDate": "19-19 Nov. 1997",
        "articleNumber": "660667",
        "articleTitle": "High-level design of analogue circuitry using an analogue hardware description language",
        "volume": null,
        "issue": null,
        "startPage": "3/1",
        "endPage": "3/8",
        "publisher": "IET",
        "articleContentType": "Conferences",
        "publicationTitle": "IEE Colloquium on Mixed-Signal AHDL/VHDL Modelling and Synthesis (Ref. No: 1997/331)",
        "authors": [
            {
                "id": null,
                "preferredName": "R.J. Binns",
                "firstName": "R.J.",
                "lastName": "Binns"
            },
            {
                "id": null,
                "preferredName": "P. Hallam",
                "firstName": "P.",
                "lastName": "Hallam"
            },
            {
                "id": null,
                "preferredName": "B. Mack",
                "firstName": "B.",
                "lastName": "Mack"
            },
            {
                "id": null,
                "preferredName": "R. Massara",
                "firstName": "R.",
                "lastName": "Massara"
            }
        ]
    },
    {
        "publicationNumber": "5347",
        "doi": "10.1049/ic:19971117",
        "publicationYear": "1997",
        "publicationDate": "19-19 Nov. 1997",
        "articleNumber": "660666",
        "articleTitle": "Behavioural modelling of mixed-signal circuits using PWL waveforms",
        "volume": null,
        "issue": null,
        "startPage": "2/1",
        "endPage": "2/6",
        "publisher": "IET",
        "articleContentType": "Conferences",
        "publicationTitle": "IEE Colloquium on Mixed-Signal AHDL/VHDL Modelling and Synthesis (Ref. No: 1997/331)",
        "authors": [
            {
                "id": null,
                "preferredName": "D.I. Long",
                "firstName": "D.I.",
                "lastName": "Long"
            }
        ]
    },
    {
        "publicationNumber": "5347",
        "doi": "10.1049/ic:19971121",
        "publicationYear": "1997",
        "publicationDate": "19-19 Nov. 1997",
        "articleNumber": "660670",
        "articleTitle": "Developments in and applications of mixed-signal HDL tools",
        "volume": null,
        "issue": null,
        "startPage": "6/1",
        "endPage": "610",
        "publisher": "IET",
        "articleContentType": "Conferences",
        "publicationTitle": "IEE Colloquium on Mixed-Signal AHDL/VHDL Modelling and Synthesis (Ref. No: 1997/331)",
        "authors": [
            {
                "id": null,
                "preferredName": "R. Wilton",
                "firstName": "R.",
                "lastName": "Wilton"
            }
        ]
    },
    {
        "publicationNumber": "5347",
        "doi": "10.1049/ic:19971116",
        "publicationYear": "1997",
        "publicationDate": "19-19 Nov. 1997",
        "articleNumber": "660665",
        "articleTitle": "A hierarchical technique to model parametric device variation in non-linear analogue CMOS architectures",
        "volume": null,
        "issue": null,
        "startPage": "1/1",
        "endPage": "1/7",
        "publisher": "IET",
        "articleContentType": "Conferences",
        "publicationTitle": "IEE Colloquium on Mixed-Signal AHDL/VHDL Modelling and Synthesis (Ref. No: 1997/331)",
        "authors": [
            {
                "id": null,
                "preferredName": "D. Enright",
                "firstName": "D.",
                "lastName": "Enright"
            },
            {
                "id": null,
                "preferredName": "R.J. Mack",
                "firstName": "R.J.",
                "lastName": "Mack"
            }
        ]
    },
    {
        "publicationNumber": "5347",
        "doi": "10.1049/ic:19971120",
        "publicationYear": "1997",
        "publicationDate": "19-19 Nov. 1997",
        "articleNumber": "660669",
        "articleTitle": "Automated generation of system-level AHDL architectures using a genetic algorithm",
        "volume": null,
        "issue": null,
        "startPage": "5/1",
        "endPage": "5/7",
        "publisher": "IET",
        "articleContentType": "Conferences",
        "publicationTitle": "IEE Colloquium on Mixed-Signal AHDL/VHDL Modelling and Synthesis (Ref. No: 1997/331)",
        "authors": [
            {
                "id": null,
                "preferredName": "A.M. White",
                "firstName": "A.M.",
                "lastName": "White"
            },
            {
                "id": null,
                "preferredName": "P. Hallam",
                "firstName": "P.",
                "lastName": "Hallam"
            },
            {
                "id": null,
                "preferredName": "R.J. Binns",
                "firstName": "R.J.",
                "lastName": "Binns"
            }
        ]
    }
]