{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1425861822774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1425861822774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 19:43:42 2015 " "Processing started: Sun Mar 08 19:43:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1425861822774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1425861822774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project -c Part3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project -c Part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1425861822774 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1425861823180 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Part3 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Part3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1425861823211 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1425861823273 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1425861823273 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vgacon:inst22\|vga_pll:divider\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"vgacon:inst22\|vga_pll:divider\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vgacon:inst22\|vga_pll:divider\|altpll:altpll_component\|_clk0 14 15 0 0 " "Implementing clock multiplication of 14, clock division of 15, and phase shift of 0 degrees (0 ps) for vgacon:inst22\|vga_pll:divider\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 460 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1425861823336 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 460 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1425861823336 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1425861823585 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1425861823601 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1425861824459 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1425861824459 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1425861824459 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 6312 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1425861824459 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 6313 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1425861824459 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 6314 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1425861824459 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1425861824459 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1425861824474 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "213 274 " "No exact pin location assignment(s) for 213 pins of 274 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N " "Pin N not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { N } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -48 936 1112 -32 "N" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 428 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[23\] " "Pin IRout\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[23] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 164 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[22\] " "Pin IRout\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[22] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 165 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[21\] " "Pin IRout\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[21] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 166 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[20\] " "Pin IRout\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[20] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 167 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[19\] " "Pin IRout\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[19] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 168 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[18\] " "Pin IRout\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[18] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 169 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[17\] " "Pin IRout\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[17] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 170 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[16\] " "Pin IRout\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[16] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 171 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[15\] " "Pin IRout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[15] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 172 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[14\] " "Pin IRout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[14] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 173 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[13\] " "Pin IRout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[13] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 174 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[12\] " "Pin IRout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[12] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 175 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[11\] " "Pin IRout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[11] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 176 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[10\] " "Pin IRout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[10] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 177 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[9\] " "Pin IRout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[9] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 178 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[8\] " "Pin IRout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[8] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 179 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[7\] " "Pin IRout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[7] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 180 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[6\] " "Pin IRout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[6] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 181 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[5\] " "Pin IRout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[5] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 182 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[4\] " "Pin IRout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[4] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 183 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[3\] " "Pin IRout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 184 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[2\] " "Pin IRout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 185 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[1\] " "Pin IRout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 186 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRout\[0\] " "Pin IRout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRout[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 168 1272 1448 184 "IRout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 187 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[23\] " "Pin MemDataOut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[23] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 188 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[22\] " "Pin MemDataOut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[22] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 189 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[21\] " "Pin MemDataOut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[21] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 190 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[20\] " "Pin MemDataOut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[20] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 191 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[19\] " "Pin MemDataOut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[19] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 192 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[18\] " "Pin MemDataOut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[18] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 193 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[17\] " "Pin MemDataOut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[17] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 194 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[16\] " "Pin MemDataOut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[16] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 195 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[15\] " "Pin MemDataOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[15] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 196 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[14\] " "Pin MemDataOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[14] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 197 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[13\] " "Pin MemDataOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[13] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 198 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[12\] " "Pin MemDataOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[12] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 199 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[11\] " "Pin MemDataOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[11] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 200 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[10\] " "Pin MemDataOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[10] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 201 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[9\] " "Pin MemDataOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[9] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 202 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[8\] " "Pin MemDataOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[8] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 203 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[7\] " "Pin MemDataOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[7] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 204 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[6\] " "Pin MemDataOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[6] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 205 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[5\] " "Pin MemDataOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[5] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 206 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[4\] " "Pin MemDataOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[4] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 207 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[3\] " "Pin MemDataOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 208 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[2\] " "Pin MemDataOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 209 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[1\] " "Pin MemDataOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 210 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOut\[0\] " "Pin MemDataOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { MemDataOut[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 216 936 1112 232 "MemDataOut" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemDataOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 211 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_read " "Pin mem_read not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { mem_read } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 224 1280 1456 240 "mem_read" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 431 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[15\] " "Pin muxMAout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[15] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 212 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[14\] " "Pin muxMAout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[14] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 213 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[13\] " "Pin muxMAout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[13] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 214 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[12\] " "Pin muxMAout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[12] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 215 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[11\] " "Pin muxMAout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[11] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 216 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[10\] " "Pin muxMAout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[10] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 217 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[9\] " "Pin muxMAout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[9] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 218 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[8\] " "Pin muxMAout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[8] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 219 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[7\] " "Pin muxMAout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[7] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 220 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[6\] " "Pin muxMAout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[6] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 221 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[5\] " "Pin muxMAout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[5] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 222 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[4\] " "Pin muxMAout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[4] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 223 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[3\] " "Pin muxMAout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 224 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[2\] " "Pin muxMAout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 225 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[1\] " "Pin muxMAout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 226 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMAout\[0\] " "Pin muxMAout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMAout[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 296 944 1122 312 "muxMAout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMAout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 227 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ma_select " "Pin ma_select not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ma_select } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 952 1128 360 "ma_select" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ma_select } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 432 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[15\] " "Pin RZout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[15] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 228 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[14\] " "Pin RZout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[14] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 229 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[13\] " "Pin RZout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[13] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 230 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[12\] " "Pin RZout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[12] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 231 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[11\] " "Pin RZout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[11] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 232 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[10\] " "Pin RZout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[10] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 233 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[9\] " "Pin RZout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[9] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 234 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[8\] " "Pin RZout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[8] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 235 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[7\] " "Pin RZout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[7] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 236 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[6\] " "Pin RZout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[6] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 237 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[5\] " "Pin RZout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[5] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 238 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[4\] " "Pin RZout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[4] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 239 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[3\] " "Pin RZout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 240 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[2\] " "Pin RZout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 241 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[1\] " "Pin RZout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 242 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZout\[0\] " "Pin RZout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RZout[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -72 936 1112 -56 "RZout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RZout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 243 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[15\] " "Pin DataS\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[15] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 244 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[14\] " "Pin DataS\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[14] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 245 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[13\] " "Pin DataS\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[13] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 246 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[12\] " "Pin DataS\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[12] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 247 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[11\] " "Pin DataS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[11] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 248 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[10\] " "Pin DataS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[10] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 249 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[9\] " "Pin DataS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[9] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 250 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[8\] " "Pin DataS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[8] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 251 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[7\] " "Pin DataS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[7] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 252 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[6\] " "Pin DataS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[6] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 253 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[5\] " "Pin DataS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[5] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 254 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[4\] " "Pin DataS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[4] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 255 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[3\] " "Pin DataS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 256 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[2\] " "Pin DataS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 257 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[1\] " "Pin DataS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 258 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataS\[0\] " "Pin DataS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataS[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 304 1296 1472 320 "DataS" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 259 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[15\] " "Pin RYout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[15] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 260 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[14\] " "Pin RYout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[14] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 261 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[13\] " "Pin RYout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[13] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 262 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[12\] " "Pin RYout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[12] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 263 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[11\] " "Pin RYout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[11] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 264 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[10\] " "Pin RYout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[10] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 265 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[9\] " "Pin RYout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[9] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 266 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[8\] " "Pin RYout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[8] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 267 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[7\] " "Pin RYout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[7] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 268 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[6\] " "Pin RYout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[6] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 269 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[5\] " "Pin RYout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[5] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 270 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[4\] " "Pin RYout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[4] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 271 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[3\] " "Pin RYout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 272 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[2\] " "Pin RYout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 273 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[1\] " "Pin RYout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 274 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RYout\[0\] " "Pin RYout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RYout[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 184 936 1112 200 "RYout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RYout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 275 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[15\] " "Pin DataT\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[15] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 280 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[14\] " "Pin DataT\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[14] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 281 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[13\] " "Pin DataT\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[13] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 282 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[12\] " "Pin DataT\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[12] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 283 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[11\] " "Pin DataT\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[11] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 284 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[10\] " "Pin DataT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[10] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 285 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[9\] " "Pin DataT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[9] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 286 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[8\] " "Pin DataT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[8] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 287 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[7\] " "Pin DataT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[7] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 288 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[6\] " "Pin DataT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[6] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 289 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[5\] " "Pin DataT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[5] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 290 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[4\] " "Pin DataT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[4] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 291 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[3\] " "Pin DataT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 292 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[2\] " "Pin DataT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 293 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[1\] " "Pin DataT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 294 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataT\[0\] " "Pin DataT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DataT[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 344 1296 1472 360 "DataT" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 295 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[15\] " "Pin Address\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[15] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 306 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[14\] " "Pin Address\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[14] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 307 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[13\] " "Pin Address\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[13] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 308 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[12\] " "Pin Address\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[12] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 309 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[11\] " "Pin Address\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[11] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 310 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[10\] " "Pin Address\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[10] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 311 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[9\] " "Pin Address\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[9] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 312 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[8\] " "Pin Address\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[8] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 313 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[7\] " "Pin Address\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[7] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 314 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[6\] " "Pin Address\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[6] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 315 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[5\] " "Pin Address\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[5] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 316 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[4\] " "Pin Address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[4] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 317 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[3\] " "Pin Address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 318 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[2\] " "Pin Address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 319 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[1\] " "Pin Address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 320 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[0\] " "Pin Address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Address[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 152 936 1112 168 "Address" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 321 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Pin C not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { C } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 24 936 1112 40 "C" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 433 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V " "Pin V not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { V } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 72 936 1112 88 "V" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { V } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 434 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z " "Pin Z not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Z } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 120 936 1112 136 "Z" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 435 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_HSYNC " "Pin VGA_HSYNC not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_HSYNC } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -256 1152 1328 -240 "VGA_HSYNC" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_HSYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 436 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_VSYNC " "Pin VGA_VSYNC not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_VSYNC } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -216 1144 1320 -200 "VGA_VSYNC" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_VSYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 437 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[15\] " "Pin JMV\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[15] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 350 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[14\] " "Pin JMV\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[14] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 351 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[13\] " "Pin JMV\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[13] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 352 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[12\] " "Pin JMV\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[12] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 353 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[11\] " "Pin JMV\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[11] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 354 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[10\] " "Pin JMV\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[10] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 355 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[9\] " "Pin JMV\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[9] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 356 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[8\] " "Pin JMV\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[8] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 357 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[7\] " "Pin JMV\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[7] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 358 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[6\] " "Pin JMV\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[6] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 359 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[5\] " "Pin JMV\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[5] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 360 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[4\] " "Pin JMV\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[4] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 361 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[3\] " "Pin JMV\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 362 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[2\] " "Pin JMV\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 363 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[1\] " "Pin JMV\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 364 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMV\[0\] " "Pin JMV\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { JMV[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 264 1288 1464 280 "JMV" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMV[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 365 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[15\] " "Pin muxMA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[15] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 384 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[14\] " "Pin muxMA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[14] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 385 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[13\] " "Pin muxMA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[13] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 386 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[12\] " "Pin muxMA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[12] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 387 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[11\] " "Pin muxMA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[11] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 388 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[10\] " "Pin muxMA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[10] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 389 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[9\] " "Pin muxMA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[9] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 390 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[8\] " "Pin muxMA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[8] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 391 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[7\] " "Pin muxMA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[7] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 392 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[6\] " "Pin muxMA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[6] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 393 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[5\] " "Pin muxMA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[5] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 394 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[4\] " "Pin muxMA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[4] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 395 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[3\] " "Pin muxMA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 396 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[2\] " "Pin muxMA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 397 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[1\] " "Pin muxMA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 398 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "muxMA\[0\] " "Pin muxMA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { muxMA[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 400 1296 1472 416 "muxMA" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxMA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 399 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[15\] " "Pin RMout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[15] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 400 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[14\] " "Pin RMout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[14] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 401 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[13\] " "Pin RMout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[13] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 402 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[12\] " "Pin RMout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[12] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 403 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[11\] " "Pin RMout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[11] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 404 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[10\] " "Pin RMout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[10] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 405 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[9\] " "Pin RMout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[9] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 406 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[8\] " "Pin RMout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[8] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 407 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[7\] " "Pin RMout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[7] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 408 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[6\] " "Pin RMout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[6] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 409 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[5\] " "Pin RMout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[5] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 410 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[4\] " "Pin RMout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[4] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 411 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[3\] " "Pin RMout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 412 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[2\] " "Pin RMout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 413 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[1\] " "Pin RMout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 414 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RMout\[0\] " "Pin RMout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RMout[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { 248 928 1104 264 "RMout" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RMout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 415 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[3\] " "Pin VGA_B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_B[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -88 1120 1296 -72 "VGA_B" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 416 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[2\] " "Pin VGA_B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_B[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -88 1120 1296 -72 "VGA_B" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 417 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[1\] " "Pin VGA_B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_B[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -88 1120 1296 -72 "VGA_B" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 418 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[0\] " "Pin VGA_B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_B[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -88 1120 1296 -72 "VGA_B" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 419 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[3\] " "Pin VGA_G\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_G[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -136 1144 1320 -120 "VGA_G" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 420 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[2\] " "Pin VGA_G\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_G[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -136 1144 1320 -120 "VGA_G" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 421 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[1\] " "Pin VGA_G\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_G[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -136 1144 1320 -120 "VGA_G" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 422 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[0\] " "Pin VGA_G\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_G[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -136 1144 1320 -120 "VGA_G" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 423 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[3\] " "Pin VGA_R\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_R[3] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -176 1136 1312 -160 "VGA_R" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 424 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[2\] " "Pin VGA_R\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_R[2] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -176 1136 1312 -160 "VGA_R" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 425 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[1\] " "Pin VGA_R\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_R[1] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -176 1136 1312 -160 "VGA_R" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 426 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[0\] " "Pin VGA_R\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_R[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -176 1136 1312 -160 "VGA_R" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 427 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[0\] " "Pin key\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key[0] } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -600 1544 1712 -584 "key" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 279 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1425861824802 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1425861824802 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Part3.sdc " "Synopsys Design Constraints File file not found: 'Part3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1425861825348 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1425861825348 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1425861825379 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1425861825379 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1425861825426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node clk27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1425861825738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlUnit2:inst2\|j_sel " "Destination node controlUnit2:inst2\|j_sel" {  } { { "controlUnit2.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/controlUnit2.vhd" 11 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlUnit2:inst2|j_sel } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 877 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1425861825738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlUnit2:inst2\|shift_sel " "Destination node controlUnit2:inst2\|shift_sel" {  } { { "controlUnit2.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/controlUnit2.vhd" 11 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlUnit2:inst2|shift_sel } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 863 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1425861825738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlUnit2:inst2\|ma_select " "Destination node controlUnit2:inst2\|ma_select" {  } { { "controlUnit2.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/controlUnit2.vhd" 10 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlUnit2:inst2|ma_select } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 880 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1425861825738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:inst18\|output\[4\] " "Destination node IR:inst18\|output\[4\]" {  } { { "IR.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IR.vhd" 16 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR:inst18|output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 812 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1425861825738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:inst18\|output\[5\] " "Destination node IR:inst18\|output\[5\]" {  } { { "IR.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IR.vhd" 16 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR:inst18|output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 811 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1425861825738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:inst18\|output\[6\] " "Destination node IR:inst18\|output\[6\]" {  } { { "IR.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IR.vhd" 16 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR:inst18|output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 810 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1425861825738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:inst18\|output\[7\] " "Destination node IR:inst18\|output\[7\]" {  } { { "IR.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IR.vhd" 16 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR:inst18|output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 809 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1425861825738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:inst18\|output\[8\] " "Destination node IR:inst18\|output\[8\]" {  } { { "IR.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IR.vhd" 16 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR:inst18|output[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 808 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1425861825738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:inst18\|output\[9\] " "Destination node IR:inst18\|output\[9\]" {  } { { "IR.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IR.vhd" 16 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR:inst18|output[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 807 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1425861825738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:inst18\|output\[10\] " "Destination node IR:inst18\|output\[10\]" {  } { { "IR.vhd" "" { Text "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IR.vhd" 16 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR:inst18|output[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 806 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1425861825738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1425861825738 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1425861825738 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clk27 } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk27" } } } } { "Part3.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.bdf" { { -376 -80 88 -360 "clk27" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 430 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1425861825738 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vgacon:inst22\|vga_pll:divider\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Automatically promoted node vgacon:inst22\|vga_pll:divider\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1425861825738 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vgacon:inst22|vga_pll:divider|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 460 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1425861825738 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_MemoryInterface:inst7\|inst8  " "Automatically promoted node IO_MemoryInterface:inst7\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1425861825738 ""}  } { { "IO_MemoryInterface.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IO_MemoryInterface.bdf" { { 56 448 512 104 "inst8" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:inst7|inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 631 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1425861825738 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_MemoryInterface:inst7\|inst6  " "Automatically promoted node IO_MemoryInterface:inst7\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1425861825738 ""}  } { { "IO_MemoryInterface.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IO_MemoryInterface.bdf" { { 160 448 512 208 "inst6" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:inst7|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 630 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1425861825738 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_MemoryInterface:inst7\|inst10  " "Automatically promoted node IO_MemoryInterface:inst7\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1425861825738 ""}  } { { "IO_MemoryInterface.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IO_MemoryInterface.bdf" { { -80 360 424 -32 "inst10" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:inst7|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 628 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1425861825738 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_MemoryInterface:inst7\|inst11  " "Automatically promoted node IO_MemoryInterface:inst7\|inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1425861825738 ""}  } { { "IO_MemoryInterface.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IO_MemoryInterface.bdf" { { -24 360 424 24 "inst11" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:inst7|inst11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 629 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1425861825738 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_MemoryInterface:inst7\|inst7  " "Automatically promoted node IO_MemoryInterface:inst7\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1425861825738 ""}  } { { "IO_MemoryInterface.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IO_MemoryInterface.bdf" { { 272 448 512 320 "inst7" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:inst7|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 626 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1425861825738 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_MemoryInterface:inst7\|inst9  " "Automatically promoted node IO_MemoryInterface:inst7\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1425861825738 ""}  } { { "IO_MemoryInterface.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IO_MemoryInterface.bdf" { { -136 360 424 -88 "inst9" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:inst7|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 627 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1425861825738 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_MemoryInterface:inst7\|inst12  " "Automatically promoted node IO_MemoryInterface:inst7\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1425861825738 ""}  } { { "IO_MemoryInterface.bdf" "" { Schematic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/IO_MemoryInterface.bdf" { { -192 360 424 -144 "inst12" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_MemoryInterface:inst7|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 0 { 0 ""} 0 632 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1425861825738 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1425861826284 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1425861826284 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1425861826284 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1425861826284 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1425861826300 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1425861826300 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1425861826300 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1425861826315 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1425861826502 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1425861826518 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1425861826518 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "213 unused 3.3V 1 212 0 " "Number of I/O pins in group: 213 (unused VREF, 3.3V VCCIO, 1 input, 212 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1425861826534 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1425861826534 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1425861826534 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1425861826534 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1425861826534 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 54 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1425861826534 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1425861826534 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 4 61 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1425861826534 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 25 34 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1425861826534 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 20 38 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1425861826534 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 47 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1425861826534 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1425861826534 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1425861826534 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1425861826799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1425861830357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1425861832993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1425861833009 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1425861863841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:31 " "Fitter placement operations ending: elapsed time is 00:00:31" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1425861863842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1425861865524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/David/Documents/GitHub/csce430/project_final_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1425861874763 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1425861874763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1425861886187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1425861886193 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1425861886193 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1425861886327 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "258 " "Found 258 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "N 0 " "Pin \"N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[23\] 0 " "Pin \"IRout\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[22\] 0 " "Pin \"IRout\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[21\] 0 " "Pin \"IRout\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[20\] 0 " "Pin \"IRout\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[19\] 0 " "Pin \"IRout\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[18\] 0 " "Pin \"IRout\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[17\] 0 " "Pin \"IRout\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[16\] 0 " "Pin \"IRout\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[15\] 0 " "Pin \"IRout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[14\] 0 " "Pin \"IRout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[13\] 0 " "Pin \"IRout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[12\] 0 " "Pin \"IRout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[11\] 0 " "Pin \"IRout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[10\] 0 " "Pin \"IRout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[9\] 0 " "Pin \"IRout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[8\] 0 " "Pin \"IRout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[7\] 0 " "Pin \"IRout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[6\] 0 " "Pin \"IRout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[5\] 0 " "Pin \"IRout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[4\] 0 " "Pin \"IRout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[3\] 0 " "Pin \"IRout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[2\] 0 " "Pin \"IRout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[1\] 0 " "Pin \"IRout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[0\] 0 " "Pin \"IRout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[23\] 0 " "Pin \"MemDataOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[22\] 0 " "Pin \"MemDataOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[21\] 0 " "Pin \"MemDataOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[20\] 0 " "Pin \"MemDataOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[19\] 0 " "Pin \"MemDataOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[18\] 0 " "Pin \"MemDataOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[17\] 0 " "Pin \"MemDataOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[16\] 0 " "Pin \"MemDataOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[15\] 0 " "Pin \"MemDataOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[14\] 0 " "Pin \"MemDataOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[13\] 0 " "Pin \"MemDataOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[12\] 0 " "Pin \"MemDataOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[11\] 0 " "Pin \"MemDataOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[10\] 0 " "Pin \"MemDataOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[9\] 0 " "Pin \"MemDataOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[8\] 0 " "Pin \"MemDataOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[7\] 0 " "Pin \"MemDataOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[6\] 0 " "Pin \"MemDataOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[5\] 0 " "Pin \"MemDataOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[4\] 0 " "Pin \"MemDataOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[3\] 0 " "Pin \"MemDataOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[2\] 0 " "Pin \"MemDataOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[1\] 0 " "Pin \"MemDataOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOut\[0\] 0 " "Pin \"MemDataOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_read 0 " "Pin \"mem_read\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[15\] 0 " "Pin \"muxMAout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[14\] 0 " "Pin \"muxMAout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[13\] 0 " "Pin \"muxMAout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[12\] 0 " "Pin \"muxMAout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[11\] 0 " "Pin \"muxMAout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[10\] 0 " "Pin \"muxMAout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[9\] 0 " "Pin \"muxMAout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[8\] 0 " "Pin \"muxMAout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[7\] 0 " "Pin \"muxMAout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[6\] 0 " "Pin \"muxMAout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[5\] 0 " "Pin \"muxMAout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[4\] 0 " "Pin \"muxMAout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[3\] 0 " "Pin \"muxMAout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[2\] 0 " "Pin \"muxMAout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[1\] 0 " "Pin \"muxMAout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMAout\[0\] 0 " "Pin \"muxMAout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ma_select 0 " "Pin \"ma_select\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[15\] 0 " "Pin \"RZout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[14\] 0 " "Pin \"RZout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[13\] 0 " "Pin \"RZout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[12\] 0 " "Pin \"RZout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[11\] 0 " "Pin \"RZout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[10\] 0 " "Pin \"RZout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[9\] 0 " "Pin \"RZout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[8\] 0 " "Pin \"RZout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[7\] 0 " "Pin \"RZout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[6\] 0 " "Pin \"RZout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[5\] 0 " "Pin \"RZout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[4\] 0 " "Pin \"RZout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[3\] 0 " "Pin \"RZout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[2\] 0 " "Pin \"RZout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[1\] 0 " "Pin \"RZout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZout\[0\] 0 " "Pin \"RZout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[15\] 0 " "Pin \"DataS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[14\] 0 " "Pin \"DataS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[13\] 0 " "Pin \"DataS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[12\] 0 " "Pin \"DataS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[11\] 0 " "Pin \"DataS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[10\] 0 " "Pin \"DataS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[9\] 0 " "Pin \"DataS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[8\] 0 " "Pin \"DataS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[7\] 0 " "Pin \"DataS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[6\] 0 " "Pin \"DataS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[5\] 0 " "Pin \"DataS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[4\] 0 " "Pin \"DataS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[3\] 0 " "Pin \"DataS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[2\] 0 " "Pin \"DataS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[1\] 0 " "Pin \"DataS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataS\[0\] 0 " "Pin \"DataS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[15\] 0 " "Pin \"RYout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[14\] 0 " "Pin \"RYout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[13\] 0 " "Pin \"RYout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[12\] 0 " "Pin \"RYout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[11\] 0 " "Pin \"RYout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[10\] 0 " "Pin \"RYout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[9\] 0 " "Pin \"RYout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[8\] 0 " "Pin \"RYout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[7\] 0 " "Pin \"RYout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[6\] 0 " "Pin \"RYout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[5\] 0 " "Pin \"RYout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[4\] 0 " "Pin \"RYout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[3\] 0 " "Pin \"RYout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[2\] 0 " "Pin \"RYout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[1\] 0 " "Pin \"RYout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RYout\[0\] 0 " "Pin \"RYout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[15\] 0 " "Pin \"DataT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[14\] 0 " "Pin \"DataT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[13\] 0 " "Pin \"DataT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[12\] 0 " "Pin \"DataT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[11\] 0 " "Pin \"DataT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[10\] 0 " "Pin \"DataT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[9\] 0 " "Pin \"DataT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[8\] 0 " "Pin \"DataT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[7\] 0 " "Pin \"DataT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[6\] 0 " "Pin \"DataT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[5\] 0 " "Pin \"DataT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[4\] 0 " "Pin \"DataT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[3\] 0 " "Pin \"DataT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[2\] 0 " "Pin \"DataT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[1\] 0 " "Pin \"DataT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataT\[0\] 0 " "Pin \"DataT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[15\] 0 " "Pin \"Address\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[14\] 0 " "Pin \"Address\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[13\] 0 " "Pin \"Address\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[12\] 0 " "Pin \"Address\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[11\] 0 " "Pin \"Address\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[10\] 0 " "Pin \"Address\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[9\] 0 " "Pin \"Address\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[8\] 0 " "Pin \"Address\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[7\] 0 " "Pin \"Address\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[6\] 0 " "Pin \"Address\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[5\] 0 " "Pin \"Address\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[4\] 0 " "Pin \"Address\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[3\] 0 " "Pin \"Address\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[2\] 0 " "Pin \"Address\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[1\] 0 " "Pin \"Address\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address\[0\] 0 " "Pin \"Address\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C 0 " "Pin \"C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "V 0 " "Pin \"V\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z 0 " "Pin \"Z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HSYNC 0 " "Pin \"VGA_HSYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VSYNC 0 " "Pin \"VGA_VSYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[15\] 0 " "Pin \"JMV\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[14\] 0 " "Pin \"JMV\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[13\] 0 " "Pin \"JMV\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[12\] 0 " "Pin \"JMV\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[11\] 0 " "Pin \"JMV\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[10\] 0 " "Pin \"JMV\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[9\] 0 " "Pin \"JMV\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[8\] 0 " "Pin \"JMV\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[7\] 0 " "Pin \"JMV\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[6\] 0 " "Pin \"JMV\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[5\] 0 " "Pin \"JMV\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[4\] 0 " "Pin \"JMV\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[3\] 0 " "Pin \"JMV\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[2\] 0 " "Pin \"JMV\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[1\] 0 " "Pin \"JMV\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMV\[0\] 0 " "Pin \"JMV\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[15\] 0 " "Pin \"muxMA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[14\] 0 " "Pin \"muxMA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[13\] 0 " "Pin \"muxMA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[12\] 0 " "Pin \"muxMA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[11\] 0 " "Pin \"muxMA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[10\] 0 " "Pin \"muxMA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[9\] 0 " "Pin \"muxMA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[8\] 0 " "Pin \"muxMA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[7\] 0 " "Pin \"muxMA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[6\] 0 " "Pin \"muxMA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[5\] 0 " "Pin \"muxMA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[4\] 0 " "Pin \"muxMA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[3\] 0 " "Pin \"muxMA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[2\] 0 " "Pin \"muxMA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[1\] 0 " "Pin \"muxMA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "muxMA\[0\] 0 " "Pin \"muxMA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[15\] 0 " "Pin \"RMout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[14\] 0 " "Pin \"RMout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[13\] 0 " "Pin \"RMout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[12\] 0 " "Pin \"RMout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[11\] 0 " "Pin \"RMout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[10\] 0 " "Pin \"RMout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[9\] 0 " "Pin \"RMout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[8\] 0 " "Pin \"RMout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[7\] 0 " "Pin \"RMout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[6\] 0 " "Pin \"RMout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[5\] 0 " "Pin \"RMout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[4\] 0 " "Pin \"RMout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[3\] 0 " "Pin \"RMout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[2\] 0 " "Pin \"RMout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[1\] 0 " "Pin \"RMout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RMout\[0\] 0 " "Pin \"RMout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1425861886493 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1425861886493 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1425861888182 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1425861888500 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1425861890772 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1425861891587 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1425861891665 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1425861892117 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.fit.smsg " "Generated suppressed messages file C:/Users/David/Documents/GitHub/csce430/project_final_restored/Part3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1425861892740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "617 " "Peak virtual memory: 617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1425861894136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 19:44:54 2015 " "Processing ended: Sun Mar 08 19:44:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1425861894136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1425861894136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1425861894136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1425861894136 ""}
