<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>top_oled</design>
	<target_edif>C:\PID Project\ProASIC3E_Starter_Kit_Demo\synthesis\top_oled.edn</target_edif>
</SynplifyOutput>
