# Copyright (C) 2022 Xilinx, Inc
# SPDX-License-Identifier: BSD-3-Clause

#change to local ZCU208 CLK
#set_property PACKAGE_PIN M32      [get_ports "diff_clock_rtl_clk_n"] ;# Bank 131 - MGTREFCLK0N_129
#set_property PACKAGE_PIN M31      [get_ports "diff_clock_rtl_clk_p"] ;# Bank 131 - MGTREFCLK0P_129