<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v</a>
defines: 
time_elapsed: 0.784s
ram usage: 36952 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmprf4initc/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-27" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:27</a>: No timescale set for &#34;fpu_cnt_lead0_lvl4&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-27" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:27</a>: Compile module &#34;work@fpu_cnt_lead0_lvl4&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-27" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:27</a>: Top level module &#34;work@fpu_cnt_lead0_lvl4&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmprf4initc/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_fpu_cnt_lead0_lvl4
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmprf4initc/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmprf4initc/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@fpu_cnt_lead0_lvl4)
 |vpiName:work@fpu_cnt_lead0_lvl4
 |uhdmallPackages:
 \_package: builtin, parent:work@fpu_cnt_lead0_lvl4
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@fpu_cnt_lead0_lvl4, file:<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v</a>, line:27, parent:work@fpu_cnt_lead0_lvl4
   |vpiDefName:work@fpu_cnt_lead0_lvl4
   |vpiFullName:work@fpu_cnt_lead0_lvl4
   |vpiPort:
   \_port: (din_31_16_eq_0), line:28
     |vpiName:din_31_16_eq_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_31_16_eq_0), line:28
         |vpiName:din_31_16_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl4.din_31_16_eq_0
   |vpiPort:
   \_port: (din_31_24_eq_0), line:29
     |vpiName:din_31_24_eq_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_31_24_eq_0), line:29
         |vpiName:din_31_24_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl4.din_31_24_eq_0
   |vpiPort:
   \_port: (lead0_16b_2_hi), line:30
     |vpiName:lead0_16b_2_hi
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_16b_2_hi), line:30
         |vpiName:lead0_16b_2_hi
         |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_16b_2_hi
   |vpiPort:
   \_port: (lead0_16b_1_hi), line:31
     |vpiName:lead0_16b_1_hi
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_16b_1_hi), line:31
         |vpiName:lead0_16b_1_hi
         |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_16b_1_hi
   |vpiPort:
   \_port: (lead0_16b_0_hi), line:32
     |vpiName:lead0_16b_0_hi
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_16b_0_hi), line:32
         |vpiName:lead0_16b_0_hi
         |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_16b_0_hi
   |vpiPort:
   \_port: (din_15_0_eq_0), line:33
     |vpiName:din_15_0_eq_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_15_0_eq_0), line:33
         |vpiName:din_15_0_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl4.din_15_0_eq_0
   |vpiPort:
   \_port: (din_15_8_eq_0), line:34
     |vpiName:din_15_8_eq_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_15_8_eq_0), line:34
         |vpiName:din_15_8_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl4.din_15_8_eq_0
   |vpiPort:
   \_port: (lead0_16b_2_lo), line:35
     |vpiName:lead0_16b_2_lo
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_16b_2_lo), line:35
         |vpiName:lead0_16b_2_lo
         |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_16b_2_lo
   |vpiPort:
   \_port: (lead0_16b_1_lo), line:36
     |vpiName:lead0_16b_1_lo
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_16b_1_lo), line:36
         |vpiName:lead0_16b_1_lo
         |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_16b_1_lo
   |vpiPort:
   \_port: (lead0_16b_0_lo), line:37
     |vpiName:lead0_16b_0_lo
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_16b_0_lo), line:37
         |vpiName:lead0_16b_0_lo
         |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_16b_0_lo
   |vpiPort:
   \_port: (din_31_0_eq_0), line:39
     |vpiName:din_31_0_eq_0
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_31_0_eq_0), line:65
         |vpiName:din_31_0_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl4.din_31_0_eq_0
         |vpiNetType:1
   |vpiPort:
   \_port: (lead0_32b_3), line:40
     |vpiName:lead0_32b_3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_32b_3), line:66
         |vpiName:lead0_32b_3
         |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_32b_3
         |vpiNetType:1
   |vpiPort:
   \_port: (lead0_32b_2), line:41
     |vpiName:lead0_32b_2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_32b_2), line:67
         |vpiName:lead0_32b_2
         |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_32b_2
         |vpiNetType:1
   |vpiPort:
   \_port: (lead0_32b_1), line:42
     |vpiName:lead0_32b_1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_32b_1), line:68
         |vpiName:lead0_32b_1
         |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_32b_1
         |vpiNetType:1
   |vpiPort:
   \_port: (lead0_32b_0), line:43
     |vpiName:lead0_32b_0
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_32b_0), line:69
         |vpiName:lead0_32b_0
         |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_32b_0
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:72
     |vpiRhs:
     \_operation: , line:72
       |vpiOpType:26
       |vpiOperand:
       \_ref_obj: (din_15_0_eq_0), line:72
         |vpiName:din_15_0_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl4.din_15_0_eq_0
       |vpiOperand:
       \_ref_obj: (din_31_16_eq_0), line:72
         |vpiName:din_31_16_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl4.din_31_16_eq_0
     |vpiLhs:
     \_ref_obj: (din_31_0_eq_0), line:72
       |vpiName:din_31_0_eq_0
       |vpiFullName:work@fpu_cnt_lead0_lvl4.din_31_0_eq_0
   |vpiContAssign:
   \_cont_assign: , line:74
     |vpiRhs:
     \_operation: , line:74
       |vpiOpType:27
       |vpiOperand:
       \_operation: , line:74
         |vpiOpType:26
         |vpiOperand:
         \_operation: , line:74
           |vpiOpType:3
           |vpiOperand:
           \_ref_obj: (din_31_16_eq_0), line:74
             |vpiName:din_31_16_eq_0
             |vpiFullName:work@fpu_cnt_lead0_lvl4.din_31_16_eq_0
         |vpiOperand:
         \_ref_obj: (din_31_24_eq_0), line:74
           |vpiName:din_31_24_eq_0
           |vpiFullName:work@fpu_cnt_lead0_lvl4.din_31_24_eq_0
       |vpiOperand:
       \_operation: , line:75
         |vpiOpType:26
         |vpiOperand:
         \_ref_obj: (din_31_16_eq_0), line:75
           |vpiName:din_31_16_eq_0
           |vpiFullName:work@fpu_cnt_lead0_lvl4.din_31_16_eq_0
         |vpiOperand:
         \_ref_obj: (din_15_8_eq_0), line:75
           |vpiName:din_15_8_eq_0
           |vpiFullName:work@fpu_cnt_lead0_lvl4.din_15_8_eq_0
     |vpiLhs:
     \_ref_obj: (lead0_32b_3), line:74
       |vpiName:lead0_32b_3
       |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_32b_3
   |vpiContAssign:
   \_cont_assign: , line:77
     |vpiRhs:
     \_operation: , line:77
       |vpiOpType:27
       |vpiOperand:
       \_operation: , line:77
         |vpiOpType:26
         |vpiOperand:
         \_operation: , line:77
           |vpiOpType:3
           |vpiOperand:
           \_ref_obj: (din_31_16_eq_0), line:77
             |vpiName:din_31_16_eq_0
             |vpiFullName:work@fpu_cnt_lead0_lvl4.din_31_16_eq_0
         |vpiOperand:
         \_ref_obj: (lead0_16b_2_hi), line:77
           |vpiName:lead0_16b_2_hi
           |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_16b_2_hi
       |vpiOperand:
       \_operation: , line:78
         |vpiOpType:26
         |vpiOperand:
         \_ref_obj: (din_31_16_eq_0), line:78
           |vpiName:din_31_16_eq_0
           |vpiFullName:work@fpu_cnt_lead0_lvl4.din_31_16_eq_0
         |vpiOperand:
         \_ref_obj: (lead0_16b_2_lo), line:78
           |vpiName:lead0_16b_2_lo
           |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_16b_2_lo
     |vpiLhs:
     \_ref_obj: (lead0_32b_2), line:77
       |vpiName:lead0_32b_2
       |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_32b_2
   |vpiContAssign:
   \_cont_assign: , line:80
     |vpiRhs:
     \_operation: , line:80
       |vpiOpType:27
       |vpiOperand:
       \_operation: , line:80
         |vpiOpType:26
         |vpiOperand:
         \_operation: , line:80
           |vpiOpType:3
           |vpiOperand:
           \_ref_obj: (din_31_16_eq_0), line:80
             |vpiName:din_31_16_eq_0
             |vpiFullName:work@fpu_cnt_lead0_lvl4.din_31_16_eq_0
         |vpiOperand:
         \_ref_obj: (lead0_16b_1_hi), line:80
           |vpiName:lead0_16b_1_hi
           |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_16b_1_hi
       |vpiOperand:
       \_operation: , line:81
         |vpiOpType:26
         |vpiOperand:
         \_ref_obj: (din_31_16_eq_0), line:81
           |vpiName:din_31_16_eq_0
           |vpiFullName:work@fpu_cnt_lead0_lvl4.din_31_16_eq_0
         |vpiOperand:
         \_ref_obj: (lead0_16b_1_lo), line:81
           |vpiName:lead0_16b_1_lo
           |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_16b_1_lo
     |vpiLhs:
     \_ref_obj: (lead0_32b_1), line:80
       |vpiName:lead0_32b_1
       |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_32b_1
   |vpiContAssign:
   \_cont_assign: , line:83
     |vpiRhs:
     \_operation: , line:83
       |vpiOpType:27
       |vpiOperand:
       \_operation: , line:83
         |vpiOpType:26
         |vpiOperand:
         \_operation: , line:83
           |vpiOpType:3
           |vpiOperand:
           \_ref_obj: (din_31_16_eq_0), line:83
             |vpiName:din_31_16_eq_0
             |vpiFullName:work@fpu_cnt_lead0_lvl4.din_31_16_eq_0
         |vpiOperand:
         \_ref_obj: (lead0_16b_0_hi), line:83
           |vpiName:lead0_16b_0_hi
           |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_16b_0_hi
       |vpiOperand:
       \_operation: , line:84
         |vpiOpType:26
         |vpiOperand:
         \_ref_obj: (din_31_16_eq_0), line:84
           |vpiName:din_31_16_eq_0
           |vpiFullName:work@fpu_cnt_lead0_lvl4.din_31_16_eq_0
         |vpiOperand:
         \_ref_obj: (lead0_16b_0_lo), line:84
           |vpiName:lead0_16b_0_lo
           |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_16b_0_lo
     |vpiLhs:
     \_ref_obj: (lead0_32b_0), line:83
       |vpiName:lead0_32b_0
       |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_32b_0
   |vpiNet:
   \_logic_net: (din_31_0_eq_0), line:65
   |vpiNet:
   \_logic_net: (lead0_32b_3), line:66
   |vpiNet:
   \_logic_net: (lead0_32b_2), line:67
   |vpiNet:
   \_logic_net: (lead0_32b_1), line:68
   |vpiNet:
   \_logic_net: (lead0_32b_0), line:69
   |vpiNet:
   \_logic_net: (din_31_16_eq_0), line:28
   |vpiNet:
   \_logic_net: (din_31_24_eq_0), line:29
   |vpiNet:
   \_logic_net: (lead0_16b_2_hi), line:30
   |vpiNet:
   \_logic_net: (lead0_16b_1_hi), line:31
   |vpiNet:
   \_logic_net: (lead0_16b_0_hi), line:32
   |vpiNet:
   \_logic_net: (din_15_0_eq_0), line:33
   |vpiNet:
   \_logic_net: (din_15_8_eq_0), line:34
   |vpiNet:
   \_logic_net: (lead0_16b_2_lo), line:35
   |vpiNet:
   \_logic_net: (lead0_16b_1_lo), line:36
   |vpiNet:
   \_logic_net: (lead0_16b_0_lo), line:37
 |uhdmtopModules:
 \_module: work@fpu_cnt_lead0_lvl4 (work@fpu_cnt_lead0_lvl4), file:<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v</a>, line:27
   |vpiDefName:work@fpu_cnt_lead0_lvl4
   |vpiName:work@fpu_cnt_lead0_lvl4
   |vpiPort:
   \_port: (din_31_16_eq_0), line:28, parent:work@fpu_cnt_lead0_lvl4
     |vpiName:din_31_16_eq_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_31_16_eq_0), line:28, parent:work@fpu_cnt_lead0_lvl4
         |vpiName:din_31_16_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl4.din_31_16_eq_0
   |vpiPort:
   \_port: (din_31_24_eq_0), line:29, parent:work@fpu_cnt_lead0_lvl4
     |vpiName:din_31_24_eq_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_31_24_eq_0), line:29, parent:work@fpu_cnt_lead0_lvl4
         |vpiName:din_31_24_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl4.din_31_24_eq_0
   |vpiPort:
   \_port: (lead0_16b_2_hi), line:30, parent:work@fpu_cnt_lead0_lvl4
     |vpiName:lead0_16b_2_hi
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_16b_2_hi), line:30, parent:work@fpu_cnt_lead0_lvl4
         |vpiName:lead0_16b_2_hi
         |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_16b_2_hi
   |vpiPort:
   \_port: (lead0_16b_1_hi), line:31, parent:work@fpu_cnt_lead0_lvl4
     |vpiName:lead0_16b_1_hi
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_16b_1_hi), line:31, parent:work@fpu_cnt_lead0_lvl4
         |vpiName:lead0_16b_1_hi
         |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_16b_1_hi
   |vpiPort:
   \_port: (lead0_16b_0_hi), line:32, parent:work@fpu_cnt_lead0_lvl4
     |vpiName:lead0_16b_0_hi
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_16b_0_hi), line:32, parent:work@fpu_cnt_lead0_lvl4
         |vpiName:lead0_16b_0_hi
         |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_16b_0_hi
   |vpiPort:
   \_port: (din_15_0_eq_0), line:33, parent:work@fpu_cnt_lead0_lvl4
     |vpiName:din_15_0_eq_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_15_0_eq_0), line:33, parent:work@fpu_cnt_lead0_lvl4
         |vpiName:din_15_0_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl4.din_15_0_eq_0
   |vpiPort:
   \_port: (din_15_8_eq_0), line:34, parent:work@fpu_cnt_lead0_lvl4
     |vpiName:din_15_8_eq_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_15_8_eq_0), line:34, parent:work@fpu_cnt_lead0_lvl4
         |vpiName:din_15_8_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl4.din_15_8_eq_0
   |vpiPort:
   \_port: (lead0_16b_2_lo), line:35, parent:work@fpu_cnt_lead0_lvl4
     |vpiName:lead0_16b_2_lo
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_16b_2_lo), line:35, parent:work@fpu_cnt_lead0_lvl4
         |vpiName:lead0_16b_2_lo
         |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_16b_2_lo
   |vpiPort:
   \_port: (lead0_16b_1_lo), line:36, parent:work@fpu_cnt_lead0_lvl4
     |vpiName:lead0_16b_1_lo
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_16b_1_lo), line:36, parent:work@fpu_cnt_lead0_lvl4
         |vpiName:lead0_16b_1_lo
         |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_16b_1_lo
   |vpiPort:
   \_port: (lead0_16b_0_lo), line:37, parent:work@fpu_cnt_lead0_lvl4
     |vpiName:lead0_16b_0_lo
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_16b_0_lo), line:37, parent:work@fpu_cnt_lead0_lvl4
         |vpiName:lead0_16b_0_lo
         |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_16b_0_lo
   |vpiPort:
   \_port: (din_31_0_eq_0), line:39, parent:work@fpu_cnt_lead0_lvl4
     |vpiName:din_31_0_eq_0
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_31_0_eq_0), line:65, parent:work@fpu_cnt_lead0_lvl4
         |vpiName:din_31_0_eq_0
         |vpiFullName:work@fpu_cnt_lead0_lvl4.din_31_0_eq_0
         |vpiNetType:1
   |vpiPort:
   \_port: (lead0_32b_3), line:40, parent:work@fpu_cnt_lead0_lvl4
     |vpiName:lead0_32b_3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_32b_3), line:66, parent:work@fpu_cnt_lead0_lvl4
         |vpiName:lead0_32b_3
         |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_32b_3
         |vpiNetType:1
   |vpiPort:
   \_port: (lead0_32b_2), line:41, parent:work@fpu_cnt_lead0_lvl4
     |vpiName:lead0_32b_2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_32b_2), line:67, parent:work@fpu_cnt_lead0_lvl4
         |vpiName:lead0_32b_2
         |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_32b_2
         |vpiNetType:1
   |vpiPort:
   \_port: (lead0_32b_1), line:42, parent:work@fpu_cnt_lead0_lvl4
     |vpiName:lead0_32b_1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_32b_1), line:68, parent:work@fpu_cnt_lead0_lvl4
         |vpiName:lead0_32b_1
         |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_32b_1
         |vpiNetType:1
   |vpiPort:
   \_port: (lead0_32b_0), line:43, parent:work@fpu_cnt_lead0_lvl4
     |vpiName:lead0_32b_0
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lead0_32b_0), line:69, parent:work@fpu_cnt_lead0_lvl4
         |vpiName:lead0_32b_0
         |vpiFullName:work@fpu_cnt_lead0_lvl4.lead0_32b_0
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (din_31_0_eq_0), line:65, parent:work@fpu_cnt_lead0_lvl4
   |vpiNet:
   \_logic_net: (lead0_32b_3), line:66, parent:work@fpu_cnt_lead0_lvl4
   |vpiNet:
   \_logic_net: (lead0_32b_2), line:67, parent:work@fpu_cnt_lead0_lvl4
   |vpiNet:
   \_logic_net: (lead0_32b_1), line:68, parent:work@fpu_cnt_lead0_lvl4
   |vpiNet:
   \_logic_net: (lead0_32b_0), line:69, parent:work@fpu_cnt_lead0_lvl4
   |vpiNet:
   \_logic_net: (din_31_16_eq_0), line:28, parent:work@fpu_cnt_lead0_lvl4
   |vpiNet:
   \_logic_net: (din_31_24_eq_0), line:29, parent:work@fpu_cnt_lead0_lvl4
   |vpiNet:
   \_logic_net: (lead0_16b_2_hi), line:30, parent:work@fpu_cnt_lead0_lvl4
   |vpiNet:
   \_logic_net: (lead0_16b_1_hi), line:31, parent:work@fpu_cnt_lead0_lvl4
   |vpiNet:
   \_logic_net: (lead0_16b_0_hi), line:32, parent:work@fpu_cnt_lead0_lvl4
   |vpiNet:
   \_logic_net: (din_15_0_eq_0), line:33, parent:work@fpu_cnt_lead0_lvl4
   |vpiNet:
   \_logic_net: (din_15_8_eq_0), line:34, parent:work@fpu_cnt_lead0_lvl4
   |vpiNet:
   \_logic_net: (lead0_16b_2_lo), line:35, parent:work@fpu_cnt_lead0_lvl4
   |vpiNet:
   \_logic_net: (lead0_16b_1_lo), line:36, parent:work@fpu_cnt_lead0_lvl4
   |vpiNet:
   \_logic_net: (lead0_16b_0_lo), line:37, parent:work@fpu_cnt_lead0_lvl4
Object: \work_fpu_cnt_lead0_lvl4 of type 3000
Object: \work_fpu_cnt_lead0_lvl4 of type 32
Object: \din_31_16_eq_0 of type 44
Object: \din_31_24_eq_0 of type 44
Object: \lead0_16b_2_hi of type 44
Object: \lead0_16b_1_hi of type 44
Object: \lead0_16b_0_hi of type 44
Object: \din_15_0_eq_0 of type 44
Object: \din_15_8_eq_0 of type 44
Object: \lead0_16b_2_lo of type 44
Object: \lead0_16b_1_lo of type 44
Object: \lead0_16b_0_lo of type 44
Object: \din_31_0_eq_0 of type 44
Object: \lead0_32b_3 of type 44
Object: \lead0_32b_2 of type 44
Object: \lead0_32b_1 of type 44
Object: \lead0_32b_0 of type 44
Object: \din_31_0_eq_0 of type 36
Object: \lead0_32b_3 of type 36
Object: \lead0_32b_2 of type 36
Object: \lead0_32b_1 of type 36
Object: \lead0_32b_0 of type 36
Object: \din_31_16_eq_0 of type 36
Object: \din_31_24_eq_0 of type 36
Object: \lead0_16b_2_hi of type 36
Object: \lead0_16b_1_hi of type 36
Object: \lead0_16b_0_hi of type 36
Object: \din_15_0_eq_0 of type 36
Object: \din_15_8_eq_0 of type 36
Object: \lead0_16b_2_lo of type 36
Object: \lead0_16b_1_lo of type 36
Object: \lead0_16b_0_lo of type 36
Object: \work_fpu_cnt_lead0_lvl4 of type 32
Object: \din_31_16_eq_0 of type 44
Object: \din_31_24_eq_0 of type 44
Object: \lead0_16b_2_hi of type 44
Object: \lead0_16b_1_hi of type 44
Object: \lead0_16b_0_hi of type 44
Object: \din_15_0_eq_0 of type 44
Object: \din_15_8_eq_0 of type 44
Object: \lead0_16b_2_lo of type 44
Object: \lead0_16b_1_lo of type 44
Object: \lead0_16b_0_lo of type 44
Object: \din_31_0_eq_0 of type 44
Object: \lead0_32b_3 of type 44
Object: \lead0_32b_2 of type 44
Object: \lead0_32b_1 of type 44
Object: \lead0_32b_0 of type 44
Object:  of type 8
Object: \din_31_0_eq_0 of type 608
Object:  of type 39
Object: \din_15_0_eq_0 of type 608
Object: \din_31_16_eq_0 of type 608
Object:  of type 8
Object: \lead0_32b_3 of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \din_31_16_eq_0 of type 608
Object: \din_31_24_eq_0 of type 608
Object:  of type 39
Object: \din_31_16_eq_0 of type 608
Object: \din_15_8_eq_0 of type 608
Object:  of type 8
Object: \lead0_32b_2 of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \din_31_16_eq_0 of type 608
Object: \lead0_16b_2_hi of type 608
Object:  of type 39
Object: \din_31_16_eq_0 of type 608
Object: \lead0_16b_2_lo of type 608
Object:  of type 8
Object: \lead0_32b_1 of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \din_31_16_eq_0 of type 608
Object: \lead0_16b_1_hi of type 608
Object:  of type 39
Object: \din_31_16_eq_0 of type 608
Object: \lead0_16b_1_lo of type 608
Object:  of type 8
Object: \lead0_32b_0 of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \din_31_16_eq_0 of type 608
Object: \lead0_16b_0_hi of type 608
Object:  of type 39
Object: \din_31_16_eq_0 of type 608
Object: \lead0_16b_0_lo of type 608
Object: \din_31_0_eq_0 of type 36
Object: \lead0_32b_3 of type 36
Object: \lead0_32b_2 of type 36
Object: \lead0_32b_1 of type 36
Object: \lead0_32b_0 of type 36
Object: \din_31_16_eq_0 of type 36
Object: \din_31_24_eq_0 of type 36
Object: \lead0_16b_2_hi of type 36
Object: \lead0_16b_1_hi of type 36
Object: \lead0_16b_0_hi of type 36
Object: \din_15_0_eq_0 of type 36
Object: \din_15_8_eq_0 of type 36
Object: \lead0_16b_2_lo of type 36
Object: \lead0_16b_1_lo of type 36
Object: \lead0_16b_0_lo of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_fpu_cnt_lead0_lvl4&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x306e070] str=&#39;\work_fpu_cnt_lead0_lvl4&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-28" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:28</a>.0-28.0&gt; [0x306e2e0] str=&#39;\din_31_16_eq_0&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-29" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:29</a>.0-29.0&gt; [0x306e6d0] str=&#39;\din_31_24_eq_0&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-30" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:30</a>.0-30.0&gt; [0x306e8b0] str=&#39;\lead0_16b_2_hi&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-31" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:31</a>.0-31.0&gt; [0x306ea70] str=&#39;\lead0_16b_1_hi&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-32" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:32</a>.0-32.0&gt; [0x306ec10] str=&#39;\lead0_16b_0_hi&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:33</a>.0-33.0&gt; [0x306edd0] str=&#39;\din_15_0_eq_0&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-34" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:34</a>.0-34.0&gt; [0x306ef90] str=&#39;\din_15_8_eq_0&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-35" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:35</a>.0-35.0&gt; [0x306f150] str=&#39;\lead0_16b_2_lo&#39; input port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-36" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:36</a>.0-36.0&gt; [0x306f310] str=&#39;\lead0_16b_1_lo&#39; input port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-37" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:37</a>.0-37.0&gt; [0x306f560] str=&#39;\lead0_16b_0_lo&#39; input port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-39" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:39</a>.0-39.0&gt; [0x306f720] str=&#39;\din_31_0_eq_0&#39; output reg port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-40" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:40</a>.0-40.0&gt; [0x306f8e0] str=&#39;\lead0_32b_3&#39; output reg port=12
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-41" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:41</a>.0-41.0&gt; [0x306faa0] str=&#39;\lead0_32b_2&#39; output reg port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-42" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:42</a>.0-42.0&gt; [0x306fc60] str=&#39;\lead0_32b_1&#39; output reg port=14
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-43" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:43</a>.0-43.0&gt; [0x306fe20] str=&#39;\lead0_32b_0&#39; output reg port=15
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-72" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:72</a>.0-72.0&gt; [0x30701e0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-72" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:72</a>.0-72.0&gt; [0x3070720] str=&#39;\din_31_0_eq_0&#39;
        AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-72" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:72</a>.0-72.0&gt; [0x30708c0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-72" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:72</a>.0-72.0&gt; [0x3070a40] str=&#39;\din_15_0_eq_0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-72" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:72</a>.0-72.0&gt; [0x3070c40] str=&#39;\din_31_16_eq_0&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>.0-74.0&gt; [0x3070de0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>.0-74.0&gt; [0x3070f00] str=&#39;\lead0_32b_3&#39;
        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>.0-74.0&gt; [0x30710e0]
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>.0-74.0&gt; [0x3071200]
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>.0-74.0&gt; [0x30713e0]
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30717c0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>.0-74.0&gt; [0x30715c0] str=&#39;\din_31_16_eq_0&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>.0-74.0&gt; [0x3071900] str=&#39;\din_31_24_eq_0&#39;
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:75</a>.0-75.0&gt; [0x3071a80]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:75</a>.0-75.0&gt; [0x3071ba0] str=&#39;\din_31_16_eq_0&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:75</a>.0-75.0&gt; [0x3071d80] str=&#39;\din_15_8_eq_0&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>.0-77.0&gt; [0x3072030]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>.0-77.0&gt; [0x3072150] str=&#39;\lead0_32b_2&#39;
        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>.0-77.0&gt; [0x3072330]
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>.0-77.0&gt; [0x3072450]
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>.0-77.0&gt; [0x30725d0]
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30729b0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>.0-77.0&gt; [0x30727b0] str=&#39;\din_31_16_eq_0&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>.0-77.0&gt; [0x3072af0] str=&#39;\lead0_16b_2_hi&#39;
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-78" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:78</a>.0-78.0&gt; [0x3072c70]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-78" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:78</a>.0-78.0&gt; [0x3072d90] str=&#39;\din_31_16_eq_0&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-78" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:78</a>.0-78.0&gt; [0x3072f70] str=&#39;\lead0_16b_2_lo&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>.0-80.0&gt; [0x3073110]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>.0-80.0&gt; [0x3073230] str=&#39;\lead0_32b_1&#39;
        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>.0-80.0&gt; [0x3073410]
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>.0-80.0&gt; [0x3073530]
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>.0-80.0&gt; [0x30736b0]
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3073a90]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>.0-80.0&gt; [0x3073890] str=&#39;\din_31_16_eq_0&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>.0-80.0&gt; [0x3073bd0] str=&#39;\lead0_16b_1_hi&#39;
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-81" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:81</a>.0-81.0&gt; [0x3076520]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-81" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:81</a>.0-81.0&gt; [0x3076640] str=&#39;\din_31_16_eq_0&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-81" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:81</a>.0-81.0&gt; [0x3076760] str=&#39;\lead0_16b_1_lo&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>.0-83.0&gt; [0x3076900]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>.0-83.0&gt; [0x3076a20] str=&#39;\lead0_32b_0&#39;
        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>.0-83.0&gt; [0x3076c00]
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>.0-83.0&gt; [0x3076d20]
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>.0-83.0&gt; [0x3076ea0]
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3077280]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>.0-83.0&gt; [0x3077080] str=&#39;\din_31_16_eq_0&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>.0-83.0&gt; [0x30773c0] str=&#39;\lead0_16b_0_hi&#39;
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-84" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:84</a>.0-84.0&gt; [0x3077540]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-84" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:84</a>.0-84.0&gt; [0x3077660] str=&#39;\din_31_16_eq_0&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-84" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:84</a>.0-84.0&gt; [0x3077840] str=&#39;\lead0_16b_0_lo&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\din_31_0_eq_0&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-72" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:72</a>.0-72.0.
Warning: reg &#39;\lead0_32b_3&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>.0-74.0.
Warning: reg &#39;\lead0_32b_2&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>.0-77.0.
Warning: reg &#39;\lead0_32b_1&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>.0-80.0.
Warning: reg &#39;\lead0_32b_0&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>.0-83.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x306e070] str=&#39;\work_fpu_cnt_lead0_lvl4&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-28" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:28</a>.0-28.0&gt; [0x306e2e0] str=&#39;\din_31_16_eq_0&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-29" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:29</a>.0-29.0&gt; [0x306e6d0] str=&#39;\din_31_24_eq_0&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-30" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:30</a>.0-30.0&gt; [0x306e8b0] str=&#39;\lead0_16b_2_hi&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-31" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:31</a>.0-31.0&gt; [0x306ea70] str=&#39;\lead0_16b_1_hi&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-32" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:32</a>.0-32.0&gt; [0x306ec10] str=&#39;\lead0_16b_0_hi&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:33</a>.0-33.0&gt; [0x306edd0] str=&#39;\din_15_0_eq_0&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-34" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:34</a>.0-34.0&gt; [0x306ef90] str=&#39;\din_15_8_eq_0&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-35" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:35</a>.0-35.0&gt; [0x306f150] str=&#39;\lead0_16b_2_lo&#39; input basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-36" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:36</a>.0-36.0&gt; [0x306f310] str=&#39;\lead0_16b_1_lo&#39; input basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-37" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:37</a>.0-37.0&gt; [0x306f560] str=&#39;\lead0_16b_0_lo&#39; input basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-39" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:39</a>.0-39.0&gt; [0x306f720] str=&#39;\din_31_0_eq_0&#39; output reg basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-40" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:40</a>.0-40.0&gt; [0x306f8e0] str=&#39;\lead0_32b_3&#39; output reg basic_prep port=12 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-41" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:41</a>.0-41.0&gt; [0x306faa0] str=&#39;\lead0_32b_2&#39; output reg basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-42" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:42</a>.0-42.0&gt; [0x306fc60] str=&#39;\lead0_32b_1&#39; output reg basic_prep port=14 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-43" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:43</a>.0-43.0&gt; [0x306fe20] str=&#39;\lead0_32b_0&#39; output reg basic_prep port=15 range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-72" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:72</a>.0-72.0&gt; [0x30701e0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-72" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:72</a>.0-72.0&gt; [0x3070720 -&gt; 0x306f720] str=&#39;\din_31_0_eq_0&#39; basic_prep
        AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-72" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:72</a>.0-72.0&gt; [0x30708c0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-72" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:72</a>.0-72.0&gt; [0x3070a40 -&gt; 0x306edd0] str=&#39;\din_15_0_eq_0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-72" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:72</a>.0-72.0&gt; [0x3070c40 -&gt; 0x306e2e0] str=&#39;\din_31_16_eq_0&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>.0-74.0&gt; [0x3070de0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>.0-74.0&gt; [0x3070f00 -&gt; 0x306f8e0] str=&#39;\lead0_32b_3&#39; basic_prep
        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>.0-74.0&gt; [0x30710e0] basic_prep
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>.0-74.0&gt; [0x3071200] basic_prep
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>.0-74.0&gt; [0x30713e0] basic_prep
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30717c0] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>.0-74.0&gt; [0x30715c0 -&gt; 0x306e2e0] str=&#39;\din_31_16_eq_0&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>.0-74.0&gt; [0x3071900 -&gt; 0x306e6d0] str=&#39;\din_31_24_eq_0&#39; basic_prep
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:75</a>.0-75.0&gt; [0x3071a80] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:75</a>.0-75.0&gt; [0x3071ba0 -&gt; 0x306e2e0] str=&#39;\din_31_16_eq_0&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:75</a>.0-75.0&gt; [0x3071d80 -&gt; 0x306ef90] str=&#39;\din_15_8_eq_0&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>.0-77.0&gt; [0x3072030] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>.0-77.0&gt; [0x3072150 -&gt; 0x306faa0] str=&#39;\lead0_32b_2&#39; basic_prep
        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>.0-77.0&gt; [0x3072330] basic_prep
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>.0-77.0&gt; [0x3072450] basic_prep
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>.0-77.0&gt; [0x30725d0] basic_prep
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30729b0] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>.0-77.0&gt; [0x30727b0 -&gt; 0x306e2e0] str=&#39;\din_31_16_eq_0&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>.0-77.0&gt; [0x3072af0 -&gt; 0x306e8b0] str=&#39;\lead0_16b_2_hi&#39; basic_prep
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-78" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:78</a>.0-78.0&gt; [0x3072c70] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-78" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:78</a>.0-78.0&gt; [0x3072d90 -&gt; 0x306e2e0] str=&#39;\din_31_16_eq_0&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-78" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:78</a>.0-78.0&gt; [0x3072f70 -&gt; 0x306f150] str=&#39;\lead0_16b_2_lo&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>.0-80.0&gt; [0x3073110] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>.0-80.0&gt; [0x3073230 -&gt; 0x306fc60] str=&#39;\lead0_32b_1&#39; basic_prep
        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>.0-80.0&gt; [0x3073410] basic_prep
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>.0-80.0&gt; [0x3073530] basic_prep
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>.0-80.0&gt; [0x30736b0] basic_prep
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3073a90] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>.0-80.0&gt; [0x3073890 -&gt; 0x306e2e0] str=&#39;\din_31_16_eq_0&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>.0-80.0&gt; [0x3073bd0 -&gt; 0x306ea70] str=&#39;\lead0_16b_1_hi&#39; basic_prep
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-81" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:81</a>.0-81.0&gt; [0x3076520] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-81" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:81</a>.0-81.0&gt; [0x3076640 -&gt; 0x306e2e0] str=&#39;\din_31_16_eq_0&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-81" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:81</a>.0-81.0&gt; [0x3076760 -&gt; 0x306f310] str=&#39;\lead0_16b_1_lo&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>.0-83.0&gt; [0x3076900] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>.0-83.0&gt; [0x3076a20 -&gt; 0x306fe20] str=&#39;\lead0_32b_0&#39; basic_prep
        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>.0-83.0&gt; [0x3076c00] basic_prep
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>.0-83.0&gt; [0x3076d20] basic_prep
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>.0-83.0&gt; [0x3076ea0] basic_prep
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3077280] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>.0-83.0&gt; [0x3077080 -&gt; 0x306e2e0] str=&#39;\din_31_16_eq_0&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>.0-83.0&gt; [0x30773c0 -&gt; 0x306ec10] str=&#39;\lead0_16b_0_hi&#39; basic_prep
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-84" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:84</a>.0-84.0&gt; [0x3077540] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-84" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:84</a>.0-84.0&gt; [0x3077660 -&gt; 0x306e2e0] str=&#39;\din_31_16_eq_0&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-84" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:84</a>.0-84.0&gt; [0x3077840 -&gt; 0x306f560] str=&#39;\lead0_16b_0_lo&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_fpu_cnt_lead0_lvl4

2.2. Analyzing design hierarchy..
Top module:  \work_fpu_cnt_lead0_lvl4
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_fpu_cnt_lead0_lvl4..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_fpu_cnt_lead0_lvl4 ===

   Number of wires:                 32
   Number of wire bits:             32
   Number of public wires:          15
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $logic_and                      9
     $logic_not                      4
     $logic_or                       4

8. Executing CHECK pass (checking for obvious problems).
checking module work_fpu_cnt_lead0_lvl4..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_fpu_cnt_lead0_lvl4&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;din_31_16_eq_0&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;din_31_24_eq_0&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;lead0_16b_2_hi&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;lead0_16b_1_hi&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 5 ]
        },
        &#34;lead0_16b_0_hi&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 6 ]
        },
        &#34;din_15_0_eq_0&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 7 ]
        },
        &#34;din_15_8_eq_0&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 8 ]
        },
        &#34;lead0_16b_2_lo&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 9 ]
        },
        &#34;lead0_16b_1_lo&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 10 ]
        },
        &#34;lead0_16b_0_lo&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 11 ]
        },
        &#34;din_31_0_eq_0&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 12 ]
        },
        &#34;lead0_32b_3&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 13 ]
        },
        &#34;lead0_32b_2&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 14 ]
        },
        &#34;lead0_32b_1&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 15 ]
        },
        &#34;lead0_32b_0&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 16 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-72" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:72</a>$1&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-72" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:72</a>.0-72.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 7 ],
            &#34;B&#34;: [ 2 ],
            &#34;Y&#34;: [ 12 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>.0-74.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 17 ],
            &#34;B&#34;: [ 3 ],
            &#34;Y&#34;: [ 18 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:75</a>$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:75</a>.0-75.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;B&#34;: [ 8 ],
            &#34;Y&#34;: [ 19 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>.0-77.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 20 ],
            &#34;B&#34;: [ 4 ],
            &#34;Y&#34;: [ 21 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-78" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:78</a>$8&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-78" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:78</a>.0-78.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;B&#34;: [ 9 ],
            &#34;Y&#34;: [ 22 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>$11&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>.0-80.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 23 ],
            &#34;B&#34;: [ 5 ],
            &#34;Y&#34;: [ 24 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-81" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:81</a>$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-81" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:81</a>.0-81.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;B&#34;: [ 10 ],
            &#34;Y&#34;: [ 25 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>$15&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>.0-83.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 26 ],
            &#34;B&#34;: [ 6 ],
            &#34;Y&#34;: [ 27 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-84" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:84</a>$16&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-84" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:84</a>.0-84.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;B&#34;: [ 11 ],
            &#34;Y&#34;: [ 28 ]
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$10&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;Y&#34;: [ 23 ]
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$14&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;Y&#34;: [ 26 ]
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;Y&#34;: [ 17 ]
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2 ],
            &#34;Y&#34;: [ 20 ]
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>.0-74.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 18 ],
            &#34;B&#34;: [ 19 ],
            &#34;Y&#34;: [ 13 ]
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>$9&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>.0-77.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 21 ],
            &#34;B&#34;: [ 22 ],
            &#34;Y&#34;: [ 14 ]
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>$13&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>.0-80.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 24 ],
            &#34;B&#34;: [ 25 ],
            &#34;Y&#34;: [ 15 ]
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>$17&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>.0-83.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 27 ],
            &#34;B&#34;: [ 28 ],
            &#34;Y&#34;: [ 16 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-72" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:72</a>$1_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-72" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:72</a>.0-72.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>.0-74.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:75</a>$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 19 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:75</a>.0-75.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>$7_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 21 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>.0-77.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-78" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:78</a>$8_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 22 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-78" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:78</a>.0-78.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>$11_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 24 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>.0-80.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-81" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:81</a>$12_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 25 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-81" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:81</a>.0-81.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>$15_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 27 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>.0-83.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-84" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:84</a>$16_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 28 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-84" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:84</a>.0-84.0&#34;
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$10_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 23 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$14_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 26 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$6_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 20 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>$5_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>.0-74.0&#34;
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>$9_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>.0-77.0&#34;
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>$13_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>.0-80.0&#34;
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>$17_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>.0-83.0&#34;
          }
        },
        &#34;din_15_0_eq_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:33</a>.0-33.0&#34;
          }
        },
        &#34;din_15_8_eq_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-34" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:34</a>.0-34.0&#34;
          }
        },
        &#34;din_31_0_eq_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-39" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:39</a>.0-39.0&#34;
          }
        },
        &#34;din_31_16_eq_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-28" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:28</a>.0-28.0&#34;
          }
        },
        &#34;din_31_24_eq_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-29" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:29</a>.0-29.0&#34;
          }
        },
        &#34;lead0_16b_0_hi&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-32" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:32</a>.0-32.0&#34;
          }
        },
        &#34;lead0_16b_0_lo&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-37" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:37</a>.0-37.0&#34;
          }
        },
        &#34;lead0_16b_1_hi&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-31" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:31</a>.0-31.0&#34;
          }
        },
        &#34;lead0_16b_1_lo&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-36" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:36</a>.0-36.0&#34;
          }
        },
        &#34;lead0_16b_2_hi&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-30" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:30</a>.0-30.0&#34;
          }
        },
        &#34;lead0_16b_2_lo&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-35" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:35</a>.0-35.0&#34;
          }
        },
        &#34;lead0_32b_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-43" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:43</a>.0-43.0&#34;
          }
        },
        &#34;lead0_32b_1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-42" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:42</a>.0-42.0&#34;
          }
        },
        &#34;lead0_32b_2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-41" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:41</a>.0-41.0&#34;
          }
        },
        &#34;lead0_32b_3&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-40" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:40</a>.0-40.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_fpu_cnt_lead0_lvl4&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_fpu_cnt_lead0_lvl4(din_31_16_eq_0, din_31_24_eq_0, lead0_16b_2_hi, lead0_16b_1_hi, lead0_16b_0_hi, din_15_0_eq_0, din_15_8_eq_0, lead0_16b_2_lo, lead0_16b_1_lo, lead0_16b_0_lo, din_31_0_eq_0, lead0_32b_3, lead0_32b_2, lead0_32b_1, lead0_32b_0);
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-72" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:72</a>.0-72.0&#34; *)
  wire _00_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>.0-74.0&#34; *)
  wire _01_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:75</a>.0-75.0&#34; *)
  wire _02_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>.0-77.0&#34; *)
  wire _03_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-78" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:78</a>.0-78.0&#34; *)
  wire _04_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>.0-80.0&#34; *)
  wire _05_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-81" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:81</a>.0-81.0&#34; *)
  wire _06_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>.0-83.0&#34; *)
  wire _07_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-84" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:84</a>.0-84.0&#34; *)
  wire _08_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _09_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _10_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _11_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _12_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>.0-74.0&#34; *)
  wire _13_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>.0-77.0&#34; *)
  wire _14_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>.0-80.0&#34; *)
  wire _15_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>.0-83.0&#34; *)
  wire _16_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-33" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:33</a>.0-33.0&#34; *)
  input din_15_0_eq_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-34" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:34</a>.0-34.0&#34; *)
  input din_15_8_eq_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-39" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:39</a>.0-39.0&#34; *)
  output din_31_0_eq_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-28" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:28</a>.0-28.0&#34; *)
  input din_31_16_eq_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-29" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:29</a>.0-29.0&#34; *)
  input din_31_24_eq_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-32" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:32</a>.0-32.0&#34; *)
  input lead0_16b_0_hi;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-37" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:37</a>.0-37.0&#34; *)
  input lead0_16b_0_lo;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-31" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:31</a>.0-31.0&#34; *)
  input lead0_16b_1_hi;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-36" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:36</a>.0-36.0&#34; *)
  input lead0_16b_1_lo;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-30" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:30</a>.0-30.0&#34; *)
  input lead0_16b_2_hi;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-35" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:35</a>.0-35.0&#34; *)
  input lead0_16b_2_lo;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-43" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:43</a>.0-43.0&#34; *)
  output lead0_32b_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-42" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:42</a>.0-42.0&#34; *)
  output lead0_32b_1;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-41" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:41</a>.0-41.0&#34; *)
  output lead0_32b_2;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-40" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:40</a>.0-40.0&#34; *)
  output lead0_32b_3;
  assign _00_ = din_15_0_eq_0 &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-72" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:72</a>.0-72.0&#34; *) din_31_16_eq_0;
  assign _01_ = _11_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>.0-74.0&#34; *) din_31_24_eq_0;
  assign _02_ = din_31_16_eq_0 &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-75" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:75</a>.0-75.0&#34; *) din_15_8_eq_0;
  assign _03_ = _12_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>.0-77.0&#34; *) lead0_16b_2_hi;
  assign _04_ = din_31_16_eq_0 &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-78" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:78</a>.0-78.0&#34; *) lead0_16b_2_lo;
  assign _05_ = _09_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>.0-80.0&#34; *) lead0_16b_1_hi;
  assign _06_ = din_31_16_eq_0 &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-81" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:81</a>.0-81.0&#34; *) lead0_16b_1_lo;
  assign _07_ = _10_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>.0-83.0&#34; *) lead0_16b_0_hi;
  assign _08_ = din_31_16_eq_0 &amp;&amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-84" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:84</a>.0-84.0&#34; *) lead0_16b_0_lo;
  assign _09_ = ! (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) din_31_16_eq_0;
  assign _10_ = ! (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) din_31_16_eq_0;
  assign _11_ = ! (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) din_31_16_eq_0;
  assign _12_ = ! (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) din_31_16_eq_0;
  assign _13_ = _01_ || (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-74" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:74</a>.0-74.0&#34; *) _02_;
  assign _14_ = _03_ || (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-77" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:77</a>.0-77.0&#34; *) _04_;
  assign _15_ = _05_ || (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-80" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:80</a>.0-80.0&#34; *) _06_;
  assign _16_ = _07_ || (* src = &#34;<a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v.html#l-83" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl4.v:83</a>.0-83.0&#34; *) _08_;
  assign din_31_0_eq_0 = _00_;
  assign lead0_32b_3 = _13_;
  assign lead0_32b_2 = _14_;
  assign lead0_32b_1 = _15_;
  assign lead0_32b_0 = _16_;
endmodule

Warnings: 5 unique messages, 5 total
End of script. Logfile hash: 1f715773fc, CPU: user 0.01s system 0.00s, MEM: 14.64 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 33% 2x write_verilog (0 sec), 33% 2x read_uhdm (0 sec), ...

</pre>
</body>