$date
  Tue Nov 19 15:38:30 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module jk_ff_tb $end
$var reg 1 ! j $end
$var reg 1 " k $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % q $end
$scope module jk_ff_1 $end
$var reg 1 & j $end
$var reg 1 ' k $end
$var reg 1 ( clk $end
$var reg 1 ) reset $end
$var reg 1 * q $end
$var reg 1 + q_int $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
U%
0&
0'
0(
0)
U*
U+
#10000000
1"
1#
0%
1'
1(
0*
0+
#20000000
1!
0"
0#
1&
0'
0(
#30000000
1"
1#
1%
1'
1(
1*
1+
#40000000
0#
1$
0(
1)
#50000000
0"
1#
0%
0'
1(
0*
0+
#60000000
0!
1"
0#
0&
1'
0(
#70000000
0"
1#
0'
1(
#80000000
