Covered -- Verilog Coverage Verbose Report
==========================================

LINE COVERAGE RESULTS BY MODULE
-------------------------------
Module                    Filename                 Hit/ Miss/Total    Percent hit
---------------------------------------------------------------------------------
  main                    define3.v                  4/    0/    4      100%
=================================================================================

TOGGLE COVERAGE RESULTS BY MODULE
---------------------------------
Module                    Filename                         Toggle 0 -> 1                       Toggle 1 -> 0
                                                   Hit/ Miss/Total    Percent hit      Hit/ Miss/Total    Percent hit
---------------------------------------------------------------------------------------------------------------------
  main                    define3.v                  5/   15/   20       25%             0/   20/   20        0%

Module: main, File: define3.v
--------------------------------------------------------
Signals not getting 100% toggle coverage

Signal                    Toggle
----------------------------------------------------------------------------------
d                         0->1: 4'b0001
......................... 1->0: 4'b0000 ...
c                         0->1: 4'b0001
......................... 1->0: 4'b0000 ...
b                         0->1: 4'b0001
......................... 1->0: 4'b0000 ...
a                         0->1: 4'b0001
......................... 1->0: 4'b0000 ...
e                         0->1: 4'b0001
......................... 1->0: 4'b0000 ...
===============================================================================================================

COMBINATIONAL LOGIC COVERAGE RESULTS BY MODULE
----------------------------------------------
Module                    Filename                     Logical Combinations
                                                  Hit/Miss/Total    Percent hit
-------------------------------------------------------------------------------
  main                    define3.v                 4/  12/  16       25%

Module: main, File: define3.v
--------------------------------------------------------
Missed Combinations
====================================================
 Line #     Expression
====================================================
      9:    assign  d  = (10 +  e )
                         |---1----|


Expression 1   (1/4)
^^^^^^^^^^^^^ - +
 LR | LR | LR | LR 
=00=|=01=|=10=|=11=
 *    *    *     

====================================================
 Line #     Expression
====================================================
     10:    assign  c  = (10 +  e )
                         |---1----|


Expression 1   (1/4)
^^^^^^^^^^^^^ - +
 LR | LR | LR | LR 
=00=|=01=|=10=|=11=
 *    *    *     

====================================================
 Line #     Expression
====================================================
     11:    assign  b  = (10 +  e )
                         |---1----|


Expression 1   (1/4)
^^^^^^^^^^^^^ - +
 LR | LR | LR | LR 
=00=|=01=|=10=|=11=
 *    *    *     

====================================================
 Line #     Expression
====================================================
     12:    assign  a  = (10 +  e )
                         |---1----|


Expression 1   (1/4)
^^^^^^^^^^^^^ - +
 LR | LR | LR | LR 
=00=|=01=|=10=|=11=
 *    *    *     


=================================================================================

FINITE STATE MACHINE COVERAGE RESULTS BY MODULE
-----------------------------------------------
                                                               State                             Arc
Module                    Filename                Hit/Miss/Total    Percent Hit    Hit/Miss/Total    Percent hit
----------------------------------------------------------------------------------------------------------------
  main                    define3.v                 0/   0/   0      100%            0/   0/   0      100%
=================================================================================

