/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  wire [6:0] celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire [17:0] celloutsig_0_23z;
  wire [23:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_29z;
  wire [12:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_33z;
  wire [7:0] celloutsig_0_37z;
  wire [5:0] celloutsig_0_39z;
  wire [16:0] celloutsig_0_49z;
  wire [35:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_54z;
  wire [5:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_78z;
  wire [2:0] celloutsig_0_79z;
  wire [5:0] celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_17z;
  wire [39:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [23:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [23:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _00_ <= 10'h000;
    else _00_ <= in_data[43:34];
  assign celloutsig_0_33z = celloutsig_0_10z[13] ? { celloutsig_0_10z[7:3], celloutsig_0_11z } : in_data[20:11];
  assign celloutsig_0_39z = celloutsig_0_10z[7] ? { celloutsig_0_21z[2:1], celloutsig_0_16z } : { in_data[81:79], celloutsig_0_19z };
  assign celloutsig_0_5z = in_data[23] ? in_data[92:87] : { celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_6z = celloutsig_0_2z[12] ? celloutsig_0_4z[21:14] : { _00_[2], celloutsig_0_0z };
  assign celloutsig_0_7z = celloutsig_0_0z[3] ? celloutsig_0_4z[9:4] : celloutsig_0_2z[9:4];
  assign celloutsig_0_78z = celloutsig_0_29z[1] ? { celloutsig_0_19z, celloutsig_0_39z } : { celloutsig_0_33z[4:0], celloutsig_0_54z };
  assign celloutsig_0_79z = celloutsig_0_16z[3] ? celloutsig_0_49z[13:11] : celloutsig_0_49z[8:6];
  assign celloutsig_1_1z = in_data[124] ? in_data[145:142] : { celloutsig_1_0z[0], celloutsig_1_0z };
  assign celloutsig_1_2z = celloutsig_1_0z[2] ? in_data[179:170] : in_data[110:101];
  assign celloutsig_1_3z = celloutsig_1_1z[0] ? in_data[122:120] : in_data[101:99];
  assign celloutsig_1_5z = celloutsig_1_0z[1] ? celloutsig_1_3z : celloutsig_1_1z[2:0];
  assign celloutsig_1_6z = celloutsig_1_1z[0] ? { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z[3:1], 1'h1, celloutsig_1_3z, celloutsig_1_1z[3:1], 1'h1, celloutsig_1_1z[3:1], 1'h1, celloutsig_1_0z } : { in_data[158:152], celloutsig_1_1z[3:1], 1'h0, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_7z = in_data[98] ? celloutsig_1_2z[9:1] : in_data[128:120];
  assign celloutsig_0_8z[10:8] = in_data[91] ? celloutsig_0_5z[5:3] : in_data[86:84];
  assign celloutsig_1_11z = celloutsig_1_7z[4] ? { celloutsig_1_4z[4:3], celloutsig_1_7z[8:5], 1'h1, celloutsig_1_7z[3:0] } : celloutsig_1_6z[16:6];
  assign celloutsig_1_17z = celloutsig_1_11z[8] ? { celloutsig_1_10z[4], celloutsig_1_0z, celloutsig_1_9z } : { celloutsig_1_8z[14:9], celloutsig_1_1z };
  assign celloutsig_1_19z = celloutsig_1_10z[2] ? { celloutsig_1_2z[2], celloutsig_1_10z[5:3], 1'h1, celloutsig_1_10z[1:0] } : celloutsig_1_2z[8:2];
  assign celloutsig_0_11z = celloutsig_0_0z[0] ? celloutsig_0_7z[4:0] : celloutsig_0_7z[5:1];
  assign celloutsig_0_13z = celloutsig_0_4z[18] ? { celloutsig_0_7z[5:4], celloutsig_0_9z } : celloutsig_0_10z[10:5];
  assign celloutsig_0_14z = _00_[2] ? celloutsig_0_4z[32:27] : { _00_[8:6], celloutsig_0_1z };
  assign celloutsig_0_16z = celloutsig_0_10z[13] ? celloutsig_0_6z[3:0] : celloutsig_0_12z;
  assign celloutsig_0_2z = celloutsig_0_0z[4] ? in_data[75:63] : in_data[18:6];
  assign celloutsig_0_21z = celloutsig_0_16z[3] ? { celloutsig_0_8z[10:8], celloutsig_0_6z[7] } : celloutsig_0_6z[3:0];
  assign celloutsig_0_23z = celloutsig_0_18z[4] ? { celloutsig_0_15z[7:3], celloutsig_0_14z, celloutsig_0_0z } : { celloutsig_0_6z[6:0], celloutsig_0_8z[10:8], celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[82:76] >>> in_data[58:52];
  assign celloutsig_0_29z = { celloutsig_0_15z[4], celloutsig_0_16z } >>> _00_[7:3];
  assign celloutsig_0_37z = { celloutsig_0_6z[6:4], celloutsig_0_20z } >>> celloutsig_0_26z[19:12];
  assign celloutsig_0_4z = { in_data[86:58], celloutsig_0_0z } >>> { _00_[5:3], celloutsig_0_1z, celloutsig_0_0z, _00_, celloutsig_0_2z };
  assign celloutsig_0_49z = celloutsig_0_4z[16:0] >>> { celloutsig_0_5z[5:2], celloutsig_0_2z };
  assign celloutsig_0_54z = celloutsig_0_37z[3:0] >>> celloutsig_0_21z;
  assign celloutsig_1_0z = in_data[150:148] >>> in_data[187:185];
  assign celloutsig_1_4z = { celloutsig_1_3z[2], celloutsig_1_1z } >>> { celloutsig_1_2z[7:6], celloutsig_1_3z };
  assign celloutsig_1_8z = { in_data[174:166], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z } >>> { celloutsig_1_5z[0], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_9z = celloutsig_1_6z[18:13] >>> { celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_10z = { celloutsig_1_6z[23], celloutsig_1_4z } >>> { celloutsig_1_8z[8:7], celloutsig_1_1z };
  assign celloutsig_1_18z = { in_data[182:173], celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_0z } >>> { celloutsig_1_6z[12:1], celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_9z = celloutsig_0_4z[11:8] >>> _00_[4:1];
  assign celloutsig_0_10z = { celloutsig_0_8z[9:8], celloutsig_0_6z, celloutsig_0_5z } >>> { celloutsig_0_4z[17:15], celloutsig_0_2z };
  assign celloutsig_0_1z = celloutsig_0_0z[6:4] >>> in_data[55:53];
  assign celloutsig_0_12z = celloutsig_0_5z[5:2] >>> celloutsig_0_6z[5:2];
  assign celloutsig_0_15z = { celloutsig_0_4z[10:2], celloutsig_0_7z } >>> { celloutsig_0_4z[33:31], celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_18z = { celloutsig_0_7z[1], celloutsig_0_13z } >>> celloutsig_0_10z[10:4];
  assign celloutsig_0_19z = celloutsig_0_4z[3:1] >>> celloutsig_0_7z[5:3];
  assign celloutsig_0_20z = celloutsig_0_6z[4:0] >>> celloutsig_0_11z;
  assign celloutsig_0_26z = { celloutsig_0_15z[14:7], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_18z } >>> { celloutsig_0_15z[2], celloutsig_0_11z, celloutsig_0_23z };
  assign celloutsig_0_8z[7:0] = celloutsig_0_6z;
  assign { out_data[159:128], out_data[102:96], out_data[40:32], out_data[2:0] } = { celloutsig_1_18z[37:6], celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
