$date
	Sun Oct 23 00:22:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#56170
b1001 &
b1001 %
1$
b1001 !
1"
#56171
0"
#56174
b11100 &
b11100 %
#56178
b1110 &
b1110 %
#56182
b111 &
b111 %
#56186
b10110 &
b10110 %
#56190
b1011 &
b1011 %
#56194
b100010 &
b100010 %
#56198
b10001 &
b10001 %
#56202
b110100 &
b110100 %
#56206
b11010 &
b11010 %
#56210
b1101 &
b1101 %
#56214
b101000 &
b101000 %
#56218
b10100 &
b10100 %
#56222
b1010 &
b1010 %
#56226
b101 &
b101 %
#56230
b10000 &
b10000 %
#56234
b1000 &
b1000 %
#56238
b100 &
b100 %
#56242
b10 &
b10 %
#56246
b1 &
1#
b1 %
#56250
b0 &
b0 %
0#
0$
#1140592
b101 !
1"
#1140594
b101 &
b101 %
1$
#1140595
0"
#1140598
b10000 &
b10000 %
#1140602
b1000 &
b1000 %
#1140606
b100 &
b100 %
#1140610
b10 &
b10 %
#1140614
b1 &
1#
b1 %
#1140618
b0 &
b0 %
0#
0$
#2114822
b11010 &
b11010 %
1$
b11010 !
1"
#2114823
0"
#2114826
b1101 &
b1101 %
#2114830
b101000 &
b101000 %
#2114834
b10100 &
b10100 %
#2114838
b1010 &
b1010 %
#2114842
b101 &
b101 %
#2114846
b10000 &
b10000 %
#2114850
b1000 &
b1000 %
#2114854
b100 &
b100 %
#2114858
b10 &
b10 %
#2114862
b1 &
1#
b1 %
#2114866
b0 &
b0 %
0#
0$
#4500012
