//========================================================================
// vcat configuration file to generate testbench from .vcd
//========================================================================

// Hierachical name of the module instance
TOP.v
// testbench/modulGeneration
testbench
// module header
module ProcSram
(
  .clk               (clk),
  .ctrlreg_req_msg   (ctrlreg_req_msg),
  .ctrlreg_req_rdy   (ctrlreg_req_rdy),
  .ctrlreg_req_val   (ctrlreg_req_val),
  .ctrlreg_resp_msg  (ctrlreg_resp_msg),
  .ctrlreg_resp_rdy  (ctrlreg_resp_rdy),
  .ctrlreg_resp_val  (ctrlreg_resp_val),  
  .host_memreq_msg   (host_memreq_msg),
  .host_memreq_rdy   (host_memreq_rdy),
  .host_memreq_val   (host_memreq_val),
  .host_memresp_msg  (host_memresp_msg),
  .host_memresp_rdy  (host_memresp_rdy),
  .host_memresp_val  (host_memresp_val),
  .mngr2proc_msg     (mngr2proc_msg),
  .mngr2proc_rdy     (mngr2proc_rdy),
  .mngr2proc_val     (mngr2proc_val),
  .proc2mngr_msg     (proc2mngr_msg),
  .proc2mngr_rdy     (proc2mngr_rdy),
  .proc2mngr_val     (proc2mngr_val),
  .reset             (reset),
  .debug             (debug)
);

input            clk;
input   [  36:0] ctrlreg_req_msg;
output           ctrlreg_req_rdy;
input            ctrlreg_req_val;
output  [  36:0] ctrlreg_resp_msg;
input            ctrlreg_resp_rdy;
output           ctrlreg_resp_val;
input   [  76:0] host_memreq_msg;
output           host_memreq_rdy;
input            host_memreq_val;
output  [  46:0] host_memresp_msg;
input            host_memresp_rdy;
output           host_memresp_val;
input   [  31:0] mngr2proc_msg;
output           mngr2proc_rdy;
input            mngr2proc_val;
output  [  31:0] proc2mngr_msg;
input            proc2mngr_rdy;
output           proc2mngr_val;
input            reset;
output           debug;