#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr  4 18:11:28 2022
# Process ID: 3504
# Current directory: /home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/UnderwaterModem/Updated_MyXilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jared/V2020_Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2.dcp' for cell 'design_1_i/axi_dma_config'
INFO: [Project 1-454] Reading design checkpoint '/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_fir_data'
INFO: [Project 1-454] Reading design checkpoint '/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.dcp' for cell 'design_1_i/axi_dma_reload'
INFO: [Project 1-454] Reading design checkpoint '/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0.dcp' for cell 'design_1_i/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/design_1_axis_subset_converter_1_0.dcp' for cell 'design_1_i/axis_subset_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_fir_compiler_0_0/design_1_fir_compiler_0_0.dcp' for cell 'design_1_i/fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0.dcp' for cell 'design_1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2.dcp' for cell 'design_1_i/axi_interconnect_0/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3.dcp' for cell 'design_1_i/axi_interconnect_0/s03_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2575.383 ; gain = 0.000 ; free physical = 143 ; free virtual = 60657
INFO: [Netlist 29-17] Analyzing 870 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_0/inst/ila_lib UUID: cd4c83c8-23a6-596d-99ad-09be1335c6b0 
Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_fir_data/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_fir_data/U0'
Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.xdc] for cell 'design_1_i/axi_dma_reload/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.xdc:61]
Finished Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.xdc] for cell 'design_1_i/axi_dma_reload/U0'
Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_fir_compiler_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'design_1_i/fir_compiler_0/U0'
Finished Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_fir_compiler_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'design_1_i/fir_compiler_0/U0'
Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2.xdc] for cell 'design_1_i/axi_dma_config/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2.xdc:61]
Finished Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2.xdc] for cell 'design_1_i/axi_dma_config/U0'
Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_fir_data/U0'
Finished Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_fir_data/U0'
Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1_clocks.xdc] for cell 'design_1_i/axi_dma_reload/U0'
Finished Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1_clocks.xdc] for cell 'design_1_i/axi_dma_reload/U0'
Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst'
Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst'
Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2_clocks.xdc] for cell 'design_1_i/axi_dma_config/U0'
Finished Parsing XDC File [/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2_clocks.xdc] for cell 'design_1_i/axi_dma_config/U0'
INFO: [Project 1-1715] 2 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3001.805 ; gain = 0.000 ; free physical = 160 ; free virtual = 60523
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 423 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 160 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 257 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

29 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3001.805 ; gain = 584.297 ; free physical = 160 ; free virtual = 60523
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3001.805 ; gain = 0.000 ; free physical = 149 ; free virtual = 60514

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 136e32bfc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3315.082 ; gain = 313.277 ; free physical = 125 ; free virtual = 60117

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = f83900a7de4d5aea.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3531.762 ; gain = 0.000 ; free physical = 902 ; free virtual = 59910
Phase 1 Generate And Synthesize Debug Cores | Checksum: 12e66b4cd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 3531.762 ; gain = 44.773 ; free physical = 902 ; free virtual = 59910

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 15a493451

Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 3531.762 ; gain = 44.773 ; free physical = 917 ; free virtual = 59930
INFO: [Opt 31-389] Phase Retarget created 19 cells and removed 116 cells
INFO: [Opt 31-1021] In phase Retarget, 87 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 15 load pin(s).
Phase 3 Constant propagation | Checksum: d709ed6a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 3531.762 ; gain = 44.773 ; free physical = 916 ; free virtual = 59930
INFO: [Opt 31-389] Phase Constant propagation created 415 cells and removed 1091 cells
INFO: [Opt 31-1021] In phase Constant propagation, 71 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: b56c5bcb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 3531.762 ; gain = 44.773 ; free physical = 913 ; free virtual = 59928
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 595 cells
INFO: [Opt 31-1021] In phase Sweep, 1210 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: b56c5bcb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 3531.762 ; gain = 44.773 ; free physical = 914 ; free virtual = 59928
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1328e7038

Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 3531.762 ; gain = 44.773 ; free physical = 913 ; free virtual = 59929
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 2 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 143c3b510

Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 3531.762 ; gain = 44.773 ; free physical = 913 ; free virtual = 59929
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 90 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              19  |             116  |                                             87  |
|  Constant propagation         |             415  |            1091  |                                             71  |
|  Sweep                        |               0  |             595  |                                           1210  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               1  |               2  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             90  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3531.762 ; gain = 0.000 ; free physical = 913 ; free virtual = 59929
Ending Logic Optimization Task | Checksum: 9fe01864

Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 3531.762 ; gain = 44.773 ; free physical = 913 ; free virtual = 59929

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 70 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 84 newly gated: 0 Total Ports: 140
Ending PowerOpt Patch Enables Task | Checksum: 9c5dbee0

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 760 ; free virtual = 59863
Ending Power Optimization Task | Checksum: 9c5dbee0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3945.672 ; gain = 413.910 ; free physical = 781 ; free virtual = 59884

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1c4cd817f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 767 ; free virtual = 59883
Ending Final Cleanup Task | Checksum: 1c4cd817f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 767 ; free virtual = 59883

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 767 ; free virtual = 59883
Ending Netlist Obfuscation Task | Checksum: 1c4cd817f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 767 ; free virtual = 59883
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 3945.672 ; gain = 943.867 ; free physical = 767 ; free virtual = 59883
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 742 ; free virtual = 59863
INFO: [Common 17-1381] The checkpoint '/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 713 ; free virtual = 59864
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 610 ; free virtual = 59801
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1304939fe

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 610 ; free virtual = 59801
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 610 ; free virtual = 59800

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15aa9e2a8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 635 ; free virtual = 59832

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d6cd3291

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 566 ; free virtual = 59812

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d6cd3291

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 566 ; free virtual = 59812
Phase 1 Placer Initialization | Checksum: 1d6cd3291

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 564 ; free virtual = 59811

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11272c14a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 541 ; free virtual = 59789

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 205d32f73

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 541 ; free virtual = 59789

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 706 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 260 nets or cells. Created 0 new cell, deleted 260 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 482 ; free virtual = 59758

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            260  |                   260  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            260  |                   260  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: ccade316

Time (s): cpu = 00:00:49 ; elapsed = 00:00:16 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 483 ; free virtual = 59758
Phase 2.3 Global Placement Core | Checksum: 1462e21d1

Time (s): cpu = 00:00:51 ; elapsed = 00:00:17 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 481 ; free virtual = 59758
Phase 2 Global Placement | Checksum: 1462e21d1

Time (s): cpu = 00:00:51 ; elapsed = 00:00:17 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 487 ; free virtual = 59764

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10d38330e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:18 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 485 ; free virtual = 59762

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c15b0507

Time (s): cpu = 00:01:00 ; elapsed = 00:00:20 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 483 ; free virtual = 59761

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 125d62337

Time (s): cpu = 00:01:00 ; elapsed = 00:00:20 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 482 ; free virtual = 59760

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1188aad8c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:20 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 482 ; free virtual = 59761

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: b3cc50ba

Time (s): cpu = 00:01:05 ; elapsed = 00:00:21 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 480 ; free virtual = 59760

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: b9b7feda

Time (s): cpu = 00:01:09 ; elapsed = 00:00:24 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 468 ; free virtual = 59753

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 14bdae75a

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 466 ; free virtual = 59754

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 17b92f543

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 466 ; free virtual = 59753
Phase 3 Detail Placement | Checksum: 17b92f543

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 466 ; free virtual = 59754

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a72665c6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.474 | TNS=-5.748 |
Phase 1 Physical Synthesis Initialization | Checksum: 16eaaac58

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 444 ; free virtual = 59741
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 22177774b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 444 ; free virtual = 59740
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a72665c6

Time (s): cpu = 00:01:23 ; elapsed = 00:00:29 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 444 ; free virtual = 59740
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.381. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 440 ; free virtual = 59737
Phase 4.1 Post Commit Optimization | Checksum: 1766898ba

Time (s): cpu = 00:01:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 440 ; free virtual = 59737

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1766898ba

Time (s): cpu = 00:01:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 440 ; free virtual = 59737

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1766898ba

Time (s): cpu = 00:01:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 440 ; free virtual = 59737
Phase 4.3 Placer Reporting | Checksum: 1766898ba

Time (s): cpu = 00:01:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 440 ; free virtual = 59736

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 440 ; free virtual = 59736

Time (s): cpu = 00:01:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 440 ; free virtual = 59736
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18e0d1910

Time (s): cpu = 00:01:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 440 ; free virtual = 59737
Ending Placer Task | Checksum: df234bba

Time (s): cpu = 00:01:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 440 ; free virtual = 59737
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:27 ; elapsed = 00:00:31 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 474 ; free virtual = 59771
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 425 ; free virtual = 59756
INFO: [Common 17-1381] The checkpoint '/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 447 ; free virtual = 59760
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 453 ; free virtual = 59767
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 376 ; free virtual = 59722
INFO: [Common 17-1381] The checkpoint '/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 78b9c89 ConstDB: 0 ShapeSum: d797af31 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a07adf60

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 272 ; free virtual = 59601
Post Restoration Checksum: NetGraph: 6c8fae7 NumContArr: 99b1e479 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a07adf60

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 273 ; free virtual = 59604

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a07adf60

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 235 ; free virtual = 59568

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a07adf60

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 235 ; free virtual = 59568
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17b14e296

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 221 ; free virtual = 59553
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.638  | TNS=0.000  | WHS=-0.237 | THS=-419.187|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: f0899b14

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 214 ; free virtual = 59547
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.638  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1362f0f93

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 211 ; free virtual = 59547
Phase 2 Router Initialization | Checksum: 12501898d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 211 ; free virtual = 59547

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 17565
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 17565
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 12501898d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 207 ; free virtual = 59543
Phase 3 Initial Routing | Checksum: 1c8bde5d9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 202 ; free virtual = 59540

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 882
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.172  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2200fe294

Time (s): cpu = 00:01:07 ; elapsed = 00:00:29 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 195 ; free virtual = 59535

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.172  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 180e5d447

Time (s): cpu = 00:01:08 ; elapsed = 00:00:29 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 195 ; free virtual = 59537

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.172  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 130b7fd43

Time (s): cpu = 00:01:09 ; elapsed = 00:00:30 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 194 ; free virtual = 59537
Phase 4 Rip-up And Reroute | Checksum: 130b7fd43

Time (s): cpu = 00:01:09 ; elapsed = 00:00:30 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 194 ; free virtual = 59536

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 130b7fd43

Time (s): cpu = 00:01:09 ; elapsed = 00:00:30 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 194 ; free virtual = 59536

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 130b7fd43

Time (s): cpu = 00:01:09 ; elapsed = 00:00:30 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 194 ; free virtual = 59536
Phase 5 Delay and Skew Optimization | Checksum: 130b7fd43

Time (s): cpu = 00:01:09 ; elapsed = 00:00:30 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 194 ; free virtual = 59536

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: a94b3bf1

Time (s): cpu = 00:01:11 ; elapsed = 00:00:31 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 194 ; free virtual = 59537
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.287  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: dc0453c9

Time (s): cpu = 00:01:12 ; elapsed = 00:00:31 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 194 ; free virtual = 59537
Phase 6 Post Hold Fix | Checksum: dc0453c9

Time (s): cpu = 00:01:12 ; elapsed = 00:00:31 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 194 ; free virtual = 59537

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.21549 %
  Global Horizontal Routing Utilization  = 4.66903 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: dc0453c9

Time (s): cpu = 00:01:12 ; elapsed = 00:00:31 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 194 ; free virtual = 59537

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: dc0453c9

Time (s): cpu = 00:01:12 ; elapsed = 00:00:31 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 193 ; free virtual = 59536

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15159bedc

Time (s): cpu = 00:01:13 ; elapsed = 00:00:32 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 193 ; free virtual = 59536

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.287  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 15159bedc

Time (s): cpu = 00:01:13 ; elapsed = 00:00:32 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 193 ; free virtual = 59536
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:13 ; elapsed = 00:00:32 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 238 ; free virtual = 59581

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:26 ; elapsed = 00:00:36 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 238 ; free virtual = 59581
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 187 ; free virtual = 59568
INFO: [Common 17-1381] The checkpoint '/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3945.672 ; gain = 0.000 ; free physical = 227 ; free virtual = 59582
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
138 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_reload/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_reload>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_fir_data/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_fir_data/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_fir_data/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_fir_data>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_fir_data/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_fir_data>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 58 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 44 listed).
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_gen_upper_bits/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_op_paths[0].g_combine.i_ext_mult/g_two_col_comb.i_gen_upper_bits/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/jared/Projects/Pynq-Z2/overlays/fir_reload_overlay/fir_reload/fir_reload.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Apr  4 18:15:21 2022. For additional details about this file, please refer to the WebTalk help file at /home/jared/V2020_Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 4267.934 ; gain = 264.637 ; free physical = 267 ; free virtual = 59478
INFO: [Common 17-206] Exiting Vivado at Mon Apr  4 18:15:22 2022...
