#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Apr 27 04:57:22 2018
# Process ID: 2560
# Current directory: C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.runs/synth_1
# Command line: vivado.exe -log Multiplier.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Multiplier.tcl
# Log file: C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.runs/synth_1/Multiplier.vds
# Journal file: C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Multiplier.tcl -notrace
Command: synth_design -top Multiplier -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4264 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 344.879 ; gain = 100.082
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Multiplier' [C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/Multiplier.vhd:31]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/HA.vhd:25' bound to instance 'ha0' of component 'HA' [C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/Multiplier.vhd:68]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/HA.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'HA' (1#1) [C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/HA.vhd:31]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/FA.vhd:24' bound to instance 'fa0' of component 'FA' [C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/Multiplier.vhd:69]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/FA.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'FA' (2#1) [C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/FA.vhd:31]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/FA.vhd:24' bound to instance 'fa1' of component 'FA' [C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/Multiplier.vhd:70]
INFO: [Synth 8-3491] module 'CLA3bit' declared at 'C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/CLA3bit.vhd:34' bound to instance 'cla0' of component 'CLA3Bit' [C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/Multiplier.vhd:71]
INFO: [Synth 8-638] synthesizing module 'CLA3bit' [C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/CLA3bit.vhd:41]
INFO: [Synth 8-3491] module 'CLA_slice' declared at 'C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/CLA_slice.vhd:25' bound to instance 'slice0' of component 'CLA_slice' [C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/CLA3bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'CLA_slice' [C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/CLA_slice.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'CLA_slice' (3#1) [C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/CLA_slice.vhd:34]
INFO: [Synth 8-3491] module 'CLA_slice' declared at 'C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/CLA_slice.vhd:25' bound to instance 'slice1' of component 'CLA_slice' [C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/CLA3bit.vhd:55]
INFO: [Synth 8-3491] module 'CLA_slice' declared at 'C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/CLA_slice.vhd:25' bound to instance 'slice2' of component 'CLA_slice' [C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/CLA3bit.vhd:57]
INFO: [Synth 8-3491] module 'CLA_module' declared at 'C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/CLA_module.vhd:3' bound to instance 'carry' of component 'CLA_module' [C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/CLA3bit.vhd:59]
INFO: [Synth 8-638] synthesizing module 'CLA_module' [C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/CLA_module.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'CLA_module' (4#1) [C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/CLA_module.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'CLA3bit' (5#1) [C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/CLA3bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Multiplier' (6#1) [C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/sources_1/imports/new/Multiplier.vhd:31]
WARNING: [Synth 8-3331] design CLA_module has unconnected port P[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 397.336 ; gain = 152.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 397.336 ; gain = 152.539
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/constrs_1/imports/new/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/constrs_1/imports/new/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.srcs/constrs_1/imports/new/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Multiplier_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Multiplier_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 728.191 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 728.191 ; gain = 483.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 728.191 ; gain = 483.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 728.191 ; gain = 483.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 728.191 ; gain = 483.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module CLA_slice 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 728.191 ; gain = 483.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 728.191 ; gain = 483.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 728.191 ; gain = 483.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 734.320 ; gain = 489.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 734.320 ; gain = 489.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 734.320 ; gain = 489.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 734.320 ; gain = 489.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 734.320 ; gain = 489.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 734.320 ; gain = 489.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 734.320 ; gain = 489.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT4 |     1|
|3     |LUT6 |     4|
|4     |IBUF |     6|
|5     |OBUF |     6|
+------+-----+------+

Report Instance Areas: 
+------+----------+-----------+------+
|      |Instance  |Module     |Cells |
+------+----------+-----------+------+
|1     |top       |           |    18|
|2     |  cla0    |CLA3bit    |     1|
|3     |    carry |CLA_module |     1|
+------+----------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 734.320 ; gain = 489.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 734.320 ; gain = 158.668
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 734.320 ; gain = 489.523
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 742.258 ; gain = 510.598
INFO: [Common 17-1381] The checkpoint 'C:/Users/CPEG202/Desktop/zybo-stuff/RealLab8/RealLab8.runs/synth_1/Multiplier.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Multiplier_utilization_synth.rpt -pb Multiplier_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 742.258 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 27 04:58:29 2018...
