--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Pc.twx Pc.ncd -o Pc.twr Pc.pcf

Design file:              Pc.ncd
Physical constraint file: Pc.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Pc_in<0>    |   -0.300(R)|    1.456(R)|clk_BUFGP         |   0.000|
Pc_in<1>    |   -0.067(R)|    1.267(R)|clk_BUFGP         |   0.000|
Pc_in<2>    |    0.033(R)|    1.187(R)|clk_BUFGP         |   0.000|
Pc_in<3>    |    0.475(R)|    0.836(R)|clk_BUFGP         |   0.000|
Pc_in<4>    |   -0.271(R)|    1.426(R)|clk_BUFGP         |   0.000|
Pc_in<5>    |    0.275(R)|    0.993(R)|clk_BUFGP         |   0.000|
Pc_in<6>    |   -0.271(R)|    1.428(R)|clk_BUFGP         |   0.000|
Pc_in<7>    |    0.888(R)|    0.497(R)|clk_BUFGP         |   0.000|
Pc_in<8>    |   -0.279(R)|    1.435(R)|clk_BUFGP         |   0.000|
Pc_in<9>    |   -0.268(R)|    1.422(R)|clk_BUFGP         |   0.000|
Pc_in<10>   |    3.938(R)|   -0.782(R)|clk_BUFGP         |   0.000|
Pc_in<11>   |    3.951(R)|   -0.798(R)|clk_BUFGP         |   0.000|
Pc_in<12>   |    3.946(R)|   -0.791(R)|clk_BUFGP         |   0.000|
Pc_in<13>   |    3.937(R)|   -0.781(R)|clk_BUFGP         |   0.000|
Pc_in<14>   |    3.939(R)|   -0.783(R)|clk_BUFGP         |   0.000|
Pc_in<15>   |    0.585(R)|    0.743(R)|clk_BUFGP         |   0.000|
Pc_in<16>   |   -0.086(R)|    1.281(R)|clk_BUFGP         |   0.000|
Pc_in<17>   |   -0.289(R)|    1.442(R)|clk_BUFGP         |   0.000|
Pc_in<18>   |   -0.299(R)|    1.450(R)|clk_BUFGP         |   0.000|
Pc_in<19>   |   -0.292(R)|    1.446(R)|clk_BUFGP         |   0.000|
Pc_in<20>   |    3.932(R)|   -0.775(R)|clk_BUFGP         |   0.000|
Pc_in<21>   |    3.939(R)|   -0.783(R)|clk_BUFGP         |   0.000|
Pc_in<22>   |    3.934(R)|   -0.778(R)|clk_BUFGP         |   0.000|
Pc_in<23>   |   -0.265(R)|    1.419(R)|clk_BUFGP         |   0.000|
Pc_in<24>   |    0.263(R)|    1.000(R)|clk_BUFGP         |   0.000|
Pc_in<25>   |    0.313(R)|    0.956(R)|clk_BUFGP         |   0.000|
Pc_in<26>   |    0.085(R)|    1.135(R)|clk_BUFGP         |   0.000|
Pc_in<27>   |    0.886(R)|    0.499(R)|clk_BUFGP         |   0.000|
Pc_in<28>   |   -0.273(R)|    1.429(R)|clk_BUFGP         |   0.000|
Pc_in<29>   |   -0.259(R)|    1.424(R)|clk_BUFGP         |   0.000|
Pc_in<30>   |    3.935(R)|   -0.778(R)|clk_BUFGP         |   0.000|
Pc_in<31>   |    0.243(R)|    1.021(R)|clk_BUFGP         |   0.000|
reset       |    5.730(R)|    0.972(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Pc_out<0>   |    5.628(R)|clk_BUFGP         |   0.000|
Pc_out<1>   |    5.623(R)|clk_BUFGP         |   0.000|
Pc_out<2>   |    5.623(R)|clk_BUFGP         |   0.000|
Pc_out<3>   |    5.628(R)|clk_BUFGP         |   0.000|
Pc_out<4>   |    5.607(R)|clk_BUFGP         |   0.000|
Pc_out<5>   |    5.620(R)|clk_BUFGP         |   0.000|
Pc_out<6>   |    5.613(R)|clk_BUFGP         |   0.000|
Pc_out<7>   |    5.602(R)|clk_BUFGP         |   0.000|
Pc_out<8>   |    5.616(R)|clk_BUFGP         |   0.000|
Pc_out<9>   |    5.603(R)|clk_BUFGP         |   0.000|
Pc_out<10>  |    6.784(R)|clk_BUFGP         |   0.000|
Pc_out<11>  |    8.048(R)|clk_BUFGP         |   0.000|
Pc_out<12>  |    8.251(R)|clk_BUFGP         |   0.000|
Pc_out<13>  |    8.051(R)|clk_BUFGP         |   0.000|
Pc_out<14>  |    8.295(R)|clk_BUFGP         |   0.000|
Pc_out<15>  |    5.612(R)|clk_BUFGP         |   0.000|
Pc_out<16>  |    5.620(R)|clk_BUFGP         |   0.000|
Pc_out<17>  |    5.614(R)|clk_BUFGP         |   0.000|
Pc_out<18>  |    5.613(R)|clk_BUFGP         |   0.000|
Pc_out<19>  |    5.618(R)|clk_BUFGP         |   0.000|
Pc_out<20>  |    7.252(R)|clk_BUFGP         |   0.000|
Pc_out<21>  |    6.782(R)|clk_BUFGP         |   0.000|
Pc_out<22>  |    7.841(R)|clk_BUFGP         |   0.000|
Pc_out<23>  |    5.600(R)|clk_BUFGP         |   0.000|
Pc_out<24>  |    5.612(R)|clk_BUFGP         |   0.000|
Pc_out<25>  |    5.597(R)|clk_BUFGP         |   0.000|
Pc_out<26>  |    5.586(R)|clk_BUFGP         |   0.000|
Pc_out<27>  |    5.604(R)|clk_BUFGP         |   0.000|
Pc_out<28>  |    5.610(R)|clk_BUFGP         |   0.000|
Pc_out<29>  |    5.627(R)|clk_BUFGP         |   0.000|
Pc_out<30>  |    7.023(R)|clk_BUFGP         |   0.000|
Pc_out<31>  |    5.629(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Sun Oct 01 16:33:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 163 MB



