
*** Running vivado
    with args -log FIT_TESTMODULE_v2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIT_TESTMODULE_v2.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source FIT_TESTMODULE_v2.tcl -notrace
Command: synth_design -top FIT_TESTMODULE_v2 -part xc7k325tffg900-2 -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4079116 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1978.035 ; gain = 201.715 ; free physical = 19694 ; free virtual = 55331
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port divider_i is neither a static name nor a globally static expression [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_rsencode.vhd:95]
WARNING: [Synth 8-1565] actual for formal port tx_common_frame_i is neither a static name nor a globally static expression [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder.vhd:151]
WARNING: [Synth 8-1565] actual for formal port reset_i is neither a static name nor a globally static expression [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx.vhd:256]
WARNING: [Synth 8-1565] actual for formal port soft_reset_rx_in is neither a static name nor a globally static expression [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_mgt_latopt.vhd:211]
WARNING: [Synth 8-1565] actual for formal port rx_data_rxclk_i is neither a static name nor a globally static expression [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:184]
WARNING: [Synth 8-1565] actual for formal port hdmi_fifo_datain_i is neither a static name nor a globally static expression [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:541]
WARNING: [Synth 8-1565] actual for formal port rst is neither a static name nor a globally static expression [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:710]
WARNING: [Synth 8-1565] actual for formal port rst is neither a static name nor a globally static expression [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:720]
INFO: [Synth 8-638] synthesizing module 'FIT_TESTMODULE_v2' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:124]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:152]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:154]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'sw0' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:352]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'sysClockIbufgds' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:355]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'userClockIbufgds' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:367]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'CDM_clk_A_Ibufgds' to cell 'IBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:378]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Laser_Obufgds' to cell 'OBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:392]
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-113] binding component instance 'CDM_clk_200_IbufdsGtxe2' to cell 'IBUFDS_GTE2' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:405]
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-113] binding component instance 'smaMgtRefClkIbufdsGtxe2' to cell 'IBUFDS_GTE2' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:417]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'TT0i_buf' to cell 'OBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:426]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'TT1i_buf' to cell 'OBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:429]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'TA0i_buf' to cell 'OBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:432]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'TA1i_buf' to cell 'OBUFDS' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:435]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'CLKi_buf' to cell 'IBUFDS_DIFF_OUT' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:438]
INFO: [Synth 8-3491] module 'TCM_PLL320' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/TCM_PLL320/TCM_PLL320.v:70' bound to instance 'TCM_PLL' of component 'TCM_PLL320' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:441]
INFO: [Synth 8-6157] synthesizing module 'TCM_PLL320' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/TCM_PLL320/TCM_PLL320.v:70]
INFO: [Synth 8-6157] synthesizing module 'TCM_PLL320_clk_wiz' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/TCM_PLL320/TCM_PLL320_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 24 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 25.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (1#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'TCM_PLL320_clk_wiz' (3#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/TCM_PLL320/TCM_PLL320_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'TCM_PLL320' (4#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/TCM_PLL320/TCM_PLL320.v:70]
INFO: [Synth 8-113] binding component instance 'MCLKB1' to cell 'BUFG' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:443]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'SCOPE_buf' to cell 'OBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:446]
INFO: [Synth 8-3491] module 'PmClockPll' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/PmClockPll/PmClockPll.v:72' bound to instance 'PmClockPllcomp' of component 'PmClockPll' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:450]
INFO: [Synth 8-6157] synthesizing module 'PmClockPll' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/PmClockPll/PmClockPll.v:72]
INFO: [Synth 8-6157] synthesizing module 'PmClockPll_clk_wiz' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/PmClockPll/PmClockPll_clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV__parameterized0' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV__parameterized0' (4#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
INFO: [Synth 8-6155] done synthesizing module 'PmClockPll_clk_wiz' (5#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/PmClockPll/PmClockPll_clk_wiz.v:70]
INFO: [Synth 8-6155] done synthesizing module 'PmClockPll' (6#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/PmClockPll/PmClockPll.v:72]
INFO: [Synth 8-3491] module 'CDM_Clk_pll' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/CDM_Clk_pll/CDM_Clk_pll.v:72' bound to instance 'CDMClkpllcomp' of component 'CDM_Clk_pll' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:460]
INFO: [Synth 8-6157] synthesizing module 'CDM_Clk_pll' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/CDM_Clk_pll/CDM_Clk_pll.v:72]
INFO: [Synth 8-6157] synthesizing module 'CDM_Clk_pll_clk_wiz' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/CDM_Clk_pll/CDM_Clk_pll_clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV__parameterized1' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 40 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 25.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV__parameterized1' (6#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
INFO: [Synth 8-6155] done synthesizing module 'CDM_Clk_pll_clk_wiz' (7#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/CDM_Clk_pll/CDM_Clk_pll_clk_wiz.v:70]
INFO: [Synth 8-6155] done synthesizing module 'CDM_Clk_pll' (8#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/CDM_Clk_pll/CDM_Clk_pll.v:72]
INFO: [Synth 8-638] synthesizing module 'IPBUS_basex_infra' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/IPBUS_basex.vhd:40]
	Parameter USE_BUFG bound to: 1 - type: integer 
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-113] binding component instance 'ibuf0' to cell 'IBUFDS_GTE2' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/IPBUS_basex.vhd:75]
INFO: [Synth 8-113] binding component instance 'bufg_gt' to cell 'BUFG' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/IPBUS_basex.vhd:94]
INFO: [Synth 8-638] synthesizing module 'clocks_7s_serdes' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/clocks_7s_serdes.vhd:34]
INFO: [Synth 8-3491] module 'PLL125' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/PLL125/PLL125.v:72' bound to instance 'pll' of component 'PLL125' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/clocks_7s_serdes.vhd:58]
INFO: [Synth 8-6157] synthesizing module 'PLL125' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/PLL125/PLL125.v:72]
INFO: [Synth 8-6157] synthesizing module 'PLL125_clk_wiz' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/PLL125/PLL125_clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV__parameterized2' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV__parameterized2' (8#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1311]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (9#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1311]
INFO: [Synth 8-6155] done synthesizing module 'PLL125_clk_wiz' (10#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/PLL125/PLL125_clk_wiz.v:70]
INFO: [Synth 8-6155] done synthesizing module 'PLL125' (11#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/PLL125/PLL125.v:72]
INFO: [Synth 8-638] synthesizing module 'ipbus_clock_div' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_clock_div.vhd:24]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'reset_gen' to cell 'SRL16' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_clock_div.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ipbus_clock_div' (12#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_clock_div.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'clocks_7s_serdes' (13#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/clocks_7s_serdes.vhd:34]
INFO: [Synth 8-638] synthesizing module 'led_stretcher' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/led_stretcher.vhd:25]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'led_stretcher' (14#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/led_stretcher.vhd:25]
	Parameter POLARITY_SWAP bound to: 1'b0 
INFO: [Synth 8-3491] module 'eth_7s_1000basex' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/eth_7s_1000basex.vhd:19' bound to instance 'eth' of component 'eth_7s_1000basex' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/IPBUS_basex.vhd:143]
INFO: [Synth 8-638] synthesizing module 'eth_7s_1000basex' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/eth_7s_1000basex.vhd:46]
	Parameter POLARITY_SWAP bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'bufh_tx' to cell 'BUFH' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/eth_7s_1000basex.vhd:162]
INFO: [Synth 8-113] binding component instance 'bufh_rx' to cell 'BUFH' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/eth_7s_1000basex.vhd:166]
INFO: [Synth 8-3491] module 'MMCM125ETH' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/MMCM125ETH/MMCM125ETH.v:71' bound to instance 'mmcm' of component 'MMCM125ETH' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/eth_7s_1000basex.vhd:171]
INFO: [Synth 8-6157] synthesizing module 'MMCM125ETH' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/MMCM125ETH/MMCM125ETH.v:71]
INFO: [Synth 8-6157] synthesizing module 'MMCM125ETH_clk_wiz' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/MMCM125ETH/MMCM125ETH_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 16.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 16.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (15#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
INFO: [Synth 8-6155] done synthesizing module 'MMCM125ETH_clk_wiz' (16#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/MMCM125ETH/MMCM125ETH_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'MMCM125ETH' (17#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/MMCM125ETH/MMCM125ETH.v:71]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.vhd:69' bound to instance 'mac' of component 'tri_mode_ethernet_mac_0' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/eth_7s_1000basex.vhd:199]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.vhd:130]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_block.vhd:105' bound to instance 'U0' of component 'tri_mode_ethernet_mac_0_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.vhd:208]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_block.vhd:172]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_PHYSICAL_INTERFACE bound to: INTERNAL - type: string 
	Parameter C_INTERNAL_MODE_TYPE bound to: BASEX - type: string 
	Parameter C_HALF_DUPLEX bound to: 0 - type: integer 
	Parameter C_HAS_HOST bound to: 0 - type: integer 
	Parameter C_ADD_FILTER bound to: 0 - type: integer 
	Parameter C_AT_ENTRIES bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_2G5 bound to: 0 - type: integer 
	Parameter C_MAC_SPEED bound to: TRI_SPEED - type: string 
	Parameter C_HAS_STATS bound to: 0 - type: integer 
	Parameter C_NUM_STATS bound to: 34 - type: integer 
	Parameter C_CNTR_RST bound to: 1 - type: integer 
	Parameter C_STATS_WIDTH bound to: 64 - type: integer 
	Parameter C_AVB bound to: 0 - type: integer 
	Parameter C_RX_VEC_WIDTH bound to: 79 - type: integer 
	Parameter C_TX_VEC_WIDTH bound to: 79 - type: integer 
	Parameter C_1588 bound to: 0 - type: integer 
	Parameter C_TX_INBAND_CF_ENABLE bound to: 0 - type: integer 
	Parameter C_RX_INBAND_TS_ENABLE bound to: 0 - type: integer 
	Parameter C_PFC bound to: 0 - type: integer 
	Parameter C_HAS_MDIO bound to: 0 - type: integer 
	Parameter C_DEVICE_FAMILY_US bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_v9_0_15' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/tri_mode_ethernet_mac_0/hdl/tri_mode_ethernet_mac_v9_0_rfs.v:17892' bound to instance 'tri_mode_ethernet_mac_0_core' of component 'tri_mode_ethernet_mac_v9_0_15' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_block.vhd:448]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (26#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (26#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (26#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (26#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized3' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized3' (26#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39203]
INFO: [Synth 8-6157] synthesizing module 'RAM64X1D' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70749]
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1D' (39#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70749]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (40#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized0' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized0' (40#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized1' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized1' (40#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized2' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized2' (40#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39161]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77965]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (41#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77965]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_block' (45#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_block.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0' (46#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.vhd:130]
WARNING: [Synth 8-5640] Port 'sgmii_clk_r' is missing in component declaration [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/eth_7s_1000basex.vhd:88]
WARNING: [Synth 8-5640] Port 'sgmii_clk_f' is missing in component declaration [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/eth_7s_1000basex.vhd:88]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.vhd:108' bound to instance 'phy' of component 'gig_ethernet_pcs_pma_0' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/eth_7s_1000basex.vhd:256]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.vhd:184]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:107' bound to instance 'U0' of component 'gig_ethernet_pcs_pma_0_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.vhd:271]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:184]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sgmii_adapt' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_sgmii_adapt.vhd:127' bound to instance 'sgmii_logic' of component 'gig_ethernet_pcs_pma_0_sgmii_adapt' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:530]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_adapt' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_sgmii_adapt.vhd:167]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_reset_sync' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:66' bound to instance 'gen_sync_reset' of component 'gig_ethernet_pcs_pma_0_reset_sync' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_sgmii_adapt.vhd:267]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_reset_sync' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:79]
	Parameter INITIALISE bound to: 2'b11 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync1' to cell 'FDP' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:108]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync2' to cell 'FDP' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:119]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync3' to cell 'FDP' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:130]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync4' to cell 'FDP' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:141]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync5' to cell 'FDP' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:152]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync6' to cell 'FDP' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_reset_sync' (47#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:79]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'resync_speed_10_100' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_sgmii_adapt.vhd:276]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:80]
	Parameter INITIALISE bound to: 2'b00 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FD' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:113]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FD' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:123]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FD' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:133]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FD' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:143]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg5' to cell 'FD' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:153]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg6' to cell 'FD' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_sync_block' (48#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'resync_speed_100' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_sgmii_adapt.vhd:285]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_clk_gen' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_clk_gen.vhd:89' bound to instance 'clock_generation' of component 'gig_ethernet_pcs_pma_0_clk_gen' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_sgmii_adapt.vhd:296]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_clk_gen' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_clk_gen.vhd:103]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_johnson_cntr' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_johnson_cntr.vhd:71' bound to instance 'clk_div_stage1' of component 'gig_ethernet_pcs_pma_0_johnson_cntr' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_clk_gen.vhd:154]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_johnson_cntr' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_johnson_cntr.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_johnson_cntr' (49#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_johnson_cntr.vhd:83]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_johnson_cntr' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_johnson_cntr.vhd:71' bound to instance 'clk_div_stage2' of component 'gig_ethernet_pcs_pma_0_johnson_cntr' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_clk_gen.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_clk_gen' (50#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_clk_gen.vhd:103]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_tx_rate_adapt' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_tx_rate_adapt.vhd:76' bound to instance 'transmitter' of component 'gig_ethernet_pcs_pma_0_tx_rate_adapt' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_sgmii_adapt.vhd:314]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_tx_rate_adapt' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_tx_rate_adapt.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_tx_rate_adapt' (51#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_tx_rate_adapt.vhd:94]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_rx_rate_adapt' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_rx_rate_adapt.vhd:82' bound to instance 'receiver' of component 'gig_ethernet_pcs_pma_0_rx_rate_adapt' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_sgmii_adapt.vhd:330]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_rx_rate_adapt' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_rx_rate_adapt.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_rx_rate_adapt' (52#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_rx_rate_adapt.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_sgmii_adapt' (53#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_sgmii_adapt.vhd:167]
WARNING: [Synth 8-5640] Port 's_axi_aclk' is missing in component declaration [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:336]
WARNING: [Synth 8-5640] Port 's_axi_resetn' is missing in component declaration [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:336]
WARNING: [Synth 8-5640] Port 's_axi_awaddr' is missing in component declaration [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:336]
WARNING: [Synth 8-5640] Port 's_axi_awvalid' is missing in component declaration [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:336]
WARNING: [Synth 8-5640] Port 's_axi_awready' is missing in component declaration [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:336]
WARNING: [Synth 8-5640] Port 's_axi_wdata' is missing in component declaration [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:336]
WARNING: [Synth 8-5640] Port 's_axi_wvalid' is missing in component declaration [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:336]
WARNING: [Synth 8-5640] Port 's_axi_wready' is missing in component declaration [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:336]
WARNING: [Synth 8-5640] Port 's_axi_bresp' is missing in component declaration [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:336]
WARNING: [Synth 8-5640] Port 's_axi_bvalid' is missing in component declaration [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:336]
WARNING: [Synth 8-5640] Port 's_axi_bready' is missing in component declaration [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:336]
WARNING: [Synth 8-5640] Port 's_axi_araddr' is missing in component declaration [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:336]
WARNING: [Synth 8-5640] Port 's_axi_arvalid' is missing in component declaration [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:336]
WARNING: [Synth 8-5640] Port 's_axi_arready' is missing in component declaration [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:336]
WARNING: [Synth 8-5640] Port 's_axi_rdata' is missing in component declaration [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:336]
WARNING: [Synth 8-5640] Port 's_axi_rresp' is missing in component declaration [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:336]
WARNING: [Synth 8-5640] Port 's_axi_rvalid' is missing in component declaration [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:336]
WARNING: [Synth 8-5640] Port 's_axi_rready' is missing in component declaration [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:336]
	Parameter C_ELABORATION_TRANSIENT_DIR bound to: BlankString - type: string 
	Parameter C_COMPONENT_NAME bound to: gig_ethernet_pcs_pma_0 - type: string 
	Parameter C_RX_GMII_CLK bound to: TXOUTCLK - type: string 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_IS_SGMII bound to: 1 - type: bool 
	Parameter C_USE_TRANSCEIVER bound to: 1 - type: bool 
	Parameter C_HAS_TEMAC bound to: 1 - type: bool 
	Parameter C_USE_TBI bound to: 0 - type: bool 
	Parameter C_USE_LVDS bound to: 0 - type: bool 
	Parameter C_HAS_AN bound to: 1 - type: bool 
	Parameter C_HAS_MDIO bound to: 0 - type: bool 
	Parameter C_SGMII_PHY_MODE bound to: 0 - type: bool 
	Parameter C_DYNAMIC_SWITCHING bound to: 1 - type: bool 
	Parameter C_SGMII_FABRIC_BUFFER bound to: 1 - type: bool 
	Parameter C_2_5G bound to: 0 - type: bool 
	Parameter C_1588 bound to: 0 - type: integer 
	Parameter B_SHIFTER_ADDR bound to: 10'b0101001110 
	Parameter GT_RX_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_v16_1_7' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/hdl/gig_ethernet_pcs_pma_v16_1_rfs.vhd:18716' bound to instance 'gig_ethernet_pcs_pma_0_core' of component 'gig_ethernet_pcs_pma_v16_1_7' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:559]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_transceiver' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:69' bound to instance 'transceiver_inst' of component 'gig_ethernet_pcs_pma_0_transceiver' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:670]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_transceiver' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:159]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_block_data_valid' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:445]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_sync_block__parameterized1' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:80]
	Parameter INITIALISE bound to: 2'b00 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FD' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:113]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FD' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:123]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FD' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:133]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FD' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:143]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg5' to cell 'FD' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:153]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg6' to cell 'FD' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_sync_block__parameterized1' (61#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_reset_wtd_timer' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_reset_wtd_timer.vhd:70' bound to instance 'reset_wtd_timer' of component 'gig_ethernet_pcs_pma_0_reset_wtd_timer' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:452]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_reset_wtd_timer' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_reset_wtd_timer.vhd:81]
	Parameter WAIT_TIME bound to: 24'b100011110000110100011000 
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_reset_wtd_timer' (62#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_reset_wtd_timer.vhd:81]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_reset_sync' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:66' bound to instance 'reclock_encommaalign' of component 'gig_ethernet_pcs_pma_0_reset_sync' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:477]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_reset_sync' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:66' bound to instance 'reclock_txreset' of component 'gig_ethernet_pcs_pma_0_reset_sync' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:486]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_reset_sync' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:66' bound to instance 'reclock_rxreset_ind_clk' of component 'gig_ethernet_pcs_pma_0_reset_sync' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:493]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_reset_sync' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd:66' bound to instance 'reclock_rxreset' of component 'gig_ethernet_pcs_pma_0_reset_sync' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:501]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_GTWIZARD' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard.vhd:73' bound to instance 'gtwizard_inst' of component 'gig_ethernet_pcs_pma_0_GTWIZARD' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:600]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard.vhd:219]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_GTWIZARD_init' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.vhd:75' bound to instance 'U0' of component 'gig_ethernet_pcs_pma_0_GTWIZARD_init' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard.vhd:374]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_init' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.vhd:227]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_GTWIZARD_multi_gt' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_multi_gt.vhd:74' bound to instance 'gtwizard_i' of component 'gig_ethernet_pcs_pma_0_GTWIZARD_multi_gt' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.vhd:535]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_multi_gt' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_multi_gt.vhd:222]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 32'b00110000000100010100100010101100 
	Parameter PMA_RSV_IN bound to: 32'b00000000000000011000010010000000 
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_GTWIZARD_GT' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.vhd:73' bound to instance 'gt0_GTWIZARD_i' of component 'gig_ethernet_pcs_pma_0_GTWIZARD_GT' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_multi_gt.vhd:416]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_GT' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.vhd:215]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b0001111111 
	Parameter ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 36 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 32 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 32'b00000000000000000000000000000000 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 8 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000000100000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 12'b000000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 4 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 24'b000000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806439084 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100100000100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 32'b00000000000000000000000000000000 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 12'b000000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 4 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 16'b0001100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'gtxe2_i' to cell 'GTXE2_CHANNEL' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.vhd:261]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_GT' (63#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.vhd:215]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_cpll_railing' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_cpll_railing.vhd:75' bound to instance 'cpll_railing0_i' of component 'gig_ethernet_pcs_pma_0_cpll_railing' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_multi_gt.vhd:554]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_cpll_railing' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_cpll_railing.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_cpll_railing' (64#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_cpll_railing.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_multi_gt' (65#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_multi_gt.vhd:222]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_TX_STARTUP_FSM' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:78' bound to instance 'gt0_txresetfsm_i' of component 'gig_ethernet_pcs_pma_0_TX_STARTUP_FSM' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.vhd:698]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_TX_STARTUP_FSM' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:125]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_run_phase_alignment_int' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:295]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_tx_fsm_reset_done_int' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:303]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_TXRESETDONE' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:320]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_time_out_wait_bypass' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:328]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_mmcm_lock_reclocked' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:336]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_cplllock' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:356]
WARNING: [Synth 8-6014] Unused sequential element cplllock_prev_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element qplllock_prev_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:352]
WARNING: [Synth 8-6014] Unused sequential element cplllock_ris_edge_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:370]
WARNING: [Synth 8-6014] Unused sequential element qplllock_ris_edge_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:385]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_TX_STARTUP_FSM' (66#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.vhd:125]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EQ_MODE bound to: LPM - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_RX_STARTUP_FSM' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:76' bound to instance 'gt0_rxresetfsm_i' of component 'gig_ethernet_pcs_pma_0_RX_STARTUP_FSM' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.vhd:737]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_RX_STARTUP_FSM' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:130]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EQ_MODE bound to: LPM - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_run_phase_alignment_int' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:377]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_tx_fsm_reset_done_int' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:385]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_RXRESETDONE' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:402]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_time_out_wait_bypass' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:410]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_mmcm_lock_reclocked' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:418]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_data_valid' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:426]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_cplllock' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:446]
WARNING: [Synth 8-6014] Unused sequential element time_out_500us_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:321]
WARNING: [Synth 8-6014] Unused sequential element cplllock_prev_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:441]
WARNING: [Synth 8-6014] Unused sequential element qplllock_prev_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:442]
WARNING: [Synth 8-6014] Unused sequential element cplllock_ris_edge_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:458]
WARNING: [Synth 8-6014] Unused sequential element qplllock_ris_edge_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:473]
WARNING: [Synth 8-6014] Unused sequential element refclk_stable_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:506]
WARNING: [Synth 8-6014] Unused sequential element refclk_stable_count_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:505]
WARNING: [Synth 8-6014] Unused sequential element pll_reset_asserted_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:556]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_RX_STARTUP_FSM' (67#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD_init' (68#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_GTWIZARD' (69#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard.vhd:219]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_rx_elastic_buffer' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_elastic_buffer.vhd:92' bound to instance 'rx_elastic_buffer_inst' of component 'gig_ethernet_pcs_pma_0_rx_elastic_buffer' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:759]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0_rx_elastic_buffer' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_elastic_buffer.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_elastic_buffer.vhd:287]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_wr_addrgray' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_elastic_buffer.vhd:716]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_wr_addrgray' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_elastic_buffer.vhd:716]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_wr_addrgray' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_elastic_buffer.vhd:716]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_wr_addrgray' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_elastic_buffer.vhd:716]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_wr_addrgray' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_elastic_buffer.vhd:716]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_wr_addrgray' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_elastic_buffer.vhd:716]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_initialize_ram_comp' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_elastic_buffer.vhd:726]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_rd_addrgray' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_elastic_buffer.vhd:845]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_rd_addrgray' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_elastic_buffer.vhd:845]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_rd_addrgray' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_elastic_buffer.vhd:845]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_rd_addrgray' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_elastic_buffer.vhd:845]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_rd_addrgray' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_elastic_buffer.vhd:845]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_rd_addrgray' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_elastic_buffer.vhd:845]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_rx_elastic_buffer' (70#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_elastic_buffer.vhd:125]
WARNING: [Synth 8-3848] Net gt0_rxbufstatus_out in module/entity gig_ethernet_pcs_pma_0_transceiver does not have driver. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_transceiver' (71#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.vhd:159]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_block_tx_reset_done' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:765]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd:67' bound to instance 'sync_block_rx_reset_done' of component 'gig_ethernet_pcs_pma_0_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:772]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0_block' (72#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_0' (73#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'eth_7s_1000basex' (74#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/eth_7s_1000basex.vhd:46]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrl' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/ipbus_ctrl.vhd:58]
	Parameter MAC_CFG bound to: 1'b0 
	Parameter IP_CFG bound to: 1'b0 
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
	Parameter N_OOB bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'UDP_if' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_if_flat.vhd:65]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'udp_build_arp' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_arp.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element send_i_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_arp.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element end_addr_i_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_arp.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_arp.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_arp.vhd:74]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_arp.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'udp_build_arp' (75#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_arp.vhd:28]
INFO: [Synth 8-638] synthesizing module 'udp_build_ping' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_ping.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_ping.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_ping.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_ping.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element ping_we_i_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_ping.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element clr_sum_int_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_ping.vhd:215]
WARNING: [Synth 8-6014] Unused sequential element int_valid_int_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_ping.vhd:216]
WARNING: [Synth 8-6014] Unused sequential element int_data_int_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_ping.vhd:217]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_ping.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'udp_build_ping' (76#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_ping.vhd:31]
INFO: [Synth 8-638] synthesizing module 'udp_build_payload' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_payload.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_payload.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element send_i_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_payload.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_payload.vhd:107]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_payload.vhd:108]
WARNING: [Synth 8-6014] Unused sequential element next_low_int_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_payload.vhd:357]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_payload.vhd:414]
INFO: [Synth 8-256] done synthesizing module 'udp_build_payload' (77#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_payload.vhd:33]
INFO: [Synth 8-638] synthesizing module 'udp_build_resend' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_resend.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'udp_build_resend' (78#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_resend.vhd:23]
INFO: [Synth 8-638] synthesizing module 'udp_build_status' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_status.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element end_addr_i_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_status.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_status.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_status.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element request_int_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_status.vhd:155]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_status.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'udp_build_status' (79#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_status.vhd:28]
INFO: [Synth 8-638] synthesizing module 'udp_status_buffer' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_status_buffer.vhd:49]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element bufsize_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_status_buffer.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element nbuf_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_status_buffer.vhd:90]
WARNING: [Synth 8-6014] Unused sequential element new_event_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_status_buffer.vhd:121]
WARNING: [Synth 8-6014] Unused sequential element async_ready_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_status_buffer.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element rarp_arp_ping_ipbus_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_status_buffer.vhd:128]
WARNING: [Synth 8-6014] Unused sequential element payload_status_resend_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_status_buffer.vhd:130]
WARNING: [Synth 8-6014] Unused sequential element got_event_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_status_buffer.vhd:199]
WARNING: [Synth 8-6014] Unused sequential element event_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_status_buffer.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'udp_status_buffer' (80#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_status_buffer.vhd:49]
INFO: [Synth 8-638] synthesizing module 'udp_byte_sum' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_byte_sum.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'udp_byte_sum' (81#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_byte_sum.vhd:25]
INFO: [Synth 8-638] synthesizing module 'udp_do_rx_reset' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_do_rx_reset.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'udp_do_rx_reset' (82#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_do_rx_reset.vhd:20]
INFO: [Synth 8-638] synthesizing module 'udp_packet_parser' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_packet_parser.vhd:37]
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'udp_packet_parser' (83#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_packet_parser.vhd:37]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_mux' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_rxram_mux.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element rxram_dropped_int_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_rxram_mux.vhd:74]
WARNING: [Synth 8-6014] Unused sequential element rxram_end_addr_int_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_rxram_mux.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element rxram_send_int_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_rxram_mux.vhd:90]
WARNING: [Synth 8-6014] Unused sequential element dia_int_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_rxram_mux.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element addra_int_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_rxram_mux.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element wea_int_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_rxram_mux.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_mux' (84#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_rxram_mux.vhd:56]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_dualportram.vhd:22]
	Parameter BUFWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM' (85#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_dualportram.vhd:22]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_buffer_selector.vhd:32]
	Parameter BUFWIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element req_send_i_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_buffer_selector.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector' (86#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_buffer_selector.vhd:32]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_shim' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_rxram_shim.vhd:30]
	Parameter BUFWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_shim' (87#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_rxram_shim.vhd:30]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_rx' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_dualportram_rx.vhd:22]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_dualportram_rx.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element byte4_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_dualportram_rx.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element byte3_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_dualportram_rx.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element byte2_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_dualportram_rx.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element byte1_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_dualportram_rx.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_rx' (88#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_dualportram_rx.vhd:22]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector__parameterized0' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_buffer_selector.vhd:32]
	Parameter BUFWIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element req_send_i_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_buffer_selector.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector__parameterized0' (88#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_buffer_selector.vhd:32]
INFO: [Synth 8-638] synthesizing module 'udp_rxtransactor_if' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_rxtransactor_if_simple.vhd:23]
WARNING: [Synth 8-6014] Unused sequential element rxpayload_dropped_i_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_rxtransactor_if_simple.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element pkt_rcvd_i_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_rxtransactor_if_simple.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'udp_rxtransactor_if' (89#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_rxtransactor_if_simple.vhd:23]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_tx' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_dualportram_tx.vhd:22]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_dualportram_tx.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_tx' (90#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_dualportram_tx.vhd:22]
INFO: [Synth 8-638] synthesizing module 'udp_tx_mux' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_tx_mux.vhd:52]
	Parameter INTERNAL_ONLY bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element low_addr_int_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_tx_mux.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element next_mac_tx_buf_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_tx_mux.vhd:147]
WARNING: [Synth 8-6014] Unused sequential element default_mode.ipbus_out_valid_int_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_tx_mux.vhd:555]
INFO: [Synth 8-256] done synthesizing module 'udp_tx_mux' (91#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_tx_mux.vhd:52]
INFO: [Synth 8-638] synthesizing module 'udp_txtransactor_if' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_txtransactor_if_simple.vhd:35]
	Parameter BUFWIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element req_resend_i_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_txtransactor_if_simple.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element req_not_found_i_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_txtransactor_if_simple.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element resend_buf_i_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_txtransactor_if_simple.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'udp_txtransactor_if' (92#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_txtransactor_if_simple.vhd:35]
INFO: [Synth 8-638] synthesizing module 'udp_clock_crossing_if' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_clock_crossing_if.vhd:43]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_clock_crossing_if.vhd:48]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_clock_crossing_if.vhd:49]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_clock_crossing_if.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'udp_clock_crossing_if' (93#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_clock_crossing_if.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'UDP_if' (94#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_if_flat.vhd:65]
INFO: [Synth 8-638] synthesizing module 'transactor' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/transactor.vhd:34]
INFO: [Synth 8-638] synthesizing module 'transactor_if' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/transactor_if.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'transactor_if' (95#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/transactor_if.vhd:31]
INFO: [Synth 8-638] synthesizing module 'transactor_sm' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/transactor_sm.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'transactor_sm' (96#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/transactor_sm.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'transactor' (97#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/transactor.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrl' (98#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/ipbus_ctrl.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'IPBUS_basex_infra' (99#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/IPBUS_basex.vhd:40]
INFO: [Synth 8-638] synthesizing module 'PLL_Reset_Generator' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/PLL_Reset_Generator.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/PLL_Reset_Generator.vhd:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/PLL_Reset_Generator.vhd:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/PLL_Reset_Generator.vhd:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/PLL_Reset_Generator.vhd:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/PLL_Reset_Generator.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/PLL_Reset_Generator.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'PLL_Reset_Generator' (100#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/PLL_Reset_Generator.vhd:27]
INFO: [Synth 8-638] synthesizing module 'ipbus_face' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:49]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:59]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:68]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:69]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:70]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:71]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:80]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:81]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:83]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:84]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:86]
INFO: [Synth 8-638] synthesizing module 'hdmi_data_fifo' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/hdmi_data_fifo/synth/hdmi_data_fifo.vhd:78]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 80 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 80 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx9 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 4095 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 4094 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter C_RD_DEPTH bound to: 4096 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter C_WR_DEPTH bound to: 4096 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/COUNTER_FIFO/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/hdmi_data_fifo/synth/hdmi_data_fifo.vhd:549]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1111]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (101#1) [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (102#1) [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (114#1) [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'hdmi_data_fifo' (131#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/hdmi_data_fifo/synth/hdmi_data_fifo.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ipbus_data_fifo' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/ipbus_data_fifo/synth/ipbus_data_fifo.vhd:76]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 96 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 192 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 8kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 16383 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 16382 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter C_RD_DEPTH bound to: 8192 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 13 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter C_WR_DEPTH bound to: 16384 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 14 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/COUNTER_FIFO/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/ipbus_data_fifo/synth/ipbus_data_fifo.vhd:546]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized2' [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized2' (133#1) [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized4' [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized4' (133#1) [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'ipbus_data_fifo' (134#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/ipbus_data_fifo/synth/ipbus_data_fifo.vhd:76]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ipbus_data_fifo_comp'. This will prevent further optimization [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:190]
WARNING: [Synth 8-3848] Net readout_status[event_counter] in module/entity ipbus_face does not have driver. [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:71]
WARNING: [Synth 8-3848] Net readout_status[datagen_report][orbit] in module/entity ipbus_face does not have driver. [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:71]
WARNING: [Synth 8-3848] Net readout_status[datagen_report][bc] in module/entity ipbus_face does not have driver. [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:71]
WARNING: [Synth 8-3848] Net readout_status[datagen_report][size] in module/entity ipbus_face does not have driver. [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:71]
WARNING: [Synth 8-3848] Net readout_status[datagen_report][packet_num] in module/entity ipbus_face does not have driver. [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:71]
WARNING: [Synth 8-3848] Net readout_status[data_enable] in module/entity ipbus_face does not have driver. [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:71]
WARNING: [Synth 8-3848] Net readout_status[bc_delay_apply] in module/entity ipbus_face does not have driver. [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:71]
WARNING: [Synth 8-3848] Net readout_status[BCID_from_CRU_corrected] in module/entity ipbus_face does not have driver. [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:71]
WARNING: [Synth 8-3848] Net readout_status[ORBIT_from_CRU_corrected] in module/entity ipbus_face does not have driver. [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'ipbus_face' (135#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd:49]
INFO: [Synth 8-638] synthesizing module 'FIT_GBT_project' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:58]
	Parameter GENERATE_GBT_BANK bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:65]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:67]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:79]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:83]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:108]
INFO: [Synth 8-638] synthesizing module 'Reset_Generator' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Reset_Generator.vhd:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Reset_Generator.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Reset_Generator.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Reset_Generator.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Reset_Generator.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Reset_Generator.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Reset_Generator.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Reset_Generator' (136#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Reset_Generator.vhd:32]
INFO: [Synth 8-638] synthesizing module 'RXDATA_CLKSync' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/RXDataClkSync.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/RXDataClkSync.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/RXDataClkSync.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/RXDataClkSync.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/RXDataClkSync.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'RXDATA_CLKSync' (137#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/RXDataClkSync.vhd:38]
INFO: [Synth 8-638] synthesizing module 'ltu_rx_decoder' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/ltu_rx_decoder.vhd:45]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/ltu_rx_decoder.vhd:49]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/ltu_rx_decoder.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/ltu_rx_decoder.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/ltu_rx_decoder.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/ltu_rx_decoder.vhd:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/ltu_rx_decoder.vhd:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/ltu_rx_decoder.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/ltu_rx_decoder.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/ltu_rx_decoder.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/ltu_rx_decoder.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/ltu_rx_decoder.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/ltu_rx_decoder.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/ltu_rx_decoder.vhd:61]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/ltu_rx_decoder.vhd:61]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/ltu_rx_decoder.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/ltu_rx_decoder.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'ltu_rx_decoder' (138#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/ltu_rx_decoder.vhd:45]
INFO: [Synth 8-638] synthesizing module 'bc_indicator' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/bc_indicator.vhd:36]
	Parameter USE_SYSCLK bound to: 1 - type: bool 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/bc_indicator.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/bc_indicator.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/bc_indicator.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/bc_indicator.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/bc_indicator.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/bc_indicator.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/bc_indicator.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/bc_indicator.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/bc_indicator.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'bc_indicator' (139#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/bc_indicator.vhd:36]
INFO: [Synth 8-638] synthesizing module 'bc_indicator__parameterized0' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/bc_indicator.vhd:36]
	Parameter USE_SYSCLK bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'bc_indicator__parameterized0' (139#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/bc_indicator.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Module_Data_Gen' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Module_Data_Gen_PM.vhd:33]
WARNING: [Synth 8-5858] RAM Board_data_gen_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'Module_Data_Gen' (140#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Module_Data_Gen_PM.vhd:33]
INFO: [Synth 8-638] synthesizing module 'cru_ltu_emu' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/cru_ltu_emu.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'cru_ltu_emu' (141#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/cru_ltu_emu.vhd:36]
INFO: [Synth 8-638] synthesizing module 'DataConverter' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd:67]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd:67]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd:76]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd:76]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd:79]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd:80]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd:83]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd:83]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd:84]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'raw_data_fifo' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/raw_data_fifo/synth/raw_data_fifo.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 80 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 80 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx9 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 4000 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 3999 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter C_RD_DEPTH bound to: 4096 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter C_WR_DEPTH bound to: 4096 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/COUNTER_FIFO/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/raw_data_fifo/synth/raw_data_fifo.vhd:544]
INFO: [Synth 8-256] done synthesizing module 'raw_data_fifo' (147#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/raw_data_fifo/synth/raw_data_fifo.vhd:75]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'raw_header_fifo_comp'. This will prevent further optimization [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd:140]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'raw_data_fifo_comp'. This will prevent further optimization [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'DataConverter' (148#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Event_selector' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Event_selector.vhd:61]
INFO: [Synth 8-638] synthesizing module 'trg_fifo_comp' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/trg_fifo_comp/synth/trg_fifo_comp.vhd:77]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 76 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 76 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx9 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 4095 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 4094 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_RD_DEPTH bound to: 4096 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_DEPTH bound to: 4096 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/COUNTER_FIFO/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/trg_fifo_comp/synth/trg_fifo_comp.vhd:547]
INFO: [Synth 8-256] done synthesizing module 'trg_fifo_comp' (151#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/trg_fifo_comp/synth/trg_fifo_comp.vhd:77]
INFO: [Synth 8-638] synthesizing module 'cntpck_fifo_comp' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/cntpck_fifo_comp/synth/cntpck_fifo_comp.vhd:77]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 255 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 254 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_DEPTH bound to: 256 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_WR_DEPTH bound to: 256 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/COUNTER_FIFO/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/cntpck_fifo_comp/synth/cntpck_fifo_comp.vhd:547]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized6' [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized6' (151#1) [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'cntpck_fifo_comp' (152#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/cntpck_fifo_comp/synth/cntpck_fifo_comp.vhd:77]
INFO: [Synth 8-638] synthesizing module 'slct_data_fifo' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/slct_data_fifo/synth/slct_data_fifo.vhd:78]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 80 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 80 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 8kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 16000 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 15999 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter C_RD_DEPTH bound to: 16384 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 14 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter C_WR_DEPTH bound to: 16384 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 14 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/COUNTER_FIFO/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/slct_data_fifo/synth/slct_data_fifo.vhd:548]
INFO: [Synth 8-256] done synthesizing module 'slct_data_fifo' (154#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/slct_data_fifo/synth/slct_data_fifo.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'Event_selector' (155#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Event_selector.vhd:61]
INFO: [Synth 8-638] synthesizing module 'CRU_packet_Builder' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/CRU_packet_Builder.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'CRU_packet_Builder' (156#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/CRU_packet_Builder.vhd:55]
INFO: [Synth 8-638] synthesizing module 'TX_Data_Gen' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/TX_Data_Gen.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'TX_Data_Gen' (157#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/TX_Data_Gen.vhd:36]
INFO: [Synth 8-638] synthesizing module 'GBT_TX_RX' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/GBT_TXRX5.vhd:57]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_frameclk_phalgnr' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/gbt_rx_frameclk_phalgnr.vhd:71]
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter WORDCLK_FREQ bound to: 120 - type: integer 
	Parameter SHIFT_CNTER bound to: 280 - type: integer 
	Parameter REF_MATCHING bound to: 64'b0000000000000000000000000000010000000000000000000000000000000110 
INFO: [Synth 8-638] synthesizing module 'phaligner_mmcm_controller' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/phaligner_mmcm_controller.vhd:51]
	Parameter SHIFT_CNTER bound to: 280 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'phaligner_mmcm_controller' (158#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/phaligner_mmcm_controller.vhd:51]
INFO: [Synth 8-638] synthesizing module 'phaligner_phase_computing' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_computing.vhd:50]
	Parameter wordclk_freq bound to: 120 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'phaligner_phase_computing' (159#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_computing.vhd:50]
INFO: [Synth 8-638] synthesizing module 'phaligner_phase_comparator' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_comparator.vhd:62]
	Parameter wordclk_freq bound to: 120 - type: integer 
	Parameter ref bound to: 64'b0000000000000000000000000000010000000000000000000000000000000110 
INFO: [Synth 8-256] done synthesizing module 'phaligner_phase_comparator' (160#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_comparator.vhd:62]
INFO: [Synth 8-638] synthesizing module 'phaligner_std_pll' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/xlx_k7v7_phalgnr_std_mmcm.vhd:48]
INFO: [Synth 8-3491] module 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.v:70' bound to instance 'pll' of component 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/xlx_k7v7_phalgnr_std_mmcm.vhd:74]
INFO: [Synth 8-6157] synthesizing module 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.v:70]
INFO: [Synth 8-6157] synthesizing module 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_clk_wiz' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 8.333000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 15.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (160#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1085]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (161#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1085]
INFO: [Synth 8-6155] done synthesizing module 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_clk_wiz' (162#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' (163#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.v:70]
INFO: [Synth 8-256] done synthesizing module 'phaligner_std_pll' (164#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/xlx_k7v7_phalgnr_std_mmcm.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_frameclk_phalgnr' (165#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/gbt_rx_frameclk_phalgnr.vhd:71]
INFO: [Synth 8-638] synthesizing module 'gbt_bank_reset' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/gbt_bank_reset.vhd:118]
	Parameter RX_INIT_FIRST bound to: 0 - type: bool 
	Parameter INITIAL_DELAY bound to: 40000000 - type: integer 
	Parameter TIME_N bound to: 4000000 - type: integer 
	Parameter GAP_DELAY bound to: 40000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gbt_bank_reset' (166#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/gbt_bank_reset.vhd:118]
INFO: [Synth 8-638] synthesizing module 'gbt_bank' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank.vhd:113]
	Parameter GBT_BANK_ID bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_tx' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx.vhd:132]
	Parameter GBT_BANK_ID bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_tx_scrambler' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler.vhd:137]
	Parameter GBT_BANK_ID bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_tx_scrambler_21bit' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler_21bit.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'gbt_tx_scrambler_21bit' (167#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler_21bit.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'gbt_tx_scrambler' (168#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler.vhd:137]
INFO: [Synth 8-638] synthesizing module 'gbt_tx_encoder' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder.vhd:125]
	Parameter GBT_BANK_ID bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_tx_encoder_gbtframe_rsencode' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_rsencode.vhd:79]
INFO: [Synth 8-638] synthesizing module 'gbt_tx_encoder_gbtframe_polydiv' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_polydiv.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'gbt_tx_encoder_gbtframe_polydiv' (169#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_polydiv.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'gbt_tx_encoder_gbtframe_rsencode' (170#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_rsencode.vhd:79]
INFO: [Synth 8-638] synthesizing module 'gbt_tx_encoder_gbtframe_intlver' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_intlver.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'gbt_tx_encoder_gbtframe_intlver' (171#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_intlver.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'gbt_tx_encoder' (172#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder.vhd:125]
INFO: [Synth 8-638] synthesizing module 'gbt_tx_gearbox' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox.vhd:118]
	Parameter GBT_BANK_ID bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_tx_gearbox_std' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std.vhd:102]
INFO: [Synth 8-638] synthesizing module 'gbt_tx_gearbox_std_rdwrctrl' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std_rdwrctrl.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'gbt_tx_gearbox_std_rdwrctrl' (173#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std_rdwrctrl.vhd:99]
INFO: [Synth 8-638] synthesizing module 'gbt_tx_gearbox_std_dpram' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/gbt_tx/xlx_k7v7_gbt_tx_gearbox_std_dpram.vhd:89]
INFO: [Synth 8-3491] module 'xlx_k7v7_tx_dpram' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/xlx_k7v7_tx_dpram/synth/xlx_k7v7_tx_dpram.vhd:59' bound to instance 'dpram' of component 'xlx_k7v7_tx_dpram' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/gbt_tx/xlx_k7v7_gbt_tx_gearbox_std_dpram.vhd:117]
INFO: [Synth 8-638] synthesizing module 'xlx_k7v7_tx_dpram' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/xlx_k7v7_tx_dpram/synth/xlx_k7v7_tx_dpram.vhd:71]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: xlx_k7v7_tx_dpram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 160 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 160 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 3 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 40 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 40 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     12.4241 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/COUNTER_FIFO/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/xlx_k7v7_tx_dpram/synth/xlx_k7v7_tx_dpram.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'xlx_k7v7_tx_dpram' (174#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/xlx_k7v7_tx_dpram/synth/xlx_k7v7_tx_dpram.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'gbt_tx_gearbox_std_dpram' (175#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/gbt_tx/xlx_k7v7_gbt_tx_gearbox_std_dpram.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'gbt_tx_gearbox_std' (176#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'gbt_tx_gearbox' (177#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox.vhd:118]
INFO: [Synth 8-638] synthesizing module 'gbt_tx_gearbox_phasemon' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_phasemon.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'gbt_tx_gearbox_phasemon' (178#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_phasemon.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'gbt_tx' (179#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx.vhd:132]
INFO: [Synth 8-638] synthesizing module 'multi_gigabit_transceivers' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/multi_gigabit_transceivers.vhd:131]
	Parameter GBT_BANK_ID bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mgt_latopt' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_mgt_latopt.vhd:145]
	Parameter GBT_BANK_ID bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xlx_k7v7_mgt_ip' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip.vhd:172]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter USE_BUFG bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_init' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd:75' bound to instance 'U0' of component 'xlx_k7v7_mgt_ip_init' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip.vhd:297]
INFO: [Synth 8-638] synthesizing module 'xlx_k7v7_mgt_ip_init' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd:187]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter USE_BUFG bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter USE_BUFG bound to: 0 - type: integer 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_multi_gt' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_multi_gt.vhd:73' bound to instance 'xlx_k7v7_mgt_ip_i' of component 'xlx_k7v7_mgt_ip_multi_gt' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd:585]
INFO: [Synth 8-638] synthesizing module 'xlx_k7v7_mgt_ip_multi_gt' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_multi_gt.vhd:197]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 32'b00110000000100010100100010101100 
	Parameter USE_BUFG bound to: 0 - type: integer 
	Parameter PMA_RSV_IN bound to: 32'b00000000000000011000010010000000 
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000010 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_GT' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_gt.vhd:72' bound to instance 'gt0_xlx_k7v7_mgt_ip_i' of component 'xlx_k7v7_mgt_ip_GT' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_multi_gt.vhd:382]
INFO: [Synth 8-638] synthesizing module 'xlx_k7v7_mgt_ip_GT' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_gt.vhd:193]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000010 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 19 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 15 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 3 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 4 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000010 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00111100 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 32'b00000000000000000000000000000000 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100100000010000000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 12'b000000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PMA - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 8 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 24'b000000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806439084 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100101010100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: FALSE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXUSR - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 32'b00000000000000000000000000000000 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 12'b000000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 1 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 8 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 16'b0001100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'gtxe2_i' to cell 'GTXE2_CHANNEL' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_gt.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'xlx_k7v7_mgt_ip_GT' (180#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_gt.vhd:193]
	Parameter USE_BUFG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_cpll_railing' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_cpll_railing.vhd:75' bound to instance 'cpll_railing0_i' of component 'xlx_k7v7_mgt_ip_cpll_railing' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_multi_gt.vhd:510]
INFO: [Synth 8-638] synthesizing module 'xlx_k7v7_mgt_ip_cpll_railing' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_cpll_railing.vhd:88]
	Parameter USE_BUFG bound to: 0 - type: integer 
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'refclk_buf' to cell 'BUFR' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_cpll_railing.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'xlx_k7v7_mgt_ip_cpll_railing' (181#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_cpll_railing.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'xlx_k7v7_mgt_ip_multi_gt' (182#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_multi_gt.vhd:197]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_TX_STARTUP_FSM' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:74' bound to instance 'gt0_txresetfsm_i' of component 'xlx_k7v7_mgt_ip_TX_STARTUP_FSM' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd:730]
INFO: [Synth 8-638] synthesizing module 'xlx_k7v7_mgt_ip_TX_STARTUP_FSM' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:120]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_run_phase_alignment_int' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:276]
INFO: [Synth 8-638] synthesizing module 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:97]
	Parameter INITIALISE bound to: 6'b000000 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FD' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:130]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FD' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:140]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FD' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:150]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FD' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:160]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg5' to cell 'FD' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:170]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg6' to cell 'FD' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'xlx_k7v7_mgt_ip_sync_block' (183#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:97]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_tx_fsm_reset_done_int' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:284]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_TXRESETDONE' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:301]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_time_out_wait_bypass' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:309]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_mmcm_lock_reclocked' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:317]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_CPLLLOCK' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:337]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_QPLLLOCK' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:345]
WARNING: [Synth 8-6014] Unused sequential element cplllock_prev_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:332]
WARNING: [Synth 8-6014] Unused sequential element qplllock_prev_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:333]
WARNING: [Synth 8-6014] Unused sequential element cplllock_ris_edge_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:358]
WARNING: [Synth 8-6014] Unused sequential element qplllock_ris_edge_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:373]
INFO: [Synth 8-256] done synthesizing module 'xlx_k7v7_mgt_ip_TX_STARTUP_FSM' (184#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd:120]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EQ_MODE bound to: DFE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_RX_STARTUP_FSM' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:76' bound to instance 'gt0_rxresetfsm_i' of component 'xlx_k7v7_mgt_ip_RX_STARTUP_FSM' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd:775]
INFO: [Synth 8-638] synthesizing module 'xlx_k7v7_mgt_ip_RX_STARTUP_FSM' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:131]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EQ_MODE bound to: DFE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_run_phase_alignment_int' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:372]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_rx_fsm_reset_done_int' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:385]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_RXRESETDONE' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:402]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_time_out_wait_bypass' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:410]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_mmcm_lock_reclocked' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:418]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_data_valid' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:426]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_CPLLLOCK' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:446]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_QPLLLOCK' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:454]
WARNING: [Synth 8-6014] Unused sequential element time_out_500us_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:316]
WARNING: [Synth 8-6014] Unused sequential element time_out_1us_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:317]
WARNING: [Synth 8-6014] Unused sequential element cplllock_prev_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:441]
WARNING: [Synth 8-6014] Unused sequential element qplllock_prev_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:442]
WARNING: [Synth 8-6014] Unused sequential element cplllock_ris_edge_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:468]
WARNING: [Synth 8-6014] Unused sequential element qplllock_ris_edge_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:483]
WARNING: [Synth 8-6014] Unused sequential element rx_fsm_reset_done_int_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:556]
WARNING: [Synth 8-6014] Unused sequential element pll_reset_asserted_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:559]
INFO: [Synth 8-256] done synthesizing module 'xlx_k7v7_mgt_ip_RX_STARTUP_FSM' (185#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd:131]
	Parameter NUMBER_OF_LANES bound to: 1 - type: integer 
	Parameter MASTER_LANE_ID bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_TX_MANUAL_PHASE_ALIGN' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_manual_phase_align.vhd:73' bound to instance 'gt0_tx_manual_phase_i' of component 'xlx_k7v7_mgt_ip_TX_MANUAL_PHASE_ALIGN' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd:845]
INFO: [Synth 8-638] synthesizing module 'xlx_k7v7_mgt_ip_TX_MANUAL_PHASE_ALIGN' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_manual_phase_align.vhd:93]
	Parameter NUMBER_OF_LANES bound to: 1 - type: integer 
	Parameter MASTER_LANE_ID bound to: 0 - type: integer 
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_TXPHALIGNDONE' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_manual_phase_align.vhd:146]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_TXDLYSRESETDONE' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_manual_phase_align.vhd:154]
	Parameter C_NUM_SRETCH_REGS bound to: 3 - type: integer 
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_pulse' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_pulse.vhd:75' bound to instance 'sync_TXPHINITDONE' of component 'xlx_k7v7_mgt_ip_sync_pulse' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_manual_phase_align.vhd:162]
INFO: [Synth 8-638] synthesizing module 'xlx_k7v7_mgt_ip_sync_pulse' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_pulse.vhd:92]
	Parameter C_NUM_SRETCH_REGS bound to: 3 - type: integer 
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlx_k7v7_mgt_ip_sync_pulse' (186#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_pulse.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'xlx_k7v7_mgt_ip_TX_MANUAL_PHASE_ALIGN' (187#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_manual_phase_align.vhd:93]
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_AUTO_PHASE_ALIGN' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_auto_phase_align.vhd:80' bound to instance 'gt0_rx_auto_phase_align_i' of component 'xlx_k7v7_mgt_ip_AUTO_PHASE_ALIGN' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd:897]
INFO: [Synth 8-638] synthesizing module 'xlx_k7v7_mgt_ip_AUTO_PHASE_ALIGN' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_auto_phase_align.vhd:93]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'xlx_k7v7_mgt_ip_sync_block' declared at '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd:81' bound to instance 'sync_PHALIGNDONE' of component 'xlx_k7v7_mgt_ip_sync_block' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_auto_phase_align.vhd:120]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-226] default block is never used [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_auto_phase_align.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'xlx_k7v7_mgt_ip_AUTO_PHASE_ALIGN' (188#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_auto_phase_align.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'xlx_k7v7_mgt_ip_init' (189#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'xlx_k7v7_mgt_ip' (190#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip.vhd:172]
INFO: [Synth 8-113] binding component instance 'rxWordClkBufg' to cell 'BUFG' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_mgt_latopt.vhd:301]
INFO: [Synth 8-638] synthesizing module 'mgt_latopt_bitslipctrl' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/mgt_latopt_bitslipctrl.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'mgt_latopt_bitslipctrl' (191#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/mgt_latopt_bitslipctrl.vhd:100]
INFO: [Synth 8-113] binding component instance 'txWordClkBufg' to cell 'BUFG' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_mgt_latopt.vhd:412]
INFO: [Synth 8-256] done synthesizing module 'mgt_latopt' (192#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_mgt_latopt.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'multi_gigabit_transceivers' (193#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/multi_gigabit_transceivers.vhd:131]
INFO: [Synth 8-638] synthesizing module 'gbt_rx' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx.vhd:136]
	Parameter GBT_BANK_ID bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_rx_framealigner' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner.vhd:110]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_framealigner_wraddr' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_wraddr.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_framealigner_wraddr' (194#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_wraddr.vhd:105]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_framealigner_pattsearch' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_pattsearch.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_framealigner_pattsearch' (195#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_pattsearch.vhd:122]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_framealigner_bscounter' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_bscounter.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_framealigner_bscounter' (196#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_bscounter.vhd:97]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_framealigner_rightshift' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_rightshift.vhd:104]
WARNING: [Synth 8-6014] Unused sequential element rightShifter40b_gen.rxBitSlipCount_reg was removed.  [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_rightshift.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_framealigner_rightshift' (197#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_rightshift.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_framealigner' (198#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner.vhd:110]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_gearbox' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox.vhd:111]
	Parameter GBT_BANK_ID bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_rx_gearbox_latopt' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_latopt.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_gearbox_latopt' (199#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_latopt.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_gearbox' (200#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox.vhd:111]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder.vhd:144]
	Parameter GBT_BANK_ID bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder_gbtframe_deintlver' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_deintlver.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_decoder_gbtframe_deintlver' (201#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_deintlver.vhd:86]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder_gbtframe_rsdec' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rsdec.vhd:97]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder_gbtframe_syndrom' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_syndrom.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_decoder_gbtframe_syndrom' (202#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_syndrom.vhd:93]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder_gbtframe_lmbddet' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_lmbddet.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_decoder_gbtframe_lmbddet' (203#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_lmbddet.vhd:91]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder_gbtframe_errlcpoly' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_errlcpoly.vhd:95]
INFO: [Synth 8-226] default block is never used [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd:411]
INFO: [Synth 8-226] default block is never used [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd:411]
INFO: [Synth 8-226] default block is never used [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd:411]
INFO: [Synth 8-226] default block is never used [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd:411]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_decoder_gbtframe_errlcpoly' (204#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_errlcpoly.vhd:95]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder_gbtframe_chnsrch' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_chnsrch.vhd:103]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder_gbtframe_elpeval' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_elpeval.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_decoder_gbtframe_elpeval' (205#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_elpeval.vhd:90]
INFO: [Synth 8-226] default block is never used [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd:411]
INFO: [Synth 8-226] default block is never used [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd:411]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_decoder_gbtframe_chnsrch' (206#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_chnsrch.vhd:103]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_decoder_gbtframe_rs2errcor' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rs2errcor.vhd:94]
INFO: [Synth 8-226] default block is never used [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd:411]
INFO: [Synth 8-226] default block is never used [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd:411]
INFO: [Synth 8-226] default block is never used [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd:436]
INFO: [Synth 8-226] default block is never used [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd:436]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_decoder_gbtframe_rs2errcor' (207#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rs2errcor.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_decoder_gbtframe_rsdec' (208#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rsdec.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_decoder' (209#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder.vhd:144]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_descrambler' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler.vhd:134]
	Parameter GBT_BANK_ID bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gbt_rx_descrambler_21bit' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler_21bit.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_descrambler_21bit' (210#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler_21bit.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_descrambler' (211#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler.vhd:134]
INFO: [Synth 8-638] synthesizing module 'gbt_rx_status' [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_status.vhd:119]
	Parameter GBT_BANK_ID bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter TX_OPTIMIZATION bound to: 0 - type: integer 
	Parameter RX_OPTIMIZATION bound to: 1 - type: integer 
	Parameter TX_ENCODING bound to: 0 - type: integer 
	Parameter RX_ENCODING bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gbt_rx_status' (212#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_status.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'gbt_rx' (213#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'gbt_bank' (214#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank.vhd:113]
WARNING: [Synth 8-3848] Net GBT_Status_O[Rx_Phase_error] in module/entity GBT_TX_RX does not have driver. [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/GBT_TXRX5.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'GBT_TX_RX' (215#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/GBT_TXRX5.vhd:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RxData_ClkSync_comp'. This will prevent further optimization [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:176]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'cru_ltu_emu_comp'. This will prevent further optimization [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:259]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gbt_bank_gen.gbtBankDsgn'. This will prevent further optimization [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:384]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'TX_Data_Gen_comp'. This will prevent further optimization [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:364]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CRU_packet_Builder_comp'. This will prevent further optimization [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:339]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Event_Selector_comp'. This will prevent further optimization [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:305]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Module_Data_Gen_comp'. This will prevent further optimization [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:242]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ltu_rx_decoder_comp'. This will prevent further optimization [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'bc_indicator_trg_comp'. This will prevent further optimization [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:230]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'bc_indicator_data_comp'. This will prevent further optimization [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:218]
INFO: [Synth 8-256] done synthesizing module 'FIT_GBT_project' (216#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd:58]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'TT0_buf' to cell 'IBUFDS_DIFF_OUT' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:677]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'TT1_buf' to cell 'IBUFDS_DIFF_OUT' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:680]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'TA0_buf' to cell 'IBUFDS_DIFF_OUT' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:683]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'TA1_buf' to cell 'IBUFDS_DIFF_OUT' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:686]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Tspi_sck' to cell 'OBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:689]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Tspi_sel' to cell 'OBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:690]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Tspi_mosi' to cell 'OBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:691]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'Tspi_miso' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:692]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'Pspi_sck' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:694]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'Pspi_sel' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:695]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'Pspi_mosi' to cell 'IBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:696]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Pspi_miso' to cell 'OBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:697]
INFO: [Synth 8-638] synthesizing module 'TCM_SPI' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/TCM_SPI.vhd:42]
INFO: [Synth 8-638] synthesizing module 'spi_mem' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/spi_mem/synth/spi_mem.vhd:69]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: spi_mem.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 256 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 256 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.53845 mW - type: string 
INFO: [Synth 8-256] done synthesizing module 'spi_mem' (217#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/spi_mem/synth/spi_mem.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'TCM_SPI' (218#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/TCM_SPI.vhd:42]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ILA0' to cell 'OBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:702]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ILA0' to cell 'OBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:702]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ILA0' to cell 'OBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:702]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ILA0' to cell 'OBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:702]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ILA0' to cell 'OBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:702]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ILA0' to cell 'OBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:702]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ILA0' to cell 'OBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:702]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ILA0' to cell 'OBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:702]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ILA0' to cell 'OBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:702]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ILA0' to cell 'OBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:702]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ILA0' to cell 'OBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:702]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ILA0' to cell 'OBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:702]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ILA0' to cell 'OBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:702]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ILA0' to cell 'OBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:702]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ILA0' to cell 'OBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:702]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'ILA0' to cell 'OBUF' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:702]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'IDL1' to cell 'IDELAYCTRL' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:706]
INFO: [Synth 8-638] synthesizing module 'tcm_sync' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/tcm_sync.vhd:55]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 16 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IDL0P' to cell 'IDELAYE2' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/tcm_sync.vhd:107]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 16 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IDL0N' to cell 'IDELAYE2' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/tcm_sync.vhd:112]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 16 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IDL1P' to cell 'IDELAYE2' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/tcm_sync.vhd:118]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 16 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IDL1N' to cell 'IDELAYE2' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/tcm_sync.vhd:123]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 16 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IDL2P' to cell 'IDELAYE2' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/tcm_sync.vhd:129]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 16 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IDL2N' to cell 'IDELAYE2' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/tcm_sync.vhd:134]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 16 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IDL3P' to cell 'IDELAYE2' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/tcm_sync.vhd:140]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 16 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IDL3N' to cell 'IDELAYE2' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/tcm_sync.vhd:145]
INFO: [Synth 8-6157] synthesizing module 'MMCM320_PH' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/MMCM320_PH/MMCM320_PH.v:71]
INFO: [Synth 8-6157] synthesizing module 'MMCM320_PH_clk_wiz' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/MMCM320_PH/MMCM320_PH_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized1' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 32.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKIN1_PERIOD bound to: 25.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized1' (218#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
INFO: [Synth 8-6155] done synthesizing module 'MMCM320_PH_clk_wiz' (219#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/MMCM320_PH/MMCM320_PH_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'MMCM320_PH' (220#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/MMCM320_PH/MMCM320_PH.v:71]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: OVERSAMPLE - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDES1' to cell 'ISERDESE2' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/tcm_sync.vhd:157]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: OVERSAMPLE - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDES2' to cell 'ISERDESE2' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/tcm_sync.vhd:191]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: OVERSAMPLE - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDES3' to cell 'ISERDESE2' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/tcm_sync.vhd:225]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: OVERSAMPLE - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDES4' to cell 'ISERDESE2' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/tcm_sync.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'tcm_sync' (221#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/tcm_sync.vhd:55]
INFO: [Synth 8-113] binding component instance 'UA2' to cell 'USR_ACCESSE2' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:789]
INFO: [Synth 8-638] synthesizing module 'SENSOR' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/SENSOR/SENSOR.vhd:76]
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b0010000110101111 
	Parameter INIT_42 bound to: 16'b0000010100000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000011100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000011100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-113] binding component instance 'U0' to cell 'XADC' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/SENSOR/SENSOR.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'SENSOR' (222#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/SENSOR/SENSOR.vhd:76]
INFO: [Synth 8-638] synthesizing module 'ipbus_spi' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_slaves/ipbus_spi.vhd:33]
INFO: [Synth 8-6157] synthesizing module 'spi_top' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_slaves/spi_top.v:45]
	Parameter Tp bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_slaves/spi_top.v:128]
INFO: [Synth 8-6157] synthesizing module 'spi_clgen' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_slaves/spi_clgen.v:44]
	Parameter Tp bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spi_clgen' (223#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_slaves/spi_clgen.v:44]
INFO: [Synth 8-6157] synthesizing module 'spi_shift' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_slaves/spi_shift.v:44]
	Parameter Tp bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spi_shift' (224#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_slaves/spi_shift.v:44]
INFO: [Synth 8-6155] done synthesizing module 'spi_top' (225#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_slaves/spi_top.v:45]
INFO: [Synth 8-256] done synthesizing module 'ipbus_spi' (226#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_slaves/ipbus_spi.vhd:33]
INFO: [Synth 8-638] synthesizing module 'pm_spi' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/pm-spi.vhd:55]
INFO: [Synth 8-638] synthesizing module 'COUNTER_FIFO' [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/COUNTER_FIFO/synth/COUNTER_FIFO.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 32 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 511 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 510 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'COUNTER_FIFO' (227#1) [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/COUNTER_FIFO/synth/COUNTER_FIFO.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'pm_spi' (228#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/pm-spi.vhd:55]
INFO: [Synth 8-638] synthesizing module 'tcm_sc' [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/tcm_sc.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'tcm_sc' (229#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/tcm_sc.vhd:50]
WARNING: [Synth 8-3848] Net SFP_TX_DSBL in module/entity FIT_TESTMODULE_v2 does not have driver. [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'FIT_TESTMODULE_v2' (230#1) [/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd:124]
WARNING: [Synth 8-3917] design FIT_TESTMODULE_v2 has port GPIO_LED_4 driven by constant 0
WARNING: [Synth 8-3917] design FIT_TESTMODULE_v2 has port GPIO_LED_7 driven by constant 0
WARNING: [Synth 8-3917] design FIT_TESTMODULE_v2 has port LAS_EN driven by constant 1
WARNING: [Synth 8-3917] design FIT_TESTMODULE_v2 has port sfp_rate_sel[1] driven by constant 0
WARNING: [Synth 8-3917] design FIT_TESTMODULE_v2 has port sfp_rate_sel[0] driven by constant 0
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[31]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[30]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[29]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[28]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[27]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[26]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[25]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[24]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[23]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[22]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[21]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[20]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[19]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[18]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[17]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[16]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[15]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[14]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[13]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[12]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[11]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[10]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[9]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[8]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[7]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[6]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[5]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[4]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port DI[3]
WARNING: [Synth 8-3331] design tcm_sc has unconnected port rd
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port ALMOST_FULL_I
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port PROG_FULL_I
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port ALMOST_EMPTY_I
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port PROG_EMPTY_I
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port WR_ACK_I
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port VALID_I
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port OVERFLOW_I
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port UNDERFLOW_I
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port WR_DATA_COUNT_I[9]
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port WR_DATA_COUNT_I[8]
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port WR_DATA_COUNT_I[7]
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port WR_DATA_COUNT_I[6]
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port WR_DATA_COUNT_I[5]
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port WR_DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port WR_DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port WR_DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port WR_DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port WR_DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port RD_DATA_COUNT_I[9]
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port RD_DATA_COUNT_I[8]
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port RD_DATA_COUNT_I[7]
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port RD_DATA_COUNT_I[6]
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port RD_DATA_COUNT_I[5]
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port RD_DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port RD_DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port RD_DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port RD_DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port RD_DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design output_blk__parameterized5 has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port SRST
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS2[8]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS2[7]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS2[6]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS2[5]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS2[4]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS2[3]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS2[2]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS2[1]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS2[0]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS3[8]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS3[7]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS3[6]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS3[5]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr__parameterized5 has unconnected port RST
WARNING: [Synth 8-3331] design wr_logic__parameterized5 has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic__parameterized5 has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic__parameterized5 has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic__parameterized5 has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic__parameterized5 has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic__parameterized5 has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic__parameterized5 has unconnected port PROG_FULL_THRESH[8]
WARNING: [Synth 8-3331] design wr_logic__parameterized5 has unconnected port PROG_FULL_THRESH[7]
WARNING: [Synth 8-3331] design wr_logic__parameterized5 has unconnected port PROG_FULL_THRESH[6]
WARNING: [Synth 8-3331] design wr_logic__parameterized5 has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design wr_logic__parameterized5 has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design wr_logic__parameterized5 has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic__parameterized5 has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic__parameterized5 has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic__parameterized5 has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic__parameterized5 has unconnected port PROG_FULL_THRESH_ASSERT[8]
WARNING: [Synth 8-3331] design wr_logic__parameterized5 has unconnected port PROG_FULL_THRESH_ASSERT[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:49 ; elapsed = 00:03:00 . Memory (MB): peak = 2907.980 ; gain = 1131.660 ; free physical = 19104 ; free virtual = 54758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:52 ; elapsed = 00:03:03 . Memory (MB): peak = 2907.980 ; gain = 1131.660 ; free physical = 19135 ; free virtual = 54789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:52 ; elapsed = 00:03:03 . Memory (MB): peak = 2907.980 ; gain = 1131.660 ; free physical = 19135 ; free virtual = 54789
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2907.980 ; gain = 0.000 ; free physical = 18910 ; free virtual = 54565
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 713 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'pm_sc/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'pm_sc/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/SENSOR/SENSOR.xdc] for cell 'SNS/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/SENSOR/SENSOR.xdc] for cell 'SNS/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/MMCM320_PH/MMCM320_PH_board.xdc] for cell 'HDMI0/PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/MMCM320_PH/MMCM320_PH_board.xdc] for cell 'HDMI0/PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/MMCM320_PH/MMCM320_PH.xdc] for cell 'HDMI0/PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/MMCM320_PH/MMCM320_PH.xdc] for cell 'HDMI0/PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_board.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_board.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/slct_data_fifo/slct_data_fifo.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/slct_data_fifo/slct_data_fifo.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/trg_fifo_comp/trg_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/trg_fifo_comp/trg_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/ipbus_data_fifo/ipbus_data_fifo.xdc] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/ipbus_data_fifo/ipbus_data_fifo.xdc] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/hdmi_data_fifo/hdmi_data_fifo.xdc] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/hdmi_data_fifo/hdmi_data_fifo.xdc] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'ipbus_module/eth/phy/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'ipbus_module/eth/phy/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'ipbus_module/eth/phy/U0'
INFO: [Timing 38-2] Deriving generated clocks [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc:43]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'ipbus_module/eth/phy/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FIT_TESTMODULE_v2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FIT_TESTMODULE_v2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'ipbus_module/eth/mac/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'ipbus_module/eth/mac/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'ipbus_module/eth/mac/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'ipbus_module/eth/mac/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/MMCM125ETH/MMCM125ETH_board.xdc] for cell 'ipbus_module/eth/mmcm/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/MMCM125ETH/MMCM125ETH_board.xdc] for cell 'ipbus_module/eth/mmcm/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/MMCM125ETH/MMCM125ETH.xdc] for cell 'ipbus_module/eth/mmcm/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/MMCM125ETH/MMCM125ETH.xdc] for cell 'ipbus_module/eth/mmcm/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/PLL125/PLL125_board.xdc] for cell 'ipbus_module/clocks/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/PLL125/PLL125_board.xdc] for cell 'ipbus_module/clocks/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/PLL125/PLL125.xdc] for cell 'ipbus_module/clocks/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/PLL125/PLL125.xdc] for cell 'ipbus_module/clocks/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/CDM_Clk_pll/CDM_Clk_pll_board.xdc] for cell 'CDMClkpllcomp/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/CDM_Clk_pll/CDM_Clk_pll_board.xdc] for cell 'CDMClkpllcomp/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/CDM_Clk_pll/CDM_Clk_pll.xdc] for cell 'CDMClkpllcomp/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/CDM_Clk_pll/CDM_Clk_pll.xdc] for cell 'CDMClkpllcomp/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/PmClockPll/PmClockPll_board.xdc] for cell 'PmClockPllcomp/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/PmClockPll/PmClockPll_board.xdc] for cell 'PmClockPllcomp/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/PmClockPll/PmClockPll.xdc] for cell 'PmClockPllcomp/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/PmClockPll/PmClockPll.xdc] for cell 'PmClockPllcomp/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/TCM_PLL320/TCM_PLL320_board.xdc] for cell 'TCM_PLL/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/TCM_PLL320/TCM_PLL320_board.xdc] for cell 'TCM_PLL/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/TCM_PLL320/TCM_PLL320.xdc] for cell 'TCM_PLL/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/TCM_PLL320/TCM_PLL320.xdc] for cell 'TCM_PLL/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/xdc/FIT_GBT_kc705_io.xdc]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/xdc/FIT_GBT_kc705_io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/xdc/FIT_GBT_kc705_io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FIT_TESTMODULE_v2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FIT_TESTMODULE_v2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/xdc/FIT_GBT_project_cnstrs.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/xdc/FIT_GBT_project_cnstrs.xdc:8]
INFO: [Timing 38-2] Deriving generated clocks [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/xdc/FIT_GBT_project_cnstrs.xdc:33]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/xdc/FIT_GBT_project_cnstrs.xdc:68]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/xdc/FIT_GBT_project_cnstrs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/xdc/FIT_GBT_project_cnstrs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FIT_TESTMODULE_v2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FIT_TESTMODULE_v2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/xdc/FIT_GBT_kc705_chipscope.xdc]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/xdc/FIT_GBT_kc705_chipscope.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/FTM_PM.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/FTM_PM.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/FTM_PM.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FIT_TESTMODULE_v2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FIT_TESTMODULE_v2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/MMCM320_PH/MMCM320_PH_late.xdc] for cell 'HDMI0/PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/MMCM320_PH/MMCM320_PH_late.xdc] for cell 'HDMI0/PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_late.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_late.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/slct_data_fifo/slct_data_fifo_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/slct_data_fifo/slct_data_fifo_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/trg_fifo_comp/trg_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/trg_fifo_comp/trg_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/ipbus_data_fifo/ipbus_data_fifo_clocks.xdc] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/ipbus_data_fifo/ipbus_data_fifo_clocks.xdc] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/hdmi_data_fifo/hdmi_data_fifo_clocks.xdc] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/hdmi_data_fifo/hdmi_data_fifo_clocks.xdc] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'ipbus_module/eth/mac/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'ipbus_module/eth/mac/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/MMCM125ETH/MMCM125ETH_late.xdc] for cell 'ipbus_module/eth/mmcm/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/MMCM125ETH/MMCM125ETH_late.xdc] for cell 'ipbus_module/eth/mmcm/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/PLL125/PLL125_late.xdc] for cell 'ipbus_module/clocks/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/PLL125/PLL125_late.xdc] for cell 'ipbus_module/clocks/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/CDM_Clk_pll/CDM_Clk_pll_late.xdc] for cell 'CDMClkpllcomp/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/CDM_Clk_pll/CDM_Clk_pll_late.xdc] for cell 'CDMClkpllcomp/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/PmClockPll/PmClockPll_late.xdc] for cell 'PmClockPllcomp/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/PmClockPll/PmClockPll_late.xdc] for cell 'PmClockPllcomp/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/TCM_PLL320/TCM_PLL320_late.xdc] for cell 'TCM_PLL/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/generated/TCM_PLL320/TCM_PLL320_late.xdc] for cell 'TCM_PLL/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FIT_TESTMODULE_v2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FIT_TESTMODULE_v2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FIT_TESTMODULE_v2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FIT_TESTMODULE_v2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2972.012 ; gain = 0.000 ; free physical = 19038 ; free virtual = 54693
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 372 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instance 
  FD => FDRE: 306 instances
  FDP => FDPE: 48 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS(x2)): 5 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances
  SRL16 => SRL16E: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2972.012 ; gain = 0.000 ; free physical = 19032 ; free virtual = 54687
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:08 ; elapsed = 00:03:18 . Memory (MB): peak = 2972.012 ; gain = 1195.691 ; free physical = 19102 ; free virtual = 54765
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'xlx_k7v7_mgt_ip_TX_STARTUP_FSM'
INFO: [Synth 8-5544] ROM "TXUSERRDY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gttxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MMCM_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fsm_reset_done_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CPLL_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'xlx_k7v7_mgt_ip_RX_STARTUP_FSM'
INFO: [Synth 8-5544] ROM "gtrxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mmcm_reset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'tx_phalign_manual_state_reg' in module 'xlx_k7v7_mgt_ip_TX_MANUAL_PHASE_ALIGN'
INFO: [Synth 8-5544] ROM "PHASE_ALIGNMENT_DONE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXPHINIT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXPHALIGN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXDLYEN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txphinitdone_clear_slave" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'phalign_state_reg' in module 'xlx_k7v7_mgt_ip_AUTO_PHASE_ALIGN'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mgt_latopt_bitslipctrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gbt_rx_framealigner_pattsearch'
INFO: [Synth 8-5544] ROM "output" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'statusLatOpt_gen.state_reg' in module 'gbt_rx_status'
INFO: [Synth 8-6159] Found Keep on FSM register 'tx_state_reg' in module 'tri_mode_ethernet_mac_v9_0_15_tx_axi_intf', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0000 |                             0000
                   LOAD1 |                             0001 |                             0001
                   LOAD2 |                             0010 |                             0010
                    WAIT |                             0011 |                             0011
                END_LOAD |                             0100 |                             0100
              CLEAR_PIPE |                             0101 |                             0101
                 RELOAD1 |                             0110 |                             0110
                 RELOAD2 |                             0111 |                             0111
                    SEND |                             1000 |                             1000
                   BURST |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0010 |                               00
                     PKT |                             1000 |                               01
                    WAIT |                             0100 |                               10
                    DONE |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_v9_0_15_rx_axi_intf'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              001 |                              001
        TRANSMIT_REQUEST |                              010 |                              010
            TRANSMITTING |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_count_reg' in module 'tri_mode_ethernet_mac_v9_0_15_tx_cntl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                              000
                     REQ |                             1000 |                              001
                    WAIT |                             0100 |                              010
                   COUNT |                             0010 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'legacy_state_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_v9_0_15_pfc_tx_cntl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  P_IDLE |                             0001 |                               00
                   P_REQ |                             0010 |                               01
                  P_WAIT |                             0100 |                               10
                  P_HOLD |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pause_state_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_v9_0_15_pfc_tx_cntl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            loss_of_sync |                    0000000000100 |                             0000
          comma_detect_1 |                    0010000000000 |                             0001
           aquire_sync_1 |                    0000000010000 |                             0010
          comma_detect_2 |                    0000000000001 |                             0011
           aquire_sync_2 |                    0000000000010 |                             0100
          comma_detect_3 |                    0000000001000 |                             0101
         sync_acquired_1 |                    1000000000000 |                             0110
         sync_acquired_2 |                    0001000000000 |                             0111
        sync_acquired_2a |                    0100000000000 |                             1000
         sync_acquired_3 |                    0000001000000 |                             1001
        sync_acquired_3a |                    0000100000000 |                             1010
         sync_acquired_4 |                    0000010000000 |                             1011
        sync_acquired_4a |                    0000000100000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'SYNCHRONISE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg' using encoding 'one-hot' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.TX_RST_SM_reg' using encoding 'one-hot' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                       0000000001 |                             0000
       assert_all_resets |                       0000000010 |                             0001
       wait_for_pll_lock |                       0000000100 |                             0010
       release_pll_reset |                       0000001000 |                             0011
       wait_for_txoutclk |                       0000010000 |                             0100
      release_mmcm_reset |                       0000100000 |                             0101
       wait_for_txusrclk |                       0001000000 |                             0110
         wait_reset_done |                       0010000000 |                             0111
      do_phase_alignment |                       0100000000 |                             1000
          reset_fsm_done |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'one-hot' in module 'gig_ethernet_pcs_pma_0_TX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                      00000000001 |                             0000
       assert_all_resets |                      00000000010 |                             0001
       wait_for_pll_lock |                      00000000100 |                             0010
       release_pll_reset |                      00000001000 |                             0011
    verify_recclk_stable |                      00000010000 |                             0100
      release_mmcm_reset |                      00000100000 |                             0101
       wait_for_rxusrclk |                      00001000000 |                             0110
         wait_reset_done |                      00010000000 |                             0111
      do_phase_alignment |                      00100000000 |                             1000
      monitor_data_valid |                      01000000000 |                             1001
                fsm_done |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'one-hot' in module 'gig_ethernet_pcs_pma_0_RX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                          0000010 |                              000
                st_first |                          1000000 |                              001
                  st_hdr |                          0100000 |                              010
              st_prebody |                          0010000 |                              011
                 st_body |                          0001000 |                              100
                 st_done |                          0000100 |                              101
                  st_gap |                          0000001 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                           100000 |                              000
                  st_hdr |                           001000 |                              001
                 st_addr |                           010000 |                              010
            st_bus_cycle |                           000010 |                              011
                st_rmw_1 |                           000100 |                              100
                st_rmw_2 |                           000001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    s0_waitforphaseshift |                              001 |                               00
         s1_dophaseshift |                              010 |                               01
          s3_waitfordone |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'phaseShift_FSM_reg' using encoding 'one-hot' in module 'phaligner_mmcm_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     s0_waitforplllocked |                             0001 |                               00
      s1_waitforchecking |                             0010 |                               01
           s2_checkvalue |                             0100 |                               10
     s3_waitforshiftdone |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'phalgnr_FSM_reg' using encoding 'one-hot' in module 'phaligner_phase_comparator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s0_idle |                             0001 |                               00
       s1_asserttxresets |                             0010 |                               01
   s2_deassertgbttxreset |                             0100 |                               10
   s3_deassertmgttxreset |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'one-hot' in module 'gbt_bank_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s0_idle |                           000001 |                              000
   s1_firstresetdeassert |                           000010 |                              001
  s2_secondresetdeassert |                           000100 |                              010
   s3_thirdresetdeassert |                           001000 |                              011
  s4_fourthresetdeassert |                           010000 |                              100
                 s5_done |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'general_state_reg' using encoding 'one-hot' in module 'gbt_bank_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s0_idle |                             0001 |                               00
       s1_assertrxresets |                             0010 |                               01
   s2_deassertmgtrxreset |                             0100 |                               10
   s3_deassertgbtrxreset |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'one-hot' in module 'gbt_bank_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                       0000000001 |                             0000
       assert_all_resets |                       0000000010 |                             0001
       wait_for_pll_lock |                       0000000100 |                             0010
       release_pll_reset |                       0000001000 |                             0011
       wait_for_txoutclk |                       0000010000 |                             0100
      release_mmcm_reset |                       0000100000 |                             0101
       wait_for_txusrclk |                       0001000000 |                             0110
         wait_reset_done |                       0010000000 |                             0111
      do_phase_alignment |                       0100000000 |                             1000
          reset_fsm_done |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'one-hot' in module 'xlx_k7v7_mgt_ip_TX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                      00000000001 |                             0000
       assert_all_resets |                      00000000010 |                             0001
       wait_for_pll_lock |                      00000000100 |                             0010
       release_pll_reset |                      00000001000 |                             0011
    verify_recclk_stable |                      00000010000 |                             0100
      release_mmcm_reset |                      00000100000 |                             0101
       wait_for_rxusrclk |                      00001000000 |                             0110
         wait_reset_done |                      00010000000 |                             0111
      do_phase_alignment |                      00100000000 |                             1000
      monitor_data_valid |                      01000000000 |                             1001
                fsm_done |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'one-hot' in module 'xlx_k7v7_mgt_ip_RX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                           000001 |                             0000
         wait_phrst_done |                           000010 |                             0001
                m_phinit |                           000100 |                             0010
               m_phalign |                           001000 |                             0011
                 m_dlyen |                           010000 |                             0100
            phalign_done |                           100000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_phalign_manual_state_reg' using encoding 'one-hot' in module 'xlx_k7v7_mgt_ip_TX_MANUAL_PHASE_ALIGN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0001 |                               00
         wait_phrst_done |                             0010 |                               01
      count_phalign_done |                             0100 |                               10
            phalign_done |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'phalign_state_reg' using encoding 'one-hot' in module 'xlx_k7v7_mgt_ip_AUTO_PHASE_ALIGN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 e0_idle |                          0000001 |                              000
            e1_evenorodd |                          0000010 |                              001
           e2_gtxrxreset |                          0000100 |                              010
      e3_bitsliporfinish |                          0001000 |                              011
                  iSTATE |                          0010000 |                              111
            e4_dobitslip |                          0100000 |                              100
          e5_waitncycles |                          1000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mgt_latopt_bitslipctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                unlocked |                            00001 |                              000
          toggle_bitslip |                            00010 |                              001
              going_lock |                            00100 |                              010
                  locked |                            01000 |                              011
            going_unlock |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'gbt_rx_framealigner_pattsearch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s0_idle |                              001 |                               00
       s1_rxwordclkcheck |                              010 |                               01
 s2_gbtrxreadymonitoring |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'statusLatOpt_gen.state_reg' using encoding 'one-hot' in module 'gbt_rx_status'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:23 ; elapsed = 00:03:36 . Memory (MB): peak = 2972.012 ; gain = 1195.691 ; free physical = 14390 ; free virtual = 50152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |FIT_GBT_project__GB0    |           1|     19169|
|2     |FIT_GBT_project__GB1    |           1|     24656|
|3     |FIT_TESTMODULE_v2__GCB0 |           1|     33569|
|4     |FIT_TESTMODULE_v2__GCB1 |           1|     11544|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3917] design FIT_TESTMODULE_v2 has port GPIO_LED_4 driven by constant 0
WARNING: [Synth 8-3917] design FIT_TESTMODULE_v2 has port GPIO_LED_7 driven by constant 0
WARNING: [Synth 8-3917] design FIT_TESTMODULE_v2 has port LAS_EN driven by constant 1
WARNING: [Synth 8-3917] design FIT_TESTMODULE_v2 has port sfp_rate_sel[1] driven by constant 0
WARNING: [Synth 8-3917] design FIT_TESTMODULE_v2 has port sfp_rate_sel[0] driven by constant 0
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM internal_ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM ram_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/ltu_rx_decoder_comp/\data_en_orbit_offset_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/ltu_rx_decoder_comp/\data_en_orbit_offset_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/ltu_rx_decoder_comp/\data_en_orbit_offset_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Module_Data_Gen_comp/\datagen_report_reg[size][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Module_Data_Gen_comp/\datagen_report_reg[size][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Module_Data_Gen_comp/\datagen_report_reg[size][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[121] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Event_Selector_comp/\cntpck_fifo_din_ff_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/DataConverter_comp/\errors_o_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/DataConverter_comp/\fifo_cnt_max_o_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/DataConverter_comp/\fifo_cnt_max_o_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/DataConverter_comp/\fifo_cnt_max_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Module_Data_Gen_comp/\datagen_report_o_reg[size][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Module_Data_Gen_comp/\datagen_report_o_reg[size][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_0/Module_Data_Gen_comp/\datagen_report_o_reg[size][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_1/\gbt_bank_gen.gbtBankDsgn /\gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_1/\gbt_bank_gen.gbtBankDsgn /\gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_1/\gbt_bank_gen.gbtBankDsgn /\gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl/FSM_onehot_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_1/\gbt_bank_gen.gbtBankDsgn /\gbtBank_gbtBankRst/manual_reset_tx_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_1/\gbt_bank_gen.gbtBankDsgn /\gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TX_HEADER_O_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FitGbtPrg/i_1/\gbt_bank_gen.gbtBankDsgn /\gbtBank_gbtBankRst/manual_reset_rx_r_reg )
WARNING: [Synth 8-3332] Sequential element (gbtBank_gbtBankRst/FSM_onehot_tx_state_reg[3]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank_gbtBankRst/FSM_onehot_tx_state_reg[2]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank_gbtBankRst/FSM_onehot_tx_state_reg[1]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank_gbtBankRst/FSM_onehot_tx_state_reg[0]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank_gbtBankRst/FSM_onehot_general_state_reg[5]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank_gbtBankRst/FSM_onehot_rx_state_reg[3]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank_gbtBankRst/FSM_onehot_rx_state_reg[2]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank_gbtBankRst/FSM_onehot_rx_state_reg[1]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank_gbtBankRst/FSM_onehot_rx_state_reg[0]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg1) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg2) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg3) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg4) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg5) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg6) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg2) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg3) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg4) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg5) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg6) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg1) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg2) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg3) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg4) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg5) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/cdc[0].sync_TXPHALIGNDONE/data_sync_reg6) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg1) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg3) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg4) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg5) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg6) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[5]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[4]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[3]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[2]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[1]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[0]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl/FSM_onehot_state_reg[4]) is unused and will be removed from module GBT_TX_RX.
WARNING: [Synth 8-3332] Sequential element (gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl/FSM_onehot_state_reg[2]) is unused and will be removed from module GBT_TX_RX.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /rx_packet_parser/\pkt_data_reg[6]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /rx_packet_parser/\pkt_data_reg[7]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /rx_packet_parser/\pkt_data_reg[0]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /rx_packet_parser/\pkt_data_reg[1]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /rx_packet_parser/\pkt_data_reg[3]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /rx_packet_parser/\pkt_data_reg[4]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /rx_packet_parser/\pkt_data_reg[5]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /rx_packet_parser/\pkt_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /rx_packet_parser/\pkt_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /rx_packet_parser/\primary_mode.pkt_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /rx_packet_parser/\primary_mode.pkt_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ipbus_module/ipbus/udp_if /status_buffer/\header_reg[56] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (flow/sync_rx_duplex/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/sync_rx_duplex/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/sync_rx_duplex/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/sync_rx_duplex/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/sync_rx_duplex/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/sync_tx_duplex/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/sync_tx_duplex/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/sync_tx_duplex/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/sync_tx_duplex/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/sync_tx_duplex/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/sync_rx_pfc_en/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/sync_rx_pfc_en/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/sync_rx_pfc_en/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/sync_rx_pfc_en/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/sync_rx_pfc_en/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/sync_tx_pfc_en/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/sync_tx_pfc_en/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/sync_tx_pfc_en/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/sync_tx_pfc_en/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/sync_tx_pfc_en/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/sync_auto_en/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/sync_auto_en/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/sync_auto_en/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/sync_auto_en/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/sync_auto_en/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[0].sync_rx_pen/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[0].sync_rx_pen/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[0].sync_rx_pen/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[0].sync_rx_pen/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[0].sync_rx_pen/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[0].sync_tx_pen/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[0].sync_tx_pen/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[0].sync_tx_pen/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[0].sync_tx_pen/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[0].sync_tx_pen/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[1].sync_rx_pen/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[1].sync_rx_pen/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[1].sync_rx_pen/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[1].sync_rx_pen/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[1].sync_rx_pen/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[1].sync_tx_pen/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[1].sync_tx_pen/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[1].sync_tx_pen/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[1].sync_tx_pen/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[1].sync_tx_pen/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[2].sync_rx_pen/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[2].sync_rx_pen/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[2].sync_rx_pen/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[2].sync_rx_pen/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[2].sync_rx_pen/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[2].sync_tx_pen/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[2].sync_tx_pen/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[2].sync_tx_pen/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[2].sync_tx_pen/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[2].sync_tx_pen/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[3].sync_rx_pen/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[3].sync_rx_pen/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[3].sync_rx_pen/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
WARNING: [Synth 8-3332] Sequential element (flow/ppe_sync[3].sync_rx_pen/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_15.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:24 ; elapsed = 00:04:46 . Memory (MB): peak = 2996.035 ; gain = 1219.715 ; free physical = 12892 ; free virtual = 48740
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |FIT_GBT_project__GB0    |           1|     13797|
|2     |FIT_GBT_project__GB1    |           1|      7716|
|3     |FIT_TESTMODULE_v2__GCB0 |           1|     21613|
|4     |FIT_TESTMODULE_v2__GCB1 |           1|     10216|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ipbus_module/eth/mac/U0/tx_configuration_vector[12]' to pin '{ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/SGMII_SPEED_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ipbus_module/eth/mac/U0/tx_configuration_vector[13]' to pin '{ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/SGMII_SPEED_reg[1]/Q}'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:28 ; elapsed = 00:04:52 . Memory (MB): peak = 2996.035 ; gain = 1219.715 ; free physical = 12710 ; free virtual = 48559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:34 ; elapsed = 00:04:57 . Memory (MB): peak = 2996.035 ; gain = 1219.715 ; free physical = 12685 ; free virtual = 48533
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |FIT_GBT_project__GB0    |           1|     13797|
|2     |FIT_GBT_project__GB1    |           1|      7716|
|3     |FIT_TESTMODULE_v2__GCB0 |           1|     21613|
|4     |FIT_TESTMODULE_v2__GCB1 |           1|     10216|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance ipbus_module/ipbus/udp_if/internal_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ipbus_module/ipbus/udp_if/ipbus_rx_ram/ram1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ipbus_module/ipbus/udp_if/ipbus_rx_ram/ram1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ipbus_module/ipbus/udp_if/ipbus_rx_ram/ram2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ipbus_module/ipbus/udp_if/ipbus_rx_ram/ram2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ipbus_module/ipbus/udp_if/ipbus_rx_ram/ram3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ipbus_module/ipbus/udp_if/ipbus_rx_ram/ram3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ipbus_module/ipbus/udp_if/ipbus_rx_ram/ram4_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ipbus_module/ipbus/udp_if/ipbus_rx_ram/ram4_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:42 ; elapsed = 00:05:06 . Memory (MB): peak = 2996.035 ; gain = 1219.715 ; free physical = 12717 ; free virtual = 48565
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5777] Ignored max_fanout on net Reset_SClk_O because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5365] Flop gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_OVERFLOW_CMD_O_reg is being inverted and renamed to gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_OVERFLOW_CMD_O_reg_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [1]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [0]. Fanout reduced from 22 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 6 on net \no_avb_tx_axi_intf.tx_axi_shim/two_byte_tx . Fanout reduced from 7 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 6 on net \no_avb_tx_axi_intf.tx_axi_shim/early_deassert . Fanout reduced from 7 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [3]. Fanout reduced from 27 to 4 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [1]. Fanout reduced from 32 to 4 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [2]. Fanout reduced from 31 to 4 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg . Fanout reduced from 319 to 4 by creating 79 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [0]. Fanout reduced from 35 to 4 by creating 8 replicas.
INFO: [Synth 8-5778] max_fanout handling on net \no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int  is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int . Fanout reduced from 26 to 13 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/gate_tready . Fanout reduced from 5 to 3 by creating 1 replicas.
INFO: [Synth 8-5778] max_fanout handling on net ipb_reset is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-4163] Replicating register \HDMI0/TDi_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \HDMI0/TDi_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \HDMI0/TDi_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \HDMI0/TDi_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register PM_TA1_reg to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register PM_TA0_reg to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register PM_TT1_reg to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register PM_TT0_reg to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register Laser_Signal_out_reg to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_out]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_cnt]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_cnt]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_cnt]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_cnt]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_cnt]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_cnt]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_cnt]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_cnt]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_cnt]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_cnt]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_cnt]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_cnt]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_cnt]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_cnt]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_cnt]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin FIT_GBT_STATUS[ipbusrd_fifo_cnt]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txgen/CRC_CE_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxgen/CRC_CE_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:45 ; elapsed = 00:05:09 . Memory (MB): peak = 2996.035 ; gain = 1219.715 ; free physical = 15784 ; free virtual = 51632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:45 ; elapsed = 00:05:09 . Memory (MB): peak = 2996.035 ; gain = 1219.715 ; free physical = 15784 ; free virtual = 51632
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:46 ; elapsed = 00:05:10 . Memory (MB): peak = 2996.035 ; gain = 1219.715 ; free physical = 15776 ; free virtual = 51624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:46 ; elapsed = 00:05:10 . Memory (MB): peak = 2996.035 ; gain = 1219.715 ; free physical = 15776 ; free virtual = 51624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:46 ; elapsed = 00:05:10 . Memory (MB): peak = 2996.035 ; gain = 1219.715 ; free physical = 15773 ; free virtual = 51621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:47 ; elapsed = 00:05:10 . Memory (MB): peak = 2996.035 ; gain = 1219.715 ; free physical = 15773 ; free virtual = 51621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |    21|
|2     |BUFGCE          |     1|
|3     |BUFH            |     6|
|4     |BUFR            |     1|
|5     |CARRY4          |   565|
|6     |GTXE2_CHANNEL   |     1|
|7     |GTXE2_CHANNEL_1 |     1|
|8     |IBUFDS_GTE2     |     3|
|9     |IDELAYCTRL      |     1|
|10    |IDELAYE2        |     2|
|11    |IDELAYE2_1      |     6|
|12    |ISERDESE2       |     4|
|13    |LUT1            |   680|
|14    |LUT2            |  1652|
|15    |LUT3            |  1760|
|16    |LUT4            |  2021|
|17    |LUT5            |  1868|
|18    |LUT6            |  4235|
|19    |MMCME2_ADV      |     3|
|20    |MUXCY           |   190|
|21    |MUXF7           |    48|
|22    |MUXF8           |    10|
|23    |PLLE2_ADV       |     1|
|24    |PLLE2_ADV_1     |     1|
|25    |PLLE2_ADV_2     |     1|
|26    |PLLE2_ADV_3     |     1|
|27    |RAM64M          |    10|
|28    |RAM64X1D        |     8|
|29    |RAMB18E1        |     1|
|30    |RAMB18E1_1      |     1|
|31    |RAMB18E1_2      |     1|
|32    |RAMB18E1_3      |     1|
|33    |RAMB36E1        |    71|
|34    |RAMB36E1_1      |     2|
|35    |RAMB36E1_2      |     2|
|36    |RAMB36E1_3      |     1|
|37    |RAMB36E1_4      |    16|
|38    |RAMB36E1_5      |     3|
|39    |RAMB36E1_6      |    40|
|40    |SRL16           |     4|
|41    |SRL16E          |   125|
|42    |SRLC32E         |    20|
|43    |USR_ACCESSE2    |     1|
|44    |XADC            |     1|
|45    |FD              |   282|
|46    |FDCE            |   816|
|47    |FDP             |    48|
|48    |FDPE            |    88|
|49    |FDRE            | 13944|
|50    |FDSE            |   616|
|51    |IBUF            |    15|
|52    |IBUFDS          |     3|
|53    |IBUFDS_DIFF_OUT |     5|
|54    |OBUF            |    39|
|55    |OBUFDS          |     5|
|56    |OBUFT           |     1|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:47 ; elapsed = 00:05:10 . Memory (MB): peak = 2996.035 ; gain = 1219.715 ; free physical = 15773 ; free virtual = 51621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 210 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:37 ; elapsed = 00:05:04 . Memory (MB): peak = 2999.945 ; gain = 1159.594 ; free physical = 18960 ; free virtual = 54810
Synthesis Optimization Complete : Time (s): cpu = 00:04:49 ; elapsed = 00:05:15 . Memory (MB): peak = 2999.945 ; gain = 1223.625 ; free physical = 18960 ; free virtual = 54811
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2999.945 ; gain = 0.000 ; free physical = 18947 ; free virtual = 54800
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 1339 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 2 inverter(s) to 8 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2999.945 ; gain = 0.000 ; free physical = 19011 ; free virtual = 54758
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 420 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 62 instances
  BUFGCE => BUFGCTRL: 1 instance 
  FD => FDRE: 282 instances
  FDP => FDPE: 48 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS(x2)): 5 instances
  RAM64M => RAM64M (RAMD64E(x4)): 10 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances
  SRL16 => SRL16E: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
947 Infos, 385 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:56 ; elapsed = 00:05:24 . Memory (MB): peak = 2999.945 ; gain = 1512.359 ; free physical = 19189 ; free virtual = 54936
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2999.945 ; gain = 0.000 ; free physical = 19189 ; free virtual = 54936
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_PM/build/FTM_PM.runs/synth_1/FIT_TESTMODULE_v2.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Sep 28 18:08:31 2021...
