INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Jul  5 16:59:48 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : floydWarshall
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -7.073ns  (required time - arrival time)
  Source:                 c_LSQ_dist/loadQ/portQ_6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_dist/loadQ/bypassInitiated_3_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        10.370ns  (logic 2.244ns (21.639%)  route 8.126ns (78.361%))
  Logic Levels:           21  (CARRY4=8 LUT3=2 LUT4=3 LUT6=8)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 5.485 - 4.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3311, unset)         1.797     1.797    c_LSQ_dist/loadQ/clk
    SLICE_X24Y45         FDRE                                         r  c_LSQ_dist/loadQ/portQ_6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y45         FDRE (Prop_fdre_C_Q)         0.246     2.043 r  c_LSQ_dist/loadQ/portQ_6_reg[1]/Q
                         net (fo=44, routed)          0.712     2.755    c_LSQ_dist/loadQ/portQ_6_reg_n_0_[1]
    SLICE_X25Y38         LUT3 (Prop_lut3_I0_O)        0.156     2.911 f  c_LSQ_dist/loadQ/loadCompleted_1_i_12/O
                         net (fo=14, routed)          0.736     3.647    c_LSQ_dist/loadQ/loadCompleted_1_i_12_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I5_O)        0.053     3.700 r  c_LSQ_dist/loadQ/loadCompleted_2_i_30/O
                         net (fo=1, routed)           0.569     4.269    c_LSQ_dist/loadQ/loadCompleted_2_i_30_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.053     4.322 r  c_LSQ_dist/loadQ/loadCompleted_2_i_9/O
                         net (fo=4, routed)           0.314     4.636    c_LSQ_dist/loadQ/loadCompleted_2_i_9_n_0
    SLICE_X31Y43         LUT4 (Prop_lut4_I2_O)        0.053     4.689 r  c_LSQ_dist/loadQ/reg_value_i_242/O
                         net (fo=64, routed)          0.720     5.409    c_LSQ_dist/loadQ/reg_value_i_242_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I4_O)        0.053     5.462 f  c_LSQ_dist/loadQ/reg_value_i_333/O
                         net (fo=1, routed)           0.307     5.769    c_LSQ_dist/loadQ/reg_value_i_333_n_0
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.053     5.822 r  c_LSQ_dist/loadQ/reg_value_i_268/O
                         net (fo=2, routed)           0.671     6.493    c_LSQ_dist/loadQ/dataInArray[0][1]
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.053     6.546 r  c_LSQ_dist/loadQ/reg_value_i_272/O
                         net (fo=1, routed)           0.000     6.546    add_21/reg_value_i_86[1]
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.870 r  add_21/reg_value_reg_i_173/CO[3]
                         net (fo=1, routed)           0.000     6.870    add_21/reg_value_reg_i_173_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.928 r  add_21/reg_value_reg_i_168/CO[3]
                         net (fo=1, routed)           0.000     6.928    add_21/reg_value_reg_i_168_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.986 r  add_21/reg_value_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000     6.986    add_21/reg_value_reg_i_97_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.044 r  add_21/reg_value_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000     7.044    add_21/reg_value_reg_i_92_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.102 r  add_21/reg_value_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.102    add_21/reg_value_reg_i_47_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.160 r  add_21/reg_value_reg_i_42/CO[3]
                         net (fo=1, routed)           0.001     7.161    add_21/reg_value_reg_i_42_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     7.340 r  add_21/reg_value_reg_i_28/O[3]
                         net (fo=2, routed)           0.683     8.022    add_21/dataOutArray[0][27]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.142     8.164 r  add_21/reg_value_i_11__0/O
                         net (fo=1, routed)           0.000     8.164    icmp_22/gen_assignements[0].first_assignment.regs_reg[0][1]
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.488 r  icmp_22/reg_value_reg_i_3/CO[3]
                         net (fo=33, routed)          0.866     9.354    Buffer_19/dataOutArray[0][0]
    SLICE_X30Y56         LUT3 (Prop_lut3_I1_O)        0.053     9.407 r  Buffer_19/full_reg_i_5/O
                         net (fo=2, routed)           0.311     9.718    c_LSQ_dist/loadQ/Buffer_19_dataOutArray_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I2_O)        0.053     9.771 r  c_LSQ_dist/loadQ/full_reg_i_2__14/O
                         net (fo=7, routed)           0.394    10.165    Buffer_20/fifo/Head_reg[0]_1
    SLICE_X31Y56         LUT6 (Prop_lut6_I1_O)        0.053    10.218 r  Buffer_20/fifo/tail[2]_i_3/O
                         net (fo=121, routed)         0.555    10.773    Buffer_20/fifo/Empty_reg_2
    SLICE_X27Y57         LUT6 (Prop_lut6_I0_O)        0.053    10.826 r  Buffer_20/fifo/tail[2]_i_1/O
                         net (fo=73, routed)          0.771    11.597    c_LSQ_dist/loadQ/tail_reg[2]_4
    SLICE_X33Y63         LUT6 (Prop_lut6_I3_O)        0.053    11.650 r  c_LSQ_dist/loadQ/addrKnown_3_i_1__0/O
                         net (fo=4, routed)           0.517    12.167    c_LSQ_dist/loadQ/bypassInitiated_3
    SLICE_X33Y63         FDRE                                         r  c_LSQ_dist/loadQ/bypassInitiated_3_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=3311, unset)         1.485     5.485    c_LSQ_dist/loadQ/clk
    SLICE_X33Y63         FDRE                                         r  c_LSQ_dist/loadQ/bypassInitiated_3_reg/C
                         clock pessimism              0.012     5.497    
                         clock uncertainty           -0.035     5.462    
    SLICE_X33Y63         FDRE (Setup_fdre_C_R)       -0.367     5.095    c_LSQ_dist/loadQ/bypassInitiated_3_reg
  -------------------------------------------------------------------
                         required time                          5.095    
                         arrival time                         -12.167    
  -------------------------------------------------------------------
                         slack                                 -7.073    




