@W: MT530 :"g:\actell\ekb\ekb\ekb\hdl\count_n_modul.vhd":23:0:23:1|Found inferred clock count_n_modul|clk which controls 17 sequential elements including qout[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
