{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1456786415802 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tmc_firmware 10M08SAE144C8GES " "Selected device 10M08SAE144C8GES for design \"tmc_firmware\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1456786415828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1456786415849 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1456786415849 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "tmc_pll:TMC_PLL0\|altpll:altpll_component\|tmc_pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"tmc_pll:TMC_PLL0\|altpll:altpll_component\|tmc_pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "tmc_pll:TMC_PLL0\|altpll:altpll_component\|tmc_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for tmc_pll:TMC_PLL0\|altpll:altpll_component\|tmc_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/tmc_pll_altpll.v" "" { Text "/home/tyler/epds/tmc_firmware/db/tmc_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 3312 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1456786415899 ""}  } { { "db/tmc_pll_altpll.v" "" { Text "/home/tyler/epds/tmc_firmware/db/tmc_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 3312 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1456786415899 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1456786416032 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1456786416037 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1456786416295 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1456786416297 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1456786416297 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8GES " "Device 10M25SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1456786416297 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1456786416297 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1456786416297 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 9892 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1456786416307 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 9894 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1456786416307 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 9896 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1456786416307 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 9898 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1456786416307 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1456786416307 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1456786416307 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1456786416307 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1456786416307 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1456786416307 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1456786416310 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1456786416392 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sync " "Entity sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*sync:*\|ff\[0\]\}\] " "set_false_path -to \[get_keepers \{*sync:*\|ff\[0\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*sync:*\|ff\[0\]\}\] " "set_false_path -to \[get_keepers \{*sync:*\|ff\[0\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456786417620 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1456786417620 ""}
{ "Info" "ISTA_SDC_FOUND" "tmc_nios2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'tmc_nios2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1456786417674 ""}
{ "Info" "ISTA_SDC_FOUND" "tmc_nios2/synthesis/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'tmc_nios2/synthesis/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1456786417687 ""}
{ "Info" "ISTA_SDC_FOUND" "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1456786417689 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "R_CLK " "Node: R_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[0\] R_CLK " "Register tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[0\] is being clocked by R_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456786417728 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1456786417728 "|tmc_firmware_top|R_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|read_state.READ_STATE_SETUP " "Node: tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|read_state.READ_STATE_SETUP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|ufm_block~XE_YE_TO_SE_FF tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|read_state.READ_STATE_SETUP " "Register tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|ufm_block~XE_YE_TO_SE_FF is being clocked by tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|read_state.READ_STATE_SETUP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1456786417728 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1456786417728 "|tmc_firmware_top|tmc_nios2:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_SETUP"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1456786417729 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1456786417729 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1456786417773 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: TMC_PLL0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: TMC_PLL0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1456786417773 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1456786417773 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1456786417773 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1456786417773 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1456786417773 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1456786417773 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1456786417774 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1456786417774 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1456786417774 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1456786417774 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1456786417774 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tmc_pll:TMC_PLL0\|altpll:altpll_component\|tmc_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node tmc_pll:TMC_PLL0\|altpll:altpll_component\|tmc_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456786418426 ""}  } { { "db/tmc_pll_altpll.v" "" { Text "/home/tyler/epds/tmc_firmware/db/tmc_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 3312 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456786418426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456786418426 ""}  } { { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 9425 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456786418426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc  " "Automatically promoted node tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456786418426 ""}  } { { "tmc_nios2/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/rtl/altera_onchip_flash_block.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 1354 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456786418426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tmc_nios2:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node tmc_nios2:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456786418426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al " "Destination node tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_bit_ctrl.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 3156 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456786418426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en " "Destination node tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_bit_ctrl.v" 175 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 3146 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456786418426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition " "Destination node tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_bit_ctrl.v" 228 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 3153 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456786418426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop " "Destination node tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_bit_ctrl.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 3155 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456786418426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[7\] " "Destination node tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[7\]" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 3183 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456786418426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|cr\[3\] " "Destination node tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|cr\[3\]" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_top.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 3257 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456786418426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|wb_inta_o " "Destination node tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|wb_inta_o" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_top.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 3277 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456786418426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[6\] " "Destination node tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[6\]" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 3184 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456786418426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|irq_flag " "Destination node tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|irq_flag" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_top.v" 264 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 3280 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456786418426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[5\] " "Destination node tmc_nios2:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[5\]" {  } { { "tmc_nios2/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 3185 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456786418426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1456786418426 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1456786418426 ""}  } { { "tmc_nios2/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 541 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456786418426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state.WRITE_STATE_IDLE  " "Automatically promoted node tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state.WRITE_STATE_IDLE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456786418427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_xe_ye " "Destination node tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_xe_ye" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 156 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 1560 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456786418427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|erase_state~16 " "Destination node tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|erase_state~16" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 4270 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456786418427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector18~0 " "Destination node tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector18~0" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 508 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 4284 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456786418427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|read_state~15 " "Destination node tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|read_state~15" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 189 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 4320 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456786418427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|avmm_waitrequest~1 " "Destination node tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|avmm_waitrequest~1" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 173 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 4323 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456786418427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~16 " "Destination node tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~16" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 188 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 4541 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456786418427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~17 " "Destination node tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~17" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 188 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 4544 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456786418427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector10~0 " "Destination node tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector10~0" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 508 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 4789 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456786418427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~18 " "Destination node tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~18" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 188 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 4790 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456786418427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~20 " "Destination node tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~20" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 188 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 4792 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456786418427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1456786418427 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1456786418427 ""}  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 188 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 1694 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456786418427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always4~0  " "Automatically promoted node tmc_nios2:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456786418427 ""}  } { { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 5758 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456786418427 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1456786419687 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1456786419696 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1456786419697 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1456786419708 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1456786419722 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1456786419737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1456786419737 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1456786419744 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1456786419914 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1456786419922 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1456786419922 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456786420268 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1456786420280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1456786421849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456786423588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1456786423651 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1456786424972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456786424972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1456786426254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1456786428274 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1456786428274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1456786428668 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1456786428668 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1456786428668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456786428669 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1456786428823 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1456786428971 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1456786437635 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1456786437727 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1456786446892 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:20 " "Fitter post-fit operations ending: elapsed time is 00:00:20" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456786448130 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "32 MAX 10 " "32 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mosi_a 3.3-V LVTTL 56 " "Pin mosi_a uses I/O standard 3.3-V LVTTL at 56" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mosi_a } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mosi_a" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 293 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sclk_a 3.3-V LVTTL 55 " "Pin sclk_a uses I/O standard 3.3-V LVTTL at 55" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { sclk_a } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sclk_a" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 294 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "csan_a 3.3-V LVTTL 47 " "Pin csan_a uses I/O standard 3.3-V LVTTL at 47" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { csan_a } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "csan_a" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 295 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "csbn_a 3.3-V LVTTL 46 " "Pin csbn_a uses I/O standard 3.3-V LVTTL at 46" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { csbn_a } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "csbn_a" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 296 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cscn_a 3.3-V LVTTL 43 " "Pin cscn_a uses I/O standard 3.3-V LVTTL at 43" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { cscn_a } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cscn_a" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 297 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mosi_b 3.3-V LVTTL 52 " "Pin mosi_b uses I/O standard 3.3-V LVTTL at 52" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mosi_b } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mosi_b" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 298 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sclk_b 3.3-V LVTTL 50 " "Pin sclk_b uses I/O standard 3.3-V LVTTL at 50" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { sclk_b } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sclk_b" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 299 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "csan_b 3.3-V LVTTL 45 " "Pin csan_b uses I/O standard 3.3-V LVTTL at 45" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { csan_b } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "csan_b" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 300 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "csbn_b 3.3-V LVTTL 44 " "Pin csbn_b uses I/O standard 3.3-V LVTTL at 44" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { csbn_b } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "csbn_b" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 301 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cscn_b 3.3-V LVTTL 39 " "Pin cscn_b uses I/O standard 3.3-V LVTTL at 39" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { cscn_b } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cscn_b" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 302 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mosi_c 3.3-V LVTTL 92 " "Pin mosi_c uses I/O standard 3.3-V LVTTL at 92" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mosi_c } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mosi_c" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 303 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sclk_c 3.3-V LVTTL 93 " "Pin sclk_c uses I/O standard 3.3-V LVTTL at 93" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { sclk_c } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sclk_c" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 304 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "csan_c 3.3-V LVTTL 99 " "Pin csan_c uses I/O standard 3.3-V LVTTL at 99" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { csan_c } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "csan_c" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 305 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "csbn_c 3.3-V LVTTL 101 " "Pin csbn_c uses I/O standard 3.3-V LVTTL at 101" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { csbn_c } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "csbn_c" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 306 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cscn_c 3.3-V LVTTL 105 " "Pin cscn_c uses I/O standard 3.3-V LVTTL at 105" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { cscn_c } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cscn_c" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 307 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mosi_d 3.3-V LVTTL 96 " "Pin mosi_d uses I/O standard 3.3-V LVTTL at 96" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { mosi_d } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mosi_d" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 308 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sclk_d 3.3-V LVTTL 98 " "Pin sclk_d uses I/O standard 3.3-V LVTTL at 98" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { sclk_d } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sclk_d" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 309 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "csan_d 3.3-V LVTTL 100 " "Pin csan_d uses I/O standard 3.3-V LVTTL at 100" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { csan_d } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "csan_d" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 310 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "csbn_d 3.3-V LVTTL 102 " "Pin csbn_d uses I/O standard 3.3-V LVTTL at 102" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { csbn_d } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "csbn_d" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 311 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cscn_d 3.3-V LVTTL 118 " "Pin cscn_d uses I/O standard 3.3-V LVTTL at 118" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { cscn_d } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cscn_d" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 312 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sda_pad_io 3.3-V LVTTL 29 " "Pin sda_pad_io uses I/O standard 3.3-V LVTTL at 29" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { sda_pad_io } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sda_pad_io" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 327 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_CLK 3.3-V LVTTL 27 " "Pin R_CLK uses I/O standard 3.3-V LVTTL at 27" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { R_CLK } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "R_CLK" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 313 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "live_d 3.3-V LVTTL 90 " "Pin live_d uses I/O standard 3.3-V LVTTL at 90" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { live_d } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "live_d" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 320 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "live_c 3.3-V LVTTL 88 " "Pin live_c uses I/O standard 3.3-V LVTTL at 88" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { live_c } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "live_c" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 318 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "live_b 3.3-V LVTTL 58 " "Pin live_b uses I/O standard 3.3-V LVTTL at 58" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { live_b } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "live_b" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 316 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "live_a 3.3-V LVTTL 60 " "Pin live_a uses I/O standard 3.3-V LVTTL at 60" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { live_a } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "live_a" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 314 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cts_n 3.3-V LVTTL 79 " "Pin cts_n uses I/O standard 3.3-V LVTTL at 79" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { cts_n } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cts_n" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 325 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd 3.3-V LVTTL 84 " "Pin rxd uses I/O standard 3.3-V LVTTL at 84" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { rxd } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rxd" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 322 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "miso_b 3.3-V LVTTL 57 " "Pin miso_b uses I/O standard 3.3-V LVTTL at 57" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { miso_b } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "miso_b" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 317 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "miso_d 3.3-V LVTTL 91 " "Pin miso_d uses I/O standard 3.3-V LVTTL at 91" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { miso_d } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "miso_d" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 321 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "miso_c 3.3-V LVTTL 89 " "Pin miso_c uses I/O standard 3.3-V LVTTL at 89" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { miso_c } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "miso_c" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 319 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "miso_a 3.3-V LVTTL 59 " "Pin miso_a uses I/O standard 3.3-V LVTTL at 59" {  } { { "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { miso_a } } } { "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "miso_a" } } } } { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/epds/tmc_firmware/" { { 0 { 0 ""} 0 315 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456786448487 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1456786448487 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "LED2 3.3-V LVTTL 134 " "Pin LED2 uses I/O standard 3.3-V LVTTL located at 134 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1456786448489 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "LED1 3.3-V LVTTL 132 " "Pin LED1 uses I/O standard 3.3-V LVTTL located at 132 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1456786448489 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1456786448489 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tyler/epds/tmc_firmware/output_files/tmc_firmware.fit.smsg " "Generated suppressed messages file /home/tyler/epds/tmc_firmware/output_files/tmc_firmware.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1456786448821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1412 " "Peak virtual memory: 1412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1456786450035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 29 17:54:10 2016 " "Processing ended: Mon Feb 29 17:54:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1456786450035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1456786450035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1456786450035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1456786450035 ""}
