
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.59+0 (git sha1 26b51148a, clang++ 19.1.6 -mtune=generic -march=x86-64 -O2 -fPIC -fno-plt -fstack-protector-strong -fasynchronous-unwind-tables -ftree-vectorize -feliminate-unused-debug-types -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -fPIC -O3 -flto=thin)

-- Parsing `lzc_prior.sv' using frontend ` -sv' --

1. Executing Verilog-2005 frontend: lzc_prior.sv
Parsing SystemVerilog input from `lzc_prior.sv' to AST representation.
verilog frontend filename lzc_prior.sv
Storing AST representation for module `$abstract\lzc_prior'.
Successfully finished Verilog frontend.

-- Running command `prep -top lzc_prior' --

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\lzc_prior'.
Generating RTLIL representation for module `\lzc_prior'.
lzc_prior.sv:10: ERROR: While loops are only allowed in constant functions!
