// Seed: 2492745927
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input wor id_2,
    input tri1 id_3,
    input tri0 id_4,
    output tri0 id_5,
    input tri1 id_6,
    input supply1 id_7,
    output tri0 id_8
);
  supply0 id_10;
  wire id_11;
  supply1 id_12 = 1;
  module_0(
      id_10, id_10, id_12, id_11, id_12, id_11, id_11, id_12, id_11, id_11, id_12, id_10, id_12
  );
  wire id_13;
  assign id_10 = 1'b0;
endmodule
