<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td><a id="l1" class='ln'>1</a></td><td><span class="ct">/*</span></td></tr>
<tr name="2" id="2">
<td><a id="l2" class='ln'>2</a></td><td><span class="ct"> * Trial License - for use to evaluate programs for possible purchase as</span></td></tr>
<tr name="3" id="3">
<td><a id="l3" class='ln'>3</a></td><td><span class="ct"> * an end-user only.</span></td></tr>
<tr name="4" id="4">
<td><a id="l4" class='ln'>4</a></td><td><span class="ct"> *</span></td></tr>
<tr name="5" id="5">
<td><a id="l5" class='ln'>5</a></td><td><span class="ct"> * File: Trial1.c</span></td></tr>
<tr name="6" id="6">
<td><a id="l6" class='ln'>6</a></td><td><span class="ct"> *</span></td></tr>
<tr name="7" id="7">
<td><a id="l7" class='ln'>7</a></td><td><span class="ct"> * Code generated for Simulink model 'Trial1'.</span></td></tr>
<tr name="8" id="8">
<td><a id="l8" class='ln'>8</a></td><td><span class="ct"> *</span></td></tr>
<tr name="9" id="9">
<td><a id="l9" class='ln'>9</a></td><td><span class="ct"> * Model version                  : 1.25</span></td></tr>
<tr name="10" id="10">
<td><a id="l10" class='ln'>10</a></td><td><span class="ct"> * Simulink Coder version         : 8.11 (R2016b) 25-Aug-2016</span></td></tr>
<tr name="11" id="11">
<td><a id="l11" class='ln'>11</a></td><td><span class="ct"> * C/C++ source code generated on : Fri Jan 13 12:31:02 2017</span></td></tr>
<tr name="12" id="12">
<td><a id="l12" class='ln'>12</a></td><td><span class="ct"> *</span></td></tr>
<tr name="13" id="13">
<td><a id="l13" class='ln'>13</a></td><td><span class="ct"> * Target selection: ert.tlc</span></td></tr>
<tr name="14" id="14">
<td><a id="l14" class='ln'>14</a></td><td><span class="ct"> * Embedded hardware selection: Texas Instruments-&gt;C2000</span></td></tr>
<tr name="15" id="15">
<td><a id="l15" class='ln'>15</a></td><td><span class="ct"> * Code generation objectives: Unspecified</span></td></tr>
<tr name="16" id="16">
<td><a id="l16" class='ln'>16</a></td><td><span class="ct"> * Validation result: Not run</span></td></tr>
<tr name="17" id="17">
<td><a id="l17" class='ln'>17</a></td><td><span class="ct"> */</span></td></tr>
<tr name="18" id="18">
<td><a id="l18" class='ln'>18</a></td><td></td></tr>
<tr name="19" id="19">
<td><a id="l19" class='ln'>19</a></td><td><span class="pp">#include "Trial1.h"</span></td></tr>
<tr name="20" id="20">
<td><a id="l20" class='ln'>20</a></td><td><span class="pp">#include "Trial1_private.h"</span></td></tr>
<tr name="21" id="21">
<td><a id="l21" class='ln'>21</a></td><td></td></tr>
<tr name="22" id="22">
<td><a id="l22" class='ln'>22</a></td><td><span class="ct">/* Block signals (auto storage) */</span></td></tr>
<tr name="23" id="23">
<td><a id="l23" class='ln'>23</a></td><td><a id="23c1" class="tk">B_Trial1_T</a> <a id="23c12" class="tk">Trial1_B</a>;</td></tr>
<tr name="24" id="24">
<td><a id="l24" class='ln'>24</a></td><td></td></tr>
<tr name="25" id="25">
<td><a id="l25" class='ln'>25</a></td><td><span class="ct">/* Real-time model */</span></td></tr>
<tr name="26" id="26">
<td><a id="l26" class='ln'>26</a></td><td><a id="26c1" class="tk">RT_MODEL_Trial1_T</a> <a id="26c19" class="tk">Trial1_M_</a>;</td></tr>
<tr name="27" id="27">
<td><a id="l27" class='ln'>27</a></td><td><a id="27c1" class="tk">RT_MODEL_Trial1_T</a> <a id="27c19" class="tk">*</a><span class="kw">const</span> <a id="27c26" class="tk">Trial1_M</a> = <a id="27c37" class="tk">&amp;</a><a id="27c38" class="tk">Trial1_M_</a>;</td></tr>
<tr name="28" id="28">
<td><a id="l28" class='ln'>28</a></td><td></td></tr>
<tr name="29" id="29">
<td><a id="l29" class='ln'>29</a></td><td><span class="ct">/* Model step function */</span></td></tr>
<tr name="30" id="30">
<td><a id="l30" class='ln'>30</a></td><td><span class="kw">void</span> <a id="30c6" class="tk">Trial1_step</a>(<span class="kw">void</span>)</td></tr>
<tr name="31" id="31">
<td><a id="l31" class='ln'>31</a></td><td><span class="br">{</span></td></tr>
<tr name="32" id="32">
<td><a id="l32" class='ln'>32</a></td><td>  <span class="ct">/* local block i/o variables */</span></td></tr>
<tr name="33" id="33">
<td><a id="l33" class='ln'>33</a></td><td>  <a id="33c3" class="tk">real_T</a> <a id="33c10" class="tk">rtb_Sum</a>;</td></tr>
<tr name="34" id="34">
<td><a id="l34" class='ln'>34</a></td><td>  <a id="34c3" class="tk">real_T</a> <a id="34c10" class="tk">tmp</a>;</td></tr>
<tr name="35" id="35">
<td><a id="l35" class='ln'>35</a></td><td></td></tr>
<tr name="36" id="36">
<td><a id="l36" class='ln'>36</a></td><td>  <span class="ct">/* S-Function (c2802xadc): '<a class="ct blk" blk_line="36">&lt;Root&gt;/ADCINA3 - Vout F//B</a>' */</span></td></tr>
<tr name="37" id="37">
<td><a id="l37" class='ln'>37</a></td><td>  <span class="br">{</span></td></tr>
<tr name="38" id="38">
<td><a id="l38" class='ln'>38</a></td><td>    <span class="ct">/*  Internal Reference Voltage : Fixed scale 0 to 3.3 V range.  */</span></td></tr>
<tr name="39" id="39">
<td><a id="l39" class='ln'>39</a></td><td>    <span class="ct">/*  External Reference Voltage : Allowable ranges of VREFHI(ADCINA0) = 3.3 and VREFLO(tied to ground) = 0  */</span></td></tr>
<tr name="40" id="40">
<td><a id="l40" class='ln'>40</a></td><td>    <a id="40c5" class="tk">AdcaRegs</a>.<a id="40c14" class="tk">ADCSOCFRC1</a>.<a id="40c25" class="tk">bit</a>.<a id="40c29" class="tk">SOC0</a> = 1;</td></tr>
<tr name="41" id="41">
<td><a id="l41" class='ln'>41</a></td><td>    <span class="kw">asm</span>(" RPT #22 || NOP");</td></tr>
<tr name="42" id="42">
<td><a id="l42" class='ln'>42</a></td><td>    <a id="42c5" class="tk">Trial1_B</a>.<a id="42c14" class="tk">ADCINA3VoutFB</a> = (<a id="42c31" class="tk">AdcaResultRegs</a>.<a id="42c46" class="tk">ADCRESULT0</a>);</td></tr>
<tr name="43" id="43">
<td><a id="l43" class='ln'>43</a></td><td>  <span class="br">}</span></td></tr>
<tr name="44" id="44">
<td><a id="l44" class='ln'>44</a></td><td></td></tr>
<tr name="45" id="45">
<td><a id="l45" class='ln'>45</a></td><td>  <span class="ct">/* Gain: '<a class="ct blk" blk_line="45">&lt;Root&gt;/Vout_Gain</a>' */</span></td></tr>
<tr name="46" id="46">
<td><a id="l46" class='ln'>46</a></td><td>  <a id="46c3" class="tk">tmp</a> = <a id="46c9" class="tk">floor</a>(<a id="46c15" class="tk">Trial1_P</a>.<a id="46c24" class="tk">Vout_Gain_Gain</a> <a id="46c39" class="tk">*</a> (<a id="46c42" class="tk">real_T</a>)<a id="46c49" class="tk">Trial1_B</a>.<a id="46c58" class="tk">ADCINA3VoutFB</a>);</td></tr>
<tr name="47" id="47">
<td><a id="l47" class='ln'>47</a></td><td>  <span class="kw">if</span> (<a id="47c7" class="tk">rtIsNaN</a>(<a id="47c15" class="tk">tmp</a>) <a id="47c20" class="tk">||</a> <a id="47c23" class="tk">rtIsInf</a>(<a id="47c31" class="tk">tmp</a>)) <span class="br">{</span></td></tr>
<tr name="48" id="48">
<td><a id="l48" class='ln'>48</a></td><td>    <a id="48c5" class="tk">tmp</a> = 0.0;</td></tr>
<tr name="49" id="49">
<td><a id="l49" class='ln'>49</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="50" id="50">
<td><a id="l50" class='ln'>50</a></td><td>    <a id="50c5" class="tk">tmp</a> = <a id="50c11" class="tk">fmod</a>(<a id="50c16" class="tk">tmp</a>, 65536.0);</td></tr>
<tr name="51" id="51">
<td><a id="l51" class='ln'>51</a></td><td>  <span class="br">}</span></td></tr>
<tr name="52" id="52">
<td><a id="l52" class='ln'>52</a></td><td></td></tr>
<tr name="53" id="53">
<td><a id="l53" class='ln'>53</a></td><td>  <a id="53c3" class="tk">Trial1_B</a>.<a id="53c12" class="tk">Vin_Gain</a> = <a id="53c23" class="tk">tmp</a> <a id="53c27" class="tk">&lt;</a> 0.0 <a id="53c33" class="tk">?</a> (<a id="53c36" class="tk">uint16_T</a>)<a id="53c45" class="tk">-</a>(<a id="53c47" class="tk">int16_T</a>)(<a id="53c56" class="tk">uint16_T</a>)<a id="53c65" class="tk">-</a><a id="53c66" class="tk">tmp</a> <a id="53c70" class="tk">:</a> (<a id="53c73" class="tk">uint16_T</a>)</td></tr>
<tr name="54" id="54">
<td><a id="l54" class='ln'>54</a></td><td>    <a id="54c5" class="tk">tmp</a>;</td></tr>
<tr name="55" id="55">
<td><a id="l55" class='ln'>55</a></td><td></td></tr>
<tr name="56" id="56">
<td><a id="l56" class='ln'>56</a></td><td>  <span class="ct">/* End of Gain: '<a class="ct blk" blk_line="56">&lt;Root&gt;/Vout_Gain</a>' */</span></td></tr>
<tr name="57" id="57">
<td><a id="l57" class='ln'>57</a></td><td></td></tr>
<tr name="58" id="58">
<td><a id="l58" class='ln'>58</a></td><td>  <span class="ct">/* S-Function (c280xcanxmt): '<a class="ct blk" blk_line="58">&lt;Root&gt;/Vout_eCAN_XMIT</a>' */</span></td></tr>
<tr name="59" id="59">
<td><a id="l59" class='ln'>59</a></td><td>  <span class="br">{</span></td></tr>
<tr name="60" id="60">
<td><a id="l60" class='ln'>60</a></td><td>    <a id="60c5" class="tk">tCANMsgObject</a> <a id="60c19" class="tk">sTXCANMessage</a>;</td></tr>
<tr name="61" id="61">
<td><a id="l61" class='ln'>61</a></td><td>    <a id="61c5" class="tk">sTXCANMessage</a>.<a id="61c19" class="tk">ui32MsgID</a> = 12000001;<span class="ct">// CAN message ID - use 1</span></td></tr>
<tr name="62" id="62">
<td><a id="l62" class='ln'>62</a></td><td>    <a id="62c5" class="tk">sTXCANMessage</a>.<a id="62c19" class="tk">ui32MsgIDMask</a> = 0;   <span class="ct">// no mask needed for TX</span></td></tr>
<tr name="63" id="63">
<td><a id="l63" class='ln'>63</a></td><td>    <span class="kw">unsigned</span> <span class="kw">char</span> <a id="63c19" class="tk">ucTXMsgData</a>[2];</td></tr>
<tr name="64" id="64">
<td><a id="l64" class='ln'>64</a></td><td>    <a id="64c5" class="tk">ucTXMsgData</a>[0] = (<a id="64c23" class="tk">Trial1_B</a>.<a id="64c32" class="tk">Vin_Gain</a> <a id="64c41" class="tk">&amp;</a> 0xFF);</td></tr>
<tr name="65" id="65">
<td><a id="l65" class='ln'>65</a></td><td>    <a id="65c5" class="tk">ucTXMsgData</a>[1] = (<a id="65c23" class="tk">Trial1_B</a>.<a id="65c32" class="tk">Vin_Gain</a> <a id="65c41" class="tk">&gt;&gt;</a> 8);</td></tr>
<tr name="66" id="66">
<td><a id="l66" class='ln'>66</a></td><td>    <a id="66c5" class="tk">sTXCANMessage</a>.<a id="66c19" class="tk">ui32MsgLen</a> = 2;      <span class="ct">// size of message</span></td></tr>
<tr name="67" id="67">
<td><a id="l67" class='ln'>67</a></td><td>    <a id="67c5" class="tk">sTXCANMessage</a>.<a id="67c19" class="tk">pucMsgData</a> = <a id="67c32" class="tk">ucTXMsgData</a>;</td></tr>
<tr name="68" id="68">
<td><a id="l68" class='ln'>68</a></td><td>    <a id="68c5" class="tk">sTXCANMessage</a>.<a id="68c19" class="tk">ui32Flags</a> = <a id="68c31" class="tk">MSG_OBJ_TX_INT_ENABLE</a>;<span class="ct">// enable interrupt on TX</span></td></tr>
<tr name="69" id="69">
<td><a id="l69" class='ln'>69</a></td><td>    <a id="69c5" class="tk">sTXCANMessage</a>.<a id="69c19" class="tk">ui32Flags</a> <a id="69c29" class="tk">|=</a> <a id="69c32" class="tk">MSG_OBJ_EXTENDED_ID</a>;</td></tr>
<tr name="70" id="70">
<td><a id="l70" class='ln'>70</a></td><td>    <span class="kw">while</span> ((<a id="70c13" class="tk">HWREG</a>(<a id="70c19" class="tk">CANA_BASE</a> <a id="70c29" class="tk">+</a> <a id="70c31" class="tk">CAN_O_TXRQ_21</a>) <a id="70c46" class="tk">&amp;</a> (2)) <a id="70c53" class="tk">!=</a> 0) <span class="br">{</span></td></tr>
<tr name="71" id="71">
<td><a id="l71" class='ln'>71</a></td><td>    <span class="br">}</span>                                  <span class="ct">/* check eCAN Transmit Request pending*/</span></td></tr>
<tr name="72" id="72">
<td><a id="l72" class='ln'>72</a></td><td></td></tr>
<tr name="73" id="73">
<td><a id="l73" class='ln'>73</a></td><td>    <a id="73c5" class="tk">CANMessageSet</a>(<a id="73c19" class="tk">CANA_BASE</a>, 2, <a id="73c33" class="tk">&amp;</a><a id="73c34" class="tk">sTXCANMessage</a>, <a id="73c49" class="tk">MSG_OBJ_TYPE_TX</a>);</td></tr>
<tr name="74" id="74">
<td><a id="l74" class='ln'>74</a></td><td>  <span class="br">}</span></td></tr>
<tr name="75" id="75">
<td><a id="l75" class='ln'>75</a></td><td></td></tr>
<tr name="76" id="76">
<td><a id="l76" class='ln'>76</a></td><td>  <span class="ct">/* S-Function (c2802xadc): '<a class="ct blk" blk_line="76">&lt;Root&gt;/ADCINB3 - Vin F//B</a>' */</span></td></tr>
<tr name="77" id="77">
<td><a id="l77" class='ln'>77</a></td><td>  <span class="br">{</span></td></tr>
<tr name="78" id="78">
<td><a id="l78" class='ln'>78</a></td><td>    <span class="ct">/*  Internal Reference Voltage : Fixed scale 0 to 3.3 V range.  */</span></td></tr>
<tr name="79" id="79">
<td><a id="l79" class='ln'>79</a></td><td>    <span class="ct">/*  External Reference Voltage : Allowable ranges of VREFHI(ADCINA0) = 3.3 and VREFLO(tied to ground) = 0  */</span></td></tr>
<tr name="80" id="80">
<td><a id="l80" class='ln'>80</a></td><td>    <a id="80c5" class="tk">AdcbRegs</a>.<a id="80c14" class="tk">ADCSOCFRC1</a>.<a id="80c25" class="tk">bit</a>.<a id="80c29" class="tk">SOC1</a> = 1;</td></tr>
<tr name="81" id="81">
<td><a id="l81" class='ln'>81</a></td><td>    <span class="kw">asm</span>(" RPT #22 || NOP");</td></tr>
<tr name="82" id="82">
<td><a id="l82" class='ln'>82</a></td><td>    <a id="82c5" class="tk">Trial1_B</a>.<a id="82c14" class="tk">ADCINB3VinFB</a> = (<a id="82c30" class="tk">AdcbResultRegs</a>.<a id="82c45" class="tk">ADCRESULT1</a>);</td></tr>
<tr name="83" id="83">
<td><a id="l83" class='ln'>83</a></td><td>  <span class="br">}</span></td></tr>
<tr name="84" id="84">
<td><a id="l84" class='ln'>84</a></td><td></td></tr>
<tr name="85" id="85">
<td><a id="l85" class='ln'>85</a></td><td>  <span class="ct">/* Gain: '<a class="ct blk" blk_line="85">&lt;Root&gt;/Vin_Gain</a>' */</span></td></tr>
<tr name="86" id="86">
<td><a id="l86" class='ln'>86</a></td><td>  <a id="86c3" class="tk">tmp</a> = <a id="86c9" class="tk">floor</a>(<a id="86c15" class="tk">Trial1_P</a>.<a id="86c24" class="tk">Vin_Gain_Gain</a> <a id="86c38" class="tk">*</a> (<a id="86c41" class="tk">real_T</a>)<a id="86c48" class="tk">Trial1_B</a>.<a id="86c57" class="tk">ADCINB3VinFB</a>);</td></tr>
<tr name="87" id="87">
<td><a id="l87" class='ln'>87</a></td><td>  <span class="kw">if</span> (<a id="87c7" class="tk">rtIsNaN</a>(<a id="87c15" class="tk">tmp</a>) <a id="87c20" class="tk">||</a> <a id="87c23" class="tk">rtIsInf</a>(<a id="87c31" class="tk">tmp</a>)) <span class="br">{</span></td></tr>
<tr name="88" id="88">
<td><a id="l88" class='ln'>88</a></td><td>    <a id="88c5" class="tk">tmp</a> = 0.0;</td></tr>
<tr name="89" id="89">
<td><a id="l89" class='ln'>89</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="90" id="90">
<td><a id="l90" class='ln'>90</a></td><td>    <a id="90c5" class="tk">tmp</a> = <a id="90c11" class="tk">fmod</a>(<a id="90c16" class="tk">tmp</a>, 65536.0);</td></tr>
<tr name="91" id="91">
<td><a id="l91" class='ln'>91</a></td><td>  <span class="br">}</span></td></tr>
<tr name="92" id="92">
<td><a id="l92" class='ln'>92</a></td><td></td></tr>
<tr name="93" id="93">
<td><a id="l93" class='ln'>93</a></td><td>  <a id="93c3" class="tk">Trial1_B</a>.<a id="93c12" class="tk">Vin_Gain</a> = <a id="93c23" class="tk">tmp</a> <a id="93c27" class="tk">&lt;</a> 0.0 <a id="93c33" class="tk">?</a> (<a id="93c36" class="tk">uint16_T</a>)<a id="93c45" class="tk">-</a>(<a id="93c47" class="tk">int16_T</a>)(<a id="93c56" class="tk">uint16_T</a>)<a id="93c65" class="tk">-</a><a id="93c66" class="tk">tmp</a> <a id="93c70" class="tk">:</a> (<a id="93c73" class="tk">uint16_T</a>)</td></tr>
<tr name="94" id="94">
<td><a id="l94" class='ln'>94</a></td><td>    <a id="94c5" class="tk">tmp</a>;</td></tr>
<tr name="95" id="95">
<td><a id="l95" class='ln'>95</a></td><td></td></tr>
<tr name="96" id="96">
<td><a id="l96" class='ln'>96</a></td><td>  <span class="ct">/* End of Gain: '<a class="ct blk" blk_line="96">&lt;Root&gt;/Vin_Gain</a>' */</span></td></tr>
<tr name="97" id="97">
<td><a id="l97" class='ln'>97</a></td><td></td></tr>
<tr name="98" id="98">
<td><a id="l98" class='ln'>98</a></td><td>  <span class="ct">/* S-Function (c280xcanxmt): '<a class="ct blk" blk_line="98">&lt;Root&gt;/Vin_eCAN_XMIT</a>' */</span></td></tr>
<tr name="99" id="99">
<td><a id="l99" class='ln'>99</a></td><td>  <span class="br">{</span></td></tr>
<tr name="100" id="100">
<td><a id="l100" class='ln'>100</a></td><td>    <a id="100c5" class="tk">tCANMsgObject</a> <a id="100c19" class="tk">sTXCANMessage</a>;</td></tr>
<tr name="101" id="101">
<td><a id="l101" class='ln'>101</a></td><td>    <a id="101c5" class="tk">sTXCANMessage</a>.<a id="101c19" class="tk">ui32MsgID</a> = 12000005;<span class="ct">// CAN message ID - use 1</span></td></tr>
<tr name="102" id="102">
<td><a id="l102" class='ln'>102</a></td><td>    <a id="102c5" class="tk">sTXCANMessage</a>.<a id="102c19" class="tk">ui32MsgIDMask</a> = 0;   <span class="ct">// no mask needed for TX</span></td></tr>
<tr name="103" id="103">
<td><a id="l103" class='ln'>103</a></td><td>    <span class="kw">unsigned</span> <span class="kw">char</span> <a id="103c19" class="tk">ucTXMsgData</a>[2];</td></tr>
<tr name="104" id="104">
<td><a id="l104" class='ln'>104</a></td><td>    <a id="104c5" class="tk">ucTXMsgData</a>[0] = (<a id="104c23" class="tk">Trial1_B</a>.<a id="104c32" class="tk">Vin_Gain</a> <a id="104c41" class="tk">&amp;</a> 0xFF);</td></tr>
<tr name="105" id="105">
<td><a id="l105" class='ln'>105</a></td><td>    <a id="105c5" class="tk">ucTXMsgData</a>[1] = (<a id="105c23" class="tk">Trial1_B</a>.<a id="105c32" class="tk">Vin_Gain</a> <a id="105c41" class="tk">&gt;&gt;</a> 8);</td></tr>
<tr name="106" id="106">
<td><a id="l106" class='ln'>106</a></td><td>    <a id="106c5" class="tk">sTXCANMessage</a>.<a id="106c19" class="tk">ui32MsgLen</a> = 2;      <span class="ct">// size of message</span></td></tr>
<tr name="107" id="107">
<td><a id="l107" class='ln'>107</a></td><td>    <a id="107c5" class="tk">sTXCANMessage</a>.<a id="107c19" class="tk">pucMsgData</a> = <a id="107c32" class="tk">ucTXMsgData</a>;</td></tr>
<tr name="108" id="108">
<td><a id="l108" class='ln'>108</a></td><td>    <a id="108c5" class="tk">sTXCANMessage</a>.<a id="108c19" class="tk">ui32Flags</a> = <a id="108c31" class="tk">MSG_OBJ_TX_INT_ENABLE</a>;<span class="ct">// enable interrupt on TX</span></td></tr>
<tr name="109" id="109">
<td><a id="l109" class='ln'>109</a></td><td>    <a id="109c5" class="tk">sTXCANMessage</a>.<a id="109c19" class="tk">ui32Flags</a> <a id="109c29" class="tk">|=</a> <a id="109c32" class="tk">MSG_OBJ_EXTENDED_ID</a>;</td></tr>
<tr name="110" id="110">
<td><a id="l110" class='ln'>110</a></td><td>    <span class="kw">while</span> ((<a id="110c13" class="tk">HWREG</a>(<a id="110c19" class="tk">CANA_BASE</a> <a id="110c29" class="tk">+</a> <a id="110c31" class="tk">CAN_O_TXRQ_21</a>) <a id="110c46" class="tk">&amp;</a> (4)) <a id="110c53" class="tk">!=</a> 0) <span class="br">{</span></td></tr>
<tr name="111" id="111">
<td><a id="l111" class='ln'>111</a></td><td>    <span class="br">}</span>                                  <span class="ct">/* check eCAN Transmit Request pending*/</span></td></tr>
<tr name="112" id="112">
<td><a id="l112" class='ln'>112</a></td><td></td></tr>
<tr name="113" id="113">
<td><a id="l113" class='ln'>113</a></td><td>    <a id="113c5" class="tk">CANMessageSet</a>(<a id="113c19" class="tk">CANA_BASE</a>, 3, <a id="113c33" class="tk">&amp;</a><a id="113c34" class="tk">sTXCANMessage</a>, <a id="113c49" class="tk">MSG_OBJ_TYPE_TX</a>);</td></tr>
<tr name="114" id="114">
<td><a id="l114" class='ln'>114</a></td><td>  <span class="br">}</span></td></tr>
<tr name="115" id="115">
<td><a id="l115" class='ln'>115</a></td><td></td></tr>
<tr name="116" id="116">
<td><a id="l116" class='ln'>116</a></td><td>  <span class="ct">/* Sum: '<a class="ct blk" blk_line="116">&lt;S1&gt;/Sum</a>' incorporates:</span></td></tr>
<tr name="117" id="117">
<td><a id="l117" class='ln'>117</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="117">&lt;Root&gt;/Vout_Set</a>'</span></td></tr>
<tr name="118" id="118">
<td><a id="l118" class='ln'>118</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="118">&lt;S1&gt;/Constant</a>'</span></td></tr>
<tr name="119" id="119">
<td><a id="l119" class='ln'>119</a></td><td><span class="ct">   *  Gain: '<a class="ct blk" blk_line="119">&lt;S1&gt;/Gain</a>'</span></td></tr>
<tr name="120" id="120">
<td><a id="l120" class='ln'>120</a></td><td><span class="ct">   */</span></td></tr>
<tr name="121" id="121">
<td><a id="l121" class='ln'>121</a></td><td>  <a id="121c3" class="tk">rtb_Sum</a> = <a id="121c13" class="tk">Trial1_P</a>.<a id="121c22" class="tk">Gain_Gain</a> <a id="121c32" class="tk">*</a> <a id="121c34" class="tk">Trial1_P</a>.<a id="121c43" class="tk">Vout_Set_Value</a> <a id="121c58" class="tk">+</a></td></tr>
<tr name="122" id="122">
<td><a id="l122" class='ln'>122</a></td><td>    <a id="122c5" class="tk">Trial1_P</a>.<a id="122c14" class="tk">Constant_Value</a>;</td></tr>
<tr name="123" id="123">
<td><a id="l123" class='ln'>123</a></td><td></td></tr>
<tr name="124" id="124">
<td><a id="l124" class='ln'>124</a></td><td>  <span class="ct">/* S-Function (c2802xpwm): '<a class="ct blk" blk_line="124">&lt;Root&gt;/High-Low Side Driver Signal</a>' */</span></td></tr>
<tr name="125" id="125">
<td><a id="l125" class='ln'>125</a></td><td></td></tr>
<tr name="126" id="126">
<td><a id="l126" class='ln'>126</a></td><td>  <span class="ct">/*-- Update CMPA value for ePWM2 --*/</span></td></tr>
<tr name="127" id="127">
<td><a id="l127" class='ln'>127</a></td><td>  <span class="br">{</span></td></tr>
<tr name="128" id="128">
<td><a id="l128" class='ln'>128</a></td><td>    <a id="128c5" class="tk">EPwm2Regs</a>.<a id="128c15" class="tk">CMPA</a>.<a id="128c20" class="tk">bit</a>.<a id="128c24" class="tk">CMPA</a> = (<a id="128c32" class="tk">uint16_T</a>)(<a id="128c42" class="tk">rtb_Sum</a>);</td></tr>
<tr name="129" id="129">
<td><a id="l129" class='ln'>129</a></td><td>  <span class="br">}</span></td></tr>
<tr name="130" id="130">
<td><a id="l130" class='ln'>130</a></td><td><span class="br">}</span></td></tr>
<tr name="131" id="131">
<td><a id="l131" class='ln'>131</a></td><td></td></tr>
<tr name="132" id="132">
<td><a id="l132" class='ln'>132</a></td><td><span class="ct">/* Model initialize function */</span></td></tr>
<tr name="133" id="133">
<td><a id="l133" class='ln'>133</a></td><td><span class="kw">void</span> <a id="133c6" class="tk">Trial1_initialize</a>(<span class="kw">void</span>)</td></tr>
<tr name="134" id="134">
<td><a id="l134" class='ln'>134</a></td><td><span class="br">{</span></td></tr>
<tr name="135" id="135">
<td><a id="l135" class='ln'>135</a></td><td>  <span class="ct">/* Registration code */</span></td></tr>
<tr name="136" id="136">
<td><a id="l136" class='ln'>136</a></td><td></td></tr>
<tr name="137" id="137">
<td><a id="l137" class='ln'>137</a></td><td>  <span class="ct">/* initialize non-finites */</span></td></tr>
<tr name="138" id="138">
<td><a id="l138" class='ln'>138</a></td><td>  <a id="138c3" class="tk">rt_InitInfAndNaN</a>(<span class="kw">sizeof</span>(<a id="138c27" class="tk">real_T</a>));</td></tr>
<tr name="139" id="139">
<td><a id="l139" class='ln'>139</a></td><td></td></tr>
<tr name="140" id="140">
<td><a id="l140" class='ln'>140</a></td><td>  <span class="ct">/* initialize error status */</span></td></tr>
<tr name="141" id="141">
<td><a id="l141" class='ln'>141</a></td><td>  <a id="141c3" class="tk">rtmSetErrorStatus</a>(<a id="141c21" class="tk">Trial1_M</a>, (<a id="141c32" class="tk">NULL</a>));</td></tr>
<tr name="142" id="142">
<td><a id="l142" class='ln'>142</a></td><td></td></tr>
<tr name="143" id="143">
<td><a id="l143" class='ln'>143</a></td><td>  <span class="ct">/* block I/O */</span></td></tr>
<tr name="144" id="144">
<td><a id="l144" class='ln'>144</a></td><td>  (<span class="kw">void</span>) <a id="144c10" class="tk">memset</a>(((<span class="kw">void</span> <a id="144c24" class="tk">*</a>) <a id="144c27" class="tk">&amp;</a><a id="144c28" class="tk">Trial1_B</a>), 0,</td></tr>
<tr name="145" id="145">
<td><a id="l145" class='ln'>145</a></td><td>                <span class="kw">sizeof</span>(<a id="145c24" class="tk">B_Trial1_T</a>));</td></tr>
<tr name="146" id="146">
<td><a id="l146" class='ln'>146</a></td><td></td></tr>
<tr name="147" id="147">
<td><a id="l147" class='ln'>147</a></td><td>  <span class="ct">/* Start for S-Function (c2802xadc): '<a class="ct blk" blk_line="147">&lt;Root&gt;/ADCINA3 - Vout F//B</a>' */</span></td></tr>
<tr name="148" id="148">
<td><a id="l148" class='ln'>148</a></td><td>  <a id="148c3" class="tk">InitAdcA</a>();</td></tr>
<tr name="149" id="149">
<td><a id="l149" class='ln'>149</a></td><td>  <a id="149c3" class="tk">config_ADCA_SOC0</a> ();</td></tr>
<tr name="150" id="150">
<td><a id="l150" class='ln'>150</a></td><td>  <a id="150c3" class="tk">AdcaRegs</a>.<a id="150c12" class="tk">ADCSOCFRC1</a>.<a id="150c23" class="tk">bit</a>.<a id="150c27" class="tk">SOC0</a> = 1;</td></tr>
<tr name="151" id="151">
<td><a id="l151" class='ln'>151</a></td><td></td></tr>
<tr name="152" id="152">
<td><a id="l152" class='ln'>152</a></td><td>  <span class="ct">/* Start for S-Function (c2802xadc): '<a class="ct blk" blk_line="152">&lt;Root&gt;/ADCINB3 - Vin F//B</a>' */</span></td></tr>
<tr name="153" id="153">
<td><a id="l153" class='ln'>153</a></td><td>  <a id="153c3" class="tk">InitAdcB</a>();</td></tr>
<tr name="154" id="154">
<td><a id="l154" class='ln'>154</a></td><td>  <a id="154c3" class="tk">config_ADCB_SOC1</a> ();</td></tr>
<tr name="155" id="155">
<td><a id="l155" class='ln'>155</a></td><td>  <a id="155c3" class="tk">AdcbRegs</a>.<a id="155c12" class="tk">ADCSOCFRC1</a>.<a id="155c23" class="tk">bit</a>.<a id="155c27" class="tk">SOC1</a> = 1;</td></tr>
<tr name="156" id="156">
<td><a id="l156" class='ln'>156</a></td><td></td></tr>
<tr name="157" id="157">
<td><a id="l157" class='ln'>157</a></td><td>  <span class="ct">/* Start for S-Function (c2802xpwm): '<a class="ct blk" blk_line="157">&lt;Root&gt;/High-Low Side Driver Signal</a>' */</span></td></tr>
<tr name="158" id="158">
<td><a id="l158" class='ln'>158</a></td><td>  <a id="158c3" class="tk">EALLOW</a>;</td></tr>
<tr name="159" id="159">
<td><a id="l159" class='ln'>159</a></td><td>  <a id="159c3" class="tk">CpuSysRegs</a>.<a id="159c14" class="tk">PCLKCR2</a>.<a id="159c22" class="tk">bit</a>.<a id="159c26" class="tk">EPWM2</a> = 1;</td></tr>
<tr name="160" id="160">
<td><a id="l160" class='ln'>160</a></td><td>  <a id="160c3" class="tk">CpuSysRegs</a>.<a id="160c14" class="tk">PCLKCR0</a>.<a id="160c22" class="tk">bit</a>.<a id="160c26" class="tk">TBCLKSYNC</a> = 0;</td></tr>
<tr name="161" id="161">
<td><a id="l161" class='ln'>161</a></td><td>  <a id="161c3" class="tk">EDIS</a>;</td></tr>
<tr name="162" id="162">
<td><a id="l162" class='ln'>162</a></td><td></td></tr>
<tr name="163" id="163">
<td><a id="l163" class='ln'>163</a></td><td>  <span class="ct">/*** Initialize ePWM2 modules ***/</span></td></tr>
<tr name="164" id="164">
<td><a id="l164" class='ln'>164</a></td><td>  <span class="br">{</span></td></tr>
<tr name="165" id="165">
<td><a id="l165" class='ln'>165</a></td><td>    <span class="ct">/*-- Setup Time-Base (TB) Submodule --*/</span></td></tr>
<tr name="166" id="166">
<td><a id="l166" class='ln'>166</a></td><td>    <a id="166c5" class="tk">EPwm2Regs</a>.<a id="166c15" class="tk">TBPRD</a> = 249;             <span class="ct">// Time Base Period Register</span></td></tr>
<tr name="167" id="167">
<td><a id="l167" class='ln'>167</a></td><td></td></tr>
<tr name="168" id="168">
<td><a id="l168" class='ln'>168</a></td><td>    <span class="ct">/*  // Time Base Control Register</span></td></tr>
<tr name="169" id="169">
<td><a id="l169" class='ln'>169</a></td><td><span class="ct">       EPwm2Regs.TBCTL.bit.CTRMODE              = 2;          // Counter Mode</span></td></tr>
<tr name="170" id="170">
<td><a id="l170" class='ln'>170</a></td><td><span class="ct">       EPwm2Regs.TBCTL.bit.SYNCOSEL             = 3;          // Sync Output Select</span></td></tr>
<tr name="171" id="171">
<td><a id="l171" class='ln'>171</a></td><td><span class="ct">       EPwm2Regs.TBCTL.bit.PRDLD                = 0;          // Shadow select</span></td></tr>
<tr name="172" id="172">
<td><a id="l172" class='ln'>172</a></td><td><span class="ct">       EPwm2Regs.TBCTL.bit.PHSEN                = 0;          // Phase Load Enable</span></td></tr>
<tr name="173" id="173">
<td><a id="l173" class='ln'>173</a></td><td><span class="ct">       EPwm2Regs.TBCTL.bit.PHSDIR               = 0;          // Phase Direction Bit</span></td></tr>
<tr name="174" id="174">
<td><a id="l174" class='ln'>174</a></td><td><span class="ct">       EPwm2Regs.TBCTL.bit.HSPCLKDIV            = 0;          // High Speed TBCLK Pre-scaler</span></td></tr>
<tr name="175" id="175">
<td><a id="l175" class='ln'>175</a></td><td><span class="ct">       EPwm2Regs.TBCTL.bit.CLKDIV               = 0;          // Time Base Clock Pre-scaler</span></td></tr>
<tr name="176" id="176">
<td><a id="l176" class='ln'>176</a></td><td><span class="ct">       EPwm2Regs.TBCTL.bit.SWFSYNC              = 0;          // Software Force Sync Pulse</span></td></tr>
<tr name="177" id="177">
<td><a id="l177" class='ln'>177</a></td><td><span class="ct">     */</span></td></tr>
<tr name="178" id="178">
<td><a id="l178" class='ln'>178</a></td><td>    <a id="178c5" class="tk">EPwm2Regs</a>.<a id="178c15" class="tk">TBCTL</a>.<a id="178c21" class="tk">all</a> = (<a id="178c28" class="tk">EPwm2Regs</a>.<a id="178c38" class="tk">TBCTL</a>.<a id="178c44" class="tk">all</a> <a id="178c48" class="tk">&amp;</a> <a id="178c50" class="tk">~</a>0x3FFF) <a id="178c59" class="tk">|</a> 0x32;</td></tr>
<tr name="179" id="179">
<td><a id="l179" class='ln'>179</a></td><td></td></tr>
<tr name="180" id="180">
<td><a id="l180" class='ln'>180</a></td><td>    <span class="ct">/* // Time-Base Phase Register</span></td></tr>
<tr name="181" id="181">
<td><a id="l181" class='ln'>181</a></td><td><span class="ct">       EPwm2Regs.TBPHS.bit.TBPHS               = 0;          // Phase offset register</span></td></tr>
<tr name="182" id="182">
<td><a id="l182" class='ln'>182</a></td><td><span class="ct">     */</span></td></tr>
<tr name="183" id="183">
<td><a id="l183" class='ln'>183</a></td><td>    <a id="183c5" class="tk">EPwm2Regs</a>.<a id="183c15" class="tk">TBPHS</a>.<a id="183c21" class="tk">all</a> = (<a id="183c28" class="tk">EPwm2Regs</a>.<a id="183c38" class="tk">TBPHS</a>.<a id="183c44" class="tk">all</a> <a id="183c48" class="tk">&amp;</a> <a id="183c50" class="tk">~</a>0xFFFF0000) <a id="183c63" class="tk">|</a> 0x0;</td></tr>
<tr name="184" id="184">
<td><a id="l184" class='ln'>184</a></td><td></td></tr>
<tr name="185" id="185">
<td><a id="l185" class='ln'>185</a></td><td>    <span class="ct">// Time Base Counter Register</span></td></tr>
<tr name="186" id="186">
<td><a id="l186" class='ln'>186</a></td><td>    <a id="186c5" class="tk">EPwm2Regs</a>.<a id="186c15" class="tk">TBCTR</a> = 0x0000;          <span class="ct">/* Clear counter*/</span></td></tr>
<tr name="187" id="187">
<td><a id="l187" class='ln'>187</a></td><td></td></tr>
<tr name="188" id="188">
<td><a id="l188" class='ln'>188</a></td><td>    <span class="ct">/*-- Setup Counter_Compare (CC) Submodule --*/</span></td></tr>
<tr name="189" id="189">
<td><a id="l189" class='ln'>189</a></td><td>    <span class="ct">/*	// Counter Compare Control Register</span></td></tr>
<tr name="190" id="190">
<td><a id="l190" class='ln'>190</a></td><td><span class="ct">       EPwm2Regs.CMPCTL.bit.SHDWAMODE           = 0;  // Compare A Register Block Operating Mode</span></td></tr>
<tr name="191" id="191">
<td><a id="l191" class='ln'>191</a></td><td><span class="ct">       EPwm2Regs.CMPCTL.bit.SHDWBMODE           = 0;  // Compare B Register Block Operating Mode</span></td></tr>
<tr name="192" id="192">
<td><a id="l192" class='ln'>192</a></td><td><span class="ct">       EPwm2Regs.CMPCTL.bit.LOADAMODE           = 0;          // Active Compare A Load</span></td></tr>
<tr name="193" id="193">
<td><a id="l193" class='ln'>193</a></td><td><span class="ct">       EPwm2Regs.CMPCTL.bit.LOADBMODE           = 0;          // Active Compare B Load</span></td></tr>
<tr name="194" id="194">
<td><a id="l194" class='ln'>194</a></td><td><span class="ct">     */</span></td></tr>
<tr name="195" id="195">
<td><a id="l195" class='ln'>195</a></td><td>    <a id="195c5" class="tk">EPwm2Regs</a>.<a id="195c15" class="tk">CMPCTL</a>.<a id="195c22" class="tk">all</a> = (<a id="195c29" class="tk">EPwm2Regs</a>.<a id="195c39" class="tk">CMPCTL</a>.<a id="195c46" class="tk">all</a> <a id="195c50" class="tk">&amp;</a> <a id="195c52" class="tk">~</a>0x5F) <a id="195c59" class="tk">|</a> 0x0;</td></tr>
<tr name="196" id="196">
<td><a id="l196" class='ln'>196</a></td><td></td></tr>
<tr name="197" id="197">
<td><a id="l197" class='ln'>197</a></td><td>    <span class="ct">/* EPwm2Regs.CMPCTL2.bit.SHDWCMODE           = 0;  // Compare C Register Block Operating Mode</span></td></tr>
<tr name="198" id="198">
<td><a id="l198" class='ln'>198</a></td><td><span class="ct"></span></td></tr>
<tr name="199" id="199">
<td><a id="l199" class='ln'>199</a></td><td><span class="ct">       EPwm2Regs.CMPCTL2.bit.SHDWDMODE           = 0;  // Compare D Register Block Operating Mode</span></td></tr>
<tr name="200" id="200">
<td><a id="l200" class='ln'>200</a></td><td><span class="ct">     */</span></td></tr>
<tr name="201" id="201">
<td><a id="l201" class='ln'>201</a></td><td>    <a id="201c5" class="tk">EPwm2Regs</a>.<a id="201c15" class="tk">CMPCTL2</a>.<a id="201c23" class="tk">all</a> = (<a id="201c30" class="tk">EPwm2Regs</a>.<a id="201c40" class="tk">CMPCTL2</a>.<a id="201c48" class="tk">all</a> <a id="201c52" class="tk">&amp;</a> <a id="201c54" class="tk">~</a>0x50) <a id="201c61" class="tk">|</a> 0x0;</td></tr>
<tr name="202" id="202">
<td><a id="l202" class='ln'>202</a></td><td>    <a id="202c5" class="tk">EPwm2Regs</a>.<a id="202c15" class="tk">CMPA</a>.<a id="202c20" class="tk">bit</a>.<a id="202c24" class="tk">CMPA</a> = 150;     <span class="ct">// Counter Compare A Register</span></td></tr>
<tr name="203" id="203">
<td><a id="l203" class='ln'>203</a></td><td>    <a id="203c5" class="tk">EPwm2Regs</a>.<a id="203c15" class="tk">CMPB</a>.<a id="203c20" class="tk">bit</a>.<a id="203c24" class="tk">CMPB</a> = 32000;   <span class="ct">// Counter Compare B Register</span></td></tr>
<tr name="204" id="204">
<td><a id="l204" class='ln'>204</a></td><td>    <a id="204c5" class="tk">EPwm2Regs</a>.<a id="204c15" class="tk">CMPC</a> = 50;               <span class="ct">// Counter Compare C Register</span></td></tr>
<tr name="205" id="205">
<td><a id="l205" class='ln'>205</a></td><td>    <a id="205c5" class="tk">EPwm2Regs</a>.<a id="205c15" class="tk">CMPD</a> = 124;              <span class="ct">// Counter Compare D Register</span></td></tr>
<tr name="206" id="206">
<td><a id="l206" class='ln'>206</a></td><td></td></tr>
<tr name="207" id="207">
<td><a id="l207" class='ln'>207</a></td><td>    <span class="ct">/*-- Setup Action-Qualifier (AQ) Submodule --*/</span></td></tr>
<tr name="208" id="208">
<td><a id="l208" class='ln'>208</a></td><td>    <a id="208c5" class="tk">EPwm2Regs</a>.<a id="208c15" class="tk">AQCTLA</a>.<a id="208c22" class="tk">all</a> = 96;         <span class="ct">// Action Qualifier Control Register For Output A</span></td></tr>
<tr name="209" id="209">
<td><a id="l209" class='ln'>209</a></td><td>    <a id="209c5" class="tk">EPwm2Regs</a>.<a id="209c15" class="tk">AQCTLB</a>.<a id="209c22" class="tk">all</a> = 144;        <span class="ct">// Action Qualifier Control Register For Output B</span></td></tr>
<tr name="210" id="210">
<td><a id="l210" class='ln'>210</a></td><td></td></tr>
<tr name="211" id="211">
<td><a id="l211" class='ln'>211</a></td><td>    <span class="ct">/*	// Action Qualifier Software Force Register</span></td></tr>
<tr name="212" id="212">
<td><a id="l212" class='ln'>212</a></td><td><span class="ct">       EPwm2Regs.AQSFRC.bit.RLDCSF              = 0;          // Reload from Shadow Options</span></td></tr>
<tr name="213" id="213">
<td><a id="l213" class='ln'>213</a></td><td><span class="ct">     */</span></td></tr>
<tr name="214" id="214">
<td><a id="l214" class='ln'>214</a></td><td>    <a id="214c5" class="tk">EPwm2Regs</a>.<a id="214c15" class="tk">AQSFRC</a>.<a id="214c22" class="tk">all</a> = (<a id="214c29" class="tk">EPwm2Regs</a>.<a id="214c39" class="tk">AQSFRC</a>.<a id="214c46" class="tk">all</a> <a id="214c50" class="tk">&amp;</a> <a id="214c52" class="tk">~</a>0xC0) <a id="214c59" class="tk">|</a> 0x0;</td></tr>
<tr name="215" id="215">
<td><a id="l215" class='ln'>215</a></td><td></td></tr>
<tr name="216" id="216">
<td><a id="l216" class='ln'>216</a></td><td>    <span class="ct">/*	// Action Qualifier Continuous S/W Force Register</span></td></tr>
<tr name="217" id="217">
<td><a id="l217" class='ln'>217</a></td><td><span class="ct">       EPwm2Regs.AQCSFRC.bit.CSFA               = 0;          // Continuous Software Force on output A</span></td></tr>
<tr name="218" id="218">
<td><a id="l218" class='ln'>218</a></td><td><span class="ct">       EPwm2Regs.AQCSFRC.bit.CSFB               = 0;          // Continuous Software Force on output B</span></td></tr>
<tr name="219" id="219">
<td><a id="l219" class='ln'>219</a></td><td><span class="ct">     */</span></td></tr>
<tr name="220" id="220">
<td><a id="l220" class='ln'>220</a></td><td>    <a id="220c5" class="tk">EPwm2Regs</a>.<a id="220c15" class="tk">AQCSFRC</a>.<a id="220c23" class="tk">all</a> = (<a id="220c30" class="tk">EPwm2Regs</a>.<a id="220c40" class="tk">AQCSFRC</a>.<a id="220c48" class="tk">all</a> <a id="220c52" class="tk">&amp;</a> <a id="220c54" class="tk">~</a>0xF) <a id="220c60" class="tk">|</a> 0x0;</td></tr>
<tr name="221" id="221">
<td><a id="l221" class='ln'>221</a></td><td></td></tr>
<tr name="222" id="222">
<td><a id="l222" class='ln'>222</a></td><td>    <span class="ct">/*-- Setup Dead-Band Generator (DB) Submodule --*/</span></td></tr>
<tr name="223" id="223">
<td><a id="l223" class='ln'>223</a></td><td>    <span class="ct">/*	// Dead-Band Generator Control Register</span></td></tr>
<tr name="224" id="224">
<td><a id="l224" class='ln'>224</a></td><td><span class="ct">       EPwm2Regs.DBCTL.bit.OUT_MODE             = 3;          // Dead Band Output Mode Control</span></td></tr>
<tr name="225" id="225">
<td><a id="l225" class='ln'>225</a></td><td><span class="ct">       EPwm2Regs.DBCTL.bit.IN_MODE              = 0;          // Dead Band Input Select Mode Control</span></td></tr>
<tr name="226" id="226">
<td><a id="l226" class='ln'>226</a></td><td><span class="ct">       EPwm2Regs.DBCTL.bit.POLSEL               = 2;          // Polarity Select Control</span></td></tr>
<tr name="227" id="227">
<td><a id="l227" class='ln'>227</a></td><td><span class="ct">       EPwm2Regs.DBCTL.bit.HALFCYCLE            = 0;          // Half Cycle Clocking Enable</span></td></tr>
<tr name="228" id="228">
<td><a id="l228" class='ln'>228</a></td><td><span class="ct">     */</span></td></tr>
<tr name="229" id="229">
<td><a id="l229" class='ln'>229</a></td><td>    <a id="229c5" class="tk">EPwm2Regs</a>.<a id="229c15" class="tk">DBCTL</a>.<a id="229c21" class="tk">all</a> = (<a id="229c28" class="tk">EPwm2Regs</a>.<a id="229c38" class="tk">DBCTL</a>.<a id="229c44" class="tk">all</a> <a id="229c48" class="tk">&amp;</a> <a id="229c50" class="tk">~</a>0x803F) <a id="229c59" class="tk">|</a> 0xB;</td></tr>
<tr name="230" id="230">
<td><a id="l230" class='ln'>230</a></td><td>    <a id="230c5" class="tk">EPwm2Regs</a>.<a id="230c15" class="tk">DBRED</a>.<a id="230c21" class="tk">bit</a>.<a id="230c25" class="tk">DBRED</a> = 15;    <span class="ct">// Dead-Band Generator Rising Edge Delay Count Register</span></td></tr>
<tr name="231" id="231">
<td><a id="l231" class='ln'>231</a></td><td>    <a id="231c5" class="tk">EPwm2Regs</a>.<a id="231c15" class="tk">DBFED</a>.<a id="231c21" class="tk">bit</a>.<a id="231c25" class="tk">DBFED</a> = 15;    <span class="ct">// Dead-Band Generator Falling Edge Delay Count Register</span></td></tr>
<tr name="232" id="232">
<td><a id="l232" class='ln'>232</a></td><td></td></tr>
<tr name="233" id="233">
<td><a id="l233" class='ln'>233</a></td><td>    <span class="ct">/*-- Setup Event-Trigger (ET) Submodule --*/</span></td></tr>
<tr name="234" id="234">
<td><a id="l234" class='ln'>234</a></td><td>    <span class="ct">/*	// Event Trigger Selection and Pre-Scale Register</span></td></tr>
<tr name="235" id="235">
<td><a id="l235" class='ln'>235</a></td><td><span class="ct">       EPwm2Regs.ETSEL.bit.SOCAEN               = 0;          // Start of Conversion A Enable</span></td></tr>
<tr name="236" id="236">
<td><a id="l236" class='ln'>236</a></td><td><span class="ct">       EPwm2Regs.ETSEL.bit.SOCASELCMP = 0;</span></td></tr>
<tr name="237" id="237">
<td><a id="l237" class='ln'>237</a></td><td><span class="ct">       EPwm2Regs.ETSEL.bit.SOCASEL              = 0 ;          // Start of Conversion A Select</span></td></tr>
<tr name="238" id="238">
<td><a id="l238" class='ln'>238</a></td><td><span class="ct">       EPwm2Regs.ETPS.bit.SOCAPRD               = 1;          // EPWM2SOCA Period Select</span></td></tr>
<tr name="239" id="239">
<td><a id="l239" class='ln'>239</a></td><td><span class="ct"></span></td></tr>
<tr name="240" id="240">
<td><a id="l240" class='ln'>240</a></td><td><span class="ct">       EPwm2Regs.ETSEL.bit.SOCBEN               = 0;          // Start of Conversion B Enable</span></td></tr>
<tr name="241" id="241">
<td><a id="l241" class='ln'>241</a></td><td><span class="ct"></span></td></tr>
<tr name="242" id="242">
<td><a id="l242" class='ln'>242</a></td><td><span class="ct">       EPwm2Regs.ETSEL.bit.SOCBSELCMP = 0;</span></td></tr>
<tr name="243" id="243">
<td><a id="l243" class='ln'>243</a></td><td><span class="ct">       EPwm2Regs.ETSEL.bit.SOCBSEL              = 1;          // Start of Conversion A Select</span></td></tr>
<tr name="244" id="244">
<td><a id="l244" class='ln'>244</a></td><td><span class="ct">       EPwm2Regs.ETPS.bit.SOCBPRD               = 1;          // EPWM2SOCB Period Select</span></td></tr>
<tr name="245" id="245">
<td><a id="l245" class='ln'>245</a></td><td><span class="ct">       EPwm2Regs.ETSEL.bit.INTEN                = 0;          // EPWM2INTn Enable</span></td></tr>
<tr name="246" id="246">
<td><a id="l246" class='ln'>246</a></td><td><span class="ct">       EPwm2Regs.ETSEL.bit.INTSELCMP = 0;</span></td></tr>
<tr name="247" id="247">
<td><a id="l247" class='ln'>247</a></td><td><span class="ct">       EPwm2Regs.ETSEL.bit.INTSEL              = 1;          // Start of Conversion A Select</span></td></tr>
<tr name="248" id="248">
<td><a id="l248" class='ln'>248</a></td><td><span class="ct"></span></td></tr>
<tr name="249" id="249">
<td><a id="l249" class='ln'>249</a></td><td><span class="ct">       EPwm2Regs.ETPS.bit.INTPRD                = 1;          // EPWM2INTn Period Select</span></td></tr>
<tr name="250" id="250">
<td><a id="l250" class='ln'>250</a></td><td><span class="ct">     */</span></td></tr>
<tr name="251" id="251">
<td><a id="l251" class='ln'>251</a></td><td>    <a id="251c5" class="tk">EPwm2Regs</a>.<a id="251c15" class="tk">ETSEL</a>.<a id="251c21" class="tk">all</a> = (<a id="251c28" class="tk">EPwm2Regs</a>.<a id="251c38" class="tk">ETSEL</a>.<a id="251c44" class="tk">all</a> <a id="251c48" class="tk">&amp;</a> <a id="251c50" class="tk">~</a>0xFF7F) <a id="251c59" class="tk">|</a> 0x1001;</td></tr>
<tr name="252" id="252">
<td><a id="l252" class='ln'>252</a></td><td>    <a id="252c5" class="tk">EPwm2Regs</a>.<a id="252c15" class="tk">ETPS</a>.<a id="252c20" class="tk">all</a> = (<a id="252c27" class="tk">EPwm2Regs</a>.<a id="252c37" class="tk">ETPS</a>.<a id="252c42" class="tk">all</a> <a id="252c46" class="tk">&amp;</a> <a id="252c48" class="tk">~</a>0x3303) <a id="252c57" class="tk">|</a> 0x1101;</td></tr>
<tr name="253" id="253">
<td><a id="l253" class='ln'>253</a></td><td></td></tr>
<tr name="254" id="254">
<td><a id="l254" class='ln'>254</a></td><td>    <span class="ct">/*-- Setup PWM-Chopper (PC) Submodule --*/</span></td></tr>
<tr name="255" id="255">
<td><a id="l255" class='ln'>255</a></td><td>    <span class="ct">/*	// PWM Chopper Control Register</span></td></tr>
<tr name="256" id="256">
<td><a id="l256" class='ln'>256</a></td><td><span class="ct">       EPwm2Regs.PCCTL.bit.CHPEN                = 0;          // PWM chopping enable</span></td></tr>
<tr name="257" id="257">
<td><a id="l257" class='ln'>257</a></td><td><span class="ct">       EPwm2Regs.PCCTL.bit.CHPFREQ              = 0;          // Chopping clock frequency</span></td></tr>
<tr name="258" id="258">
<td><a id="l258" class='ln'>258</a></td><td><span class="ct">       EPwm2Regs.PCCTL.bit.OSHTWTH              = 0;          // One-shot pulse width</span></td></tr>
<tr name="259" id="259">
<td><a id="l259" class='ln'>259</a></td><td><span class="ct">       EPwm2Regs.PCCTL.bit.CHPDUTY              = 0;          // Chopping clock Duty cycle</span></td></tr>
<tr name="260" id="260">
<td><a id="l260" class='ln'>260</a></td><td><span class="ct">     */</span></td></tr>
<tr name="261" id="261">
<td><a id="l261" class='ln'>261</a></td><td>    <a id="261c5" class="tk">EPwm2Regs</a>.<a id="261c15" class="tk">PCCTL</a>.<a id="261c21" class="tk">all</a> = (<a id="261c28" class="tk">EPwm2Regs</a>.<a id="261c38" class="tk">PCCTL</a>.<a id="261c44" class="tk">all</a> <a id="261c48" class="tk">&amp;</a> <a id="261c50" class="tk">~</a>0x7FF) <a id="261c58" class="tk">|</a> 0x0;</td></tr>
<tr name="262" id="262">
<td><a id="l262" class='ln'>262</a></td><td></td></tr>
<tr name="263" id="263">
<td><a id="l263" class='ln'>263</a></td><td>    <span class="ct">/*-- Set up Trip-Zone (TZ) Submodule --*/</span></td></tr>
<tr name="264" id="264">
<td><a id="l264" class='ln'>264</a></td><td>    <a id="264c5" class="tk">EALLOW</a>;</td></tr>
<tr name="265" id="265">
<td><a id="l265" class='ln'>265</a></td><td>    <a id="265c5" class="tk">EPwm2Regs</a>.<a id="265c15" class="tk">TZSEL</a>.<a id="265c21" class="tk">all</a> = 0;           <span class="ct">// Trip Zone Select Register</span></td></tr>
<tr name="266" id="266">
<td><a id="l266" class='ln'>266</a></td><td></td></tr>
<tr name="267" id="267">
<td><a id="l267" class='ln'>267</a></td><td>    <span class="ct">/*	// Trip Zone Control Register</span></td></tr>
<tr name="268" id="268">
<td><a id="l268" class='ln'>268</a></td><td><span class="ct">       EPwm2Regs.TZCTL.bit.TZA                  = 3;          // TZ1 to TZ6 Trip Action On EPWM2A</span></td></tr>
<tr name="269" id="269">
<td><a id="l269" class='ln'>269</a></td><td><span class="ct">       EPwm2Regs.TZCTL.bit.TZB                  = 3;          // TZ1 to TZ6 Trip Action On EPWM2B</span></td></tr>
<tr name="270" id="270">
<td><a id="l270" class='ln'>270</a></td><td><span class="ct">       EPwm2Regs.TZCTL.bit.DCAEVT1              = 3;          // EPWM2A action on DCAEVT1</span></td></tr>
<tr name="271" id="271">
<td><a id="l271" class='ln'>271</a></td><td><span class="ct">       EPwm2Regs.TZCTL.bit.DCAEVT2              = 3;          // EPWM2A action on DCAEVT2</span></td></tr>
<tr name="272" id="272">
<td><a id="l272" class='ln'>272</a></td><td><span class="ct">       EPwm2Regs.TZCTL.bit.DCBEVT1              = 3;          // EPWM2B action on DCBEVT1</span></td></tr>
<tr name="273" id="273">
<td><a id="l273" class='ln'>273</a></td><td><span class="ct">       EPwm2Regs.TZCTL.bit.DCBEVT2              = 3;          // EPWM2B action on DCBEVT2</span></td></tr>
<tr name="274" id="274">
<td><a id="l274" class='ln'>274</a></td><td><span class="ct">     */</span></td></tr>
<tr name="275" id="275">
<td><a id="l275" class='ln'>275</a></td><td>    <a id="275c5" class="tk">EPwm2Regs</a>.<a id="275c15" class="tk">TZCTL</a>.<a id="275c21" class="tk">all</a> = (<a id="275c28" class="tk">EPwm2Regs</a>.<a id="275c38" class="tk">TZCTL</a>.<a id="275c44" class="tk">all</a> <a id="275c48" class="tk">&amp;</a> <a id="275c50" class="tk">~</a>0xFFF) <a id="275c58" class="tk">|</a> 0xFFF;</td></tr>
<tr name="276" id="276">
<td><a id="l276" class='ln'>276</a></td><td></td></tr>
<tr name="277" id="277">
<td><a id="l277" class='ln'>277</a></td><td>    <span class="ct">/*	// Trip Zone Enable Interrupt Register</span></td></tr>
<tr name="278" id="278">
<td><a id="l278" class='ln'>278</a></td><td><span class="ct">       EPwm2Regs.TZEINT.bit.OST                 = 0;          // Trip Zones One Shot Int Enable</span></td></tr>
<tr name="279" id="279">
<td><a id="l279" class='ln'>279</a></td><td><span class="ct">       EPwm2Regs.TZEINT.bit.CBC                 = 0;          // Trip Zones Cycle By Cycle Int Enable</span></td></tr>
<tr name="280" id="280">
<td><a id="l280" class='ln'>280</a></td><td><span class="ct">       EPwm2Regs.TZEINT.bit.DCAEVT1             = 0;          // Digital Compare A Event 1 Int Enable</span></td></tr>
<tr name="281" id="281">
<td><a id="l281" class='ln'>281</a></td><td><span class="ct">       EPwm2Regs.TZEINT.bit.DCAEVT2             = 0;          // Digital Compare A Event 2 Int Enable</span></td></tr>
<tr name="282" id="282">
<td><a id="l282" class='ln'>282</a></td><td><span class="ct">       EPwm2Regs.TZEINT.bit.DCBEVT1             = 0;          // Digital Compare B Event 1 Int Enable</span></td></tr>
<tr name="283" id="283">
<td><a id="l283" class='ln'>283</a></td><td><span class="ct">       EPwm2Regs.TZEINT.bit.DCBEVT2             = 0;          // Digital Compare B Event 2 Int Enable</span></td></tr>
<tr name="284" id="284">
<td><a id="l284" class='ln'>284</a></td><td><span class="ct">     */</span></td></tr>
<tr name="285" id="285">
<td><a id="l285" class='ln'>285</a></td><td>    <a id="285c5" class="tk">EPwm2Regs</a>.<a id="285c15" class="tk">TZEINT</a>.<a id="285c22" class="tk">all</a> = (<a id="285c29" class="tk">EPwm2Regs</a>.<a id="285c39" class="tk">TZEINT</a>.<a id="285c46" class="tk">all</a> <a id="285c50" class="tk">&amp;</a> <a id="285c52" class="tk">~</a>0x7E) <a id="285c59" class="tk">|</a> 0x0;</td></tr>
<tr name="286" id="286">
<td><a id="l286" class='ln'>286</a></td><td></td></tr>
<tr name="287" id="287">
<td><a id="l287" class='ln'>287</a></td><td>    <span class="ct">/*	// Digital Compare A Control Register</span></td></tr>
<tr name="288" id="288">
<td><a id="l288" class='ln'>288</a></td><td><span class="ct">       EPwm2Regs.DCACTL.bit.EVT1SYNCE           = 0;          // DCAEVT1 SYNC Enable</span></td></tr>
<tr name="289" id="289">
<td><a id="l289" class='ln'>289</a></td><td><span class="ct">       EPwm2Regs.DCACTL.bit.EVT1SOCE            = 1;          // DCAEVT1 SOC Enable</span></td></tr>
<tr name="290" id="290">
<td><a id="l290" class='ln'>290</a></td><td><span class="ct">       EPwm2Regs.DCACTL.bit.EVT1FRCSYNCSEL      = 0;          // DCAEVT1 Force Sync Signal</span></td></tr>
<tr name="291" id="291">
<td><a id="l291" class='ln'>291</a></td><td><span class="ct">       EPwm2Regs.DCACTL.bit.EVT1SRCSEL          = 0;          // DCAEVT1 Source Signal</span></td></tr>
<tr name="292" id="292">
<td><a id="l292" class='ln'>292</a></td><td><span class="ct">       EPwm2Regs.DCACTL.bit.EVT2FRCSYNCSEL      = 0;          // DCAEVT2 Force Sync Signal</span></td></tr>
<tr name="293" id="293">
<td><a id="l293" class='ln'>293</a></td><td><span class="ct">       EPwm2Regs.DCACTL.bit.EVT2SRCSEL          = 0;          // DCAEVT2 Source Signal</span></td></tr>
<tr name="294" id="294">
<td><a id="l294" class='ln'>294</a></td><td><span class="ct">     */</span></td></tr>
<tr name="295" id="295">
<td><a id="l295" class='ln'>295</a></td><td>    <a id="295c5" class="tk">EPwm2Regs</a>.<a id="295c15" class="tk">DCACTL</a>.<a id="295c22" class="tk">all</a> = (<a id="295c29" class="tk">EPwm2Regs</a>.<a id="295c39" class="tk">DCACTL</a>.<a id="295c46" class="tk">all</a> <a id="295c50" class="tk">&amp;</a> <a id="295c52" class="tk">~</a>0x30F) <a id="295c60" class="tk">|</a> 0x4;</td></tr>
<tr name="296" id="296">
<td><a id="l296" class='ln'>296</a></td><td></td></tr>
<tr name="297" id="297">
<td><a id="l297" class='ln'>297</a></td><td>    <span class="ct">/*	// Digital Compare B Control Register</span></td></tr>
<tr name="298" id="298">
<td><a id="l298" class='ln'>298</a></td><td><span class="ct">       EPwm2Regs.DCBCTL.bit.EVT1SYNCE           = 0;          // DCBEVT1 SYNC Enable</span></td></tr>
<tr name="299" id="299">
<td><a id="l299" class='ln'>299</a></td><td><span class="ct">       EPwm2Regs.DCBCTL.bit.EVT1SOCE            = 0;          // DCBEVT1 SOC Enable</span></td></tr>
<tr name="300" id="300">
<td><a id="l300" class='ln'>300</a></td><td><span class="ct">       EPwm2Regs.DCBCTL.bit.EVT1FRCSYNCSEL      = 0;          // DCBEVT1 Force Sync Signal</span></td></tr>
<tr name="301" id="301">
<td><a id="l301" class='ln'>301</a></td><td><span class="ct">       EPwm2Regs.DCBCTL.bit.EVT1SRCSEL          = 0;          // DCBEVT1 Source Signal</span></td></tr>
<tr name="302" id="302">
<td><a id="l302" class='ln'>302</a></td><td><span class="ct">       EPwm2Regs.DCBCTL.bit.EVT2FRCSYNCSEL      = 0;          // DCBEVT2 Force Sync Signal</span></td></tr>
<tr name="303" id="303">
<td><a id="l303" class='ln'>303</a></td><td><span class="ct">       EPwm2Regs.DCBCTL.bit.EVT2SRCSEL          = 0;          // DCBEVT2 Source Signal</span></td></tr>
<tr name="304" id="304">
<td><a id="l304" class='ln'>304</a></td><td><span class="ct">     */</span></td></tr>
<tr name="305" id="305">
<td><a id="l305" class='ln'>305</a></td><td>    <a id="305c5" class="tk">EPwm2Regs</a>.<a id="305c15" class="tk">DCBCTL</a>.<a id="305c22" class="tk">all</a> = (<a id="305c29" class="tk">EPwm2Regs</a>.<a id="305c39" class="tk">DCBCTL</a>.<a id="305c46" class="tk">all</a> <a id="305c50" class="tk">&amp;</a> <a id="305c52" class="tk">~</a>0x30F) <a id="305c60" class="tk">|</a> 0x0;</td></tr>
<tr name="306" id="306">
<td><a id="l306" class='ln'>306</a></td><td></td></tr>
<tr name="307" id="307">
<td><a id="l307" class='ln'>307</a></td><td>    <span class="ct">/*	// Digital Compare Trip Select Register</span></td></tr>
<tr name="308" id="308">
<td><a id="l308" class='ln'>308</a></td><td><span class="ct">       EPwm2Regs.DCTRIPSEL.bit.DCAHCOMPSEL      = 0;          // Digital Compare A High COMP Input Select</span></td></tr>
<tr name="309" id="309">
<td><a id="l309" class='ln'>309</a></td><td><span class="ct"></span></td></tr>
<tr name="310" id="310">
<td><a id="l310" class='ln'>310</a></td><td><span class="ct">       EPwm2Regs.DCTRIPSEL.bit.DCALCOMPSEL      = 1;          // Digital Compare A Low COMP Input Select</span></td></tr>
<tr name="311" id="311">
<td><a id="l311" class='ln'>311</a></td><td><span class="ct">       EPwm2Regs.DCTRIPSEL.bit.DCBHCOMPSEL      = 0;          // Digital Compare B High COMP Input Select</span></td></tr>
<tr name="312" id="312">
<td><a id="l312" class='ln'>312</a></td><td><span class="ct">       EPwm2Regs.DCTRIPSEL.bit.DCBLCOMPSEL      = 1;          // Digital Compare B Low COMP Input Select</span></td></tr>
<tr name="313" id="313">
<td><a id="l313" class='ln'>313</a></td><td><span class="ct"></span></td></tr>
<tr name="314" id="314">
<td><a id="l314" class='ln'>314</a></td><td><span class="ct"></span></td></tr>
<tr name="315" id="315">
<td><a id="l315" class='ln'>315</a></td><td><span class="ct"></span></td></tr>
<tr name="316" id="316">
<td><a id="l316" class='ln'>316</a></td><td><span class="ct"></span></td></tr>
<tr name="317" id="317">
<td><a id="l317" class='ln'>317</a></td><td><span class="ct"></span></td></tr>
<tr name="318" id="318">
<td><a id="l318" class='ln'>318</a></td><td><span class="ct">     */</span></td></tr>
<tr name="319" id="319">
<td><a id="l319" class='ln'>319</a></td><td>    <a id="319c5" class="tk">EPwm2Regs</a>.<a id="319c15" class="tk">DCTRIPSEL</a>.<a id="319c25" class="tk">all</a> = (<a id="319c32" class="tk">EPwm2Regs</a>.<a id="319c42" class="tk">DCTRIPSEL</a>.<a id="319c52" class="tk">all</a> <a id="319c56" class="tk">&amp;</a> <a id="319c58" class="tk">~</a> 0xFFFF) <a id="319c68" class="tk">|</a> 0x1010;</td></tr>
<tr name="320" id="320">
<td><a id="l320" class='ln'>320</a></td><td></td></tr>
<tr name="321" id="321">
<td><a id="l321" class='ln'>321</a></td><td>    <span class="ct">/*	// Trip Zone Digital Comparator Select Register</span></td></tr>
<tr name="322" id="322">
<td><a id="l322" class='ln'>322</a></td><td><span class="ct">       EPwm2Regs.TZDCSEL.bit.DCAEVT1            = 0;          // Digital Compare Output A Event 1</span></td></tr>
<tr name="323" id="323">
<td><a id="l323" class='ln'>323</a></td><td><span class="ct">       EPwm2Regs.TZDCSEL.bit.DCAEVT2            = 0;          // Digital Compare Output A Event 2</span></td></tr>
<tr name="324" id="324">
<td><a id="l324" class='ln'>324</a></td><td><span class="ct">       EPwm2Regs.TZDCSEL.bit.DCBEVT1            = 0;          // Digital Compare Output B Event 1</span></td></tr>
<tr name="325" id="325">
<td><a id="l325" class='ln'>325</a></td><td><span class="ct">       EPwm2Regs.TZDCSEL.bit.DCBEVT2            = 0;          // Digital Compare Output B Event 2</span></td></tr>
<tr name="326" id="326">
<td><a id="l326" class='ln'>326</a></td><td><span class="ct">     */</span></td></tr>
<tr name="327" id="327">
<td><a id="l327" class='ln'>327</a></td><td>    <a id="327c5" class="tk">EPwm2Regs</a>.<a id="327c15" class="tk">TZDCSEL</a>.<a id="327c23" class="tk">all</a> = (<a id="327c30" class="tk">EPwm2Regs</a>.<a id="327c40" class="tk">TZDCSEL</a>.<a id="327c48" class="tk">all</a> <a id="327c52" class="tk">&amp;</a> <a id="327c54" class="tk">~</a>0xFFF) <a id="327c62" class="tk">|</a> 0x0;</td></tr>
<tr name="328" id="328">
<td><a id="l328" class='ln'>328</a></td><td></td></tr>
<tr name="329" id="329">
<td><a id="l329" class='ln'>329</a></td><td>    <span class="ct">/*	// Digital Compare Filter Control Register</span></td></tr>
<tr name="330" id="330">
<td><a id="l330" class='ln'>330</a></td><td><span class="ct">       EPwm2Regs.DCFCTL.bit.BLANKE              = 0;          // Blanking Enable/Disable</span></td></tr>
<tr name="331" id="331">
<td><a id="l331" class='ln'>331</a></td><td><span class="ct">       EPwm2Regs.DCFCTL.bit.PULSESEL            = 1;          // Pulse Select for Blanking &amp; Capture Alignment</span></td></tr>
<tr name="332" id="332">
<td><a id="l332" class='ln'>332</a></td><td><span class="ct">       EPwm2Regs.DCFCTL.bit.BLANKINV            = 0;          // Blanking Window Inversion</span></td></tr>
<tr name="333" id="333">
<td><a id="l333" class='ln'>333</a></td><td><span class="ct">       EPwm2Regs.DCFCTL.bit.SRCSEL              = 0;          // Filter Block Signal Source Select</span></td></tr>
<tr name="334" id="334">
<td><a id="l334" class='ln'>334</a></td><td><span class="ct">     */</span></td></tr>
<tr name="335" id="335">
<td><a id="l335" class='ln'>335</a></td><td>    <a id="335c5" class="tk">EPwm2Regs</a>.<a id="335c15" class="tk">DCFCTL</a>.<a id="335c22" class="tk">all</a> = (<a id="335c29" class="tk">EPwm2Regs</a>.<a id="335c39" class="tk">DCFCTL</a>.<a id="335c46" class="tk">all</a> <a id="335c50" class="tk">&amp;</a> <a id="335c52" class="tk">~</a>0x3F) <a id="335c59" class="tk">|</a> 0x10;</td></tr>
<tr name="336" id="336">
<td><a id="l336" class='ln'>336</a></td><td>    <a id="336c5" class="tk">EPwm2Regs</a>.<a id="336c15" class="tk">DCFOFFSET</a> = 0;           <span class="ct">// Digital Compare Filter Offset Register</span></td></tr>
<tr name="337" id="337">
<td><a id="l337" class='ln'>337</a></td><td>    <a id="337c5" class="tk">EPwm2Regs</a>.<a id="337c15" class="tk">DCFWINDOW</a> = 0;           <span class="ct">// Digital Compare Filter Window Register</span></td></tr>
<tr name="338" id="338">
<td><a id="l338" class='ln'>338</a></td><td></td></tr>
<tr name="339" id="339">
<td><a id="l339" class='ln'>339</a></td><td>    <span class="ct">/*	// Digital Compare Capture Control Register</span></td></tr>
<tr name="340" id="340">
<td><a id="l340" class='ln'>340</a></td><td><span class="ct">       EPwm2Regs.DCCAPCTL.bit.CAPE              = 0;          // Counter Capture Enable</span></td></tr>
<tr name="341" id="341">
<td><a id="l341" class='ln'>341</a></td><td><span class="ct">     */</span></td></tr>
<tr name="342" id="342">
<td><a id="l342" class='ln'>342</a></td><td>    <a id="342c5" class="tk">EPwm2Regs</a>.<a id="342c15" class="tk">DCCAPCTL</a>.<a id="342c24" class="tk">all</a> = (<a id="342c31" class="tk">EPwm2Regs</a>.<a id="342c41" class="tk">DCCAPCTL</a>.<a id="342c50" class="tk">all</a> <a id="342c54" class="tk">&amp;</a> <a id="342c56" class="tk">~</a>0x1) <a id="342c62" class="tk">|</a> 0x0;</td></tr>
<tr name="343" id="343">
<td><a id="l343" class='ln'>343</a></td><td></td></tr>
<tr name="344" id="344">
<td><a id="l344" class='ln'>344</a></td><td>    <span class="ct">/*	// HRPWM Configuration Register</span></td></tr>
<tr name="345" id="345">
<td><a id="l345" class='ln'>345</a></td><td><span class="ct">       EPwm2Regs.HRCNFG.bit.SWAPAB              = 0;          // Swap EPWMA and EPWMB Outputs Bit</span></td></tr>
<tr name="346" id="346">
<td><a id="l346" class='ln'>346</a></td><td><span class="ct">       EPwm2Regs.HRCNFG.bit.SELOUTB             = 0;          // EPWMB Output Selection Bit</span></td></tr>
<tr name="347" id="347">
<td><a id="l347" class='ln'>347</a></td><td><span class="ct">     */</span></td></tr>
<tr name="348" id="348">
<td><a id="l348" class='ln'>348</a></td><td>    <a id="348c5" class="tk">EPwm2Regs</a>.<a id="348c15" class="tk">HRCNFG</a>.<a id="348c22" class="tk">all</a> = (<a id="348c29" class="tk">EPwm2Regs</a>.<a id="348c39" class="tk">HRCNFG</a>.<a id="348c46" class="tk">all</a> <a id="348c50" class="tk">&amp;</a> <a id="348c52" class="tk">~</a>0xA0) <a id="348c59" class="tk">|</a> 0x0;</td></tr>
<tr name="349" id="349">
<td><a id="l349" class='ln'>349</a></td><td></td></tr>
<tr name="350" id="350">
<td><a id="l350" class='ln'>350</a></td><td>    <span class="ct">/* Update the Link Registers with the link value for all the Compare values and TBPRD */</span></td></tr>
<tr name="351" id="351">
<td><a id="l351" class='ln'>351</a></td><td>    <span class="ct">/* No error is thrown if the ePWM register exists in the model or not */</span></td></tr>
<tr name="352" id="352">
<td><a id="l352" class='ln'>352</a></td><td>    <a id="352c5" class="tk">EPwm2Regs</a>.<a id="352c15" class="tk">EPWMXLINK</a>.<a id="352c25" class="tk">bit</a>.<a id="352c29" class="tk">TBPRDLINK</a> = 1;</td></tr>
<tr name="353" id="353">
<td><a id="l353" class='ln'>353</a></td><td>    <a id="353c5" class="tk">EPwm2Regs</a>.<a id="353c15" class="tk">EPWMXLINK</a>.<a id="353c25" class="tk">bit</a>.<a id="353c29" class="tk">CMPALINK</a> = 1;</td></tr>
<tr name="354" id="354">
<td><a id="l354" class='ln'>354</a></td><td>    <a id="354c5" class="tk">EPwm2Regs</a>.<a id="354c15" class="tk">EPWMXLINK</a>.<a id="354c25" class="tk">bit</a>.<a id="354c29" class="tk">CMPBLINK</a> = 0;</td></tr>
<tr name="355" id="355">
<td><a id="l355" class='ln'>355</a></td><td>    <a id="355c5" class="tk">EPwm2Regs</a>.<a id="355c15" class="tk">EPWMXLINK</a>.<a id="355c25" class="tk">bit</a>.<a id="355c29" class="tk">CMPCLINK</a> = 1;</td></tr>
<tr name="356" id="356">
<td><a id="l356" class='ln'>356</a></td><td>    <a id="356c5" class="tk">EPwm2Regs</a>.<a id="356c15" class="tk">EPWMXLINK</a>.<a id="356c25" class="tk">bit</a>.<a id="356c29" class="tk">CMPDLINK</a> = 1;</td></tr>
<tr name="357" id="357">
<td><a id="l357" class='ln'>357</a></td><td>    <a id="357c5" class="tk">EDIS</a>;</td></tr>
<tr name="358" id="358">
<td><a id="l358" class='ln'>358</a></td><td>    <a id="358c5" class="tk">EALLOW</a>;</td></tr>
<tr name="359" id="359">
<td><a id="l359" class='ln'>359</a></td><td>    <a id="359c5" class="tk">CpuSysRegs</a>.<a id="359c16" class="tk">PCLKCR0</a>.<a id="359c24" class="tk">bit</a>.<a id="359c28" class="tk">TBCLKSYNC</a> = 1;</td></tr>
<tr name="360" id="360">
<td><a id="l360" class='ln'>360</a></td><td>    <a id="360c5" class="tk">EDIS</a>;</td></tr>
<tr name="361" id="361">
<td><a id="l361" class='ln'>361</a></td><td>  <span class="br">}</span></td></tr>
<tr name="362" id="362">
<td><a id="l362" class='ln'>362</a></td><td></td></tr>
<tr name="363" id="363">
<td><a id="l363" class='ln'>363</a></td><td>  <span class="ct">/* Start for S-Function (c2802xpwm): '<a class="ct blk" blk_line="363">&lt;Root&gt;/Duty control for Active Load </a>' */</span></td></tr>
<tr name="364" id="364">
<td><a id="l364" class='ln'>364</a></td><td>  <a id="364c3" class="tk">EALLOW</a>;</td></tr>
<tr name="365" id="365">
<td><a id="l365" class='ln'>365</a></td><td>  <a id="365c3" class="tk">CpuSysRegs</a>.<a id="365c14" class="tk">PCLKCR2</a>.<a id="365c22" class="tk">bit</a>.<a id="365c26" class="tk">EPWM10</a> = 1;</td></tr>
<tr name="366" id="366">
<td><a id="l366" class='ln'>366</a></td><td>  <a id="366c3" class="tk">CpuSysRegs</a>.<a id="366c14" class="tk">PCLKCR0</a>.<a id="366c22" class="tk">bit</a>.<a id="366c26" class="tk">TBCLKSYNC</a> = 0;</td></tr>
<tr name="367" id="367">
<td><a id="l367" class='ln'>367</a></td><td>  <a id="367c3" class="tk">EDIS</a>;</td></tr>
<tr name="368" id="368">
<td><a id="l368" class='ln'>368</a></td><td></td></tr>
<tr name="369" id="369">
<td><a id="l369" class='ln'>369</a></td><td>  <span class="ct">/*** Initialize ePWM10 modules ***/</span></td></tr>
<tr name="370" id="370">
<td><a id="l370" class='ln'>370</a></td><td>  <span class="br">{</span></td></tr>
<tr name="371" id="371">
<td><a id="l371" class='ln'>371</a></td><td>    <span class="ct">/*-- Setup Time-Base (TB) Submodule --*/</span></td></tr>
<tr name="372" id="372">
<td><a id="l372" class='ln'>372</a></td><td>    <a id="372c5" class="tk">EPwm10Regs</a>.<a id="372c16" class="tk">TBPRD</a> = 1000;           <span class="ct">// Time Base Period Register</span></td></tr>
<tr name="373" id="373">
<td><a id="l373" class='ln'>373</a></td><td></td></tr>
<tr name="374" id="374">
<td><a id="l374" class='ln'>374</a></td><td>    <span class="ct">/*  // Time Base Control Register</span></td></tr>
<tr name="375" id="375">
<td><a id="l375" class='ln'>375</a></td><td><span class="ct">       EPwm10Regs.TBCTL.bit.CTRMODE              = 0;          // Counter Mode</span></td></tr>
<tr name="376" id="376">
<td><a id="l376" class='ln'>376</a></td><td><span class="ct">       EPwm10Regs.TBCTL.bit.SYNCOSEL             = 3;          // Sync Output Select</span></td></tr>
<tr name="377" id="377">
<td><a id="l377" class='ln'>377</a></td><td><span class="ct">       EPwm10Regs.TBCTL.bit.PRDLD                = 0;          // Shadow select</span></td></tr>
<tr name="378" id="378">
<td><a id="l378" class='ln'>378</a></td><td><span class="ct">       EPwm10Regs.TBCTL.bit.PHSEN                = 0;          // Phase Load Enable</span></td></tr>
<tr name="379" id="379">
<td><a id="l379" class='ln'>379</a></td><td><span class="ct">       EPwm10Regs.TBCTL.bit.PHSDIR               = 0;          // Phase Direction Bit</span></td></tr>
<tr name="380" id="380">
<td><a id="l380" class='ln'>380</a></td><td><span class="ct">       EPwm10Regs.TBCTL.bit.HSPCLKDIV            = 0;          // High Speed TBCLK Pre-scaler</span></td></tr>
<tr name="381" id="381">
<td><a id="l381" class='ln'>381</a></td><td><span class="ct">       EPwm10Regs.TBCTL.bit.CLKDIV               = 0;          // Time Base Clock Pre-scaler</span></td></tr>
<tr name="382" id="382">
<td><a id="l382" class='ln'>382</a></td><td><span class="ct">       EPwm10Regs.TBCTL.bit.SWFSYNC              = 0;          // Software Force Sync Pulse</span></td></tr>
<tr name="383" id="383">
<td><a id="l383" class='ln'>383</a></td><td><span class="ct">     */</span></td></tr>
<tr name="384" id="384">
<td><a id="l384" class='ln'>384</a></td><td>    <a id="384c5" class="tk">EPwm10Regs</a>.<a id="384c16" class="tk">TBCTL</a>.<a id="384c22" class="tk">all</a> = (<a id="384c29" class="tk">EPwm10Regs</a>.<a id="384c40" class="tk">TBCTL</a>.<a id="384c46" class="tk">all</a> <a id="384c50" class="tk">&amp;</a> <a id="384c52" class="tk">~</a>0x3FFF) <a id="384c61" class="tk">|</a> 0x30;</td></tr>
<tr name="385" id="385">
<td><a id="l385" class='ln'>385</a></td><td></td></tr>
<tr name="386" id="386">
<td><a id="l386" class='ln'>386</a></td><td>    <span class="ct">/* // Time-Base Phase Register</span></td></tr>
<tr name="387" id="387">
<td><a id="l387" class='ln'>387</a></td><td><span class="ct">       EPwm10Regs.TBPHS.bit.TBPHS               = 0;          // Phase offset register</span></td></tr>
<tr name="388" id="388">
<td><a id="l388" class='ln'>388</a></td><td><span class="ct">     */</span></td></tr>
<tr name="389" id="389">
<td><a id="l389" class='ln'>389</a></td><td>    <a id="389c5" class="tk">EPwm10Regs</a>.<a id="389c16" class="tk">TBPHS</a>.<a id="389c22" class="tk">all</a> = (<a id="389c29" class="tk">EPwm10Regs</a>.<a id="389c40" class="tk">TBPHS</a>.<a id="389c46" class="tk">all</a> <a id="389c50" class="tk">&amp;</a> <a id="389c52" class="tk">~</a>0xFFFF0000) <a id="389c65" class="tk">|</a> 0x0;</td></tr>
<tr name="390" id="390">
<td><a id="l390" class='ln'>390</a></td><td></td></tr>
<tr name="391" id="391">
<td><a id="l391" class='ln'>391</a></td><td>    <span class="ct">// Time Base Counter Register</span></td></tr>
<tr name="392" id="392">
<td><a id="l392" class='ln'>392</a></td><td>    <a id="392c5" class="tk">EPwm10Regs</a>.<a id="392c16" class="tk">TBCTR</a> = 0x0000;         <span class="ct">/* Clear counter*/</span></td></tr>
<tr name="393" id="393">
<td><a id="l393" class='ln'>393</a></td><td></td></tr>
<tr name="394" id="394">
<td><a id="l394" class='ln'>394</a></td><td>    <span class="ct">/*-- Setup Counter_Compare (CC) Submodule --*/</span></td></tr>
<tr name="395" id="395">
<td><a id="l395" class='ln'>395</a></td><td>    <span class="ct">/*	// Counter Compare Control Register</span></td></tr>
<tr name="396" id="396">
<td><a id="l396" class='ln'>396</a></td><td><span class="ct">       EPwm10Regs.CMPCTL.bit.SHDWAMODE           = 0;  // Compare A Register Block Operating Mode</span></td></tr>
<tr name="397" id="397">
<td><a id="l397" class='ln'>397</a></td><td><span class="ct">       EPwm10Regs.CMPCTL.bit.SHDWBMODE           = 0;  // Compare B Register Block Operating Mode</span></td></tr>
<tr name="398" id="398">
<td><a id="l398" class='ln'>398</a></td><td><span class="ct">       EPwm10Regs.CMPCTL.bit.LOADAMODE           = 0;          // Active Compare A Load</span></td></tr>
<tr name="399" id="399">
<td><a id="l399" class='ln'>399</a></td><td><span class="ct">       EPwm10Regs.CMPCTL.bit.LOADBMODE           = 0;          // Active Compare B Load</span></td></tr>
<tr name="400" id="400">
<td><a id="l400" class='ln'>400</a></td><td><span class="ct">     */</span></td></tr>
<tr name="401" id="401">
<td><a id="l401" class='ln'>401</a></td><td>    <a id="401c5" class="tk">EPwm10Regs</a>.<a id="401c16" class="tk">CMPCTL</a>.<a id="401c23" class="tk">all</a> = (<a id="401c30" class="tk">EPwm10Regs</a>.<a id="401c41" class="tk">CMPCTL</a>.<a id="401c48" class="tk">all</a> <a id="401c52" class="tk">&amp;</a> <a id="401c54" class="tk">~</a>0x5F) <a id="401c61" class="tk">|</a> 0x0;</td></tr>
<tr name="402" id="402">
<td><a id="l402" class='ln'>402</a></td><td></td></tr>
<tr name="403" id="403">
<td><a id="l403" class='ln'>403</a></td><td>    <span class="ct">/* EPwm10Regs.CMPCTL2.bit.SHDWCMODE           = 0;  // Compare C Register Block Operating Mode</span></td></tr>
<tr name="404" id="404">
<td><a id="l404" class='ln'>404</a></td><td><span class="ct"></span></td></tr>
<tr name="405" id="405">
<td><a id="l405" class='ln'>405</a></td><td><span class="ct">       EPwm10Regs.CMPCTL2.bit.SHDWDMODE           = 0;  // Compare D Register Block Operating Mode</span></td></tr>
<tr name="406" id="406">
<td><a id="l406" class='ln'>406</a></td><td><span class="ct">     */</span></td></tr>
<tr name="407" id="407">
<td><a id="l407" class='ln'>407</a></td><td>    <a id="407c5" class="tk">EPwm10Regs</a>.<a id="407c16" class="tk">CMPCTL2</a>.<a id="407c24" class="tk">all</a> = (<a id="407c31" class="tk">EPwm10Regs</a>.<a id="407c42" class="tk">CMPCTL2</a>.<a id="407c50" class="tk">all</a> <a id="407c54" class="tk">&amp;</a> <a id="407c56" class="tk">~</a>0x50) <a id="407c63" class="tk">|</a> 0x0;</td></tr>
<tr name="408" id="408">
<td><a id="l408" class='ln'>408</a></td><td>    <a id="408c5" class="tk">EPwm10Regs</a>.<a id="408c16" class="tk">CMPA</a>.<a id="408c21" class="tk">bit</a>.<a id="408c25" class="tk">CMPA</a> = 0;      <span class="ct">// Counter Compare A Register</span></td></tr>
<tr name="409" id="409">
<td><a id="l409" class='ln'>409</a></td><td>    <a id="409c5" class="tk">EPwm10Regs</a>.<a id="409c16" class="tk">CMPB</a>.<a id="409c21" class="tk">bit</a>.<a id="409c25" class="tk">CMPB</a> = 32000;  <span class="ct">// Counter Compare B Register</span></td></tr>
<tr name="410" id="410">
<td><a id="l410" class='ln'>410</a></td><td>    <a id="410c5" class="tk">EPwm10Regs</a>.<a id="410c16" class="tk">CMPC</a> = 32000;           <span class="ct">// Counter Compare C Register</span></td></tr>
<tr name="411" id="411">
<td><a id="l411" class='ln'>411</a></td><td>    <a id="411c5" class="tk">EPwm10Regs</a>.<a id="411c16" class="tk">CMPD</a> = 32000;           <span class="ct">// Counter Compare D Register</span></td></tr>
<tr name="412" id="412">
<td><a id="l412" class='ln'>412</a></td><td></td></tr>
<tr name="413" id="413">
<td><a id="l413" class='ln'>413</a></td><td>    <span class="ct">/*-- Setup Action-Qualifier (AQ) Submodule --*/</span></td></tr>
<tr name="414" id="414">
<td><a id="l414" class='ln'>414</a></td><td>    <a id="414c5" class="tk">EPwm10Regs</a>.<a id="414c16" class="tk">AQCTLA</a>.<a id="414c23" class="tk">all</a> = 18;        <span class="ct">// Action Qualifier Control Register For Output A</span></td></tr>
<tr name="415" id="415">
<td><a id="l415" class='ln'>415</a></td><td>    <a id="415c5" class="tk">EPwm10Regs</a>.<a id="415c16" class="tk">AQCTLB</a>.<a id="415c23" class="tk">all</a> = 2310;      <span class="ct">// Action Qualifier Control Register For Output B</span></td></tr>
<tr name="416" id="416">
<td><a id="l416" class='ln'>416</a></td><td></td></tr>
<tr name="417" id="417">
<td><a id="l417" class='ln'>417</a></td><td>    <span class="ct">/*	// Action Qualifier Software Force Register</span></td></tr>
<tr name="418" id="418">
<td><a id="l418" class='ln'>418</a></td><td><span class="ct">       EPwm10Regs.AQSFRC.bit.RLDCSF              = 0;          // Reload from Shadow Options</span></td></tr>
<tr name="419" id="419">
<td><a id="l419" class='ln'>419</a></td><td><span class="ct">     */</span></td></tr>
<tr name="420" id="420">
<td><a id="l420" class='ln'>420</a></td><td>    <a id="420c5" class="tk">EPwm10Regs</a>.<a id="420c16" class="tk">AQSFRC</a>.<a id="420c23" class="tk">all</a> = (<a id="420c30" class="tk">EPwm10Regs</a>.<a id="420c41" class="tk">AQSFRC</a>.<a id="420c48" class="tk">all</a> <a id="420c52" class="tk">&amp;</a> <a id="420c54" class="tk">~</a>0xC0) <a id="420c61" class="tk">|</a> 0x0;</td></tr>
<tr name="421" id="421">
<td><a id="l421" class='ln'>421</a></td><td></td></tr>
<tr name="422" id="422">
<td><a id="l422" class='ln'>422</a></td><td>    <span class="ct">/*	// Action Qualifier Continuous S/W Force Register</span></td></tr>
<tr name="423" id="423">
<td><a id="l423" class='ln'>423</a></td><td><span class="ct">       EPwm10Regs.AQCSFRC.bit.CSFA               = 0;          // Continuous Software Force on output A</span></td></tr>
<tr name="424" id="424">
<td><a id="l424" class='ln'>424</a></td><td><span class="ct">       EPwm10Regs.AQCSFRC.bit.CSFB               = 0;          // Continuous Software Force on output B</span></td></tr>
<tr name="425" id="425">
<td><a id="l425" class='ln'>425</a></td><td><span class="ct">     */</span></td></tr>
<tr name="426" id="426">
<td><a id="l426" class='ln'>426</a></td><td>    <a id="426c5" class="tk">EPwm10Regs</a>.<a id="426c16" class="tk">AQCSFRC</a>.<a id="426c24" class="tk">all</a> = (<a id="426c31" class="tk">EPwm10Regs</a>.<a id="426c42" class="tk">AQCSFRC</a>.<a id="426c50" class="tk">all</a> <a id="426c54" class="tk">&amp;</a> <a id="426c56" class="tk">~</a>0xF) <a id="426c62" class="tk">|</a> 0x0;</td></tr>
<tr name="427" id="427">
<td><a id="l427" class='ln'>427</a></td><td></td></tr>
<tr name="428" id="428">
<td><a id="l428" class='ln'>428</a></td><td>    <span class="ct">/*-- Setup Dead-Band Generator (DB) Submodule --*/</span></td></tr>
<tr name="429" id="429">
<td><a id="l429" class='ln'>429</a></td><td>    <span class="ct">/*	// Dead-Band Generator Control Register</span></td></tr>
<tr name="430" id="430">
<td><a id="l430" class='ln'>430</a></td><td><span class="ct">       EPwm10Regs.DBCTL.bit.OUT_MODE             = 0;          // Dead Band Output Mode Control</span></td></tr>
<tr name="431" id="431">
<td><a id="l431" class='ln'>431</a></td><td><span class="ct">       EPwm10Regs.DBCTL.bit.IN_MODE              = 0;          // Dead Band Input Select Mode Control</span></td></tr>
<tr name="432" id="432">
<td><a id="l432" class='ln'>432</a></td><td><span class="ct">       EPwm10Regs.DBCTL.bit.POLSEL               = 0;          // Polarity Select Control</span></td></tr>
<tr name="433" id="433">
<td><a id="l433" class='ln'>433</a></td><td><span class="ct">       EPwm10Regs.DBCTL.bit.HALFCYCLE            = 0;          // Half Cycle Clocking Enable</span></td></tr>
<tr name="434" id="434">
<td><a id="l434" class='ln'>434</a></td><td><span class="ct">     */</span></td></tr>
<tr name="435" id="435">
<td><a id="l435" class='ln'>435</a></td><td>    <a id="435c5" class="tk">EPwm10Regs</a>.<a id="435c16" class="tk">DBCTL</a>.<a id="435c22" class="tk">all</a> = (<a id="435c29" class="tk">EPwm10Regs</a>.<a id="435c40" class="tk">DBCTL</a>.<a id="435c46" class="tk">all</a> <a id="435c50" class="tk">&amp;</a> <a id="435c52" class="tk">~</a>0x803F) <a id="435c61" class="tk">|</a> 0x0;</td></tr>
<tr name="436" id="436">
<td><a id="l436" class='ln'>436</a></td><td>    <a id="436c5" class="tk">EPwm10Regs</a>.<a id="436c16" class="tk">DBRED</a>.<a id="436c22" class="tk">bit</a>.<a id="436c26" class="tk">DBRED</a> = 0;    <span class="ct">// Dead-Band Generator Rising Edge Delay Count Register</span></td></tr>
<tr name="437" id="437">
<td><a id="l437" class='ln'>437</a></td><td>    <a id="437c5" class="tk">EPwm10Regs</a>.<a id="437c16" class="tk">DBFED</a>.<a id="437c22" class="tk">bit</a>.<a id="437c26" class="tk">DBFED</a> = 0;    <span class="ct">// Dead-Band Generator Falling Edge Delay Count Register</span></td></tr>
<tr name="438" id="438">
<td><a id="l438" class='ln'>438</a></td><td></td></tr>
<tr name="439" id="439">
<td><a id="l439" class='ln'>439</a></td><td>    <span class="ct">/*-- Setup Event-Trigger (ET) Submodule --*/</span></td></tr>
<tr name="440" id="440">
<td><a id="l440" class='ln'>440</a></td><td>    <span class="ct">/*	// Event Trigger Selection and Pre-Scale Register</span></td></tr>
<tr name="441" id="441">
<td><a id="l441" class='ln'>441</a></td><td><span class="ct">       EPwm10Regs.ETSEL.bit.SOCAEN               = 0;          // Start of Conversion A Enable</span></td></tr>
<tr name="442" id="442">
<td><a id="l442" class='ln'>442</a></td><td><span class="ct">       EPwm10Regs.ETSEL.bit.SOCASELCMP = 0;</span></td></tr>
<tr name="443" id="443">
<td><a id="l443" class='ln'>443</a></td><td><span class="ct">       EPwm10Regs.ETSEL.bit.SOCASEL              = 0 ;          // Start of Conversion A Select</span></td></tr>
<tr name="444" id="444">
<td><a id="l444" class='ln'>444</a></td><td><span class="ct">       EPwm10Regs.ETPS.bit.SOCAPRD               = 1;          // EPWM10SOCA Period Select</span></td></tr>
<tr name="445" id="445">
<td><a id="l445" class='ln'>445</a></td><td><span class="ct"></span></td></tr>
<tr name="446" id="446">
<td><a id="l446" class='ln'>446</a></td><td><span class="ct">       EPwm10Regs.ETSEL.bit.SOCBEN               = 0;          // Start of Conversion B Enable</span></td></tr>
<tr name="447" id="447">
<td><a id="l447" class='ln'>447</a></td><td><span class="ct"></span></td></tr>
<tr name="448" id="448">
<td><a id="l448" class='ln'>448</a></td><td><span class="ct">       EPwm10Regs.ETSEL.bit.SOCBSELCMP = 0;</span></td></tr>
<tr name="449" id="449">
<td><a id="l449" class='ln'>449</a></td><td><span class="ct">       EPwm10Regs.ETSEL.bit.SOCBSEL              = 1;          // Start of Conversion A Select</span></td></tr>
<tr name="450" id="450">
<td><a id="l450" class='ln'>450</a></td><td><span class="ct">       EPwm10Regs.ETPS.bit.SOCBPRD               = 1;          // EPWM10SOCB Period Select</span></td></tr>
<tr name="451" id="451">
<td><a id="l451" class='ln'>451</a></td><td><span class="ct">       EPwm10Regs.ETSEL.bit.INTEN                = 0;          // EPWM10INTn Enable</span></td></tr>
<tr name="452" id="452">
<td><a id="l452" class='ln'>452</a></td><td><span class="ct">       EPwm10Regs.ETSEL.bit.INTSELCMP = 0;</span></td></tr>
<tr name="453" id="453">
<td><a id="l453" class='ln'>453</a></td><td><span class="ct">       EPwm10Regs.ETSEL.bit.INTSEL              = 1;          // Start of Conversion A Select</span></td></tr>
<tr name="454" id="454">
<td><a id="l454" class='ln'>454</a></td><td><span class="ct"></span></td></tr>
<tr name="455" id="455">
<td><a id="l455" class='ln'>455</a></td><td><span class="ct">       EPwm10Regs.ETPS.bit.INTPRD                = 1;          // EPWM10INTn Period Select</span></td></tr>
<tr name="456" id="456">
<td><a id="l456" class='ln'>456</a></td><td><span class="ct">     */</span></td></tr>
<tr name="457" id="457">
<td><a id="l457" class='ln'>457</a></td><td>    <a id="457c5" class="tk">EPwm10Regs</a>.<a id="457c16" class="tk">ETSEL</a>.<a id="457c22" class="tk">all</a> = (<a id="457c29" class="tk">EPwm10Regs</a>.<a id="457c40" class="tk">ETSEL</a>.<a id="457c46" class="tk">all</a> <a id="457c50" class="tk">&amp;</a> <a id="457c52" class="tk">~</a>0xFF7F) <a id="457c61" class="tk">|</a> 0x1001;</td></tr>
<tr name="458" id="458">
<td><a id="l458" class='ln'>458</a></td><td>    <a id="458c5" class="tk">EPwm10Regs</a>.<a id="458c16" class="tk">ETPS</a>.<a id="458c21" class="tk">all</a> = (<a id="458c28" class="tk">EPwm10Regs</a>.<a id="458c39" class="tk">ETPS</a>.<a id="458c44" class="tk">all</a> <a id="458c48" class="tk">&amp;</a> <a id="458c50" class="tk">~</a>0x3303) <a id="458c59" class="tk">|</a> 0x1101;</td></tr>
<tr name="459" id="459">
<td><a id="l459" class='ln'>459</a></td><td></td></tr>
<tr name="460" id="460">
<td><a id="l460" class='ln'>460</a></td><td>    <span class="ct">/*-- Setup PWM-Chopper (PC) Submodule --*/</span></td></tr>
<tr name="461" id="461">
<td><a id="l461" class='ln'>461</a></td><td>    <span class="ct">/*	// PWM Chopper Control Register</span></td></tr>
<tr name="462" id="462">
<td><a id="l462" class='ln'>462</a></td><td><span class="ct">       EPwm10Regs.PCCTL.bit.CHPEN                = 0;          // PWM chopping enable</span></td></tr>
<tr name="463" id="463">
<td><a id="l463" class='ln'>463</a></td><td><span class="ct">       EPwm10Regs.PCCTL.bit.CHPFREQ              = 0;          // Chopping clock frequency</span></td></tr>
<tr name="464" id="464">
<td><a id="l464" class='ln'>464</a></td><td><span class="ct">       EPwm10Regs.PCCTL.bit.OSHTWTH              = 0;          // One-shot pulse width</span></td></tr>
<tr name="465" id="465">
<td><a id="l465" class='ln'>465</a></td><td><span class="ct">       EPwm10Regs.PCCTL.bit.CHPDUTY              = 0;          // Chopping clock Duty cycle</span></td></tr>
<tr name="466" id="466">
<td><a id="l466" class='ln'>466</a></td><td><span class="ct">     */</span></td></tr>
<tr name="467" id="467">
<td><a id="l467" class='ln'>467</a></td><td>    <a id="467c5" class="tk">EPwm10Regs</a>.<a id="467c16" class="tk">PCCTL</a>.<a id="467c22" class="tk">all</a> = (<a id="467c29" class="tk">EPwm10Regs</a>.<a id="467c40" class="tk">PCCTL</a>.<a id="467c46" class="tk">all</a> <a id="467c50" class="tk">&amp;</a> <a id="467c52" class="tk">~</a>0x7FF) <a id="467c60" class="tk">|</a> 0x0;</td></tr>
<tr name="468" id="468">
<td><a id="l468" class='ln'>468</a></td><td></td></tr>
<tr name="469" id="469">
<td><a id="l469" class='ln'>469</a></td><td>    <span class="ct">/*-- Set up Trip-Zone (TZ) Submodule --*/</span></td></tr>
<tr name="470" id="470">
<td><a id="l470" class='ln'>470</a></td><td>    <a id="470c5" class="tk">EALLOW</a>;</td></tr>
<tr name="471" id="471">
<td><a id="l471" class='ln'>471</a></td><td>    <a id="471c5" class="tk">EPwm10Regs</a>.<a id="471c16" class="tk">TZSEL</a>.<a id="471c22" class="tk">all</a> = 0;          <span class="ct">// Trip Zone Select Register</span></td></tr>
<tr name="472" id="472">
<td><a id="l472" class='ln'>472</a></td><td></td></tr>
<tr name="473" id="473">
<td><a id="l473" class='ln'>473</a></td><td>    <span class="ct">/*	// Trip Zone Control Register</span></td></tr>
<tr name="474" id="474">
<td><a id="l474" class='ln'>474</a></td><td><span class="ct">       EPwm10Regs.TZCTL.bit.TZA                  = 3;          // TZ1 to TZ6 Trip Action On EPWM10A</span></td></tr>
<tr name="475" id="475">
<td><a id="l475" class='ln'>475</a></td><td><span class="ct">       EPwm10Regs.TZCTL.bit.TZB                  = 3;          // TZ1 to TZ6 Trip Action On EPWM10B</span></td></tr>
<tr name="476" id="476">
<td><a id="l476" class='ln'>476</a></td><td><span class="ct">       EPwm10Regs.TZCTL.bit.DCAEVT1              = 3;          // EPWM10A action on DCAEVT1</span></td></tr>
<tr name="477" id="477">
<td><a id="l477" class='ln'>477</a></td><td><span class="ct">       EPwm10Regs.TZCTL.bit.DCAEVT2              = 3;          // EPWM10A action on DCAEVT2</span></td></tr>
<tr name="478" id="478">
<td><a id="l478" class='ln'>478</a></td><td><span class="ct">       EPwm10Regs.TZCTL.bit.DCBEVT1              = 3;          // EPWM10B action on DCBEVT1</span></td></tr>
<tr name="479" id="479">
<td><a id="l479" class='ln'>479</a></td><td><span class="ct">       EPwm10Regs.TZCTL.bit.DCBEVT2              = 3;          // EPWM10B action on DCBEVT2</span></td></tr>
<tr name="480" id="480">
<td><a id="l480" class='ln'>480</a></td><td><span class="ct">     */</span></td></tr>
<tr name="481" id="481">
<td><a id="l481" class='ln'>481</a></td><td>    <a id="481c5" class="tk">EPwm10Regs</a>.<a id="481c16" class="tk">TZCTL</a>.<a id="481c22" class="tk">all</a> = (<a id="481c29" class="tk">EPwm10Regs</a>.<a id="481c40" class="tk">TZCTL</a>.<a id="481c46" class="tk">all</a> <a id="481c50" class="tk">&amp;</a> <a id="481c52" class="tk">~</a>0xFFF) <a id="481c60" class="tk">|</a> 0xFFF;</td></tr>
<tr name="482" id="482">
<td><a id="l482" class='ln'>482</a></td><td></td></tr>
<tr name="483" id="483">
<td><a id="l483" class='ln'>483</a></td><td>    <span class="ct">/*	// Trip Zone Enable Interrupt Register</span></td></tr>
<tr name="484" id="484">
<td><a id="l484" class='ln'>484</a></td><td><span class="ct">       EPwm10Regs.TZEINT.bit.OST                 = 0;          // Trip Zones One Shot Int Enable</span></td></tr>
<tr name="485" id="485">
<td><a id="l485" class='ln'>485</a></td><td><span class="ct">       EPwm10Regs.TZEINT.bit.CBC                 = 0;          // Trip Zones Cycle By Cycle Int Enable</span></td></tr>
<tr name="486" id="486">
<td><a id="l486" class='ln'>486</a></td><td><span class="ct">       EPwm10Regs.TZEINT.bit.DCAEVT1             = 0;          // Digital Compare A Event 1 Int Enable</span></td></tr>
<tr name="487" id="487">
<td><a id="l487" class='ln'>487</a></td><td><span class="ct">       EPwm10Regs.TZEINT.bit.DCAEVT2             = 0;          // Digital Compare A Event 2 Int Enable</span></td></tr>
<tr name="488" id="488">
<td><a id="l488" class='ln'>488</a></td><td><span class="ct">       EPwm10Regs.TZEINT.bit.DCBEVT1             = 0;          // Digital Compare B Event 1 Int Enable</span></td></tr>
<tr name="489" id="489">
<td><a id="l489" class='ln'>489</a></td><td><span class="ct">       EPwm10Regs.TZEINT.bit.DCBEVT2             = 0;          // Digital Compare B Event 2 Int Enable</span></td></tr>
<tr name="490" id="490">
<td><a id="l490" class='ln'>490</a></td><td><span class="ct">     */</span></td></tr>
<tr name="491" id="491">
<td><a id="l491" class='ln'>491</a></td><td>    <a id="491c5" class="tk">EPwm10Regs</a>.<a id="491c16" class="tk">TZEINT</a>.<a id="491c23" class="tk">all</a> = (<a id="491c30" class="tk">EPwm10Regs</a>.<a id="491c41" class="tk">TZEINT</a>.<a id="491c48" class="tk">all</a> <a id="491c52" class="tk">&amp;</a> <a id="491c54" class="tk">~</a>0x7E) <a id="491c61" class="tk">|</a> 0x0;</td></tr>
<tr name="492" id="492">
<td><a id="l492" class='ln'>492</a></td><td></td></tr>
<tr name="493" id="493">
<td><a id="l493" class='ln'>493</a></td><td>    <span class="ct">/*	// Digital Compare A Control Register</span></td></tr>
<tr name="494" id="494">
<td><a id="l494" class='ln'>494</a></td><td><span class="ct">       EPwm10Regs.DCACTL.bit.EVT1SYNCE           = 0;          // DCAEVT1 SYNC Enable</span></td></tr>
<tr name="495" id="495">
<td><a id="l495" class='ln'>495</a></td><td><span class="ct">       EPwm10Regs.DCACTL.bit.EVT1SOCE            = 1;          // DCAEVT1 SOC Enable</span></td></tr>
<tr name="496" id="496">
<td><a id="l496" class='ln'>496</a></td><td><span class="ct">       EPwm10Regs.DCACTL.bit.EVT1FRCSYNCSEL      = 0;          // DCAEVT1 Force Sync Signal</span></td></tr>
<tr name="497" id="497">
<td><a id="l497" class='ln'>497</a></td><td><span class="ct">       EPwm10Regs.DCACTL.bit.EVT1SRCSEL          = 0;          // DCAEVT1 Source Signal</span></td></tr>
<tr name="498" id="498">
<td><a id="l498" class='ln'>498</a></td><td><span class="ct">       EPwm10Regs.DCACTL.bit.EVT2FRCSYNCSEL      = 0;          // DCAEVT2 Force Sync Signal</span></td></tr>
<tr name="499" id="499">
<td><a id="l499" class='ln'>499</a></td><td><span class="ct">       EPwm10Regs.DCACTL.bit.EVT2SRCSEL          = 0;          // DCAEVT2 Source Signal</span></td></tr>
<tr name="500" id="500">
<td><a id="l500" class='ln'>500</a></td><td><span class="ct">     */</span></td></tr>
<tr name="501" id="501">
<td><a id="l501" class='ln'>501</a></td><td>    <a id="501c5" class="tk">EPwm10Regs</a>.<a id="501c16" class="tk">DCACTL</a>.<a id="501c23" class="tk">all</a> = (<a id="501c30" class="tk">EPwm10Regs</a>.<a id="501c41" class="tk">DCACTL</a>.<a id="501c48" class="tk">all</a> <a id="501c52" class="tk">&amp;</a> <a id="501c54" class="tk">~</a>0x30F) <a id="501c62" class="tk">|</a> 0x4;</td></tr>
<tr name="502" id="502">
<td><a id="l502" class='ln'>502</a></td><td></td></tr>
<tr name="503" id="503">
<td><a id="l503" class='ln'>503</a></td><td>    <span class="ct">/*	// Digital Compare B Control Register</span></td></tr>
<tr name="504" id="504">
<td><a id="l504" class='ln'>504</a></td><td><span class="ct">       EPwm10Regs.DCBCTL.bit.EVT1SYNCE           = 0;          // DCBEVT1 SYNC Enable</span></td></tr>
<tr name="505" id="505">
<td><a id="l505" class='ln'>505</a></td><td><span class="ct">       EPwm10Regs.DCBCTL.bit.EVT1SOCE            = 0;          // DCBEVT1 SOC Enable</span></td></tr>
<tr name="506" id="506">
<td><a id="l506" class='ln'>506</a></td><td><span class="ct">       EPwm10Regs.DCBCTL.bit.EVT1FRCSYNCSEL      = 0;          // DCBEVT1 Force Sync Signal</span></td></tr>
<tr name="507" id="507">
<td><a id="l507" class='ln'>507</a></td><td><span class="ct">       EPwm10Regs.DCBCTL.bit.EVT1SRCSEL          = 0;          // DCBEVT1 Source Signal</span></td></tr>
<tr name="508" id="508">
<td><a id="l508" class='ln'>508</a></td><td><span class="ct">       EPwm10Regs.DCBCTL.bit.EVT2FRCSYNCSEL      = 0;          // DCBEVT2 Force Sync Signal</span></td></tr>
<tr name="509" id="509">
<td><a id="l509" class='ln'>509</a></td><td><span class="ct">       EPwm10Regs.DCBCTL.bit.EVT2SRCSEL          = 0;          // DCBEVT2 Source Signal</span></td></tr>
<tr name="510" id="510">
<td><a id="l510" class='ln'>510</a></td><td><span class="ct">     */</span></td></tr>
<tr name="511" id="511">
<td><a id="l511" class='ln'>511</a></td><td>    <a id="511c5" class="tk">EPwm10Regs</a>.<a id="511c16" class="tk">DCBCTL</a>.<a id="511c23" class="tk">all</a> = (<a id="511c30" class="tk">EPwm10Regs</a>.<a id="511c41" class="tk">DCBCTL</a>.<a id="511c48" class="tk">all</a> <a id="511c52" class="tk">&amp;</a> <a id="511c54" class="tk">~</a>0x30F) <a id="511c62" class="tk">|</a> 0x0;</td></tr>
<tr name="512" id="512">
<td><a id="l512" class='ln'>512</a></td><td></td></tr>
<tr name="513" id="513">
<td><a id="l513" class='ln'>513</a></td><td>    <span class="ct">/*	// Digital Compare Trip Select Register</span></td></tr>
<tr name="514" id="514">
<td><a id="l514" class='ln'>514</a></td><td><span class="ct">       EPwm10Regs.DCTRIPSEL.bit.DCAHCOMPSEL      = 0;          // Digital Compare A High COMP Input Select</span></td></tr>
<tr name="515" id="515">
<td><a id="l515" class='ln'>515</a></td><td><span class="ct"></span></td></tr>
<tr name="516" id="516">
<td><a id="l516" class='ln'>516</a></td><td><span class="ct">       EPwm10Regs.DCTRIPSEL.bit.DCALCOMPSEL      = 1;          // Digital Compare A Low COMP Input Select</span></td></tr>
<tr name="517" id="517">
<td><a id="l517" class='ln'>517</a></td><td><span class="ct">       EPwm10Regs.DCTRIPSEL.bit.DCBHCOMPSEL      = 0;          // Digital Compare B High COMP Input Select</span></td></tr>
<tr name="518" id="518">
<td><a id="l518" class='ln'>518</a></td><td><span class="ct">       EPwm10Regs.DCTRIPSEL.bit.DCBLCOMPSEL      = 1;          // Digital Compare B Low COMP Input Select</span></td></tr>
<tr name="519" id="519">
<td><a id="l519" class='ln'>519</a></td><td><span class="ct"></span></td></tr>
<tr name="520" id="520">
<td><a id="l520" class='ln'>520</a></td><td><span class="ct"></span></td></tr>
<tr name="521" id="521">
<td><a id="l521" class='ln'>521</a></td><td><span class="ct"></span></td></tr>
<tr name="522" id="522">
<td><a id="l522" class='ln'>522</a></td><td><span class="ct"></span></td></tr>
<tr name="523" id="523">
<td><a id="l523" class='ln'>523</a></td><td><span class="ct"></span></td></tr>
<tr name="524" id="524">
<td><a id="l524" class='ln'>524</a></td><td><span class="ct">     */</span></td></tr>
<tr name="525" id="525">
<td><a id="l525" class='ln'>525</a></td><td>    <a id="525c5" class="tk">EPwm10Regs</a>.<a id="525c16" class="tk">DCTRIPSEL</a>.<a id="525c26" class="tk">all</a> = (<a id="525c33" class="tk">EPwm10Regs</a>.<a id="525c44" class="tk">DCTRIPSEL</a>.<a id="525c54" class="tk">all</a> <a id="525c58" class="tk">&amp;</a> <a id="525c60" class="tk">~</a> 0xFFFF) <a id="525c70" class="tk">|</a> 0x1010;</td></tr>
<tr name="526" id="526">
<td><a id="l526" class='ln'>526</a></td><td></td></tr>
<tr name="527" id="527">
<td><a id="l527" class='ln'>527</a></td><td>    <span class="ct">/*	// Trip Zone Digital Comparator Select Register</span></td></tr>
<tr name="528" id="528">
<td><a id="l528" class='ln'>528</a></td><td><span class="ct">       EPwm10Regs.TZDCSEL.bit.DCAEVT1            = 0;          // Digital Compare Output A Event 1</span></td></tr>
<tr name="529" id="529">
<td><a id="l529" class='ln'>529</a></td><td><span class="ct">       EPwm10Regs.TZDCSEL.bit.DCAEVT2            = 0;          // Digital Compare Output A Event 2</span></td></tr>
<tr name="530" id="530">
<td><a id="l530" class='ln'>530</a></td><td><span class="ct">       EPwm10Regs.TZDCSEL.bit.DCBEVT1            = 0;          // Digital Compare Output B Event 1</span></td></tr>
<tr name="531" id="531">
<td><a id="l531" class='ln'>531</a></td><td><span class="ct">       EPwm10Regs.TZDCSEL.bit.DCBEVT2            = 0;          // Digital Compare Output B Event 2</span></td></tr>
<tr name="532" id="532">
<td><a id="l532" class='ln'>532</a></td><td><span class="ct">     */</span></td></tr>
<tr name="533" id="533">
<td><a id="l533" class='ln'>533</a></td><td>    <a id="533c5" class="tk">EPwm10Regs</a>.<a id="533c16" class="tk">TZDCSEL</a>.<a id="533c24" class="tk">all</a> = (<a id="533c31" class="tk">EPwm10Regs</a>.<a id="533c42" class="tk">TZDCSEL</a>.<a id="533c50" class="tk">all</a> <a id="533c54" class="tk">&amp;</a> <a id="533c56" class="tk">~</a>0xFFF) <a id="533c64" class="tk">|</a> 0x0;</td></tr>
<tr name="534" id="534">
<td><a id="l534" class='ln'>534</a></td><td></td></tr>
<tr name="535" id="535">
<td><a id="l535" class='ln'>535</a></td><td>    <span class="ct">/*	// Digital Compare Filter Control Register</span></td></tr>
<tr name="536" id="536">
<td><a id="l536" class='ln'>536</a></td><td><span class="ct">       EPwm10Regs.DCFCTL.bit.BLANKE              = 0;          // Blanking Enable/Disable</span></td></tr>
<tr name="537" id="537">
<td><a id="l537" class='ln'>537</a></td><td><span class="ct">       EPwm10Regs.DCFCTL.bit.PULSESEL            = 1;          // Pulse Select for Blanking &amp; Capture Alignment</span></td></tr>
<tr name="538" id="538">
<td><a id="l538" class='ln'>538</a></td><td><span class="ct">       EPwm10Regs.DCFCTL.bit.BLANKINV            = 0;          // Blanking Window Inversion</span></td></tr>
<tr name="539" id="539">
<td><a id="l539" class='ln'>539</a></td><td><span class="ct">       EPwm10Regs.DCFCTL.bit.SRCSEL              = 0;          // Filter Block Signal Source Select</span></td></tr>
<tr name="540" id="540">
<td><a id="l540" class='ln'>540</a></td><td><span class="ct">     */</span></td></tr>
<tr name="541" id="541">
<td><a id="l541" class='ln'>541</a></td><td>    <a id="541c5" class="tk">EPwm10Regs</a>.<a id="541c16" class="tk">DCFCTL</a>.<a id="541c23" class="tk">all</a> = (<a id="541c30" class="tk">EPwm10Regs</a>.<a id="541c41" class="tk">DCFCTL</a>.<a id="541c48" class="tk">all</a> <a id="541c52" class="tk">&amp;</a> <a id="541c54" class="tk">~</a>0x3F) <a id="541c61" class="tk">|</a> 0x10;</td></tr>
<tr name="542" id="542">
<td><a id="l542" class='ln'>542</a></td><td>    <a id="542c5" class="tk">EPwm10Regs</a>.<a id="542c16" class="tk">DCFOFFSET</a> = 0;          <span class="ct">// Digital Compare Filter Offset Register</span></td></tr>
<tr name="543" id="543">
<td><a id="l543" class='ln'>543</a></td><td>    <a id="543c5" class="tk">EPwm10Regs</a>.<a id="543c16" class="tk">DCFWINDOW</a> = 0;          <span class="ct">// Digital Compare Filter Window Register</span></td></tr>
<tr name="544" id="544">
<td><a id="l544" class='ln'>544</a></td><td></td></tr>
<tr name="545" id="545">
<td><a id="l545" class='ln'>545</a></td><td>    <span class="ct">/*	// Digital Compare Capture Control Register</span></td></tr>
<tr name="546" id="546">
<td><a id="l546" class='ln'>546</a></td><td><span class="ct">       EPwm10Regs.DCCAPCTL.bit.CAPE              = 0;          // Counter Capture Enable</span></td></tr>
<tr name="547" id="547">
<td><a id="l547" class='ln'>547</a></td><td><span class="ct">     */</span></td></tr>
<tr name="548" id="548">
<td><a id="l548" class='ln'>548</a></td><td>    <a id="548c5" class="tk">EPwm10Regs</a>.<a id="548c16" class="tk">DCCAPCTL</a>.<a id="548c25" class="tk">all</a> = (<a id="548c32" class="tk">EPwm10Regs</a>.<a id="548c43" class="tk">DCCAPCTL</a>.<a id="548c52" class="tk">all</a> <a id="548c56" class="tk">&amp;</a> <a id="548c58" class="tk">~</a>0x1) <a id="548c64" class="tk">|</a> 0x0;</td></tr>
<tr name="549" id="549">
<td><a id="l549" class='ln'>549</a></td><td></td></tr>
<tr name="550" id="550">
<td><a id="l550" class='ln'>550</a></td><td>    <span class="ct">/*	// HRPWM Configuration Register</span></td></tr>
<tr name="551" id="551">
<td><a id="l551" class='ln'>551</a></td><td><span class="ct">       EPwm10Regs.HRCNFG.bit.SWAPAB              = 0;          // Swap EPWMA and EPWMB Outputs Bit</span></td></tr>
<tr name="552" id="552">
<td><a id="l552" class='ln'>552</a></td><td><span class="ct">       EPwm10Regs.HRCNFG.bit.SELOUTB             = 0;          // EPWMB Output Selection Bit</span></td></tr>
<tr name="553" id="553">
<td><a id="l553" class='ln'>553</a></td><td><span class="ct">     */</span></td></tr>
<tr name="554" id="554">
<td><a id="l554" class='ln'>554</a></td><td>    <a id="554c5" class="tk">EPwm10Regs</a>.<a id="554c16" class="tk">HRCNFG</a>.<a id="554c23" class="tk">all</a> = (<a id="554c30" class="tk">EPwm10Regs</a>.<a id="554c41" class="tk">HRCNFG</a>.<a id="554c48" class="tk">all</a> <a id="554c52" class="tk">&amp;</a> <a id="554c54" class="tk">~</a>0xA0) <a id="554c61" class="tk">|</a> 0x0;</td></tr>
<tr name="555" id="555">
<td><a id="l555" class='ln'>555</a></td><td></td></tr>
<tr name="556" id="556">
<td><a id="l556" class='ln'>556</a></td><td>    <span class="ct">/* Update the Link Registers with the link value for all the Compare values and TBPRD */</span></td></tr>
<tr name="557" id="557">
<td><a id="l557" class='ln'>557</a></td><td>    <span class="ct">/* No error is thrown if the ePWM register exists in the model or not */</span></td></tr>
<tr name="558" id="558">
<td><a id="l558" class='ln'>558</a></td><td>    <a id="558c5" class="tk">EPwm10Regs</a>.<a id="558c16" class="tk">EPWMXLINK</a>.<a id="558c26" class="tk">bit</a>.<a id="558c30" class="tk">TBPRDLINK</a> = 9;</td></tr>
<tr name="559" id="559">
<td><a id="l559" class='ln'>559</a></td><td>    <a id="559c5" class="tk">EPwm10Regs</a>.<a id="559c16" class="tk">EPWMXLINK</a>.<a id="559c26" class="tk">bit</a>.<a id="559c30" class="tk">CMPALINK</a> = 9;</td></tr>
<tr name="560" id="560">
<td><a id="l560" class='ln'>560</a></td><td>    <a id="560c5" class="tk">EPwm10Regs</a>.<a id="560c16" class="tk">EPWMXLINK</a>.<a id="560c26" class="tk">bit</a>.<a id="560c30" class="tk">CMPBLINK</a> = 9;</td></tr>
<tr name="561" id="561">
<td><a id="l561" class='ln'>561</a></td><td>    <a id="561c5" class="tk">EPwm10Regs</a>.<a id="561c16" class="tk">EPWMXLINK</a>.<a id="561c26" class="tk">bit</a>.<a id="561c30" class="tk">CMPCLINK</a> = 9;</td></tr>
<tr name="562" id="562">
<td><a id="l562" class='ln'>562</a></td><td>    <a id="562c5" class="tk">EPwm10Regs</a>.<a id="562c16" class="tk">EPWMXLINK</a>.<a id="562c26" class="tk">bit</a>.<a id="562c30" class="tk">CMPDLINK</a> = 9;</td></tr>
<tr name="563" id="563">
<td><a id="l563" class='ln'>563</a></td><td>    <a id="563c5" class="tk">EDIS</a>;</td></tr>
<tr name="564" id="564">
<td><a id="l564" class='ln'>564</a></td><td>    <a id="564c5" class="tk">EALLOW</a>;</td></tr>
<tr name="565" id="565">
<td><a id="l565" class='ln'>565</a></td><td>    <a id="565c5" class="tk">CpuSysRegs</a>.<a id="565c16" class="tk">PCLKCR0</a>.<a id="565c24" class="tk">bit</a>.<a id="565c28" class="tk">TBCLKSYNC</a> = 1;</td></tr>
<tr name="566" id="566">
<td><a id="l566" class='ln'>566</a></td><td>    <a id="566c5" class="tk">EDIS</a>;</td></tr>
<tr name="567" id="567">
<td><a id="l567" class='ln'>567</a></td><td>  <span class="br">}</span></td></tr>
<tr name="568" id="568">
<td><a id="l568" class='ln'>568</a></td><td><span class="br">}</span></td></tr>
<tr name="569" id="569">
<td><a id="l569" class='ln'>569</a></td><td></td></tr>
<tr name="570" id="570">
<td><a id="l570" class='ln'>570</a></td><td><span class="ct">/* Model terminate function */</span></td></tr>
<tr name="571" id="571">
<td><a id="l571" class='ln'>571</a></td><td><span class="kw">void</span> <a id="571c6" class="tk">Trial1_terminate</a>(<span class="kw">void</span>)</td></tr>
<tr name="572" id="572">
<td><a id="l572" class='ln'>572</a></td><td><span class="br">{</span></td></tr>
<tr name="573" id="573">
<td><a id="l573" class='ln'>573</a></td><td>  <span class="ct">/* (no terminate code required) */</span></td></tr>
<tr name="574" id="574">
<td><a id="l574" class='ln'>574</a></td><td><span class="br">}</span></td></tr>
<tr name="575" id="575">
<td><a id="l575" class='ln'>575</a></td><td></td></tr>
<tr name="576" id="576">
<td><a id="l576" class='ln'>576</a></td><td><span class="ct">/*</span></td></tr>
<tr name="577" id="577">
<td><a id="l577" class='ln'>577</a></td><td><span class="ct"> * File trailer for generated code.</span></td></tr>
<tr name="578" id="578">
<td><a id="l578" class='ln'>578</a></td><td><span class="ct"> *</span></td></tr>
<tr name="579" id="579">
<td><a id="l579" class='ln'>579</a></td><td><span class="ct"> * [EOF]</span></td></tr>
<tr name="580" id="580">
<td><a id="l580" class='ln'>580</a></td><td><span class="ct"> */</span></td></tr>
<tr name="581" id="581">
<td><a id="l581" class='ln'>581</a></td><td></td></tr>
</table>
</pre>
</body>
</html>
