Model {
  Name			  "sampleModel694"
  System {
    Name		    "sampleModel694"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "21"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Reference
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Difference"
      SourceType	      "Difference"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      ICPrevInput	      "0.0"
      InputProcessing	      "Elements as channels (sample based)"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      OutputDataTypeScalingMode	"Inherit via back propagation"
      OutDataType	      "fixdt(1, 16)"
      OutScaling	      "2^-10"
      LockScale		      off
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      DiscreteFilter
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [1, 1]
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Sin
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [1, 1]
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      TimeSource	      "Use external signal"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Display
      Name		      "cfblk4"
      SID		      "4"
      Ports		      [1]
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      Decimation	      "1"
    }
    Block {
      BlockType		      Scope
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [1]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      ScopeSpecificationString "Simulink.scopes.TimeScopeBlockCfg"
      NumInputPorts	      "1"
      Floating		      off
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk6"
      SID		      "6"
      Ports		      [0, 1]
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sources/Repeating\nSequence"
      SourceType	      "Repeating table"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      rep_seq_t		      "[0 2]"
      rep_seq_y		      "[884285914.935841, 111157575.568512]"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk7"
      SID		      "7"
      Ports		      [0, 1]
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sources/Band-Limited\nWhite Noise"
      SourceType	      "Band-Limited White Noise."
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      Cov		      "[3792537394.020476]"
      Ts		      "0.1"
      seed		      "[340493028.000000]"
      VectorParams1D	      on
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk8"
      SID		      "8"
      Ports		      [1, 3]
      Position		      [1150, 30, 1210, 90]
      ZOrder		      8
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk8"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "9"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk11"
	  SID			  "19"
	  Ports			  [1, 1]
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk12"
	  SID			  "20"
	  Ports			  [1, 1]
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  MinMax
	  Name			  "cfblk3"
	  SID			  "11"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	}
	Block {
	  BlockType		  Polyval
	  Name			  "cfblk4"
	  SID			  "12"
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  Coefs			  "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8.0878"
	  "01117e+001 ]"
	}
	Block {
	  BlockType		  Abs
	  Name			  "cfblk5"
	  SID			  "13"
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "cfblk6"
	  SID			  "14"
	  Ports			  [2, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  Inputs		  "**"
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk7"
	  SID			  "15"
	  Ports			  [1, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  IconShape		  "rectangular"
	  Inputs		  "+"
	}
	Block {
	  BlockType		  DotProduct
	  Name			  "cfblk8"
	  SID			  "16"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "10"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk9"
	  SID			  "17"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  Port			  "2"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk10"
	  SID			  "18"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  Port			  "3"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 635, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  22
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    21
	    Points		    [0, 35; -240, 0]
	    DstBlock		    "cfblk4"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    23
	    Points		    [0, 115; -560, 0]
	    DstBlock		    "cfblk12"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    5
	    Points		    [0, 45; -880, 0]
	    DstBlock		    "cfblk2"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    14
	    Points		    [75, 0; 0, -35; 325, 0]
	    DstBlock		    "cfblk10"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    6
	    DstBlock		    "cfblk7"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    10
	    Points		    [0, -35; -560, 0]
	    DstBlock		    "cfblk3"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 645, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    17
	    Points		    [75, 0; 0, -35; 645, 0]
	    DstBlock		    "cfblk9"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    19
	    Points		    [0, 115; -560, 0]
	    DstBlock		    "cfblk11"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  20
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [720, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  2
	}
	Line {
	  ZOrder		  24
	  SrcBlock		  "cfblk12"
	  SrcPort		  1
	  Points		  [0, 10; 880, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk9"
      SID		      "21"
      Ports		      [1, 1]
      Position		      [1310, 30, 1370, 90]
      ZOrder		      9
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [0, -35; -400, 0]
      DstBlock		      "cfblk4"
      DstPort		      1
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [70, 0; 0, 35; 170, 0]
      DstBlock		      "cfblk5"
      DstPort		      1
    }
    Line {
      ZOrder		      4
      SrcBlock		      "cfblk1"
      SrcPort		      1
      DstBlock		      "cfblk2"
      DstPort		      1
    }
    Line {
      ZOrder		      5
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [85, 0; 0, 45; 795, 0]
      DstBlock		      "cfblk8"
      DstPort		      1
    }
    Line {
      ZOrder		      6
      SrcBlock		      "cfblk7"
      SrcPort		      1
      Points		      [0, -35; -720, 0]
      DstBlock		      "cfblk3"
      DstPort		      1
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk8"
      SrcPort		      1
      Points		      [40, 0; 0, 20]
      DstBlock		      "cfblk9"
      DstPort		      1
    }
    Line {
      ZOrder		      8
      SrcBlock		      "cfblk9"
      SrcPort		      1
      Points		      [0, -45; -1360, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
  }
}
