INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student_28/Files/Lab_4/pulpino_students/rtl/config.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student_28/Files/Lab_4/pulpino_students/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm/xilinx_mmcm_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_mmcm_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student_28/Files/Lab_4/pulpino_students/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm/xilinx_mmcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_mmcm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student_28/Files/Lab_4/pulpino_students/submodules/adv_dbg_if/rtl/adbg_crc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adbg_crc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student_28/Files/Lab_4/pulpino_students/submodules/adv_dbg_if/rtl/adbg_tap_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adbg_tap_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_slice_dc/dc_data_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dc_data_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_slice_dc/dc_full_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dc_full_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_slice_dc/dc_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dc_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_slice_dc/dc_token_ring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dc_token_ring
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_slice_dc/dc_token_ring_fifo_din.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dc_token_ring_fifo_din
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_slice_dc/dc_token_ring_fifo_dout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dc_token_ring_fifo_dout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student_28/Files/Lab_4/pulpino_students/rtl/xilinx_spram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student_28/Files/Lab_4/pulpino_students/rtl/config.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student_28/Files/Lab_4/pulpino_students/rtl/pulpino_nexys_a7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulpino_nexys_a7
INFO: [VRFC 10-2458] undeclared symbol ck_scl, assumed default net type wire [/home/student_28/Files/Lab_4/pulpino_students/rtl/pulpino_nexys_a7.sv:90]
INFO: [VRFC 10-2458] undeclared symbol ck_sda, assumed default net type wire [/home/student_28/Files/Lab_4/pulpino_students/rtl/pulpino_nexys_a7.sv:91]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student_28/Files/Lab_4/pulpino_students/rtl/pulpino_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulpino_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student_28/Files/Lab_4/pulpino_students/rtl/sp_ram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_ram_wrap
