(Writeback
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 0) (write_ready 0) (read_ready 0)))
  (cycles_since_boot 4))
 ((memory_controller$i$data_address 0x42)
  (memory_controller$i$data_size_binary_variant 0x0)
  (memory_controller$i$load 0x0) (memory_controller$i$load_instruction 0x0)
  (memory_controller$i$program_counter 0x4000)
  (memory_controller$i$signed_ 0x0) (memory_controller$i$store 0x0)
  (memory_controller$i$write_data 0x0) (register_file$i$load 0x0)
  (register_file$i$read_address1 0x0) (register_file$i$read_address2 0x0)
  (register_file$i$store 0x1) (register_file$i$write_address 0xa)
  (register_file$i$write_data 0x42) (state Writeback)))
(Writeback
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 0) (write_ready 0) (read_ready 0)))
  (cycles_since_boot 8))
 ((memory_controller$i$data_address 0x69)
  (memory_controller$i$data_size_binary_variant 0x0)
  (memory_controller$i$load 0x0) (memory_controller$i$load_instruction 0x0)
  (memory_controller$i$program_counter 0x4004)
  (memory_controller$i$signed_ 0x0) (memory_controller$i$store 0x0)
  (memory_controller$i$write_data 0x0) (register_file$i$load 0x0)
  (register_file$i$read_address1 0xa) (register_file$i$read_address2 0x0)
  (register_file$i$store 0x1) (register_file$i$write_address 0xb)
  (register_file$i$write_data 0x69) (state Writeback)))
(Writeback
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 66) (write_ready 0) (read_ready 0)))
  (cycles_since_boot 12))
 ((memory_controller$i$data_address 0x69)
  (memory_controller$i$data_size_binary_variant 0x0)
  (memory_controller$i$load 0x0) (memory_controller$i$load_instruction 0x0)
  (memory_controller$i$program_counter 0x4008)
  (memory_controller$i$signed_ 0x0) (memory_controller$i$store 0x0)
  (memory_controller$i$write_data 0x42) (register_file$i$load 0x0)
  (register_file$i$read_address1 0xb) (register_file$i$read_address2 0xa)
  (register_file$i$store 0x1) (register_file$i$write_address 0xc)
  (register_file$i$write_data 0xab) (state Writeback)))
(Writeback
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 105) (write_ready 0) (read_ready 0)))
  (cycles_since_boot 16))
 ((memory_controller$i$data_address 0x42)
  (memory_controller$i$data_size_binary_variant 0x0)
  (memory_controller$i$load 0x0) (memory_controller$i$load_instruction 0x0)
  (memory_controller$i$program_counter 0x400c)
  (memory_controller$i$signed_ 0x0) (memory_controller$i$store 0x0)
  (memory_controller$i$write_data 0x69) (register_file$i$load 0x0)
  (register_file$i$read_address1 0xa) (register_file$i$read_address2 0xb)
  (register_file$i$store 0x1) (register_file$i$write_address 0xc)
  (register_file$i$write_data 0xab) (state Writeback)))
(Writeback
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 171) (write_ready 0) (read_ready 0)))
  (cycles_since_boot 20))
 ((memory_controller$i$data_address 0xab)
  (memory_controller$i$data_size_binary_variant 0x0)
  (memory_controller$i$load 0x0) (memory_controller$i$load_instruction 0x0)
  (memory_controller$i$program_counter 0x4010)
  (memory_controller$i$signed_ 0x0) (memory_controller$i$store 0x0)
  (memory_controller$i$write_data 0xab) (register_file$i$load 0x0)
  (register_file$i$read_address1 0xc) (register_file$i$read_address2 0xc)
  (register_file$i$store 0x1) (register_file$i$write_address 0xc)
  (register_file$i$write_data 0x0) (state Writeback)))
(Writeback
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 0) (write_ready 0) (read_ready 0)))
  (cycles_since_boot 24))
 ((memory_controller$i$data_address 0x42)
  (memory_controller$i$data_size_binary_variant 0x0)
  (memory_controller$i$load 0x0) (memory_controller$i$load_instruction 0x0)
  (memory_controller$i$program_counter 0x4014)
  (memory_controller$i$signed_ 0x0) (memory_controller$i$store 0x0)
  (memory_controller$i$write_data 0x0) (register_file$i$load 0x0)
  (register_file$i$read_address1 0xa) (register_file$i$read_address2 0xc)
  (register_file$i$store 0x1) (register_file$i$write_address 0xc)
  (register_file$i$write_data 0x42) (state Writeback)))
