
Stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000890  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a38  08000a40  00010a40  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000a38  08000a38  00010a40  2**0
                  CONTENTS
  4 .ARM          00000000  08000a38  08000a38  00010a40  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000a38  08000a40  00010a40  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a38  08000a38  00010a38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000a3c  08000a3c  00010a3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010a40  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000a40  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000a40  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00010a40  2**0
                  CONTENTS, READONLY
 12 .debug_info   000011c9  00000000  00000000  00010a6a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000316  00000000  00000000  00011c33  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000000c8  00000000  00000000  00011f50  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000000a0  00000000  00000000  00012018  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00002083  00000000  00000000  000120b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00000d01  00000000  00000000  0001413b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00008e98  00000000  00000000  00014e3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0001dcd4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000288  00000000  00000000  0001dd50  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000a20 	.word	0x08000a20

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	08000a20 	.word	0x08000a20

080001e8 <delay>:
#define HIGH         1
#define LOW          0
#define BTN_PRESSED  LOW

void delay(void)
{
 80001e8:	b480      	push	{r7}
 80001ea:	b083      	sub	sp, #12
 80001ec:	af00      	add	r7, sp, #0
	for(uint32_t i = 0; i < 500000/2; i ++);
 80001ee:	2300      	movs	r3, #0
 80001f0:	607b      	str	r3, [r7, #4]
 80001f2:	e002      	b.n	80001fa <delay+0x12>
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	3301      	adds	r3, #1
 80001f8:	607b      	str	r3, [r7, #4]
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	4a03      	ldr	r2, [pc, #12]	; (800020c <delay+0x24>)
 80001fe:	4293      	cmp	r3, r2
 8000200:	d9f8      	bls.n	80001f4 <delay+0xc>
}
 8000202:	bf00      	nop
 8000204:	370c      	adds	r7, #12
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	0003d08f 	.word	0x0003d08f

08000210 <main>:

int main(void)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b086      	sub	sp, #24
 8000214:	af00      	add	r7, sp, #0
	GPIO_Handle_t GpioLed,GpioBtn;

	memset(&GpioLed,0,sizeof(GpioLed));
 8000216:	f107 030c 	add.w	r3, r7, #12
 800021a:	220c      	movs	r2, #12
 800021c:	2100      	movs	r1, #0
 800021e:	4618      	mov	r0, r3
 8000220:	f000 fbf6 	bl	8000a10 <memset>
	memset(&GpioBtn,0,sizeof(GpioLed));
 8000224:	463b      	mov	r3, r7
 8000226:	220c      	movs	r2, #12
 8000228:	2100      	movs	r1, #0
 800022a:	4618      	mov	r0, r3
 800022c:	f000 fbf0 	bl	8000a10 <memset>

	GpioLed.pGPIOx = GPIOD;
 8000230:	4b13      	ldr	r3, [pc, #76]	; (8000280 <main+0x70>)
 8000232:	60fb      	str	r3, [r7, #12]
	GpioLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 8000234:	230c      	movs	r3, #12
 8000236:	743b      	strb	r3, [r7, #16]
	GpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 8000238:	2301      	movs	r3, #1
 800023a:	747b      	strb	r3, [r7, #17]
	GpioLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_LOW;
 800023c:	2300      	movs	r3, #0
 800023e:	74bb      	strb	r3, [r7, #18]
	GpioLed.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000240:	2300      	movs	r3, #0
 8000242:	753b      	strb	r3, [r7, #20]
	GpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000244:	2300      	movs	r3, #0
 8000246:	74fb      	strb	r3, [r7, #19]

	//GPIO_PeriClockControl(GPIOD, ENABLE);

	//Call the API

	GPIO_Init(&GpioLed);
 8000248:	f107 030c 	add.w	r3, r7, #12
 800024c:	4618      	mov	r0, r3
 800024e:	f000 f93b 	bl	80004c8 <GPIO_Init>

	GpioBtn.pGPIOx = GPIOD;
 8000252:	4b0b      	ldr	r3, [pc, #44]	; (8000280 <main+0x70>)
 8000254:	603b      	str	r3, [r7, #0]
	GpioBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_5;
 8000256:	2305      	movs	r3, #5
 8000258:	713b      	strb	r3, [r7, #4]
	GpioBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IT_FT;
 800025a:	2304      	movs	r3, #4
 800025c:	717b      	strb	r3, [r7, #5]
	GpioBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800025e:	2302      	movs	r3, #2
 8000260:	71bb      	strb	r3, [r7, #6]
	GpioBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 8000262:	2301      	movs	r3, #1
 8000264:	71fb      	strb	r3, [r7, #7]

	//GPIO_PeriClockControl(GPIOD, ENABLE);

	//Call the API

	GPIO_Init(&GpioBtn);
 8000266:	463b      	mov	r3, r7
 8000268:	4618      	mov	r0, r3
 800026a:	f000 f92d 	bl	80004c8 <GPIO_Init>
	//IRQ Configurations
	//GPIO_WriteTo_Pin(GPIOD,GPIO_PIN_NO_12,GPIO_PIN_RESET);

	GPIO_IRQPriorityConfig(IRQ_NO_EXTI9_5, NVIC_IRQ_PRI15);
 800026e:	210f      	movs	r1, #15
 8000270:	2017      	movs	r0, #23
 8000272:	f000 fb5f 	bl	8000934 <GPIO_IRQPriorityConfig>
	GPIO_IRQInterruptConfig(IRQ_NO_EXTI9_5, ENABLE);
 8000276:	2101      	movs	r1, #1
 8000278:	2017      	movs	r0, #23
 800027a:	f000 fad7 	bl	800082c <GPIO_IRQInterruptConfig>

	while(1);
 800027e:	e7fe      	b.n	800027e <main+0x6e>
 8000280:	40020c00 	.word	0x40020c00

08000284 <EXTI9_5_IRQHandler>:

}
void EXTI9_5_IRQHandler(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	af00      	add	r7, sp, #0
    delay();
 8000288:	f7ff ffae 	bl	80001e8 <delay>
	GPIO_IRQHandling(GPIO_PIN_NO_5);
 800028c:	2005      	movs	r0, #5
 800028e:	f000 fb7b 	bl	8000988 <GPIO_IRQHandling>
	//then write the toggle programme
	GPIO_ToggleOutputPin(GPIOD, GPIO_PIN_NO_12);
 8000292:	210c      	movs	r1, #12
 8000294:	4802      	ldr	r0, [pc, #8]	; (80002a0 <EXTI9_5_IRQHandler+0x1c>)
 8000296:	f000 fab5 	bl	8000804 <GPIO_ToggleOutputPin>
}
 800029a:	bf00      	nop
 800029c:	bd80      	pop	{r7, pc}
 800029e:	bf00      	nop
 80002a0:	40020c00 	.word	0x40020c00

080002a4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002a4:	480d      	ldr	r0, [pc, #52]	; (80002dc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002a6:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 80002a8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002ac:	480c      	ldr	r0, [pc, #48]	; (80002e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80002ae:	490d      	ldr	r1, [pc, #52]	; (80002e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002b0:	4a0d      	ldr	r2, [pc, #52]	; (80002e8 <LoopForever+0xe>)
  movs r3, #0
 80002b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002b4:	e002      	b.n	80002bc <LoopCopyDataInit>

080002b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002ba:	3304      	adds	r3, #4

080002bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002c0:	d3f9      	bcc.n	80002b6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002c2:	4a0a      	ldr	r2, [pc, #40]	; (80002ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80002c4:	4c0a      	ldr	r4, [pc, #40]	; (80002f0 <LoopForever+0x16>)
  movs r3, #0
 80002c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002c8:	e001      	b.n	80002ce <LoopFillZerobss>

080002ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002cc:	3204      	adds	r2, #4

080002ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002d0:	d3fb      	bcc.n	80002ca <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002d2:	f000 fb79 	bl	80009c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002d6:	f7ff ff9b 	bl	8000210 <main>

080002da <LoopForever>:

LoopForever:
    b LoopForever
 80002da:	e7fe      	b.n	80002da <LoopForever>
  ldr   r0, =_estack
 80002dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002e4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002e8:	08000a40 	.word	0x08000a40
  ldr r2, =_sbss
 80002ec:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002f0:	2000001c 	.word	0x2000001c

080002f4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002f4:	e7fe      	b.n	80002f4 <ADC_IRQHandler>
	...

080002f8 <GPIO_PeriClockControl>:
 * @return            - none
 *
 * @Note              - none
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 80002f8:	b480      	push	{r7}
 80002fa:	b083      	sub	sp, #12
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	6078      	str	r0, [r7, #4]
 8000300:	460b      	mov	r3, r1
 8000302:	70fb      	strb	r3, [r7, #3]
	if (EnorDi == ENABLE)
 8000304:	78fb      	ldrb	r3, [r7, #3]
 8000306:	2b01      	cmp	r3, #1
 8000308:	d162      	bne.n	80003d0 <GPIO_PeriClockControl+0xd8>
	{
		if (pGPIOx == GPIOA)
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	4a64      	ldr	r2, [pc, #400]	; (80004a0 <GPIO_PeriClockControl+0x1a8>)
 800030e:	4293      	cmp	r3, r2
 8000310:	d106      	bne.n	8000320 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 8000312:	4b64      	ldr	r3, [pc, #400]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 8000314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000316:	4a63      	ldr	r2, [pc, #396]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 8000318:	f043 0301 	orr.w	r3, r3, #1
 800031c:	6313      	str	r3, [r2, #48]	; 0x30
									GPIOI_PCLK_DI();
								}

	}

}
 800031e:	e0b9      	b.n	8000494 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOB)
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	4a61      	ldr	r2, [pc, #388]	; (80004a8 <GPIO_PeriClockControl+0x1b0>)
 8000324:	4293      	cmp	r3, r2
 8000326:	d106      	bne.n	8000336 <GPIO_PeriClockControl+0x3e>
					GPIOB_PCLK_EN();
 8000328:	4b5e      	ldr	r3, [pc, #376]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 800032a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800032c:	4a5d      	ldr	r2, [pc, #372]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 800032e:	f043 0302 	orr.w	r3, r3, #2
 8000332:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000334:	e0ae      	b.n	8000494 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOC)
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	4a5c      	ldr	r2, [pc, #368]	; (80004ac <GPIO_PeriClockControl+0x1b4>)
 800033a:	4293      	cmp	r3, r2
 800033c:	d106      	bne.n	800034c <GPIO_PeriClockControl+0x54>
							GPIOC_PCLK_EN();
 800033e:	4b59      	ldr	r3, [pc, #356]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 8000340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000342:	4a58      	ldr	r2, [pc, #352]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 8000344:	f043 0304 	orr.w	r3, r3, #4
 8000348:	6313      	str	r3, [r2, #48]	; 0x30
}
 800034a:	e0a3      	b.n	8000494 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOD)
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	4a58      	ldr	r2, [pc, #352]	; (80004b0 <GPIO_PeriClockControl+0x1b8>)
 8000350:	4293      	cmp	r3, r2
 8000352:	d106      	bne.n	8000362 <GPIO_PeriClockControl+0x6a>
							GPIOD_PCLK_EN();
 8000354:	4b53      	ldr	r3, [pc, #332]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 8000356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000358:	4a52      	ldr	r2, [pc, #328]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 800035a:	f043 0308 	orr.w	r3, r3, #8
 800035e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000360:	e098      	b.n	8000494 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOE)
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	4a53      	ldr	r2, [pc, #332]	; (80004b4 <GPIO_PeriClockControl+0x1bc>)
 8000366:	4293      	cmp	r3, r2
 8000368:	d106      	bne.n	8000378 <GPIO_PeriClockControl+0x80>
							GPIOE_PCLK_EN();
 800036a:	4b4e      	ldr	r3, [pc, #312]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 800036c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800036e:	4a4d      	ldr	r2, [pc, #308]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 8000370:	f043 0310 	orr.w	r3, r3, #16
 8000374:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000376:	e08d      	b.n	8000494 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOF)
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	4a4f      	ldr	r2, [pc, #316]	; (80004b8 <GPIO_PeriClockControl+0x1c0>)
 800037c:	4293      	cmp	r3, r2
 800037e:	d106      	bne.n	800038e <GPIO_PeriClockControl+0x96>
							GPIOF_PCLK_EN();
 8000380:	4b48      	ldr	r3, [pc, #288]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 8000382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000384:	4a47      	ldr	r2, [pc, #284]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 8000386:	f043 0320 	orr.w	r3, r3, #32
 800038a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800038c:	e082      	b.n	8000494 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOG)
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	4a4a      	ldr	r2, [pc, #296]	; (80004bc <GPIO_PeriClockControl+0x1c4>)
 8000392:	4293      	cmp	r3, r2
 8000394:	d106      	bne.n	80003a4 <GPIO_PeriClockControl+0xac>
							GPIOG_PCLK_EN();
 8000396:	4b43      	ldr	r3, [pc, #268]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 8000398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800039a:	4a42      	ldr	r2, [pc, #264]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 800039c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003a0:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003a2:	e077      	b.n	8000494 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOH)
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	4a46      	ldr	r2, [pc, #280]	; (80004c0 <GPIO_PeriClockControl+0x1c8>)
 80003a8:	4293      	cmp	r3, r2
 80003aa:	d106      	bne.n	80003ba <GPIO_PeriClockControl+0xc2>
							GPIOH_PCLK_EN();
 80003ac:	4b3d      	ldr	r3, [pc, #244]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 80003ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003b0:	4a3c      	ldr	r2, [pc, #240]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 80003b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003b6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003b8:	e06c      	b.n	8000494 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOI)
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	4a41      	ldr	r2, [pc, #260]	; (80004c4 <GPIO_PeriClockControl+0x1cc>)
 80003be:	4293      	cmp	r3, r2
 80003c0:	d168      	bne.n	8000494 <GPIO_PeriClockControl+0x19c>
							GPIOI_PCLK_EN();
 80003c2:	4b38      	ldr	r3, [pc, #224]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 80003c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003c6:	4a37      	ldr	r2, [pc, #220]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 80003c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80003cc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003ce:	e061      	b.n	8000494 <GPIO_PeriClockControl+0x19c>
		if (pGPIOx == GPIOA)
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	4a33      	ldr	r2, [pc, #204]	; (80004a0 <GPIO_PeriClockControl+0x1a8>)
 80003d4:	4293      	cmp	r3, r2
 80003d6:	d106      	bne.n	80003e6 <GPIO_PeriClockControl+0xee>
					GPIOA_PCLK_DI();
 80003d8:	4b32      	ldr	r3, [pc, #200]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 80003da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003dc:	4a31      	ldr	r2, [pc, #196]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 80003de:	f023 0301 	bic.w	r3, r3, #1
 80003e2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003e4:	e056      	b.n	8000494 <GPIO_PeriClockControl+0x19c>
				else if (pGPIOx == GPIOB)
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	4a2f      	ldr	r2, [pc, #188]	; (80004a8 <GPIO_PeriClockControl+0x1b0>)
 80003ea:	4293      	cmp	r3, r2
 80003ec:	d106      	bne.n	80003fc <GPIO_PeriClockControl+0x104>
							GPIOB_PCLK_DI();
 80003ee:	4b2d      	ldr	r3, [pc, #180]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 80003f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003f2:	4a2c      	ldr	r2, [pc, #176]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 80003f4:	f023 0302 	bic.w	r3, r3, #2
 80003f8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003fa:	e04b      	b.n	8000494 <GPIO_PeriClockControl+0x19c>
				else if (pGPIOx == GPIOC)
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	4a2b      	ldr	r2, [pc, #172]	; (80004ac <GPIO_PeriClockControl+0x1b4>)
 8000400:	4293      	cmp	r3, r2
 8000402:	d106      	bne.n	8000412 <GPIO_PeriClockControl+0x11a>
									GPIOC_PCLK_DI();
 8000404:	4b27      	ldr	r3, [pc, #156]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 8000406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000408:	4a26      	ldr	r2, [pc, #152]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 800040a:	f023 0304 	bic.w	r3, r3, #4
 800040e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000410:	e040      	b.n	8000494 <GPIO_PeriClockControl+0x19c>
				else if (pGPIOx == GPIOD)
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	4a26      	ldr	r2, [pc, #152]	; (80004b0 <GPIO_PeriClockControl+0x1b8>)
 8000416:	4293      	cmp	r3, r2
 8000418:	d106      	bne.n	8000428 <GPIO_PeriClockControl+0x130>
									GPIOD_PCLK_DI();
 800041a:	4b22      	ldr	r3, [pc, #136]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 800041c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800041e:	4a21      	ldr	r2, [pc, #132]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 8000420:	f023 0308 	bic.w	r3, r3, #8
 8000424:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000426:	e035      	b.n	8000494 <GPIO_PeriClockControl+0x19c>
				else if (pGPIOx == GPIOE)
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	4a22      	ldr	r2, [pc, #136]	; (80004b4 <GPIO_PeriClockControl+0x1bc>)
 800042c:	4293      	cmp	r3, r2
 800042e:	d106      	bne.n	800043e <GPIO_PeriClockControl+0x146>
									GPIOE_PCLK_DI();
 8000430:	4b1c      	ldr	r3, [pc, #112]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 8000432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000434:	4a1b      	ldr	r2, [pc, #108]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 8000436:	f023 0310 	bic.w	r3, r3, #16
 800043a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800043c:	e02a      	b.n	8000494 <GPIO_PeriClockControl+0x19c>
				else if (pGPIOx == GPIOF)
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	4a1d      	ldr	r2, [pc, #116]	; (80004b8 <GPIO_PeriClockControl+0x1c0>)
 8000442:	4293      	cmp	r3, r2
 8000444:	d106      	bne.n	8000454 <GPIO_PeriClockControl+0x15c>
									GPIOF_PCLK_DI();
 8000446:	4b17      	ldr	r3, [pc, #92]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 8000448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800044a:	4a16      	ldr	r2, [pc, #88]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 800044c:	f023 0320 	bic.w	r3, r3, #32
 8000450:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000452:	e01f      	b.n	8000494 <GPIO_PeriClockControl+0x19c>
				else if (pGPIOx == GPIOG)
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	4a19      	ldr	r2, [pc, #100]	; (80004bc <GPIO_PeriClockControl+0x1c4>)
 8000458:	4293      	cmp	r3, r2
 800045a:	d106      	bne.n	800046a <GPIO_PeriClockControl+0x172>
									GPIOG_PCLK_DI();
 800045c:	4b11      	ldr	r3, [pc, #68]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 800045e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000460:	4a10      	ldr	r2, [pc, #64]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 8000462:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000466:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000468:	e014      	b.n	8000494 <GPIO_PeriClockControl+0x19c>
				else if (pGPIOx == GPIOH)
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	4a14      	ldr	r2, [pc, #80]	; (80004c0 <GPIO_PeriClockControl+0x1c8>)
 800046e:	4293      	cmp	r3, r2
 8000470:	d106      	bne.n	8000480 <GPIO_PeriClockControl+0x188>
									GPIOH_PCLK_DI();
 8000472:	4b0c      	ldr	r3, [pc, #48]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 8000474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000476:	4a0b      	ldr	r2, [pc, #44]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 8000478:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800047c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800047e:	e009      	b.n	8000494 <GPIO_PeriClockControl+0x19c>
				else if (pGPIOx == GPIOI)
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	4a10      	ldr	r2, [pc, #64]	; (80004c4 <GPIO_PeriClockControl+0x1cc>)
 8000484:	4293      	cmp	r3, r2
 8000486:	d105      	bne.n	8000494 <GPIO_PeriClockControl+0x19c>
									GPIOI_PCLK_DI();
 8000488:	4b06      	ldr	r3, [pc, #24]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 800048a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800048c:	4a05      	ldr	r2, [pc, #20]	; (80004a4 <GPIO_PeriClockControl+0x1ac>)
 800048e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000492:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000494:	bf00      	nop
 8000496:	370c      	adds	r7, #12
 8000498:	46bd      	mov	sp, r7
 800049a:	bc80      	pop	{r7}
 800049c:	4770      	bx	lr
 800049e:	bf00      	nop
 80004a0:	40020000 	.word	0x40020000
 80004a4:	40023800 	.word	0x40023800
 80004a8:	40020400 	.word	0x40020400
 80004ac:	40020800 	.word	0x40020800
 80004b0:	40020c00 	.word	0x40020c00
 80004b4:	40021000 	.word	0x40021000
 80004b8:	40021400 	.word	0x40021400
 80004bc:	40021800 	.word	0x40021800
 80004c0:	40021c00 	.word	0x40021c00
 80004c4:	40022000 	.word	0x40022000

080004c8 <GPIO_Init>:
 * @return            - none
 *
 * @Note              - none
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b086      	sub	sp, #24
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
	//define a 32 bit temporary variable
	uint32_t temp = 0;
 80004d0:	2300      	movs	r3, #0
 80004d2:	617b      	str	r3, [r7, #20]

	//Enable the peripheral clock

	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	2101      	movs	r1, #1
 80004da:	4618      	mov	r0, r3
 80004dc:	f7ff ff0c 	bl	80002f8 <GPIO_PeriClockControl>

	//1. Configure the Mode of the GPIO (Non Interrupt mode)

	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	795b      	ldrb	r3, [r3, #5]
 80004e4:	2b03      	cmp	r3, #3
 80004e6:	d822      	bhi.n	800052e <GPIO_Init+0x66>
	{
		/*Shifted GPIO Pin Mode 2 times of the GPIO Pin Number in the temporary register*/

		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2*(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	795b      	ldrb	r3, [r3, #5]
 80004ec:	461a      	mov	r2, r3
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	791b      	ldrb	r3, [r3, #4]
 80004f2:	005b      	lsls	r3, r3, #1
 80004f4:	fa02 f303 	lsl.w	r3, r2, r3
 80004f8:	617b      	str	r3, [r7, #20]

		/*Clear the MODE Register before storing the temporary value*/

		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (2*(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	681a      	ldr	r2, [r3, #0]
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	791b      	ldrb	r3, [r3, #4]
 8000504:	005b      	lsls	r3, r3, #1
 8000506:	2103      	movs	r1, #3
 8000508:	fa01 f303 	lsl.w	r3, r1, r3
 800050c:	43db      	mvns	r3, r3
 800050e:	4619      	mov	r1, r3
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	400a      	ands	r2, r1
 8000516:	601a      	str	r2, [r3, #0]

		/*Bit wise OR operation is done in order to not affect the other bits*/

		pGPIOHandle->pGPIOx->MODER |= temp;
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	6819      	ldr	r1, [r3, #0]
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	697a      	ldr	r2, [r7, #20]
 8000524:	430a      	orrs	r2, r1
 8000526:	601a      	str	r2, [r3, #0]

		temp = 0;
 8000528:	2300      	movs	r3, #0
 800052a:	617b      	str	r3, [r7, #20]
 800052c:	e0cd      	b.n	80006ca <GPIO_Init+0x202>
	}
	else
	{
		//this is for interrupt
		if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	795b      	ldrb	r3, [r3, #5]
 8000532:	2b04      	cmp	r3, #4
 8000534:	d117      	bne.n	8000566 <GPIO_Init+0x9e>
		{
			//enable RTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000536:	4b4e      	ldr	r3, [pc, #312]	; (8000670 <GPIO_Init+0x1a8>)
 8000538:	68db      	ldr	r3, [r3, #12]
 800053a:	687a      	ldr	r2, [r7, #4]
 800053c:	7912      	ldrb	r2, [r2, #4]
 800053e:	4611      	mov	r1, r2
 8000540:	2201      	movs	r2, #1
 8000542:	408a      	lsls	r2, r1
 8000544:	4611      	mov	r1, r2
 8000546:	4a4a      	ldr	r2, [pc, #296]	; (8000670 <GPIO_Init+0x1a8>)
 8000548:	430b      	orrs	r3, r1
 800054a:	60d3      	str	r3, [r2, #12]
			//clear FTSR since it may trigger
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800054c:	4b48      	ldr	r3, [pc, #288]	; (8000670 <GPIO_Init+0x1a8>)
 800054e:	689b      	ldr	r3, [r3, #8]
 8000550:	687a      	ldr	r2, [r7, #4]
 8000552:	7912      	ldrb	r2, [r2, #4]
 8000554:	4611      	mov	r1, r2
 8000556:	2201      	movs	r2, #1
 8000558:	408a      	lsls	r2, r1
 800055a:	43d2      	mvns	r2, r2
 800055c:	4611      	mov	r1, r2
 800055e:	4a44      	ldr	r2, [pc, #272]	; (8000670 <GPIO_Init+0x1a8>)
 8000560:	400b      	ands	r3, r1
 8000562:	6093      	str	r3, [r2, #8]
 8000564:	e035      	b.n	80005d2 <GPIO_Init+0x10a>
		}
		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	795b      	ldrb	r3, [r3, #5]
 800056a:	2b05      	cmp	r3, #5
 800056c:	d117      	bne.n	800059e <GPIO_Init+0xd6>
		{
			//enable FTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800056e:	4b40      	ldr	r3, [pc, #256]	; (8000670 <GPIO_Init+0x1a8>)
 8000570:	689b      	ldr	r3, [r3, #8]
 8000572:	687a      	ldr	r2, [r7, #4]
 8000574:	7912      	ldrb	r2, [r2, #4]
 8000576:	4611      	mov	r1, r2
 8000578:	2201      	movs	r2, #1
 800057a:	408a      	lsls	r2, r1
 800057c:	4611      	mov	r1, r2
 800057e:	4a3c      	ldr	r2, [pc, #240]	; (8000670 <GPIO_Init+0x1a8>)
 8000580:	430b      	orrs	r3, r1
 8000582:	6093      	str	r3, [r2, #8]
			//clear RTSR
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000584:	4b3a      	ldr	r3, [pc, #232]	; (8000670 <GPIO_Init+0x1a8>)
 8000586:	68db      	ldr	r3, [r3, #12]
 8000588:	687a      	ldr	r2, [r7, #4]
 800058a:	7912      	ldrb	r2, [r2, #4]
 800058c:	4611      	mov	r1, r2
 800058e:	2201      	movs	r2, #1
 8000590:	408a      	lsls	r2, r1
 8000592:	43d2      	mvns	r2, r2
 8000594:	4611      	mov	r1, r2
 8000596:	4a36      	ldr	r2, [pc, #216]	; (8000670 <GPIO_Init+0x1a8>)
 8000598:	400b      	ands	r3, r1
 800059a:	60d3      	str	r3, [r2, #12]
 800059c:	e019      	b.n	80005d2 <GPIO_Init+0x10a>
		}
		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	795b      	ldrb	r3, [r3, #5]
 80005a2:	2b06      	cmp	r3, #6
 80005a4:	d115      	bne.n	80005d2 <GPIO_Init+0x10a>
		{
			//enable both RTSR and FTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005a6:	4b32      	ldr	r3, [pc, #200]	; (8000670 <GPIO_Init+0x1a8>)
 80005a8:	68db      	ldr	r3, [r3, #12]
 80005aa:	687a      	ldr	r2, [r7, #4]
 80005ac:	7912      	ldrb	r2, [r2, #4]
 80005ae:	4611      	mov	r1, r2
 80005b0:	2201      	movs	r2, #1
 80005b2:	408a      	lsls	r2, r1
 80005b4:	4611      	mov	r1, r2
 80005b6:	4a2e      	ldr	r2, [pc, #184]	; (8000670 <GPIO_Init+0x1a8>)
 80005b8:	430b      	orrs	r3, r1
 80005ba:	60d3      	str	r3, [r2, #12]
			//clear RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005bc:	4b2c      	ldr	r3, [pc, #176]	; (8000670 <GPIO_Init+0x1a8>)
 80005be:	689b      	ldr	r3, [r3, #8]
 80005c0:	687a      	ldr	r2, [r7, #4]
 80005c2:	7912      	ldrb	r2, [r2, #4]
 80005c4:	4611      	mov	r1, r2
 80005c6:	2201      	movs	r2, #1
 80005c8:	408a      	lsls	r2, r1
 80005ca:	4611      	mov	r1, r2
 80005cc:	4a28      	ldr	r2, [pc, #160]	; (8000670 <GPIO_Init+0x1a8>)
 80005ce:	430b      	orrs	r3, r1
 80005d0:	6093      	str	r3, [r2, #8]
		}

		//Configure the GPIO port selection in SYSCFG EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	791b      	ldrb	r3, [r3, #4]
 80005d6:	089b      	lsrs	r3, r3, #2
 80005d8:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	791b      	ldrb	r3, [r3, #4]
 80005de:	f003 0303 	and.w	r3, r3, #3
 80005e2:	74bb      	strb	r3, [r7, #18]

		// define portcode which is macro that returning code by taking base address of the GPIO

		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx)
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	4a22      	ldr	r2, [pc, #136]	; (8000674 <GPIO_Init+0x1ac>)
 80005ea:	4293      	cmp	r3, r2
 80005ec:	d056      	beq.n	800069c <GPIO_Init+0x1d4>
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	4a21      	ldr	r2, [pc, #132]	; (8000678 <GPIO_Init+0x1b0>)
 80005f4:	4293      	cmp	r3, r2
 80005f6:	d038      	beq.n	800066a <GPIO_Init+0x1a2>
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4a1f      	ldr	r2, [pc, #124]	; (800067c <GPIO_Init+0x1b4>)
 80005fe:	4293      	cmp	r3, r2
 8000600:	d031      	beq.n	8000666 <GPIO_Init+0x19e>
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	4a1e      	ldr	r2, [pc, #120]	; (8000680 <GPIO_Init+0x1b8>)
 8000608:	4293      	cmp	r3, r2
 800060a:	d02a      	beq.n	8000662 <GPIO_Init+0x19a>
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4a1c      	ldr	r2, [pc, #112]	; (8000684 <GPIO_Init+0x1bc>)
 8000612:	4293      	cmp	r3, r2
 8000614:	d023      	beq.n	800065e <GPIO_Init+0x196>
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	4a1b      	ldr	r2, [pc, #108]	; (8000688 <GPIO_Init+0x1c0>)
 800061c:	4293      	cmp	r3, r2
 800061e:	d01c      	beq.n	800065a <GPIO_Init+0x192>
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a19      	ldr	r2, [pc, #100]	; (800068c <GPIO_Init+0x1c4>)
 8000626:	4293      	cmp	r3, r2
 8000628:	d015      	beq.n	8000656 <GPIO_Init+0x18e>
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	4a18      	ldr	r2, [pc, #96]	; (8000690 <GPIO_Init+0x1c8>)
 8000630:	4293      	cmp	r3, r2
 8000632:	d00e      	beq.n	8000652 <GPIO_Init+0x18a>
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	4a16      	ldr	r2, [pc, #88]	; (8000694 <GPIO_Init+0x1cc>)
 800063a:	4293      	cmp	r3, r2
 800063c:	d007      	beq.n	800064e <GPIO_Init+0x186>

		SYSCFG_PCLK_EN();
 800063e:	4b16      	ldr	r3, [pc, #88]	; (8000698 <GPIO_Init+0x1d0>)
 8000640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000642:	4a15      	ldr	r2, [pc, #84]	; (8000698 <GPIO_Init+0x1d0>)
 8000644:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000648:	6453      	str	r3, [r2, #68]	; 0x44
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx)
 800064a:	b2db      	uxtb	r3, r3
 800064c:	e027      	b.n	800069e <GPIO_Init+0x1d6>
 800064e:	2308      	movs	r3, #8
 8000650:	e025      	b.n	800069e <GPIO_Init+0x1d6>
 8000652:	2307      	movs	r3, #7
 8000654:	e023      	b.n	800069e <GPIO_Init+0x1d6>
 8000656:	2306      	movs	r3, #6
 8000658:	e021      	b.n	800069e <GPIO_Init+0x1d6>
 800065a:	2305      	movs	r3, #5
 800065c:	e01f      	b.n	800069e <GPIO_Init+0x1d6>
 800065e:	2304      	movs	r3, #4
 8000660:	e01d      	b.n	800069e <GPIO_Init+0x1d6>
 8000662:	2303      	movs	r3, #3
 8000664:	e01b      	b.n	800069e <GPIO_Init+0x1d6>
 8000666:	2302      	movs	r3, #2
 8000668:	e019      	b.n	800069e <GPIO_Init+0x1d6>
 800066a:	2301      	movs	r3, #1
 800066c:	e017      	b.n	800069e <GPIO_Init+0x1d6>
 800066e:	bf00      	nop
 8000670:	40013c00 	.word	0x40013c00
 8000674:	40020000 	.word	0x40020000
 8000678:	40020400 	.word	0x40020400
 800067c:	40020800 	.word	0x40020800
 8000680:	40020c00 	.word	0x40020c00
 8000684:	40021000 	.word	0x40021000
 8000688:	40021400 	.word	0x40021400
 800068c:	40021800 	.word	0x40021800
 8000690:	40021c00 	.word	0x40021c00
 8000694:	40022000 	.word	0x40022000
 8000698:	40023800 	.word	0x40023800
 800069c:	2300      	movs	r3, #0
 800069e:	747b      	strb	r3, [r7, #17]
		SYSCFG->EXTICR[temp1] = portcode << (temp2 * 4);
 80006a0:	7c7a      	ldrb	r2, [r7, #17]
 80006a2:	7cbb      	ldrb	r3, [r7, #18]
 80006a4:	009b      	lsls	r3, r3, #2
 80006a6:	fa02 f103 	lsl.w	r1, r2, r3
 80006aa:	4a54      	ldr	r2, [pc, #336]	; (80007fc <GPIO_Init+0x334>)
 80006ac:	7cfb      	ldrb	r3, [r7, #19]
 80006ae:	3302      	adds	r3, #2
 80006b0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//Enable the exti delivery using IMR

		EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006b4:	4b52      	ldr	r3, [pc, #328]	; (8000800 <GPIO_Init+0x338>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	687a      	ldr	r2, [r7, #4]
 80006ba:	7912      	ldrb	r2, [r2, #4]
 80006bc:	4611      	mov	r1, r2
 80006be:	2201      	movs	r2, #1
 80006c0:	408a      	lsls	r2, r1
 80006c2:	4611      	mov	r1, r2
 80006c4:	4a4e      	ldr	r2, [pc, #312]	; (8000800 <GPIO_Init+0x338>)
 80006c6:	430b      	orrs	r3, r1
 80006c8:	6013      	str	r3, [r2, #0]

	//2. Configure the speed of the GPIO

	/*Shifted GPIO Pin Speed 2 times of the GPIO Pin Number in the temporary register*/

	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2*(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	799b      	ldrb	r3, [r3, #6]
 80006ce:	461a      	mov	r2, r3
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	791b      	ldrb	r3, [r3, #4]
 80006d4:	005b      	lsls	r3, r3, #1
 80006d6:	fa02 f303 	lsl.w	r3, r2, r3
 80006da:	617b      	str	r3, [r7, #20]

	/*Clear the Output Speed Register before storing the temporary value*/

	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << (2*(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	689a      	ldr	r2, [r3, #8]
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	791b      	ldrb	r3, [r3, #4]
 80006e6:	005b      	lsls	r3, r3, #1
 80006e8:	2103      	movs	r1, #3
 80006ea:	fa01 f303 	lsl.w	r3, r1, r3
 80006ee:	43db      	mvns	r3, r3
 80006f0:	4619      	mov	r1, r3
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	400a      	ands	r2, r1
 80006f8:	609a      	str	r2, [r3, #8]

	/*Bit wise OR operation is done in order to not affect the other bits*/

	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	6899      	ldr	r1, [r3, #8]
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	697a      	ldr	r2, [r7, #20]
 8000706:	430a      	orrs	r2, r1
 8000708:	609a      	str	r2, [r3, #8]

	//3. Configure the Pull-up/down Setting

	/*Shifting of the GPIO Pull-up/down control register by 2 times the pin number in temporary register*/

	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2*(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	79db      	ldrb	r3, [r3, #7]
 800070e:	461a      	mov	r2, r3
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	791b      	ldrb	r3, [r3, #4]
 8000714:	005b      	lsls	r3, r3, #1
 8000716:	fa02 f303 	lsl.w	r3, r2, r3
 800071a:	617b      	str	r3, [r7, #20]

	/*Clearing of the Pull-up/down Register before storing the temporary value*/

	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << (2*(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	68da      	ldr	r2, [r3, #12]
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	791b      	ldrb	r3, [r3, #4]
 8000726:	005b      	lsls	r3, r3, #1
 8000728:	2103      	movs	r1, #3
 800072a:	fa01 f303 	lsl.w	r3, r1, r3
 800072e:	43db      	mvns	r3, r3
 8000730:	4619      	mov	r1, r3
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	400a      	ands	r2, r1
 8000738:	60da      	str	r2, [r3, #12]

	/*Bit wise OR operation is done in order to not affect the Respective register*/

	pGPIOHandle->pGPIOx->PUPDR |= temp;
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	68d9      	ldr	r1, [r3, #12]
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	697a      	ldr	r2, [r7, #20]
 8000746:	430a      	orrs	r2, r1
 8000748:	60da      	str	r2, [r3, #12]

	//4. Configure output type

	/*Shifting of the GPIO Pin Output type by 2 times the Pin number in the temporary register*/

	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	7a1b      	ldrb	r3, [r3, #8]
 800074e:	461a      	mov	r2, r3
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	791b      	ldrb	r3, [r3, #4]
 8000754:	fa02 f303 	lsl.w	r3, r2, r3
 8000758:	617b      	str	r3, [r7, #20]

	/*Clearing the register before storing the temporary value*/

	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	685a      	ldr	r2, [r3, #4]
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	791b      	ldrb	r3, [r3, #4]
 8000764:	4619      	mov	r1, r3
 8000766:	2301      	movs	r3, #1
 8000768:	408b      	lsls	r3, r1
 800076a:	43db      	mvns	r3, r3
 800076c:	4619      	mov	r1, r3
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	400a      	ands	r2, r1
 8000774:	605a      	str	r2, [r3, #4]

	/*Bit wise OR operation is done in order to not affect the other bits*/

	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	6859      	ldr	r1, [r3, #4]
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	697a      	ldr	r2, [r7, #20]
 8000782:	430a      	orrs	r2, r1
 8000784:	605a      	str	r2, [r3, #4]

	//5. Configure Alternate functionality mode

	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	795b      	ldrb	r3, [r3, #5]
 800078a:	2b02      	cmp	r3, #2
 800078c:	d131      	bne.n	80007f2 <GPIO_Init+0x32a>

		uint8_t temp1,temp2;

		/*Temp1 decides the AFR[temp1] i.e. whether it will belong to lower or higher*/

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	791b      	ldrb	r3, [r3, #4]
 8000792:	08db      	lsrs	r3, r3, #3
 8000794:	743b      	strb	r3, [r7, #16]

		/*Temp2 decides the starting place in the respective AFR[temp1]*/

		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	791b      	ldrb	r3, [r3, #4]
 800079a:	f003 0307 	and.w	r3, r3, #7
 800079e:	73fb      	strb	r3, [r7, #15]

		/*Clearing the bits*/

		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2));
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	7c3a      	ldrb	r2, [r7, #16]
 80007a6:	3208      	adds	r2, #8
 80007a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80007ac:	7bfb      	ldrb	r3, [r7, #15]
 80007ae:	009b      	lsls	r3, r3, #2
 80007b0:	220f      	movs	r2, #15
 80007b2:	fa02 f303 	lsl.w	r3, r2, r3
 80007b6:	43db      	mvns	r3, r3
 80007b8:	4618      	mov	r0, r3
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	7c3a      	ldrb	r2, [r7, #16]
 80007c0:	4001      	ands	r1, r0
 80007c2:	3208      	adds	r2, #8
 80007c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

		/*Bit wise OR operation to store the value in respective AFRs*/

		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	7c3a      	ldrb	r2, [r7, #16]
 80007ce:	3208      	adds	r2, #8
 80007d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	7a5b      	ldrb	r3, [r3, #9]
 80007d8:	461a      	mov	r2, r3
 80007da:	7bfb      	ldrb	r3, [r7, #15]
 80007dc:	009b      	lsls	r3, r3, #2
 80007de:	fa02 f303 	lsl.w	r3, r2, r3
 80007e2:	4618      	mov	r0, r3
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	7c3a      	ldrb	r2, [r7, #16]
 80007ea:	4301      	orrs	r1, r0
 80007ec:	3208      	adds	r2, #8
 80007ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

}
 80007f2:	bf00      	nop
 80007f4:	3718      	adds	r7, #24
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	40013800 	.word	0x40013800
 8000800:	40013c00 	.word	0x40013c00

08000804 <GPIO_ToggleOutputPin>:
 * @return            - none
 *
 * @Note              - none
 */
void GPIO_ToggleOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 8000804:	b480      	push	{r7}
 8000806:	b083      	sub	sp, #12
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
 800080c:	460b      	mov	r3, r1
 800080e:	70fb      	strb	r3, [r7, #3]
	pGPIOx->ODR ^= (1 << PinNumber);
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	695b      	ldr	r3, [r3, #20]
 8000814:	78fa      	ldrb	r2, [r7, #3]
 8000816:	2101      	movs	r1, #1
 8000818:	fa01 f202 	lsl.w	r2, r1, r2
 800081c:	405a      	eors	r2, r3
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	615a      	str	r2, [r3, #20]

}
 8000822:	bf00      	nop
 8000824:	370c      	adds	r7, #12
 8000826:	46bd      	mov	sp, r7
 8000828:	bc80      	pop	{r7}
 800082a:	4770      	bx	lr

0800082c <GPIO_IRQInterruptConfig>:
 * @return            - none
 *
 * @Note              - none
 */
void GPIO_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 800082c:	b480      	push	{r7}
 800082e:	b083      	sub	sp, #12
 8000830:	af00      	add	r7, sp, #0
 8000832:	4603      	mov	r3, r0
 8000834:	460a      	mov	r2, r1
 8000836:	71fb      	strb	r3, [r7, #7]
 8000838:	4613      	mov	r3, r2
 800083a:	71bb      	strb	r3, [r7, #6]
	if (EnorDi == ENABLE)
 800083c:	79bb      	ldrb	r3, [r7, #6]
 800083e:	2b01      	cmp	r3, #1
 8000840:	d133      	bne.n	80008aa <GPIO_IRQInterruptConfig+0x7e>
	{
		if (IRQNumber <= 31)
 8000842:	79fb      	ldrb	r3, [r7, #7]
 8000844:	2b1f      	cmp	r3, #31
 8000846:	d80a      	bhi.n	800085e <GPIO_IRQInterruptConfig+0x32>
		{
			//CODE for ISER0
			*NVIC_ISER0 |= (1 << IRQNumber);
 8000848:	4b34      	ldr	r3, [pc, #208]	; (800091c <GPIO_IRQInterruptConfig+0xf0>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	79fa      	ldrb	r2, [r7, #7]
 800084e:	2101      	movs	r1, #1
 8000850:	fa01 f202 	lsl.w	r2, r1, r2
 8000854:	4611      	mov	r1, r2
 8000856:	4a31      	ldr	r2, [pc, #196]	; (800091c <GPIO_IRQInterruptConfig+0xf0>)
 8000858:	430b      	orrs	r3, r1
 800085a:	6013      	str	r3, [r2, #0]
			//CODE for ICER2
			*NVIC_ICER2 |= (1 << IRQNumber % 64);
		}
	}

}
 800085c:	e059      	b.n	8000912 <GPIO_IRQInterruptConfig+0xe6>
		else if (IRQNumber > 31 && IRQNumber < 64)
 800085e:	79fb      	ldrb	r3, [r7, #7]
 8000860:	2b1f      	cmp	r3, #31
 8000862:	d90f      	bls.n	8000884 <GPIO_IRQInterruptConfig+0x58>
 8000864:	79fb      	ldrb	r3, [r7, #7]
 8000866:	2b3f      	cmp	r3, #63	; 0x3f
 8000868:	d80c      	bhi.n	8000884 <GPIO_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= (1 << IRQNumber % 32);
 800086a:	4b2d      	ldr	r3, [pc, #180]	; (8000920 <GPIO_IRQInterruptConfig+0xf4>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	79fa      	ldrb	r2, [r7, #7]
 8000870:	f002 021f 	and.w	r2, r2, #31
 8000874:	2101      	movs	r1, #1
 8000876:	fa01 f202 	lsl.w	r2, r1, r2
 800087a:	4611      	mov	r1, r2
 800087c:	4a28      	ldr	r2, [pc, #160]	; (8000920 <GPIO_IRQInterruptConfig+0xf4>)
 800087e:	430b      	orrs	r3, r1
 8000880:	6013      	str	r3, [r2, #0]
 8000882:	e046      	b.n	8000912 <GPIO_IRQInterruptConfig+0xe6>
		else if (IRQNumber >= 64  && IRQNumber < 96)
 8000884:	79fb      	ldrb	r3, [r7, #7]
 8000886:	2b3f      	cmp	r3, #63	; 0x3f
 8000888:	d943      	bls.n	8000912 <GPIO_IRQInterruptConfig+0xe6>
 800088a:	79fb      	ldrb	r3, [r7, #7]
 800088c:	2b5f      	cmp	r3, #95	; 0x5f
 800088e:	d840      	bhi.n	8000912 <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ISER2 |= (1 << IRQNumber % 64);
 8000890:	4b24      	ldr	r3, [pc, #144]	; (8000924 <GPIO_IRQInterruptConfig+0xf8>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	79fa      	ldrb	r2, [r7, #7]
 8000896:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800089a:	2101      	movs	r1, #1
 800089c:	fa01 f202 	lsl.w	r2, r1, r2
 80008a0:	4611      	mov	r1, r2
 80008a2:	4a20      	ldr	r2, [pc, #128]	; (8000924 <GPIO_IRQInterruptConfig+0xf8>)
 80008a4:	430b      	orrs	r3, r1
 80008a6:	6013      	str	r3, [r2, #0]
}
 80008a8:	e033      	b.n	8000912 <GPIO_IRQInterruptConfig+0xe6>
		if (IRQNumber <= 31)
 80008aa:	79fb      	ldrb	r3, [r7, #7]
 80008ac:	2b1f      	cmp	r3, #31
 80008ae:	d80a      	bhi.n	80008c6 <GPIO_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= (1 << IRQNumber);
 80008b0:	4b1d      	ldr	r3, [pc, #116]	; (8000928 <GPIO_IRQInterruptConfig+0xfc>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	79fa      	ldrb	r2, [r7, #7]
 80008b6:	2101      	movs	r1, #1
 80008b8:	fa01 f202 	lsl.w	r2, r1, r2
 80008bc:	4611      	mov	r1, r2
 80008be:	4a1a      	ldr	r2, [pc, #104]	; (8000928 <GPIO_IRQInterruptConfig+0xfc>)
 80008c0:	430b      	orrs	r3, r1
 80008c2:	6013      	str	r3, [r2, #0]
}
 80008c4:	e025      	b.n	8000912 <GPIO_IRQInterruptConfig+0xe6>
		else if (IRQNumber > 31 && IRQNumber < 64)
 80008c6:	79fb      	ldrb	r3, [r7, #7]
 80008c8:	2b1f      	cmp	r3, #31
 80008ca:	d90f      	bls.n	80008ec <GPIO_IRQInterruptConfig+0xc0>
 80008cc:	79fb      	ldrb	r3, [r7, #7]
 80008ce:	2b3f      	cmp	r3, #63	; 0x3f
 80008d0:	d80c      	bhi.n	80008ec <GPIO_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= (1 << IRQNumber % 32);
 80008d2:	4b16      	ldr	r3, [pc, #88]	; (800092c <GPIO_IRQInterruptConfig+0x100>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	79fa      	ldrb	r2, [r7, #7]
 80008d8:	f002 021f 	and.w	r2, r2, #31
 80008dc:	2101      	movs	r1, #1
 80008de:	fa01 f202 	lsl.w	r2, r1, r2
 80008e2:	4611      	mov	r1, r2
 80008e4:	4a11      	ldr	r2, [pc, #68]	; (800092c <GPIO_IRQInterruptConfig+0x100>)
 80008e6:	430b      	orrs	r3, r1
 80008e8:	6013      	str	r3, [r2, #0]
 80008ea:	e012      	b.n	8000912 <GPIO_IRQInterruptConfig+0xe6>
		else if (IRQNumber >= 64 && IRQNumber < 96)
 80008ec:	79fb      	ldrb	r3, [r7, #7]
 80008ee:	2b3f      	cmp	r3, #63	; 0x3f
 80008f0:	d90f      	bls.n	8000912 <GPIO_IRQInterruptConfig+0xe6>
 80008f2:	79fb      	ldrb	r3, [r7, #7]
 80008f4:	2b5f      	cmp	r3, #95	; 0x5f
 80008f6:	d80c      	bhi.n	8000912 <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ICER2 |= (1 << IRQNumber % 64);
 80008f8:	4b0d      	ldr	r3, [pc, #52]	; (8000930 <GPIO_IRQInterruptConfig+0x104>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	79fa      	ldrb	r2, [r7, #7]
 80008fe:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000902:	2101      	movs	r1, #1
 8000904:	fa01 f202 	lsl.w	r2, r1, r2
 8000908:	4611      	mov	r1, r2
 800090a:	4a09      	ldr	r2, [pc, #36]	; (8000930 <GPIO_IRQInterruptConfig+0x104>)
 800090c:	430b      	orrs	r3, r1
 800090e:	6013      	str	r3, [r2, #0]
}
 8000910:	e7ff      	b.n	8000912 <GPIO_IRQInterruptConfig+0xe6>
 8000912:	bf00      	nop
 8000914:	370c      	adds	r7, #12
 8000916:	46bd      	mov	sp, r7
 8000918:	bc80      	pop	{r7}
 800091a:	4770      	bx	lr
 800091c:	e000e100 	.word	0xe000e100
 8000920:	e000e104 	.word	0xe000e104
 8000924:	e000e108 	.word	0xe000e108
 8000928:	e000e180 	.word	0xe000e180
 800092c:	e000e184 	.word	0xe000e184
 8000930:	e000e188 	.word	0xe000e188

08000934 <GPIO_IRQPriorityConfig>:
 * IPR0 contains only priority of IRQ number 0,1,2 and 3.
 * Each Priority are 8 bit lengths and initial 4 bits are reserved
 */

void GPIO_IRQPriorityConfig(uint8_t IRQNumber, uint32_t IRQPriority)
{
 8000934:	b480      	push	{r7}
 8000936:	b085      	sub	sp, #20
 8000938:	af00      	add	r7, sp, #0
 800093a:	4603      	mov	r3, r0
 800093c:	6039      	str	r1, [r7, #0]
 800093e:	71fb      	strb	r3, [r7, #7]
	uint8_t iprx = IRQNumber / 4;
 8000940:	79fb      	ldrb	r3, [r7, #7]
 8000942:	089b      	lsrs	r3, r3, #2
 8000944:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section = IRQNumber % 4;
 8000946:	79fb      	ldrb	r3, [r7, #7]
 8000948:	f003 0303 	and.w	r3, r3, #3
 800094c:	73bb      	strb	r3, [r7, #14]

	uint8_t shift_amount = (8 * iprx_section) + (8 - NO_PR_BITS_IMPLIMENTED);
 800094e:	7bbb      	ldrb	r3, [r7, #14]
 8000950:	00db      	lsls	r3, r3, #3
 8000952:	b2db      	uxtb	r3, r3
 8000954:	3304      	adds	r3, #4
 8000956:	737b      	strb	r3, [r7, #13]

    *(NVIC_PR_BASEADDR + iprx) |= (IRQPriority << shift_amount);
 8000958:	7bfb      	ldrb	r3, [r7, #15]
 800095a:	009b      	lsls	r3, r3, #2
 800095c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000960:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000964:	6819      	ldr	r1, [r3, #0]
 8000966:	7b7b      	ldrb	r3, [r7, #13]
 8000968:	683a      	ldr	r2, [r7, #0]
 800096a:	409a      	lsls	r2, r3
 800096c:	7bfb      	ldrb	r3, [r7, #15]
 800096e:	009b      	lsls	r3, r3, #2
 8000970:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000974:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000978:	430a      	orrs	r2, r1
 800097a:	601a      	str	r2, [r3, #0]
}
 800097c:	bf00      	nop
 800097e:	3714      	adds	r7, #20
 8000980:	46bd      	mov	sp, r7
 8000982:	bc80      	pop	{r7}
 8000984:	4770      	bx	lr
	...

08000988 <GPIO_IRQHandling>:
 * @return            - none
 *
 * @Note              - none
 */
void GPIO_IRQHandling(uint8_t PinNumber)
{
 8000988:	b480      	push	{r7}
 800098a:	b083      	sub	sp, #12
 800098c:	af00      	add	r7, sp, #0
 800098e:	4603      	mov	r3, r0
 8000990:	71fb      	strb	r3, [r7, #7]
	//Clear EXTI PR register corresponds to the PIN number

	if (EXTI->PR & (1 << PinNumber)) // EXTI->PR AND Position gives 1 that means interrupt is in pending state
 8000992:	4b0c      	ldr	r3, [pc, #48]	; (80009c4 <GPIO_IRQHandling+0x3c>)
 8000994:	695b      	ldr	r3, [r3, #20]
 8000996:	79fa      	ldrb	r2, [r7, #7]
 8000998:	2101      	movs	r1, #1
 800099a:	fa01 f202 	lsl.w	r2, r1, r2
 800099e:	4013      	ands	r3, r2
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d009      	beq.n	80009b8 <GPIO_IRQHandling+0x30>
	{
		//clear the pend state in order to execute the ISR (Interrupt Service Routine)
		EXTI->PR |= (1 << PinNumber);
 80009a4:	4b07      	ldr	r3, [pc, #28]	; (80009c4 <GPIO_IRQHandling+0x3c>)
 80009a6:	695b      	ldr	r3, [r3, #20]
 80009a8:	79fa      	ldrb	r2, [r7, #7]
 80009aa:	2101      	movs	r1, #1
 80009ac:	fa01 f202 	lsl.w	r2, r1, r2
 80009b0:	4611      	mov	r1, r2
 80009b2:	4a04      	ldr	r2, [pc, #16]	; (80009c4 <GPIO_IRQHandling+0x3c>)
 80009b4:	430b      	orrs	r3, r1
 80009b6:	6153      	str	r3, [r2, #20]
	}

}
 80009b8:	bf00      	nop
 80009ba:	370c      	adds	r7, #12
 80009bc:	46bd      	mov	sp, r7
 80009be:	bc80      	pop	{r7}
 80009c0:	4770      	bx	lr
 80009c2:	bf00      	nop
 80009c4:	40013c00 	.word	0x40013c00

080009c8 <__libc_init_array>:
 80009c8:	b570      	push	{r4, r5, r6, lr}
 80009ca:	4e0d      	ldr	r6, [pc, #52]	; (8000a00 <__libc_init_array+0x38>)
 80009cc:	4c0d      	ldr	r4, [pc, #52]	; (8000a04 <__libc_init_array+0x3c>)
 80009ce:	1ba4      	subs	r4, r4, r6
 80009d0:	10a4      	asrs	r4, r4, #2
 80009d2:	2500      	movs	r5, #0
 80009d4:	42a5      	cmp	r5, r4
 80009d6:	d109      	bne.n	80009ec <__libc_init_array+0x24>
 80009d8:	4e0b      	ldr	r6, [pc, #44]	; (8000a08 <__libc_init_array+0x40>)
 80009da:	4c0c      	ldr	r4, [pc, #48]	; (8000a0c <__libc_init_array+0x44>)
 80009dc:	f000 f820 	bl	8000a20 <_init>
 80009e0:	1ba4      	subs	r4, r4, r6
 80009e2:	10a4      	asrs	r4, r4, #2
 80009e4:	2500      	movs	r5, #0
 80009e6:	42a5      	cmp	r5, r4
 80009e8:	d105      	bne.n	80009f6 <__libc_init_array+0x2e>
 80009ea:	bd70      	pop	{r4, r5, r6, pc}
 80009ec:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80009f0:	4798      	blx	r3
 80009f2:	3501      	adds	r5, #1
 80009f4:	e7ee      	b.n	80009d4 <__libc_init_array+0xc>
 80009f6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80009fa:	4798      	blx	r3
 80009fc:	3501      	adds	r5, #1
 80009fe:	e7f2      	b.n	80009e6 <__libc_init_array+0x1e>
 8000a00:	08000a38 	.word	0x08000a38
 8000a04:	08000a38 	.word	0x08000a38
 8000a08:	08000a38 	.word	0x08000a38
 8000a0c:	08000a3c 	.word	0x08000a3c

08000a10 <memset>:
 8000a10:	4402      	add	r2, r0
 8000a12:	4603      	mov	r3, r0
 8000a14:	4293      	cmp	r3, r2
 8000a16:	d100      	bne.n	8000a1a <memset+0xa>
 8000a18:	4770      	bx	lr
 8000a1a:	f803 1b01 	strb.w	r1, [r3], #1
 8000a1e:	e7f9      	b.n	8000a14 <memset+0x4>

08000a20 <_init>:
 8000a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a22:	bf00      	nop
 8000a24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a26:	bc08      	pop	{r3}
 8000a28:	469e      	mov	lr, r3
 8000a2a:	4770      	bx	lr

08000a2c <_fini>:
 8000a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a2e:	bf00      	nop
 8000a30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a32:	bc08      	pop	{r3}
 8000a34:	469e      	mov	lr, r3
 8000a36:	4770      	bx	lr
