// Seed: 1706754152
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always_latch id_1 = 1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_6;
  supply1 id_7 = 1;
  module_0(
      id_7, id_6, id_7
  );
  assign id_2 = id_2;
  assign id_1 = 1'b0;
  assign id_6 = 1;
  generate
    wire id_8;
  endgenerate
endmodule
