module FrequencyScaling(
input clk_50Mhz,
output reg clk_3125khz);

reg [2:0]counter=0;
initial 
begin
clk_3125khz=0;
end
always@(posedge clk_50Mhz)
begin
if(!counter)
begin
clk_3125khz=~clk_3125khz;
counter=counter+1'b1;
end
end
endmodule
