/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Aug 26 10:56:51 2014
 *                 Full Compile MD5 Checksum  fe5bf937ded6451208bcd12a03dadcff
 *                     (minus title and desc)
 *                 MD5 Checksum               e67548d0bfc4c43233ca60dd5a6dc076
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_BVNM_INTR2_0_H__
#define BCHP_BVNM_INTR2_0_H__

/***************************************************************************
 *BVNM_INTR2_0 - BVN Middle Interrupt Controller 0 (BVN Errors INTR to CPU) Registers
 ***************************************************************************/
#define BCHP_BVNM_INTR2_0_R5F_STATUS             0x00622c00 /* [RO] R5f interrupt Status Register */
#define BCHP_BVNM_INTR2_0_R5F_SET                0x00622c04 /* [WO] R5f interrupt Set Register */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR              0x00622c08 /* [WO] R5f interrupt Clear Register */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS        0x00622c0c /* [RO] R5f interrupt Mask Status Register */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET           0x00622c10 /* [WO] R5f interrupt Mask Set Register */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR         0x00622c14 /* [WO] R5f interrupt Mask Clear Register */
#define BCHP_BVNM_INTR2_0_PCI_STATUS             0x00622c18 /* [RO] PCI interrupt Status Register */
#define BCHP_BVNM_INTR2_0_PCI_SET                0x00622c1c /* [WO] PCI interrupt Set Register */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR              0x00622c20 /* [WO] PCI interrupt Clear Register */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS        0x00622c24 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET           0x00622c28 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR         0x00622c2c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *R5F_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_STATUS :: reserved0 [31:26] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved0_MASK                0xfc000000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved0_SHIFT               26

/* BVNM_INTR2_0 :: R5F_STATUS :: MDI_0_BVB_IN_INTR [25:25] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_0_BVB_IN_INTR_MASK        0x02000000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_0_BVB_IN_INTR_SHIFT       25
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_0_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: reserved1 [24:24] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved1_MASK                0x01000000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved1_SHIFT               24

/* BVNM_INTR2_0 :: R5F_STATUS :: HSCL_0_INTR [23:23] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_HSCL_0_INTR_MASK              0x00800000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_HSCL_0_INTR_SHIFT             23
#define BCHP_BVNM_INTR2_0_R5F_STATUS_HSCL_0_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: MVP_TOP_0_INTR [22:22] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MVP_TOP_0_INTR_MASK           0x00400000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MVP_TOP_0_INTR_SHIFT          22
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MVP_TOP_0_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: reserved2 [21:14] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved2_MASK                0x003fc000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved2_SHIFT               14

/* BVNM_INTR2_0 :: R5F_STATUS :: DNR_1_ERR_INTR [13:13] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_DNR_1_ERR_INTR_MASK           0x00002000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_DNR_1_ERR_INTR_SHIFT          13
#define BCHP_BVNM_INTR2_0_R5F_STATUS_DNR_1_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: DNR_0_ERR_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_DNR_0_ERR_INTR_MASK           0x00001000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_DNR_0_ERR_INTR_SHIFT          12
#define BCHP_BVNM_INTR2_0_R5F_STATUS_DNR_0_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: XSRC_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_XSRC_0_ERR_INTR_MASK          0x00000800
#define BCHP_BVNM_INTR2_0_R5F_STATUS_XSRC_0_ERR_INTR_SHIFT         11
#define BCHP_BVNM_INTR2_0_R5F_STATUS_XSRC_0_ERR_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: reserved3 [10:02] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved3_MASK                0x000007fc
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved3_SHIFT               2

/* BVNM_INTR2_0 :: R5F_STATUS :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_1_ERR_INTR_MASK           0x00000002
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_1_ERR_INTR_SHIFT          1
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_1_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_0_ERR_INTR_MASK           0x00000001
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_0_ERR_INTR_SHIFT          0
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_0_ERR_INTR_DEFAULT        0x00000000

/***************************************************************************
 *R5F_SET - R5f interrupt Set Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_SET :: reserved0 [31:26] */
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved0_MASK                   0xfc000000
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved0_SHIFT                  26

/* BVNM_INTR2_0 :: R5F_SET :: MDI_0_BVB_IN_INTR [25:25] */
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_0_BVB_IN_INTR_MASK           0x02000000
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_0_BVB_IN_INTR_SHIFT          25
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_0_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: reserved1 [24:24] */
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved1_MASK                   0x01000000
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved1_SHIFT                  24

/* BVNM_INTR2_0 :: R5F_SET :: HSCL_0_INTR [23:23] */
#define BCHP_BVNM_INTR2_0_R5F_SET_HSCL_0_INTR_MASK                 0x00800000
#define BCHP_BVNM_INTR2_0_R5F_SET_HSCL_0_INTR_SHIFT                23
#define BCHP_BVNM_INTR2_0_R5F_SET_HSCL_0_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: MVP_TOP_0_INTR [22:22] */
#define BCHP_BVNM_INTR2_0_R5F_SET_MVP_TOP_0_INTR_MASK              0x00400000
#define BCHP_BVNM_INTR2_0_R5F_SET_MVP_TOP_0_INTR_SHIFT             22
#define BCHP_BVNM_INTR2_0_R5F_SET_MVP_TOP_0_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: reserved2 [21:14] */
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved2_MASK                   0x003fc000
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved2_SHIFT                  14

/* BVNM_INTR2_0 :: R5F_SET :: DNR_1_ERR_INTR [13:13] */
#define BCHP_BVNM_INTR2_0_R5F_SET_DNR_1_ERR_INTR_MASK              0x00002000
#define BCHP_BVNM_INTR2_0_R5F_SET_DNR_1_ERR_INTR_SHIFT             13
#define BCHP_BVNM_INTR2_0_R5F_SET_DNR_1_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: DNR_0_ERR_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_R5F_SET_DNR_0_ERR_INTR_MASK              0x00001000
#define BCHP_BVNM_INTR2_0_R5F_SET_DNR_0_ERR_INTR_SHIFT             12
#define BCHP_BVNM_INTR2_0_R5F_SET_DNR_0_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: XSRC_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_R5F_SET_XSRC_0_ERR_INTR_MASK             0x00000800
#define BCHP_BVNM_INTR2_0_R5F_SET_XSRC_0_ERR_INTR_SHIFT            11
#define BCHP_BVNM_INTR2_0_R5F_SET_XSRC_0_ERR_INTR_DEFAULT          0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: reserved3 [10:02] */
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved3_MASK                   0x000007fc
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved3_SHIFT                  2

/* BVNM_INTR2_0 :: R5F_SET :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_1_ERR_INTR_MASK              0x00000002
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_1_ERR_INTR_SHIFT             1
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_1_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_0_ERR_INTR_MASK              0x00000001
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_0_ERR_INTR_SHIFT             0
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_0_ERR_INTR_DEFAULT           0x00000000

/***************************************************************************
 *R5F_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_CLEAR :: reserved0 [31:26] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved0_MASK                 0xfc000000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved0_SHIFT                26

/* BVNM_INTR2_0 :: R5F_CLEAR :: MDI_0_BVB_IN_INTR [25:25] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_0_BVB_IN_INTR_MASK         0x02000000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_0_BVB_IN_INTR_SHIFT        25
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_0_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: reserved1 [24:24] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved1_MASK                 0x01000000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved1_SHIFT                24

/* BVNM_INTR2_0 :: R5F_CLEAR :: HSCL_0_INTR [23:23] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_HSCL_0_INTR_MASK               0x00800000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_HSCL_0_INTR_SHIFT              23
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_HSCL_0_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: MVP_TOP_0_INTR [22:22] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MVP_TOP_0_INTR_MASK            0x00400000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MVP_TOP_0_INTR_SHIFT           22
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MVP_TOP_0_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: reserved2 [21:14] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved2_MASK                 0x003fc000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved2_SHIFT                14

/* BVNM_INTR2_0 :: R5F_CLEAR :: DNR_1_ERR_INTR [13:13] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_DNR_1_ERR_INTR_MASK            0x00002000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_DNR_1_ERR_INTR_SHIFT           13
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_DNR_1_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: DNR_0_ERR_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_DNR_0_ERR_INTR_MASK            0x00001000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_DNR_0_ERR_INTR_SHIFT           12
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_DNR_0_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: XSRC_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_XSRC_0_ERR_INTR_MASK           0x00000800
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_XSRC_0_ERR_INTR_SHIFT          11
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_XSRC_0_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: reserved3 [10:02] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved3_MASK                 0x000007fc
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved3_SHIFT                2

/* BVNM_INTR2_0 :: R5F_CLEAR :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_1_ERR_INTR_MASK            0x00000002
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_1_ERR_INTR_SHIFT           1
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_1_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_0_ERR_INTR_MASK            0x00000001
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_0_ERR_INTR_SHIFT           0
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_0_ERR_INTR_DEFAULT         0x00000000

/***************************************************************************
 *R5F_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: reserved0 [31:26] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved0_MASK           0xfc000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved0_SHIFT          26

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: MDI_0_BVB_IN_INTR [25:25] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_0_BVB_IN_INTR_MASK   0x02000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_0_BVB_IN_INTR_SHIFT  25
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_0_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: reserved1 [24:24] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved1_MASK           0x01000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved1_SHIFT          24

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: HSCL_0_INTR [23:23] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_HSCL_0_INTR_MASK         0x00800000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_HSCL_0_INTR_SHIFT        23
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_HSCL_0_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: MVP_TOP_0_INTR [22:22] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MVP_TOP_0_INTR_MASK      0x00400000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MVP_TOP_0_INTR_SHIFT     22
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MVP_TOP_0_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: reserved_for_padding2 [21:20] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved_for_padding2_MASK 0x00300000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved_for_padding2_SHIFT 20

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: reserved3 [19:14] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved3_MASK           0x000fc000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved3_SHIFT          14

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: DNR_1_ERR_INTR [13:13] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_DNR_1_ERR_INTR_MASK      0x00002000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_DNR_1_ERR_INTR_SHIFT     13
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_DNR_1_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: DNR_0_ERR_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_DNR_0_ERR_INTR_MASK      0x00001000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_DNR_0_ERR_INTR_SHIFT     12
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_DNR_0_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: XSRC_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_XSRC_0_ERR_INTR_MASK     0x00000800
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_XSRC_0_ERR_INTR_SHIFT    11
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_XSRC_0_ERR_INTR_DEFAULT  0x00000000

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: reserved4 [10:02] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved4_MASK           0x000007fc
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved4_SHIFT          2

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_1_ERR_INTR_MASK      0x00000002
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_1_ERR_INTR_SHIFT     1
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_1_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_0_ERR_INTR_MASK      0x00000001
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_0_ERR_INTR_SHIFT     0
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_0_ERR_INTR_DEFAULT   0x00000001

/***************************************************************************
 *R5F_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_MASK_SET :: reserved0 [31:26] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved0_MASK              0xfc000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved0_SHIFT             26

/* BVNM_INTR2_0 :: R5F_MASK_SET :: MDI_0_BVB_IN_INTR [25:25] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_0_BVB_IN_INTR_MASK      0x02000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_0_BVB_IN_INTR_SHIFT     25
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_0_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: reserved1 [24:24] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved1_MASK              0x01000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved1_SHIFT             24

/* BVNM_INTR2_0 :: R5F_MASK_SET :: HSCL_0_INTR [23:23] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_HSCL_0_INTR_MASK            0x00800000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_HSCL_0_INTR_SHIFT           23
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_HSCL_0_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: MVP_TOP_0_INTR [22:22] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MVP_TOP_0_INTR_MASK         0x00400000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MVP_TOP_0_INTR_SHIFT        22
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MVP_TOP_0_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: reserved_for_padding2 [21:20] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved_for_padding2_MASK  0x00300000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved_for_padding2_SHIFT 20

/* BVNM_INTR2_0 :: R5F_MASK_SET :: reserved3 [19:14] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved3_MASK              0x000fc000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved3_SHIFT             14

/* BVNM_INTR2_0 :: R5F_MASK_SET :: DNR_1_ERR_INTR [13:13] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_DNR_1_ERR_INTR_MASK         0x00002000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_DNR_1_ERR_INTR_SHIFT        13
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_DNR_1_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: DNR_0_ERR_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_DNR_0_ERR_INTR_MASK         0x00001000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_DNR_0_ERR_INTR_SHIFT        12
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_DNR_0_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: XSRC_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_XSRC_0_ERR_INTR_MASK        0x00000800
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_XSRC_0_ERR_INTR_SHIFT       11
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_XSRC_0_ERR_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: R5F_MASK_SET :: reserved4 [10:02] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved4_MASK              0x000007fc
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved4_SHIFT             2

/* BVNM_INTR2_0 :: R5F_MASK_SET :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_1_ERR_INTR_MASK         0x00000002
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_1_ERR_INTR_SHIFT        1
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_1_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_0_ERR_INTR_MASK         0x00000001
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_0_ERR_INTR_SHIFT        0
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_0_ERR_INTR_DEFAULT      0x00000001

/***************************************************************************
 *R5F_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: reserved0 [31:26] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved0_MASK            0xfc000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved0_SHIFT           26

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: MDI_0_BVB_IN_INTR [25:25] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_0_BVB_IN_INTR_MASK    0x02000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_0_BVB_IN_INTR_SHIFT   25
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_0_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: reserved1 [24:24] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved1_MASK            0x01000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved1_SHIFT           24

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: HSCL_0_INTR [23:23] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_HSCL_0_INTR_MASK          0x00800000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_HSCL_0_INTR_SHIFT         23
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_HSCL_0_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: MVP_TOP_0_INTR [22:22] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MVP_TOP_0_INTR_MASK       0x00400000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MVP_TOP_0_INTR_SHIFT      22
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MVP_TOP_0_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: reserved_for_padding2 [21:20] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved_for_padding2_MASK 0x00300000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved_for_padding2_SHIFT 20

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: reserved3 [19:14] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved3_MASK            0x000fc000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved3_SHIFT           14

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: DNR_1_ERR_INTR [13:13] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_DNR_1_ERR_INTR_MASK       0x00002000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_DNR_1_ERR_INTR_SHIFT      13
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_DNR_1_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: DNR_0_ERR_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_DNR_0_ERR_INTR_MASK       0x00001000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_DNR_0_ERR_INTR_SHIFT      12
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_DNR_0_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: XSRC_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_XSRC_0_ERR_INTR_MASK      0x00000800
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_XSRC_0_ERR_INTR_SHIFT     11
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_XSRC_0_ERR_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: reserved4 [10:02] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved4_MASK            0x000007fc
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved4_SHIFT           2

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_1_ERR_INTR_MASK       0x00000002
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_1_ERR_INTR_SHIFT      1
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_1_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_0_ERR_INTR_MASK       0x00000001
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_0_ERR_INTR_SHIFT      0
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_0_ERR_INTR_DEFAULT    0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_STATUS :: reserved0 [31:26] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved0_MASK                0xfc000000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved0_SHIFT               26

/* BVNM_INTR2_0 :: PCI_STATUS :: MDI_0_BVB_IN_INTR [25:25] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_0_BVB_IN_INTR_MASK        0x02000000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_0_BVB_IN_INTR_SHIFT       25
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_0_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: reserved1 [24:24] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved1_MASK                0x01000000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved1_SHIFT               24

/* BVNM_INTR2_0 :: PCI_STATUS :: HSCL_0_INTR [23:23] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_HSCL_0_INTR_MASK              0x00800000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_HSCL_0_INTR_SHIFT             23
#define BCHP_BVNM_INTR2_0_PCI_STATUS_HSCL_0_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: MVP_TOP_0_INTR [22:22] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MVP_TOP_0_INTR_MASK           0x00400000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MVP_TOP_0_INTR_SHIFT          22
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MVP_TOP_0_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: reserved2 [21:14] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved2_MASK                0x003fc000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved2_SHIFT               14

/* BVNM_INTR2_0 :: PCI_STATUS :: DNR_1_ERR_INTR [13:13] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_DNR_1_ERR_INTR_MASK           0x00002000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_DNR_1_ERR_INTR_SHIFT          13
#define BCHP_BVNM_INTR2_0_PCI_STATUS_DNR_1_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: DNR_0_ERR_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_DNR_0_ERR_INTR_MASK           0x00001000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_DNR_0_ERR_INTR_SHIFT          12
#define BCHP_BVNM_INTR2_0_PCI_STATUS_DNR_0_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: XSRC_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_XSRC_0_ERR_INTR_MASK          0x00000800
#define BCHP_BVNM_INTR2_0_PCI_STATUS_XSRC_0_ERR_INTR_SHIFT         11
#define BCHP_BVNM_INTR2_0_PCI_STATUS_XSRC_0_ERR_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: reserved3 [10:02] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved3_MASK                0x000007fc
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved3_SHIFT               2

/* BVNM_INTR2_0 :: PCI_STATUS :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_1_ERR_INTR_MASK           0x00000002
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_1_ERR_INTR_SHIFT          1
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_1_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_0_ERR_INTR_MASK           0x00000001
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_0_ERR_INTR_SHIFT          0
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_0_ERR_INTR_DEFAULT        0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_SET :: reserved0 [31:26] */
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved0_MASK                   0xfc000000
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved0_SHIFT                  26

/* BVNM_INTR2_0 :: PCI_SET :: MDI_0_BVB_IN_INTR [25:25] */
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_0_BVB_IN_INTR_MASK           0x02000000
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_0_BVB_IN_INTR_SHIFT          25
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_0_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: reserved1 [24:24] */
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved1_MASK                   0x01000000
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved1_SHIFT                  24

/* BVNM_INTR2_0 :: PCI_SET :: HSCL_0_INTR [23:23] */
#define BCHP_BVNM_INTR2_0_PCI_SET_HSCL_0_INTR_MASK                 0x00800000
#define BCHP_BVNM_INTR2_0_PCI_SET_HSCL_0_INTR_SHIFT                23
#define BCHP_BVNM_INTR2_0_PCI_SET_HSCL_0_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: MVP_TOP_0_INTR [22:22] */
#define BCHP_BVNM_INTR2_0_PCI_SET_MVP_TOP_0_INTR_MASK              0x00400000
#define BCHP_BVNM_INTR2_0_PCI_SET_MVP_TOP_0_INTR_SHIFT             22
#define BCHP_BVNM_INTR2_0_PCI_SET_MVP_TOP_0_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: reserved2 [21:14] */
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved2_MASK                   0x003fc000
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved2_SHIFT                  14

/* BVNM_INTR2_0 :: PCI_SET :: DNR_1_ERR_INTR [13:13] */
#define BCHP_BVNM_INTR2_0_PCI_SET_DNR_1_ERR_INTR_MASK              0x00002000
#define BCHP_BVNM_INTR2_0_PCI_SET_DNR_1_ERR_INTR_SHIFT             13
#define BCHP_BVNM_INTR2_0_PCI_SET_DNR_1_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: DNR_0_ERR_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_PCI_SET_DNR_0_ERR_INTR_MASK              0x00001000
#define BCHP_BVNM_INTR2_0_PCI_SET_DNR_0_ERR_INTR_SHIFT             12
#define BCHP_BVNM_INTR2_0_PCI_SET_DNR_0_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: XSRC_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_PCI_SET_XSRC_0_ERR_INTR_MASK             0x00000800
#define BCHP_BVNM_INTR2_0_PCI_SET_XSRC_0_ERR_INTR_SHIFT            11
#define BCHP_BVNM_INTR2_0_PCI_SET_XSRC_0_ERR_INTR_DEFAULT          0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: reserved3 [10:02] */
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved3_MASK                   0x000007fc
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved3_SHIFT                  2

/* BVNM_INTR2_0 :: PCI_SET :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_1_ERR_INTR_MASK              0x00000002
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_1_ERR_INTR_SHIFT             1
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_1_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_0_ERR_INTR_MASK              0x00000001
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_0_ERR_INTR_SHIFT             0
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_0_ERR_INTR_DEFAULT           0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_CLEAR :: reserved0 [31:26] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved0_MASK                 0xfc000000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved0_SHIFT                26

/* BVNM_INTR2_0 :: PCI_CLEAR :: MDI_0_BVB_IN_INTR [25:25] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_0_BVB_IN_INTR_MASK         0x02000000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_0_BVB_IN_INTR_SHIFT        25
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_0_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: reserved1 [24:24] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved1_MASK                 0x01000000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved1_SHIFT                24

/* BVNM_INTR2_0 :: PCI_CLEAR :: HSCL_0_INTR [23:23] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_HSCL_0_INTR_MASK               0x00800000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_HSCL_0_INTR_SHIFT              23
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_HSCL_0_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: MVP_TOP_0_INTR [22:22] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MVP_TOP_0_INTR_MASK            0x00400000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MVP_TOP_0_INTR_SHIFT           22
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MVP_TOP_0_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: reserved2 [21:14] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved2_MASK                 0x003fc000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved2_SHIFT                14

/* BVNM_INTR2_0 :: PCI_CLEAR :: DNR_1_ERR_INTR [13:13] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_DNR_1_ERR_INTR_MASK            0x00002000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_DNR_1_ERR_INTR_SHIFT           13
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_DNR_1_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: DNR_0_ERR_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_DNR_0_ERR_INTR_MASK            0x00001000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_DNR_0_ERR_INTR_SHIFT           12
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_DNR_0_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: XSRC_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_XSRC_0_ERR_INTR_MASK           0x00000800
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_XSRC_0_ERR_INTR_SHIFT          11
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_XSRC_0_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: reserved3 [10:02] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved3_MASK                 0x000007fc
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved3_SHIFT                2

/* BVNM_INTR2_0 :: PCI_CLEAR :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_1_ERR_INTR_MASK            0x00000002
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_1_ERR_INTR_SHIFT           1
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_1_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_0_ERR_INTR_MASK            0x00000001
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_0_ERR_INTR_SHIFT           0
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_0_ERR_INTR_DEFAULT         0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: reserved0 [31:26] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved0_MASK           0xfc000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved0_SHIFT          26

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: MDI_0_BVB_IN_INTR [25:25] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_0_BVB_IN_INTR_MASK   0x02000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_0_BVB_IN_INTR_SHIFT  25
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_0_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: reserved1 [24:24] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved1_MASK           0x01000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved1_SHIFT          24

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: HSCL_0_INTR [23:23] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_HSCL_0_INTR_MASK         0x00800000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_HSCL_0_INTR_SHIFT        23
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_HSCL_0_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: MVP_TOP_0_INTR [22:22] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MVP_TOP_0_INTR_MASK      0x00400000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MVP_TOP_0_INTR_SHIFT     22
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MVP_TOP_0_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: reserved_for_padding2 [21:20] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved_for_padding2_MASK 0x00300000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved_for_padding2_SHIFT 20

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: reserved3 [19:14] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved3_MASK           0x000fc000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved3_SHIFT          14

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: DNR_1_ERR_INTR [13:13] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_DNR_1_ERR_INTR_MASK      0x00002000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_DNR_1_ERR_INTR_SHIFT     13
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_DNR_1_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: DNR_0_ERR_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_DNR_0_ERR_INTR_MASK      0x00001000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_DNR_0_ERR_INTR_SHIFT     12
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_DNR_0_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: XSRC_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_XSRC_0_ERR_INTR_MASK     0x00000800
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_XSRC_0_ERR_INTR_SHIFT    11
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_XSRC_0_ERR_INTR_DEFAULT  0x00000000

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: reserved4 [10:02] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved4_MASK           0x000007fc
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved4_SHIFT          2

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_1_ERR_INTR_MASK      0x00000002
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_1_ERR_INTR_SHIFT     1
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_1_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_0_ERR_INTR_MASK      0x00000001
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_0_ERR_INTR_SHIFT     0
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_0_ERR_INTR_DEFAULT   0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_MASK_SET :: reserved0 [31:26] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved0_MASK              0xfc000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved0_SHIFT             26

/* BVNM_INTR2_0 :: PCI_MASK_SET :: MDI_0_BVB_IN_INTR [25:25] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_0_BVB_IN_INTR_MASK      0x02000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_0_BVB_IN_INTR_SHIFT     25
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_0_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: reserved1 [24:24] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved1_MASK              0x01000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved1_SHIFT             24

/* BVNM_INTR2_0 :: PCI_MASK_SET :: HSCL_0_INTR [23:23] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_HSCL_0_INTR_MASK            0x00800000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_HSCL_0_INTR_SHIFT           23
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_HSCL_0_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: MVP_TOP_0_INTR [22:22] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MVP_TOP_0_INTR_MASK         0x00400000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MVP_TOP_0_INTR_SHIFT        22
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MVP_TOP_0_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: reserved_for_padding2 [21:20] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved_for_padding2_MASK  0x00300000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved_for_padding2_SHIFT 20

/* BVNM_INTR2_0 :: PCI_MASK_SET :: reserved3 [19:14] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved3_MASK              0x000fc000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved3_SHIFT             14

/* BVNM_INTR2_0 :: PCI_MASK_SET :: DNR_1_ERR_INTR [13:13] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_DNR_1_ERR_INTR_MASK         0x00002000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_DNR_1_ERR_INTR_SHIFT        13
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_DNR_1_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: DNR_0_ERR_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_DNR_0_ERR_INTR_MASK         0x00001000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_DNR_0_ERR_INTR_SHIFT        12
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_DNR_0_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: XSRC_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_XSRC_0_ERR_INTR_MASK        0x00000800
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_XSRC_0_ERR_INTR_SHIFT       11
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_XSRC_0_ERR_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: PCI_MASK_SET :: reserved4 [10:02] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved4_MASK              0x000007fc
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved4_SHIFT             2

/* BVNM_INTR2_0 :: PCI_MASK_SET :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_1_ERR_INTR_MASK         0x00000002
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_1_ERR_INTR_SHIFT        1
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_1_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_0_ERR_INTR_MASK         0x00000001
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_0_ERR_INTR_SHIFT        0
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_0_ERR_INTR_DEFAULT      0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: reserved0 [31:26] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved0_MASK            0xfc000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved0_SHIFT           26

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: MDI_0_BVB_IN_INTR [25:25] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_0_BVB_IN_INTR_MASK    0x02000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_0_BVB_IN_INTR_SHIFT   25
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_0_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: reserved1 [24:24] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved1_MASK            0x01000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved1_SHIFT           24

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: HSCL_0_INTR [23:23] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_HSCL_0_INTR_MASK          0x00800000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_HSCL_0_INTR_SHIFT         23
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_HSCL_0_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: MVP_TOP_0_INTR [22:22] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MVP_TOP_0_INTR_MASK       0x00400000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MVP_TOP_0_INTR_SHIFT      22
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MVP_TOP_0_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: reserved_for_padding2 [21:20] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved_for_padding2_MASK 0x00300000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved_for_padding2_SHIFT 20

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: reserved3 [19:14] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved3_MASK            0x000fc000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved3_SHIFT           14

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: DNR_1_ERR_INTR [13:13] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_DNR_1_ERR_INTR_MASK       0x00002000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_DNR_1_ERR_INTR_SHIFT      13
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_DNR_1_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: DNR_0_ERR_INTR [12:12] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_DNR_0_ERR_INTR_MASK       0x00001000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_DNR_0_ERR_INTR_SHIFT      12
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_DNR_0_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: XSRC_0_ERR_INTR [11:11] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_XSRC_0_ERR_INTR_MASK      0x00000800
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_XSRC_0_ERR_INTR_SHIFT     11
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_XSRC_0_ERR_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: reserved4 [10:02] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved4_MASK            0x000007fc
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved4_SHIFT           2

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_1_ERR_INTR_MASK       0x00000002
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_1_ERR_INTR_SHIFT      1
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_1_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_0_ERR_INTR_MASK       0x00000001
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_0_ERR_INTR_SHIFT      0
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_0_ERR_INTR_DEFAULT    0x00000001

#endif /* #ifndef BCHP_BVNM_INTR2_0_H__ */

/* End of File */
